Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell acumulador[0] not found
Info: Cell acumulador[0] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[5] not found
Info: Cell acumulador[5] not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x0362aa9c

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x0362aa9c

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:  1631/ 8640    18%
Info: 	                 IOB:    21/  274     7%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:   252/ 4320     5%
Info: 	           MUX2_LUT6:   115/ 2160     5%
Info: 	           MUX2_LUT7:    38/ 1080     3%
Info: 	           MUX2_LUT8:     9/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 21 cells based on constraints.
Info: Creating initial analytic placement for 677 cells, random placement wirelen = 31009.
Info:     at initial placer iter 0, wirelen = 939
Info:     at initial placer iter 1, wirelen = 958
Info:     at initial placer iter 2, wirelen = 762
Info:     at initial placer iter 3, wirelen = 719
Info: Running main analytical placer, max placement attempts per cell = 535095.
Info:     at iteration #1, type SLICE: wirelen solved = 982, spread = 9317, legal = 9310; time = 0.01s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 9011, spread = 9374, legal = 9391; time = 0.01s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 9105, spread = 9166, legal = 9223; time = 0.00s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 9076, spread = 9071, legal = 9318; time = 0.01s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 8938, spread = 9022, legal = 9061; time = 0.01s
Info:     at iteration #1, type VCC: wirelen solved = 9061, spread = 9061, legal = 9061; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 9061, spread = 9061, legal = 9061; time = 0.01s
Info:     at iteration #1, type GSR: wirelen solved = 9061, spread = 9061, legal = 9061; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 919, spread = 9563, legal = 9915; time = 0.02s
Info:     at iteration #2, type SLICE: wirelen solved = 2396, spread = 7174, legal = 7360; time = 0.02s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 7100, spread = 7182, legal = 7293; time = 0.01s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 7026, spread = 7026, legal = 7063; time = 0.01s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 6929, spread = 6934, legal = 7041; time = 0.01s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 6786, spread = 6821, legal = 6848; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 6848, spread = 6848, legal = 6848; time = 0.01s
Info:     at iteration #2, type GND: wirelen solved = 6848, spread = 6848, legal = 6848; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 6848, spread = 6848, legal = 6848; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 951, spread = 6153, legal = 6472; time = 0.02s
Info:     at iteration #3, type SLICE: wirelen solved = 2316, spread = 5200, legal = 5584; time = 0.02s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 5406, spread = 5562, legal = 5587; time = 0.01s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 5353, spread = 5503, legal = 5584; time = 0.00s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 5481, spread = 5481, legal = 5545; time = 0.01s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 5434, spread = 5485, legal = 5494; time = 0.01s
Info:     at iteration #3, type VCC: wirelen solved = 5494, spread = 5494, legal = 5494; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 5494, spread = 5494, legal = 5494; time = 0.01s
Info:     at iteration #3, type GSR: wirelen solved = 5494, spread = 5494, legal = 5494; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 1161, spread = 5500, legal = 5948; time = 0.02s
Info:     at iteration #4, type SLICE: wirelen solved = 2287, spread = 5256, legal = 5417; time = 0.02s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 5111, spread = 5249, legal = 5292; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 5114, spread = 5264, legal = 5304; time = 0.01s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 5222, spread = 5222, legal = 5267; time = 0.01s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 5133, spread = 5179, legal = 5178; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 5178, spread = 5178, legal = 5178; time = 0.01s
Info:     at iteration #4, type GND: wirelen solved = 5178, spread = 5178, legal = 5178; time = 0.01s
Info:     at iteration #4, type GSR: wirelen solved = 5178, spread = 5178, legal = 5178; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 1319, spread = 4818, legal = 5126; time = 0.02s
Info:     at iteration #5, type SLICE: wirelen solved = 2354, spread = 4650, legal = 4826; time = 0.02s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 4580, spread = 4687, legal = 4777; time = 0.01s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 4662, spread = 4688, legal = 4751; time = 0.00s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 4701, spread = 4704, legal = 4724; time = 0.01s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 4501, spread = 4504, legal = 4531; time = 0.01s
Info:     at iteration #5, type VCC: wirelen solved = 4531, spread = 4531, legal = 4531; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 4531, spread = 4531, legal = 4531; time = 0.01s
Info:     at iteration #5, type GSR: wirelen solved = 4531, spread = 4531, legal = 4531; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 1459, spread = 4416, legal = 4677; time = 0.02s
Info:     at iteration #6, type SLICE: wirelen solved = 2345, spread = 4957, legal = 5174; time = 0.02s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 4973, spread = 5188, legal = 5219; time = 0.01s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 5093, spread = 5161, legal = 5235; time = 0.00s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 5173, spread = 5173, legal = 5271; time = 0.01s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 5107, spread = 5121, legal = 5140; time = 0.01s
Info:     at iteration #6, type VCC: wirelen solved = 5140, spread = 5140, legal = 5140; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 5140, spread = 5140, legal = 5140; time = 0.01s
Info:     at iteration #6, type GSR: wirelen solved = 5140, spread = 5140, legal = 5140; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 1530, spread = 4499, legal = 4734; time = 0.02s
Info:     at iteration #7, type SLICE: wirelen solved = 2282, spread = 4611, legal = 4826; time = 0.02s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 4568, spread = 4690, legal = 4719; time = 0.01s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 4586, spread = 4678, legal = 4765; time = 0.00s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 4666, spread = 4666, legal = 4776; time = 0.01s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 4566, spread = 4623, legal = 4636; time = 0.01s
Info:     at iteration #7, type VCC: wirelen solved = 4636, spread = 4636, legal = 4636; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 4636, spread = 4636, legal = 4636; time = 0.01s
Info:     at iteration #7, type GSR: wirelen solved = 4636, spread = 4636, legal = 4636; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 1664, spread = 4534, legal = 4872; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 2308, spread = 4586, legal = 4809; time = 0.02s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 4595, spread = 4723, legal = 4782; time = 0.01s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 4677, spread = 4700, legal = 4754; time = 0.00s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 4711, spread = 4711, legal = 4752; time = 0.01s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 4668, spread = 4727, legal = 4726; time = 0.01s
Info:     at iteration #8, type VCC: wirelen solved = 4726, spread = 4726, legal = 4726; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 4726, spread = 4726, legal = 4726; time = 0.01s
Info:     at iteration #8, type GSR: wirelen solved = 4726, spread = 4726, legal = 4726; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 1654, spread = 4834, legal = 5125; time = 0.02s
Info:     at iteration #9, type SLICE: wirelen solved = 2442, spread = 4695, legal = 5100; time = 0.01s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 4804, spread = 5030, legal = 5069; time = 0.01s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 4955, spread = 5010, legal = 5082; time = 0.01s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 5013, spread = 5013, legal = 5061; time = 0.00s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 4837, spread = 4838, legal = 4851; time = 0.01s
Info:     at iteration #9, type VCC: wirelen solved = 4851, spread = 4851, legal = 4851; time = 0.01s
Info:     at iteration #9, type GND: wirelen solved = 4851, spread = 4851, legal = 4851; time = 0.01s
Info:     at iteration #9, type GSR: wirelen solved = 4851, spread = 4851, legal = 4851; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 1817, spread = 4745, legal = 5000; time = 0.02s
Info:     at iteration #10, type SLICE: wirelen solved = 2560, spread = 4830, legal = 4932; time = 0.01s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 4722, spread = 4974, legal = 5010; time = 0.01s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 4920, spread = 4923, legal = 4998; time = 0.01s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 4952, spread = 4952, legal = 5029; time = 0.00s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 4875, spread = 4886, legal = 4903; time = 0.01s
Info:     at iteration #10, type VCC: wirelen solved = 4903, spread = 4903, legal = 4903; time = 0.01s
Info:     at iteration #10, type GND: wirelen solved = 4903, spread = 4903, legal = 4903; time = 0.00s
Info:     at iteration #10, type GSR: wirelen solved = 4903, spread = 4903, legal = 4903; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 1901, spread = 5670, legal = 5813; time = 0.02s
Info: HeAP Placer Time: 0.92s
Info:   of which solving equations: 0.60s
Info:   of which spreading cells: 0.10s
Info:   of which strict legalisation: 0.15s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 86, wirelen = 4677
Info:   at iteration #5: temp = 0.000000, timing cost = 39, wirelen = 2860
Info:   at iteration #10: temp = 0.000000, timing cost = 35, wirelen = 2589
Info:   at iteration #15: temp = 0.000000, timing cost = 33, wirelen = 2476
Info:   at iteration #19: temp = 0.000000, timing cost = 34, wirelen = 2469 
Info: SA placement time 1.83s

Info: Max frequency for clock 'display_inst.clk_i': 91.50 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock           'slow_clk': 794.91 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                    -> <async>                   : 21.66 ns
Info: Max delay <async>                    -> posedge display_inst.clk_i: 20.63 ns
Info: Max delay posedge display_inst.clk_i -> <async>                   : 74.49 ns
Info: Max delay posedge slow_clk           -> <async>                   : 9.02 ns
Info: Max delay posedge slow_clk           -> posedge display_inst.clk_i: 10.91 ns

Info: Slack histogram:
Info:  legend: * represents 16 endpoint(s)
Info:          + represents [1,16) endpoint(s)
Info: [-37450, -33768) |+
Info: [-33768, -30086) |*+
Info: [-30086, -26404) | 
Info: [-26404, -22722) |+
Info: [-22722, -19040) |+
Info: [-19040, -15358) |***+
Info: [-15358, -11676) |**+
Info: [-11676,  -7994) |*+
Info: [ -7994,  -4312) |****+
Info: [ -4312,   -630) |**+
Info: [  -630,   3052) |****+
Info: [  3052,   6734) |*+
Info: [  6734,  10416) |***+
Info: [ 10416,  14098) |*+
Info: [ 14098,  17780) |***+
Info: [ 17780,  21462) |*******+
Info: [ 21462,  25144) |****+
Info: [ 25144,  28826) |********** 
Info: [ 28826,  32508) |************+
Info: [ 32508,  36190) |************************************************************ 
Info: Checksum: 0x86e23573
Info: Find global nets...
Info:  Non clock source, skip slow_clk.
Info: Routing globals...
Info:   Route net display_inst.clk_i, use clock #0.
Info:   Net display_inst.clk_i is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5083 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       86        913 |   86   913 |      4179|       2.33       2.33|
Info:       2000 |      111       1888 |   25   975 |      3207|       6.91       9.24|
Info:       3000 |      159       2840 |   48   952 |      2263|       6.82      16.06|
Info:       4000 |      251       3748 |   92   908 |      1373|       6.64      22.70|
Info:       5000 |      336       4663 |   85   915 |       495|       6.68      29.38|
Info:       5593 |      383       5210 |   47   547 |         0|       3.76      33.14|
Info: Routing complete.
Info: Router1 time 33.14s
Info: Checksum: 0x1dc064ac

Info: Critical path report for clock 'display_inst.clk_i' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_DFFLC.Q
Info:  0.4  0.9    Net clean_rows[1] budget 36.579037 ns (18,20) -> (18,21)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:62.17-70.6
Info:                  ../design/module_row_scanner.v:5.23-5.29
Info:  1.1  2.0  Source debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC.F
Info:  0.9  2.9    Net input_inst.key_value_LUT4_F_I1[1] budget 17.740519 ns (18,21) -> (19,23)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.C
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  3.7  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.F
Info:  0.9  4.6    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F[2] budget 8.551509 ns (19,23) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.C
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  5.4  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.F
Info:  0.3  5.7    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F[0] budget 6.676807 ns (20,24) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  6.8  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_LC.F
Info:  0.4  7.2    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_F[2] budget 5.392172 ns (20,24) -> (20,23)
Info:                Sink input_inst.key_value_ALU_I0_SUM_ALU_SUM_7_ALULC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/techmap.v:200.24-200.25
Info:  1.0  8.2  Source input_inst.key_value_ALU_I0_SUM_ALU_SUM_7_ALULC.F
Info:  0.5  8.7    Net input_inst.key_value_ALU_I0_SUM[2] budget 4.474576 ns (20,23) -> (20,22)
Info:                Sink input_inst.temp_value_DFFCE_Q_9_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  8.7  Setup input_inst.temp_value_DFFCE_Q_9_D_LUT2_F_LC.B
Info: 5.3 ns logic, 3.4 ns routing

Info: Critical path report for clock 'slow_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_2_DFFLC.Q
Info:  0.5  0.9    Net col_shift_reg[1] budget 36.579037 ns (18,22) -> (18,23)
Info:                Sink registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_top.v:62.17-70.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  0.0  0.9  Setup registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC.A
Info: 0.5 ns logic, 0.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob.O
Info:  9.6  9.6    Net debouncer_loop[3].debounce_inst.noisy_signal budget 37.037037 ns (46,23) -> (23,7)
Info:                Sink debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:52.23-57.14
Info:                  ../design/module_debouncer.v:4.11-4.23
Info:  1.0 10.6  Source debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.F
Info:  1.7 12.3    Net debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[3] budget 17.740519 ns (23,7) -> (20,6)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC.D
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 12.9  Source debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC.F
Info:  1.0 13.9    Net debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE budget 8.321259 ns (20,6) -> (18,8)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 13.9  Setup debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC.A
Info: 1.7 ns logic, 12.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge display_inst.clk_i':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob.O
Info:  9.6  9.6    Net debouncer_loop[3].debounce_inst.noisy_signal budget 37.037037 ns (46,23) -> (23,7)
Info:                Sink debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:52.23-57.14
Info:                  ../design/module_debouncer.v:4.11-4.23
Info:  1.0 10.6  Source debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.F
Info:  2.4 13.0    Net debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[3] budget 17.740519 ns (23,7) -> (18,4)
Info:                Sink debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 13.0  Setup debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC.A
Info: 1.0 ns logic, 12.0 ns routing

Info: Critical path report for cross-domain path 'posedge display_inst.clk_i' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source input_inst.stored_A_DFFCE_Q_D_LUT2_F_LC.Q
Info:  1.4  1.9    Net stored_A[11] budget 36.579037 ns (24,23) -> (27,24)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.A
Info:                Defined in:
Info:                  ../design/module_top.v:24.18-24.26
Info:  1.0  2.9  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.F
Info:  1.4  4.3    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[2] budget 17.774019 ns (27,24) -> (25,23)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  5.3  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  5.7    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 5.575839 ns (25,23) -> (25,23)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  5.8  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3  6.2    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 5.575839 ns (25,23) -> (25,23)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4  6.5  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3  6.8    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1 budget 5.575839 ns (25,23) -> (25,23)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5  7.4  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC.OF
Info:  2.2  9.5    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1] budget 5.575840 ns (25,23) -> (23,20)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 10.6  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 11.0    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1 budget 3.118504 ns (23,20) -> (23,20)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 11.1  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 11.5    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0 budget 3.118504 ns (23,20) -> (23,20)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 11.8  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC.OF
Info:  1.9 13.7    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0[2] budget 3.118504 ns (23,20) -> (20,19)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT2_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 14.8  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT2_F_LC.F
Info:  0.3 15.1    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 budget 2.073217 ns (20,19) -> (20,19)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 15.3  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 15.6    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0 budget 2.073217 ns (20,19) -> (20,19)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 16.0  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_LC.OF
Info:  0.3 16.3    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_MUX2_LUT6_S0_O budget 2.073217 ns (20,19) -> (20,19)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_S0_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 16.8  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_S0_LC.OF
Info:  1.8 18.6    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_ALU_I1_SUM_ALU_SUM_COUT[3] budget 2.073217 ns (20,19) -> (22,16)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_2_I0_LUT4_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 19.7  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_2_I0_LUT4_F_LC.F
Info:  0.3 20.0    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_2_I0 budget 1.734377 ns (22,16) -> (22,16)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_2_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 20.2  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_2_LC.OF
Info:  1.4 21.6    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[0] budget 1.734377 ns (22,16) -> (19,15)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 22.6  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC.F
Info:  0.3 23.0    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 budget 1.374791 ns (19,15) -> (19,15)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 23.1  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 23.5    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0 budget 1.374791 ns (19,15) -> (19,15)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 23.8  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC.OF
Info:  1.2 25.0    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[3] budget 1.374791 ns (19,15) -> (20,14)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 26.1  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 26.5    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 budget 1.113274 ns (20,14) -> (20,14)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 26.6  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 27.0    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0 budget 1.113274 ns (20,14) -> (20,14)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 27.3  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC.OF
Info:  2.4 29.7    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1] budget 1.113274 ns (20,14) -> (24,19)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 30.8  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC.F
Info:  0.8 31.6    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[6] budget 1.017132 ns (24,19) -> (24,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 32.7  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 33.0    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.733073 ns (24,17) -> (24,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 33.2  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 33.5    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 budget 0.733073 ns (24,17) -> (24,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 33.9  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.OF
Info:  0.3 34.2    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 budget 0.733073 ns (24,17) -> (24,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 34.8  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 35.1    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1 budget 0.733073 ns (24,17) -> (24,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 35.8  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.OF
Info:  2.2 38.0    Net display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0[0] budget 0.733073 ns (24,17) -> (27,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 39.1  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 39.5    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.609582 ns (27,21) -> (27,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 39.6  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 40.0    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1 budget 0.609582 ns (27,21) -> (27,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 40.3  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC.OF
Info:  0.9 41.2    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0[4] budget 0.609582 ns (27,21) -> (28,20)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 42.3  Source display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC.F
Info:  0.4 42.7    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_S0[0] budget 0.556220 ns (28,20) -> (28,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 43.7  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 44.1    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1 budget 0.463915 ns (28,21) -> (28,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 44.3  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 44.6    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1 budget 0.463915 ns (28,21) -> (28,21)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 44.9  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.OF
Info:  2.2 47.2    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_1_SUM[1] budget 0.463915 ns (28,21) -> (27,17)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 48.2  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 48.5    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 budget 0.362668 ns (27,17) -> (27,17)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 48.7  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 49.0    Net display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 budget 0.362668 ns (27,17) -> (27,17)
Info:                Sink display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 49.4  Source display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_LC.OF
Info:  0.3 49.7    Net display_inst.anodo_o_MUX2_LUT7_S0_2_I0 budget 0.362668 ns (27,17) -> (27,17)
Info:                Sink display_inst.anodo_o_MUX2_LUT7_S0_2_LC.I0
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 50.2  Source display_inst.anodo_o_MUX2_LUT7_S0_2_LC.OF
Info:  1.3 51.5    Net display_inst.anodo_o_LUT4_I2_F[0] budget 0.362668 ns (27,17) -> (29,15)
Info:                Sink display_inst.catodo_o_LUT4_F_I0_LUT4_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 52.6  Source display_inst.catodo_o_LUT4_F_I0_LUT4_F_LC.F
Info:  4.6 57.2    Net display_inst.catodo_o_LUT4_F_I0[1] budget 0.327826 ns (29,15) -> (40,20)
Info:                Sink display_inst.catodo_o_LUT4_F_6_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 58.3  Source display_inst.catodo_o_LUT4_F_6_LC.F
Info:  1.9 60.2    Net display_inst.catodo_o[0] budget 0.286072 ns (40,20) -> (40,28)
Info:                Sink catodo_po_OBUF_O_6$iob.I
Info:                Defined in:
Info:                  ../design/module_top.v:101.23-107.6
Info:                  ../design/module_7_segments.v:8.24-8.32
Info: 24.2 ns logic, 36.0 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.4  0.9    Net col_shift_reg[3] budget 36.579037 ns (18,22) -> (18,23)
Info:                Sink input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:62.17-70.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  1.0  1.9  Source input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  2.2    Net input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1 budget 11.768011 ns (18,23) -> (18,23)
Info:                Sink input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  2.4  Source input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_LC.OF
Info:  0.8  3.2    Net input_inst.key_value_LUT4_F_I1[3] budget 11.768012 ns (18,23) -> (19,23)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  4.3  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.F
Info:  0.9  5.2    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F[2] budget 8.551509 ns (19,23) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.C
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  6.0  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.F
Info:  0.3  6.3    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F[0] budget 6.676807 ns (20,24) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_1_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  7.4  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_1_LC.F
Info:  0.4  7.8    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_1_F[2] budget 5.392172 ns (20,24) -> (20,23)
Info:                Sink input_inst.key_value_ALU_I0_SUM_ALU_SUM_6_ALULC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/techmap.v:200.21-200.22
Info:  0.0  7.8  Setup input_inst.key_value_ALU_I0_SUM_ALU_SUM_6_ALULC.B
Info: 4.6 ns logic, 3.2 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> 'posedge display_inst.clk_i':
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.4  0.9    Net col_shift_reg[3] budget 36.579037 ns (18,22) -> (18,23)
Info:                Sink input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:62.17-70.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  1.0  1.9  Source input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  2.2    Net input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_I1 budget 11.768011 ns (18,23) -> (18,23)
Info:                Sink input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  2.4  Source input_inst.key_value_LUT4_F_I1_MUX2_LUT5_O_LC.OF
Info:  0.8  3.2    Net input_inst.key_value_LUT4_F_I1[3] budget 11.768012 ns (18,23) -> (19,23)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  4.3  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_LC.F
Info:  0.9  5.2    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F[2] budget 8.551509 ns (19,23) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.C
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  6.0  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_LC.F
Info:  0.3  6.3    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F[0] budget 6.676807 ns (20,24) -> (20,24)
Info:                Sink input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  7.4  Source input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_LC.F
Info:  0.4  7.8    Net input_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I3_F_LUT3_I2_F_LUT2_I0_F[2] budget 5.392172 ns (20,24) -> (20,23)
Info:                Sink input_inst.key_value_ALU_I0_SUM_ALU_SUM_7_ALULC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/techmap.v:200.24-200.25
Info:  1.0  8.8  Source input_inst.key_value_ALU_I0_SUM_ALU_SUM_7_ALULC.F
Info:  0.5  9.3    Net input_inst.key_value_ALU_I0_SUM[2] budget 4.474576 ns (20,23) -> (20,22)
Info:                Sink input_inst.temp_value_DFFCE_Q_9_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  9.3  Setup input_inst.temp_value_DFFCE_Q_9_D_LUT2_F_LC.B
Info: 5.6 ns logic, 3.7 ns routing

Info: Max frequency for clock 'display_inst.clk_i': 115.30 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock           'slow_clk': 1067.24 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                    -> <async>                   : 13.89 ns
Info: Max delay <async>                    -> posedge display_inst.clk_i: 13.01 ns
Info: Max delay posedge display_inst.clk_i -> <async>                   : 60.21 ns
Info: Max delay posedge slow_clk           -> <async>                   : 7.79 ns
Info: Max delay posedge slow_clk           -> posedge display_inst.clk_i: 9.30 ns

Info: Slack histogram:
Info:  legend: * represents 16 endpoint(s)
Info:          + represents [1,16) endpoint(s)
Info: [-23172, -20200) |+
Info: [-20200, -17228) |*+
Info: [-17228, -14256) |+
Info: [-14256, -11284) |+
Info: [-11284,  -8312) |*+
Info: [ -8312,  -5340) |**+
Info: [ -5340,  -2368) |***+
Info: [ -2368,    604) |***+
Info: [   604,   3576) |**+
Info: [  3576,   6548) |**+
Info: [  6548,   9520) |****+
Info: [  9520,  12492) |***+
Info: [ 12492,  15464) |+
Info: [ 15464,  18436) |*+
Info: [ 18436,  21408) |*+
Info: [ 21408,  24380) |**+
Info: [ 24380,  27352) |*****+
Info: [ 27352,  30324) |*********+
Info: [ 30324,  33296) |**************+
Info: [ 33296,  36268) |************************************************************ 

Info: Program finished normally.
