# Copyright (c) Meta Platforms, Inc. and affiliates.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#    http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# pyre-unsafe

#!/usr/bin/env python3

import os

from typing import List, Optional, Tuple

import torch

# @manual=//triton:triton
import triton

# @manual=//triton:triton
import triton.language as tl
from ._stubs import (
    autotune_max_seq_len,
    prev_power_of_2,
    switch_to_contiguous_if_needed,
    triton_autotune,
)
from ._stubs import acc_dq
from triton.language.extra.cuda.inline_ptx_lib import (  # @manual=//triton:triton
    _fma_f32x2, tanh_approx_fp32,
)
from triton.language.extra.libdevice import fast_dividef  # @manual=//triton:triton
from triton.language.extra.subtile_ops import _split_n_2D  # @manual=//triton:triton

from dataclasses import dataclass, replace as _dc_replace


def _allocate_tma_workspace(size: int, _alignment: int, _stream: Optional[int]) -> torch.Tensor:
    return torch.empty(size, dtype=torch.uint8, device="cuda")


@dataclass
class HSTUAutoWSConfig:
    """AutoWS configuration for the HSTU self-attn kernels.

    Replaces the former scattered HSTU_SELF_* environment variables with a single
    config object, settable via configure_autows() or the `autows_cfg` argument on
    the public entrypoints (triton_hstu_mha / triton_hstu_attention_fwd|bwd). The
    env vars are still read once by from_env() as import-time defaults for
    back-compat. Structural fields are tl.constexpr (read inside @triton.jit) and
    the tile fields feed the autotune config list (built at import per Triton), so
    configure_autows() must run before the first kernel launch.
    """

    autows: bool = False  # enable meta-WS on the KV loop
    dp: int = 1  # data-partition factor (MMA groups)
    manual_dp: bool = False  # manual fwd data partition (split-M, shared K/V)
    dq_reduce: bool = False  # bwd dq via TMA reduce-add (vs in-loop RMW)
    dq_reuse: bool = False  # FA-style TMEM reuse for the dq-reduce bwd
    dq_iters: int = 1  # dq TMA-reduce column subtiles
    dkdv_subtile: int = 1  # dK/dV output-store column subtiles
    warps: int = 8  # num_warps for the autoWS config
    bn: int = 128  # fwd DP BLOCK_N
    bwd_bm: int = 64  # bwd autoWS BLOCK_M
    bwd_bn: int = 64  # bwd autoWS BLOCK_N
    bwd_stages: int = 1  # bwd autoWS num_stages
    sp: bool = False  # bwd SEQUENCE_PARALLEL
    clc: bool = False  # bwd CLC-persistent flattened tile loop
    clc_smem_algo: int = 1  # CLC outer-loop SMEM allocation algorithm
    pin: bool = False  # pin autotune to one config (fast compile)

    @classmethod
    def from_env(cls) -> "HSTUAutoWSConfig":
        g = os.environ.get
        autows = g("HSTU_SELF_AUTOWS") == "1"
        return cls(
            autows=autows,
            dp=int(g("HSTU_SELF_DP", "2" if autows else "1")),
            manual_dp=bool(int(g("HSTU_SELF_MANUAL_DP", "0"))),
            dq_reduce=g("HSTU_SELF_DQ_REDUCE") == "1",
            dq_reuse=g("HSTU_SELF_DQ_REUSE", "0") == "1",
            dq_iters=int(g("HSTU_SELF_DQ_ITERS", "1")),
            dkdv_subtile=int(g("HSTU_SELF_BWD_DKDV_SUBTILE", "1")),
            warps=int(g("HSTU_SELF_AUTOWS_WARPS", "8")),
            bn=int(g("HSTU_SELF_AUTOWS_BN", "128")),
            bwd_bm=int(g("HSTU_SELF_AUTOWS_BWD_BM", "64")),
            bwd_bn=int(g("HSTU_SELF_AUTOWS_BWD_BN", "64")),
            bwd_stages=int(g("HSTU_SELF_AUTOWS_BWD_STAGES", "1")),
            sp=g("HSTU_SELF_AUTOWS_SP") == "1",
            clc=g("HSTU_SELF_AUTOWS_CLC") == "1",
            clc_smem_algo=int(g("HSTU_SELF_AUTOWS_CLC_SMEM_ALGO", "1")),
            pin=g("HSTU_SELF_PIN") == "1",
        )


_AUTOWS_CFG = HSTUAutoWSConfig.from_env()
# Merge any pre-import overrides set via hstu_autows_config.set_config(...) so
# callers/tests can pass the config as a dict instead of HSTU_SELF_* env vars.
try:
    import hstu_autows_config as _hstu_autows_config_hook

    _AUTOWS_CFG = _dc_replace(_AUTOWS_CFG, **_hstu_autows_config_hook.pop_overrides())
except Exception:  # noqa: BLE001 -- hook is optional
    pass


def _reload_autotune_configs() -> None:
    """Rebuild the fwd/bwd autotune config lists from the current _AUTOWS_CFG.

    The structural knobs are now passed as tl.constexpr kernel arguments (from the
    two Python wrappers), so they are part of the JIT/autotune cache key and a
    config switch is picked up automatically -- no cache invalidation is needed.
    We only rebuild the tile-config lists (BLOCK_M/num_warps/num_stages depend on
    _AUTOWS_CFG) and clear the autotuner's best-config selection so the new tiles
    take effect on the next launch.
    """
    for name, gen in (
        ("_hstu_attn_fwd", _get_fw_configs),
        ("_hstu_attn_bwd", _get_bw_configs),
        ("_hstu_attn_bwd_clc", _get_bw_configs),
    ):
        kern = globals().get(name)
        if kern is None:
            continue  # kernels not defined yet (configure_autows() during import)
        kern.configs = gen()
        cache = getattr(kern, "cache", None)
        if cache is not None:
            cache.clear()


def configure_autows(cfg=None, **kwargs) -> "HSTUAutoWSConfig":
    """Set the active HSTU autoWS config (replaces the HSTU_SELF_* env vars).

    Accepts an HSTUAutoWSConfig, a dict of overrides, or keyword overrides. The
    knobs reach the kernels as tl.constexpr args at launch (see the fwd/bwd
    wrappers), so switching the config in-process just recompiles a distinct,
    correctly-keyed kernel on the next launch.
    """
    global _AUTOWS_CFG
    if cfg is not None:
        if isinstance(cfg, HSTUAutoWSConfig):
            _AUTOWS_CFG = cfg
        else:
            _AUTOWS_CFG = _dc_replace(_AUTOWS_CFG, **cfg)
    if kwargs:
        _AUTOWS_CFG = _dc_replace(_AUTOWS_CFG, **kwargs)
    _reload_autotune_configs()
    return _AUTOWS_CFG


# The autoWS structural knobs (autows / dp / manual_dp / dq_reduce / dq_iters /
# dq_reuse) are passed to the kernels as tl.constexpr ARGUMENTS from the fwd/bwd
# Python wrappers (sourced from _AUTOWS_CFG), so they are part of the JIT/autotune
# cache key -- switching config recompiles a distinct, correctly-keyed kernel with
# no module-level constexpr globals and no cache-invalidation dance. dq_reuse is
# the derived AND (dq_reduce and dq_reuse), computed in the wrapper.


def _get_fw_configs() -> List[triton.Config]:  # noqa: C901
    configs = []
    if torch.version.hip:
        for BLOCK_M in [32, 64, 128]:
            for BLOCK_N in [32, 64]:
                for num_stages in [1, 2]:
                    for num_warps in [4, 8]:
                        for matrix_instr_nonkdim in [16, 32]:
                            configs.append(
                                triton.Config(
                                    {
                                        "BLOCK_M": BLOCK_M,
                                        "BLOCK_N": BLOCK_N,
                                        "matrix_instr_nonkdim": matrix_instr_nonkdim,
                                        "waves_per_eu": 0,
                                        "kpack": 2,
                                    },
                                    num_stages=num_stages,
                                    num_warps=num_warps,
                                ))
    else:
        configs = [
            triton.Config(
                {"BLOCK_M": 16, "BLOCK_N": 32},
                num_stages=2,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 32},
                num_stages=2,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 32},
                num_stages=4,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 32},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 32},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64},
                num_stages=4,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 128},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 128},
                num_stages=2,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 32},
                num_stages=4,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 32},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 32},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 32},
                num_stages=2,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 64},
                num_stages=2,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 64},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 64},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 64, "BLOCK_N": 64},
                num_stages=4,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=2,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=4,
                num_warps=2,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=2,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 32},
                num_stages=4,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 64},
                num_stages=2,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 64},
                num_stages=2,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 64},
                num_stages=4,
                num_warps=8,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 128},
                num_stages=4,
                num_warps=4,
            ),
            triton.Config(
                {"BLOCK_M": 128, "BLOCK_N": 128},
                num_stages=2,
                num_warps=8,
            ),
        ]
    # HSTU_SELF_AUTOWS needs enough warps + a big enough tile for meta-WS to
    # split into producer/consumer partitions (the tiny default config with
    # num_warps=2/BLOCK_M=16 does NOT warp-specialize). Pin to a num_warps>=4,
    # BLOCK_M>=64 config.
    if _AUTOWS_CFG.autows:
        _w = _AUTOWS_CFG.warps
        _dp = _AUTOWS_CFG.dp
        if _dp >= 2:
            # DP splits BLOCK_M by _dp; each slice must be >= the TMEM blockM
            # (128) or WSDataPartition skips (WSDataPartition.cpp). So set
            # BLOCK_M = 128 * _dp (doubling the split dim) -> each partition tile
            # is 128 rows, matching TLX (BLOCK_M=256, 2 groups of 128).
            _bn = _AUTOWS_CFG.bn
            return [triton.Config(
                {"BLOCK_M": 128 * _dp, "BLOCK_N": _bn},
                num_stages=1,
                num_warps=_w,
            )]
        # DP off: pick the largest existing tile / most warps.
        cand = [c for c in configs if c.num_stages >= 1 and c.kwargs.get("BLOCK_M", 0) >= 64]
        cand.sort(
            key=lambda c: (
                c.kwargs.get("BLOCK_M", 0) + c.kwargs.get("BLOCK_N", 0),
                c.num_warps == _w,
                c.num_warps,
            ),
            reverse=True,
        )
        if cand:
            return [cand[0]]
        return configs[:1]
    # HSTU_SELF_PIN=1 shrinks the fwd autotune to one config (fast compile for
    # tritonbench --mode bwd, which recompiles fwd+bwd).
    if _AUTOWS_CFG.pin:
        return configs[:1]
    return configs


def _bwd_pre_hook(nargs):
    nargs["DQ"].zero_()
    if nargs["SEQUENCE_PARALLEL"] is True:
        nargs["LOCK"].zero_()


def _get_bw_configs() -> List[triton.Config]:
    if torch.version.hip:
        configs = []
        for BLOCK_M in [32, 64]:
            for BLOCK_N in [32, 64]:
                for num_stages in [1, 2]:
                    for num_warps in [4, 8]:
                        for matrix_instr_nonkdim in [16, 32]:
                            for waves_per_eu in [0, 2, 4]:
                                for sp in [True, False]:
                                    configs.append(
                                        triton.Config(
                                            {
                                                "BLOCK_M": BLOCK_M,
                                                "BLOCK_N": BLOCK_N,
                                                "matrix_instr_nonkdim": matrix_instr_nonkdim,
                                                "waves_per_eu": waves_per_eu,
                                                "SEQUENCE_PARALLEL": sp,
                                                "UNROLL": 1,
                                            },
                                            num_stages=num_stages,
                                            num_warps=num_warps,
                                            pre_hook=_bwd_pre_hook,
                                        ))
        return configs

    configs = [
        triton.Config(
            {"BLOCK_M": 16, "BLOCK_N": 32, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=2,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 16, "BLOCK_N": 16, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=2,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 16, "BLOCK_N": 32, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 16, "BLOCK_N": 32, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=1,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 32, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=1,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 32, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=1,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=1,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 128, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=2,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 128, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
            num_stages=3,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 128, "SEQUENCE_PARALLEL": False, "UNROLL": 4},
            num_stages=2,
            num_warps=8,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 16, "BLOCK_N": 32, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
            num_stages=2,
            num_warps=2,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 32, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
            num_stages=1,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 32, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
            num_stages=1,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
            num_stages=2,
            num_warps=4,
            pre_hook=_bwd_pre_hook,
        ),
    ]
    if torch.cuda.is_available():
        configs += [
            triton.Config(
                {"BLOCK_M": 16, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
                num_stages=1,
                num_warps=4,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
                num_stages=1,
                num_warps=4,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": False, "UNROLL": 1},
                num_stages=1,
                num_warps=8,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
                num_stages=1,
                num_warps=8,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 128, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
                num_stages=3,
                num_warps=8,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
                num_stages=1,
                num_warps=4,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {"BLOCK_M": 32, "BLOCK_N": 64, "SEQUENCE_PARALLEL": True, "UNROLL": 1},
                num_stages=2,
                num_warps=4,
                pre_hook=_bwd_pre_hook,
            ),
            triton.Config(
                {
                    "BLOCK_M": 32,
                    "BLOCK_N": 128,
                    "SEQUENCE_PARALLEL": False,
                    "UNROLL": 2,
                },
                num_stages=2,
                num_warps=8,
                pre_hook=_bwd_pre_hook,
            ),
        ]
    else:
        print("WARNING: temporarily disabled some autotune configs for CUDA 12.8+")
    # HSTU_SELF_AUTOWS needs a big-enough tile + enough warps or meta-WS silently
    # does NOT partition the bwd M-loop (the tiny default BLOCK_M=16/num_warps=2
    # config stays SIMT). Pin one num_warps>=8, BLOCK_M>=64, num_stages>=1 config.
    # DP is left at 1 for bwd (TLX bwd uses replicate=1), so no split-dim doubling.
    # Use the non-SEQUENCE_PARALLEL path (single program per (z,h); dq is a direct
    # global RMW, ATOMIC_ADD=False) and UNROLL=1 (no unroll under WS).
    if _AUTOWS_CFG.autows:
        _w = _AUTOWS_CFG.warps
        _bm = _AUTOWS_CFG.bwd_bm
        # Dedicated dQ TMEM plus the dK/dV accumulators exceeds Blackwell's
        # 512-column budget at BM128. Keep reuse configs on the BM64 plan even
        # when an older caller still requests the pre-reuse tile size.
        if _AUTOWS_CFG.dq_reuse:
            _bm = min(_bm, 64)
        _bn = _AUTOWS_CFG.bwd_bn
        _ns = _AUTOWS_CFG.bwd_stages
        # SEQUENCE_PARALLEL=True -> one KV block per program => a single M loop
        # (no outer start_n loop), matching FA bwd's flat reduction loop; the
        # nested (SP=False) path is where the dq-reduce reduction partition's
        # phase lockstep breaks. Default False (RMW path); set HSTU_SELF_AUTOWS_SP=1
        # for the FA-like single-loop structure (pair with HSTU_SELF_DQ_REDUCE=1).
        _sp = _AUTOWS_CFG.sp
        return [
            triton.Config(
                {
                    "BLOCK_M": _bm,
                    "BLOCK_N": _bn,
                    "SEQUENCE_PARALLEL": _sp,
                    "UNROLL": 1,
                },
                num_stages=_ns,
                num_warps=_w,
                # Match TLX: 80 regs/thread for the 1-warp GEMM/load groups,
                # 192 for the 8-warp computation group, and ~80 left for default.
                minRegAutoWS=80,
                maxRegAutoWS=192,
                pre_hook=_bwd_pre_hook,
                generate_subtiled_region=_AUTOWS_CFG.dkdv_subtile > 1,
            )
        ]
    # HSTU_SELF_PIN=1 shrinks the bwd autotune to one config so tritonbench
    # --mode bwd compiles fast instead of building all ~29 configs.
    if _AUTOWS_CFG.pin:
        return configs[:1]
    return configs


@triton.jit
def _fma_f32(a, b, c):
    """a * b + c, packed two-wide where the hardware supports it.

    _fma_f32x2 emits `fma.rn.f32x2`, which ptxas rejects below sm_100 with
    "Feature 'fma.f32x2' requires .target sm_100 or higher". The backward
    activation runs on Hopper too, so the packed form has to be guarded; the
    scalar expression computes the same value and only gives up the
    vectorization. cuda_capability_geq is a constexpr_function, so the branch is
    folded at specialization time and costs nothing at runtime.
    """
    if tl.target_info.cuda_capability_geq(10, 0):
        out = _fma_f32x2(a, b, c)
    else:
        out = a * b + c
    return out


@triton.jit
def backward_activation(qk_trans, alpha, scale, valid_mask_trans, k):
    qk_trans = qk_trans * alpha
    half_qk = qk_trans * 0.5
    one_plus_tanh = _fma_f32(tanh_approx_fp32(half_qk), 1.0, 1.0)
    sig_trans = one_plus_tanh * 0.5
    silu_trans = half_qk * one_plus_tanh * scale
    act_qk_trans = tl.where(valid_mask_trans, silu_trans, 0)
    act_qk_trans = act_qk_trans.to(k.dtype)
    return qk_trans, sig_trans, act_qk_trans


@triton.jit
def backward_d_activation(dact_qk_trans, sig_trans, qk_trans, scale, valid_mask_trans):
    dqk_trans = dact_qk_trans * sig_trans * (1 + qk_trans * (1 - sig_trans)) * scale
    dqk_trans = tl.where(valid_mask_trans, dqk_trans, 0)
    return dqk_trans


@triton.jit
def backward_activation_prescaled(qk_trans, alpha, scale, valid_mask_trans, k):
    half_qk = qk_trans * (alpha * 0.5)
    one_plus_tanh = _fma_f32(tanh_approx_fp32(half_qk), 1.0, 1.0)
    one_plus_tanh = tl.where(valid_mask_trans, one_plus_tanh, 0.0)
    act_qk_trans = (half_qk * one_plus_tanh * scale).to(k.dtype)
    return half_qk, one_plus_tanh, act_qk_trans


# Unmasked counterpart of backward_activation_prescaled. Not called yet: the
# caller arrives with the optional explicit MASK_IF branch (D114610694), whose
# unmasked arm skips the tl.where instead of folding it into one_plus_tanh.
# Kept here so the masked/unmasked pair stays next to the activation it mirrors.
@triton.jit
def backward_activation_prescaled_unmasked(qk_trans, alpha, scale, k):
    half_qk = qk_trans * (alpha * 0.5)
    one_plus_tanh = _fma_f32(tanh_approx_fp32(half_qk), 1.0, 1.0)
    act_qk_trans = (half_qk * one_plus_tanh * scale).to(k.dtype)
    return half_qk, one_plus_tanh, act_qk_trans


@triton.jit
def backward_d_activation_prescaled(dact_qk_trans, one_plus_tanh, half_qk, scale):
    one_minus_tanh = _fma_f32(one_plus_tanh, -1.0, 2.0)
    derivative = _fma_f32(half_qk, one_minus_tanh, 1.0)
    return dact_qk_trans * one_plus_tanh * derivative * (scale * 0.5)


@triton.jit
def backward_off_common_preprocess(
    seq_len_q,
    contextual_seq_len,
    n_targets,
    offs_n,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    HAS_NUM_TARGETS: tl.constexpr,
):
    max_ids = seq_len_q
    if HAS_CONTEXTUAL_SEQ_LEN:
        pos_offs_n = offs_n - contextual_seq_len + 1
        pos_offs_n = tl.where(
            pos_offs_n > 0,
            pos_offs_n,
            0,
        )
        max_ids = max_ids - contextual_seq_len + 1
    else:
        pos_offs_n = offs_n
    if HAS_NUM_TARGETS:
        max_ids = max_ids - n_targets
        pos_offs_n = tl.where(
            pos_offs_n < max_ids,
            pos_offs_n,
            max_ids,
        )
    return max_ids, pos_offs_n


@triton.jit
def backward_valid_mask(
    offs_m,
    pos_offs_n,
    offs_n,
    max_ids,
    contextual_seq_len,
    max_attn_len,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
):
    valid_mask_trans = offs_m[None, :] == offs_n[:, None]
    if HAS_CONTEXTUAL_SEQ_LEN:
        offs_m = offs_m - contextual_seq_len + 1
        offs_m = tl.where(
            offs_m > 0,
            offs_m,
            0,
        )
    if HAS_NUM_TARGETS:
        offs_m = tl.where(
            offs_m < max_ids,
            offs_m,
            max_ids,
        )
        pos_offs_n = tl.where(
            pos_offs_n < max_ids,
            pos_offs_n,
            max_ids,
        )
    pos_offs_m_minus_n = offs_m[None, :] - pos_offs_n[:, None]
    valid_mask_trans = valid_mask_trans | (pos_offs_m_minus_n > 0)
    if HAS_MAX_ATTN_LEN:
        valid_mask_trans = valid_mask_trans & (pos_offs_m_minus_n <= max_attn_len)
    if HAS_CONTEXTUAL_SEQ_LEN:
        valid_mask_trans = valid_mask_trans | ((offs_m[None, :] == 0) & (pos_offs_n[:, None] < max_ids))
    return valid_mask_trans


@triton.jit
def forward_activation(qk, alpha, scale, valid_mask):
    qk = qk * alpha
    silu = fast_dividef(qk, 1.0 + tl.exp(-qk)) * scale
    act_qk = tl.where(valid_mask, silu, 0)
    return act_qk


@triton.jit
def forward_uih_common_preprocess(n_targets, seq_len_q, HAS_NUM_TARGETS: tl.constexpr):
    if HAS_NUM_TARGETS:
        uih_end = seq_len_q - n_targets
    else:
        uih_end = seq_len_q
    return uih_end


@triton.jit
def forward_valid_mask(
    offs_m,
    offs_n,
    seq_len_q,
    contextual_seq_len,
    max_attn_len,
    n_targets,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
):
    valid_mask = offs_m[:, None] == offs_n[None, :]
    max_ids = seq_len_q
    if HAS_CONTEXTUAL_SEQ_LEN:
        offs_m = offs_m - contextual_seq_len + 1
        offs_m = tl.where(
            offs_m > 0,
            offs_m,
            0,
        )
        offs_n = offs_n - contextual_seq_len + 1
        offs_n = tl.where(
            offs_n > 0,
            offs_n,
            0,
        )
        max_ids = max_ids - contextual_seq_len + 1
    if HAS_NUM_TARGETS:
        max_ids = max_ids - n_targets
        offs_m = tl.where(
            offs_m < max_ids,
            offs_m,
            max_ids,
        )
        offs_n = tl.where(
            offs_n < max_ids,
            offs_n,
            max_ids,
        )
    offs_m_minus_n = offs_m[:, None] - offs_n[None, :]
    valid_mask = valid_mask | (offs_m_minus_n > 0)
    if HAS_MAX_ATTN_LEN:
        valid_mask = valid_mask & (offs_m_minus_n <= max_attn_len)
    if HAS_CONTEXTUAL_SEQ_LEN:
        valid_mask = valid_mask | ((offs_m[:, None] == 0) & (offs_n[None, :] < max_ids))
    return valid_mask


@triton.jit
def target_common_preprocess(off_z, num_targets, HAS_NUM_TARGETS: tl.constexpr):
    if HAS_NUM_TARGETS:
        n_targets = tl.load(num_targets + off_z).to(tl.int32)
    else:
        n_targets = 0
    return n_targets


@triton.jit
def _hstu_attn_fwd_one_block_0(  # noqa: C901
    start_n,
    seq_len_q,
    seq_len_kv,
    offs_m,
    offs_n,
    off_h,
    q,
    K,
    V,
    acc,
    K_block_ptr,
    V_block_ptr,
    device_desc_k,
    device_desc_v,
    offset_kh,
    offset_vh,
    seq_start_q,
    seq_start_kv,
    alpha,
    scale,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    n_targets,
    uih_end,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    BLOCK_N: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
):
    start_n = tl.multiple_of(start_n, BLOCK_N)
    # -- compute qk ----
    k = None
    qk = None
    if ENABLE_TMA:
        k = device_desc_k.load([(seq_start_kv + start_n).to(tl.int32), offset_kh.to(tl.int32)])
        # tma can only be loaded in one order, use trans afterwards
        qk = tl.dot(q, tl.trans(k), allow_tf32=ALLOW_TF32)
    else:
        k = tl.load(K_block_ptr, boundary_check=(1, ), padding_option="zero")
        qk = tl.dot(q, k, allow_tf32=ALLOW_TF32)
    valid_mask = forward_valid_mask(
        offs_m,
        offs_n,
        seq_len_q,
        contextual_seq_len,
        max_attn_len,
        n_targets,
        HAS_CONTEXTUAL_SEQ_LEN,
        HAS_NUM_TARGETS,
        HAS_MAX_ATTN_LEN,
    )
    act_qk = forward_activation(qk, alpha, scale, valid_mask)
    v = None
    if ENABLE_TMA:
        v = device_desc_v.load([(seq_start_kv + start_n).to(tl.int32), offset_vh.to(tl.int32)])
    else:
        v = tl.load(V_block_ptr, boundary_check=(0, ), padding_option="zero")
    act_qk = act_qk.to(v.dtype)
    acc += tl.dot(act_qk, v, allow_tf32=ALLOW_TF32)
    return acc


@triton.jit
def _hstu_attn_fwd_subtile(  # noqa: C901
    q,
    k,
    v,
    offs_m,
    offs_n,
    seq_len_q,
    alpha,
    scale,
    acc,
    max_attn_len,
    contextual_seq_len,
    n_targets,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
):
    # FA-style DP subtile: k/v are PRE-LOADED (shared across the two M-halves) so
    # each KV block is fetched once. k is [BLOCK_N, BLOCK_D_Q] in TMA order.
    qk = tl.dot(q, tl.trans(k), allow_tf32=ALLOW_TF32)
    valid_mask = forward_valid_mask(
        offs_m,
        offs_n,
        seq_len_q,
        contextual_seq_len,
        max_attn_len,
        n_targets,
        HAS_CONTEXTUAL_SEQ_LEN,
        HAS_NUM_TARGETS,
        HAS_MAX_ATTN_LEN,
    )
    act_qk = forward_activation(qk, alpha, scale, valid_mask)
    act_qk = act_qk.to(v.dtype)
    acc += tl.dot(act_qk, v, allow_tf32=ALLOW_TF32)
    return acc


@triton.jit
def _hstu_attn_bwd_one_block_0(  # noqa C901
    start_m,
    start_n,
    desc_row_q,
    offs_m,
    q_ptrs_trans,
    dq_ptrs_trans,
    do_ptrs,
    device_desc_q,
    device_desc_do,
    device_desc_dq,
    dk,
    dv,
    k,
    v,
    seq_len_q,
    seq_len_kv,
    LOCK,
    off_h,
    stride_qh,
    stride_doh,
    stride_qm,
    stride_dom,
    stride_dqm,
    stride_dqh,
    alpha,
    attn_scale,
    max_q_len,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    n_targets,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    ATOMIC_ADD: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    DQ_REDUCE: tl.constexpr = False,
    DQ_ITERS: tl.constexpr = 1,
    DQ_REUSE: tl.constexpr = False,
):
    offs_m = offs_m + start_m
    # Keep the integer KV-index/mask chain inside the warp-specialized loop.
    # Building it in the enclosing scope makes AutoWS transfer the 128x128 i32
    # value through a 64 KiB shared-memory channel.
    offs_n = start_n + tl.arange(0, BLOCK_N)
    max_ids, pos_offs_n = backward_off_common_preprocess(
        seq_len_q,
        contextual_seq_len,
        n_targets,
        offs_n,
        HAS_CONTEXTUAL_SEQ_LEN,
        HAS_NUM_TARGETS,
    )
    mask_m = offs_m < seq_len_q
    if ATTN_SCALE_TYPE == "scalar":
        scale = tl.load(attn_scale).to(tl.float32)
    else:
        tl.static_assert(ATTN_SCALE_TYPE == "dynamic")
        scale = tl.load(attn_scale + offs_m, mask=mask_m).to(tl.float32)
    # recompute qk and silu
    if ENABLE_TMA:
        q = device_desc_q.load([(desc_row_q + start_m).to(tl.int32), (off_h * stride_qh).to(tl.int32)])
        q_trans = tl.trans(q)
    else:
        q_trans = tl.load(
            q_ptrs_trans + start_m * stride_qm,
            mask=mask_m[None, :],
            other=0.0,
        )
    qk_trans = tl.dot(
        k,
        q_trans,
        allow_tf32=ALLOW_TF32,
        attrs=({"stage": "0", "order": "0", "channels": ["opndD,tmem,1,2"]} if DQ_REUSE else None),
    )
    valid_mask_trans = backward_valid_mask(
        offs_m,
        pos_offs_n,
        offs_n,
        max_ids,
        contextual_seq_len,
        max_attn_len,
        HAS_CONTEXTUAL_SEQ_LEN,
        HAS_NUM_TARGETS,
        HAS_MAX_ATTN_LEN,
    )
    # The prescaled path folds alpha and the 0.5 into its inputs, so its first two
    # results are NOT the non-reuse quantities: half_qk is qk*alpha/2 rather than
    # qk*alpha, and one_plus_tanh is 1+tanh(half_qk) rather than the sigmoid (it is
    # 2x it). backward_d_activation_prescaled is written against those meanings, so
    # bind them under their real names instead of reusing qk_trans/sig_trans, which
    # would read as the non-reuse quantities to anyone adding code below.
    if DQ_REUSE:
        half_qk, one_plus_tanh, act_qk_trans = backward_activation_prescaled(qk_trans, alpha, scale, valid_mask_trans,
                                                                             k)
    else:
        qk_trans, sig_trans, act_qk_trans = backward_activation(qk_trans, alpha, scale, valid_mask_trans, k)
    # compute dv
    if ENABLE_TMA:
        do = device_desc_do.load([(desc_row_q + start_m).to(tl.int32), (off_h * stride_doh).to(tl.int32)])
    else:
        do = tl.load(
            do_ptrs + start_m * stride_dom,
            mask=mask_m[:, None],
            other=0.0,
        )
    # dp (dact_qk_trans) is emitted BEFORE dv: dp and dv are both stage 0 with the
    # SAME `order`, so the `order` annotation does NOT reorder them -- same-stage
    # dots keep PROGRAM order. Emitting dp first makes the final-ttgir schedule match
    # TLX's dp-before-dv body order (dv/dp were the only swapped pair vs TLX).
    dact_qk_trans = tl.dot(
        v,
        tl.trans(do),
        allow_tf32=ALLOW_TF32,
        attrs=({"stage": "0", "order": "2", "channels": ["opndD,tmem,1,5"]} if DQ_REUSE else None),
    )
    dv += tl.dot(
        act_qk_trans,
        do,
        allow_tf32=ALLOW_TF32,
        attrs=({"stage": "0", "order": "2", "channels": ["opndA,tmem,1,2", "opndD,tmem,1,7"]} if DQ_REUSE else None),
    )

    # compute dk and dq
    if DQ_REUSE:
        dqk_trans = backward_d_activation_prescaled(dact_qk_trans, one_plus_tanh, half_qk, scale)
    else:
        dqk_trans = backward_d_activation(dact_qk_trans, sig_trans, qk_trans, scale, valid_mask_trans)
    dqk_trans = dqk_trans.to(k.dtype)

    if DQ_REDUCE and ENABLE_TMA:
        # dq via TMA reduce-add. Compute dq TRANSPOSED with the SAME dot as acc_dq
        # (tl.trans(k) is a cheap memdesc_trans on the SMEM k tile), then transpose
        # the small [BLOCK_D_Q, BLOCK_M] result to [BLOCK_M, BLOCK_D_Q] and atomic-add
        # into global dq. Transposing the *result* (not the dqk register operand)
        # keeps the MMA structure meta-WS can partition. DQ is pre-zeroed; the head
        # slice is selected by the store column offset (device_desc_dq base has only
        # the seq offset). Mirrors triton_bw_cross_attention.py's autoWS dq reduce.
        dq_trans = (
            tl.dot(
                tl.trans(k),
                dqk_trans,
                allow_tf32=ALLOW_TF32,
                # Keep dQ in a distinct TMEM allocation, matching TLX. Reusing
                # dP's id5 leaves 128 columns free, which the persistent TMEM
                # post-pass spends on a second dV accumulator copy.
                attrs=({"stage": "1", "order": "1", "channels": ["opndD,tmem,1,11"]} if DQ_REUSE else None),
            ) * alpha)
        dq = tl.trans(dq_trans).to(k.dtype)
        # Subtile the dq reduce into DQ_ITERS contiguous column-subtiles
        # (matches FA bwd's DQ_SUBTILE); each is an independent store_reduce the
        # compiler stages separately (the source-level analog of TLX's subtiled +
        # depth-2 dq_store_buf staging). _split_n_2D does the register split that
        # `dq[:, a:b]` cannot.
        dq_slice_size: tl.constexpr = BLOCK_D_Q // DQ_ITERS
        dqs = _split_n_2D(dq, DQ_ITERS)
        for _s in tl.static_range(DQ_ITERS):
            device_desc_dq.store(
                [(desc_row_q + start_m).to(tl.int32), (off_h * stride_dqh + _s * dq_slice_size).to(tl.int32)],
                dqs[_s],
                store_reduce="add",
            )
    else:
        acc_dq(
            dq_ptrs_trans=dq_ptrs_trans,
            start_m=start_m,
            stride_dqm=stride_dqm,
            k=k,
            dqk_trans=dqk_trans,
            alpha=alpha,
            mask_m=mask_m,
            MAX_SEQ_LEN=max_q_len,
            LOCK=LOCK,
            BLOCK_M=BLOCK_M,
            ATOMIC_ADD=ATOMIC_ADD,
            ALLOW_TF32=ALLOW_TF32,
        )

    # dQ and dK intentionally share the same stage/order annotation. Equal-cluster
    # MMAs retain program order, so placing dK after dQ matches the TLX schedule.
    # The factor `alpha` is delayed until the end of the function to reduce cost.
    dk += tl.dot(
        dqk_trans,
        tl.trans(q_trans),
        allow_tf32=ALLOW_TF32,
        # dsT (opndA) MUST live in SMEM, not TMEM. Left unannotated it defaults to
        # TMEM and the planner column-packs it into id2 (the qk_trans buffer), where
        # the qk MMA's useAcc=false full-overwrite races this cross-stage (stage-1)
        # read -> corrupt grads. TLX keeps dsT in a dedicated SMEM buffer (ds_tiles);
        # opndA,smem,1,8 mirrors that (and FA bwd's dsT-in-smem convention).
        attrs=({"stage": "1", "order": "1", "channels": ["opndA,smem,1,8", "opndD,tmem,1,10"]} if DQ_REUSE else None),
    )
    return dk, dv


@triton.jit
def _hstu_attn_fwd_compute(  # noqa C901
    Q,
    K,
    V,
    H,
    DimQ,
    DimV,
    seq_offsets,
    seq_offsets_q,
    Out,
    stride_qm,
    stride_qh,
    stride_kn,
    stride_kh,
    stride_vn,
    stride_vh,
    stride_om,
    stride_oh,
    alpha,
    attn_scale,
    off_z,
    off_h,
    pid,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr = False,
    DP: tl.constexpr = 1,
):
    off_h = off_h.to(tl.int64)
    off_z = off_z.to(tl.int64)
    seq_start_kv = tl.load(seq_offsets + off_z).to(tl.int64)
    seq_end_kv = tl.load(seq_offsets + off_z + 1)
    seq_len_kv = (seq_end_kv - seq_start_kv).to(tl.int32)
    seq_start_q = tl.load(seq_offsets_q + off_z).to(tl.int64)
    seq_end_q = tl.load(seq_offsets_q + off_z + 1)
    seq_len_q = (seq_end_q - seq_start_q).to(tl.int32)

    device_desc_q = None
    device_desc_k = None
    device_desc_v = None
    device_desc_o = None
    if ENABLE_TMA:
        device_desc_k = tl.make_tensor_descriptor(
            K,
            shape=[seq_end_kv.to(tl.int32), H * DimQ],
            strides=[H * DimQ, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_Q,
            ],
        )
        device_desc_v = tl.make_tensor_descriptor(
            V,
            shape=[seq_end_kv.to(tl.int32), H * DimV],
            strides=[H * DimV, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_V,
            ],
        )

    start_m = pid * BLOCK_M
    if start_m < seq_len_q:
        # initialize offsets
        offs_m = start_m + tl.arange(0, BLOCK_M)
        offs_n = tl.arange(0, BLOCK_N)

        if ATTN_SCALE_TYPE == "scalar":
            scale = tl.load(attn_scale).to(tl.float32)
        else:
            tl.static_assert(ATTN_SCALE_TYPE == "dynamic")
            scale = tl.load(attn_scale + seq_start_q + offs_m, mask=offs_m < seq_len_q).to(tl.float32)

        Q_block_ptr = None
        K_block_ptr = None
        V_block_ptr = None
        if not ENABLE_TMA:
            Q_block_ptr = tl.make_block_ptr(
                base=Q + off_h * stride_qh + seq_start_q * stride_qm,
                shape=(seq_len_q, BLOCK_D_Q),
                strides=(stride_qm, 1),
                offsets=(start_m, 0),
                block_shape=(BLOCK_M, BLOCK_D_Q),
                order=(1, 0),
            )
            q = tl.load(Q_block_ptr, boundary_check=(0, ), padding_option="zero")

            K_block_ptr = tl.make_block_ptr(
                base=K + off_h * stride_kh + seq_start_kv * stride_kn,
                shape=(BLOCK_D_Q, seq_len_kv),
                strides=(1, stride_kn),
                offsets=(0, 0),
                block_shape=(BLOCK_D_Q, BLOCK_N),
                order=(0, 1),
            )
            V_block_ptr = tl.make_block_ptr(
                base=V + off_h * stride_vh + seq_start_kv * stride_vn,
                shape=(seq_len_kv, BLOCK_D_V),
                strides=(stride_vn, 1),
                offsets=(0, 0),
                block_shape=(BLOCK_N, BLOCK_D_V),
                order=(1, 0),
            )
        else:
            device_desc_q = tl.make_tensor_descriptor(
                Q,
                shape=[seq_end_q.to(tl.int32), H * DimQ],
                strides=[H * DimQ, 1],
                block_shape=[
                    BLOCK_M,
                    BLOCK_D_Q,
                ],
            )
            q = device_desc_q.load([
                (seq_start_q + start_m).to(tl.int32),
                (off_h * stride_qh).to(tl.int32),
            ])
        acc = tl.zeros([BLOCK_M, BLOCK_D_V], dtype=tl.float32)
        n_targets = target_common_preprocess(off_z, num_targets, HAS_NUM_TARGETS)
        uih_end = forward_uih_common_preprocess(n_targets, seq_len_q, HAS_NUM_TARGETS)
        if HAS_CONTEXTUAL_SEQ_LEN is True and start_m < contextual_seq_len:
            low = 0
            high = seq_len_q
        else:
            low = 0
            high = start_m + BLOCK_M
            if HAS_MAX_ATTN_LEN:
                if start_m > uih_end:
                    low = uih_end - max_attn_len
                else:
                    low = start_m - max_attn_len
                if HAS_CONTEXTUAL_SEQ_LEN:
                    low = low if low > contextual_seq_len else 0
                else:
                    low = low if low > 0 else 0
            if HAS_NUM_TARGETS:
                uih_end = (uih_end + BLOCK_N - 1) // BLOCK_N * BLOCK_N
                if uih_end < start_m:
                    high = seq_len_q - n_targets
        # Folded single-ForOp KV loop (option A): visit the uih blocks
        # [low, high) and then the target diagonal block [start_m, start_m+BLOCK_M)
        # in ONE loop, so the PV accumulator lives in a single WS scope / single
        # TMEM tile -- mirrors TLX's single GEMM loop; removes the scf.if operand-D
        # round-trip AND the cross-loop SMEM reuse group. The iteration index is
        # remapped to the exact same start_n set the previous two loops visited, so
        # results are unchanged (no extra/gap blocks, no new masking assumptions).
        uih_lo = low
        uih_hi = high
        n_uih = (uih_hi - uih_lo + BLOCK_N - 1) // BLOCK_N
        n_tgt = 0
        tgt_lo = uih_hi
        if HAS_NUM_TARGETS:
            has_tgt = uih_end < start_m
            n_tgt = tl.where(has_tgt, (BLOCK_M + BLOCK_N - 1) // BLOCK_N, 0)
            tgt_lo = start_m
        n_iters = n_uih + n_tgt
        ptr_pos = 0  # non-TMA: absolute key position the K/V block ptrs point at
        for it in tl.range(
                0,
                n_iters,
                warp_specialize=AUTOWS,
                data_partition_factor=DP,
        ):
            is_tgt = it >= n_uih
            blk = tl.where(is_tgt, it - n_uih, it)
            start_n = tl.where(is_tgt, tgt_lo + blk * BLOCK_N, uih_lo + blk * BLOCK_N)
            if not ENABLE_TMA:
                adv = (start_n - ptr_pos).to(tl.int32)
                if adv != 0:
                    K_block_ptr = tl.advance(K_block_ptr, (0, adv))
                    V_block_ptr = tl.advance(V_block_ptr, (adv, 0))
                ptr_pos = start_n
            acc = _hstu_attn_fwd_one_block_0(
                start_n=start_n,
                seq_len_q=seq_len_q,
                seq_len_kv=seq_len_kv,
                offs_m=offs_m,
                offs_n=offs_n + start_n,
                off_h=off_h,
                q=q,
                K=K,
                V=V,
                acc=acc,
                K_block_ptr=K_block_ptr,
                V_block_ptr=V_block_ptr,
                device_desc_k=device_desc_k,
                device_desc_v=device_desc_v,
                offset_kh=off_h * stride_kh,
                offset_vh=off_h * stride_vh,
                seq_start_q=seq_start_q,
                seq_start_kv=seq_start_kv,
                alpha=alpha,
                scale=scale,
                num_targets=num_targets,
                max_attn_len=max_attn_len,
                contextual_seq_len=contextual_seq_len,
                n_targets=n_targets,
                uih_end=uih_end,
                HAS_NUM_TARGETS=HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
                ALLOW_TF32=ALLOW_TF32,
                BLOCK_D_Q=BLOCK_D_Q,
                BLOCK_D_V=BLOCK_D_V,
                BLOCK_N=BLOCK_N,
                ENABLE_TMA=ENABLE_TMA,
            )
        if not ENABLE_TMA:
            # rematerialize offsets to save registers
            start_m = pid * BLOCK_M
            offs_m = start_m + tl.arange(0, BLOCK_M)
            offs_v_d = tl.arange(0, BLOCK_D_V)
            off_o = Out + seq_start_q * stride_om + off_h * stride_oh
            out_ptrs = off_o + offs_m[:, None] * stride_om + offs_v_d[None, :]
            tl.store(out_ptrs, acc, mask=(offs_m < seq_len_q)[:, None])
        else:
            # Important: must cast to proper dtype. If acc is float32, but
            # TMA descriptor specifies float16, the program will run
            # without crashes but produce wrong results.
            acc = acc.to(Out.dtype.element_ty)
            device_desc_o = tl.make_tensor_descriptor(
                Out,
                shape=[seq_end_q.to(tl.int32), H * DimV],
                strides=[H * DimV, 1],
                block_shape=[BLOCK_M, BLOCK_D_V],
            )
            device_desc_o.store(
                [
                    (seq_start_q + pid * BLOCK_M).to(tl.int32),
                    (off_h * stride_oh).to(tl.int32),
                ],
                acc,
            )


@triton.jit
def _hstu_attn_fwd_compute_dp(  # noqa C901
    Q,
    K,
    V,
    H,
    DimQ,
    DimV,
    seq_offsets,
    seq_offsets_q,
    Out,
    stride_qm,
    stride_qh,
    stride_kn,
    stride_kh,
    stride_vn,
    stride_vh,
    stride_om,
    stride_oh,
    alpha,
    attn_scale,
    off_z,
    off_h,
    pid,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr = False,
):
    # FA-style manual data partition (TMA only): split BLOCK_M into two halves of
    # BLOCK_M_H each, processed in one program. Each KV block is loaded ONCE and
    # shared by both halves' MMAs; the shared KV loop is warp-specialized with
    # data_partition_factor=1 (manual split, not the compiler's 2*BLOCK_M split).
    tl.static_assert(ENABLE_TMA, "FA-DP path requires ENABLE_TMA")
    BLOCK_M_H: tl.constexpr = BLOCK_M // 2
    off_h = off_h.to(tl.int64)
    off_z = off_z.to(tl.int64)
    seq_start_kv = tl.load(seq_offsets + off_z).to(tl.int64)
    seq_end_kv = tl.load(seq_offsets + off_z + 1)
    seq_start_q = tl.load(seq_offsets_q + off_z).to(tl.int64)
    seq_end_q = tl.load(seq_offsets_q + off_z + 1)
    seq_len_q = (seq_end_q - seq_start_q).to(tl.int32)

    device_desc_k = tl.make_tensor_descriptor(
        K,
        shape=[seq_end_kv.to(tl.int32), H * DimQ],
        strides=[H * DimQ, 1],
        block_shape=[BLOCK_N, BLOCK_D_Q],
    )
    device_desc_v = tl.make_tensor_descriptor(
        V,
        shape=[seq_end_kv.to(tl.int32), H * DimV],
        strides=[H * DimV, 1],
        block_shape=[BLOCK_N, BLOCK_D_V],
    )

    start_m = pid * BLOCK_M
    if start_m < seq_len_q:
        offs_m0 = start_m + tl.arange(0, BLOCK_M_H)
        offs_m1 = start_m + BLOCK_M_H + tl.arange(0, BLOCK_M_H)
        offs_n = tl.arange(0, BLOCK_N)
        if ATTN_SCALE_TYPE == "scalar":
            scale0 = tl.load(attn_scale).to(tl.float32)
            scale1 = scale0
        else:
            tl.static_assert(ATTN_SCALE_TYPE == "dynamic")
            scale0 = tl.load(attn_scale + seq_start_q + offs_m0, mask=offs_m0 < seq_len_q).to(tl.float32)
            scale1 = tl.load(attn_scale + seq_start_q + offs_m1, mask=offs_m1 < seq_len_q).to(tl.float32)
        device_desc_q = tl.make_tensor_descriptor(
            Q,
            shape=[seq_end_q.to(tl.int32), H * DimQ],
            strides=[H * DimQ, 1],
            block_shape=[BLOCK_M_H, BLOCK_D_Q],
        )
        q0 = device_desc_q.load([(seq_start_q + start_m).to(tl.int32), (off_h * stride_qh).to(tl.int32)])
        q1 = device_desc_q.load([
            (seq_start_q + start_m + BLOCK_M_H).to(tl.int32),
            (off_h * stride_qh).to(tl.int32),
        ])
        acc0 = tl.zeros([BLOCK_M_H, BLOCK_D_V], dtype=tl.float32)
        acc1 = tl.zeros([BLOCK_M_H, BLOCK_D_V], dtype=tl.float32)
        n_targets = target_common_preprocess(off_z, num_targets, HAS_NUM_TARGETS)
        uih_end = forward_uih_common_preprocess(n_targets, seq_len_q, HAS_NUM_TARGETS)
        if HAS_CONTEXTUAL_SEQ_LEN is True and start_m < contextual_seq_len:
            low = 0
            high = seq_len_q
        else:
            low = 0
            high = start_m + BLOCK_M
            if HAS_MAX_ATTN_LEN:
                if start_m > uih_end:
                    low = uih_end - max_attn_len
                else:
                    low = start_m - max_attn_len
                if HAS_CONTEXTUAL_SEQ_LEN:
                    low = low if low > contextual_seq_len else 0
                else:
                    low = low if low > 0 else 0
            if HAS_NUM_TARGETS:
                uih_end = (uih_end + BLOCK_N - 1) // BLOCK_N * BLOCK_N
                if uih_end < start_m:
                    high = seq_len_q - n_targets
        uih_lo = low
        uih_hi = high
        n_uih = (uih_hi - uih_lo + BLOCK_N - 1) // BLOCK_N
        n_tgt = 0
        tgt_lo = uih_hi
        if HAS_NUM_TARGETS:
            has_tgt = uih_end < start_m
            n_tgt = tl.where(has_tgt, (BLOCK_M + BLOCK_N - 1) // BLOCK_N, 0)
            tgt_lo = start_m
        n_iters = n_uih + n_tgt
        for it in tl.range(
                0,
                n_iters,
                warp_specialize=AUTOWS,
                data_partition_factor=1,
        ):
            is_tgt = it >= n_uih
            blk = tl.where(is_tgt, it - n_uih, it)
            start_n = tl.where(is_tgt, tgt_lo + blk * BLOCK_N, uih_lo + blk * BLOCK_N)
            k = device_desc_k.load([(seq_start_kv + start_n).to(tl.int32), (off_h * stride_kh).to(tl.int32)])
            v = device_desc_v.load([(seq_start_kv + start_n).to(tl.int32), (off_h * stride_vh).to(tl.int32)])
            acc0 = _hstu_attn_fwd_subtile(
                q0,
                k,
                v,
                offs_m0,
                offs_n + start_n,
                seq_len_q,
                alpha,
                scale0,
                acc0,
                max_attn_len,
                contextual_seq_len,
                n_targets,
                HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN,
                ALLOW_TF32,
            )
            acc1 = _hstu_attn_fwd_subtile(
                q1,
                k,
                v,
                offs_m1,
                offs_n + start_n,
                seq_len_q,
                alpha,
                scale1,
                acc1,
                max_attn_len,
                contextual_seq_len,
                n_targets,
                HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN,
                ALLOW_TF32,
            )
        acc0 = acc0.to(Out.dtype.element_ty)
        acc1 = acc1.to(Out.dtype.element_ty)
        device_desc_o = tl.make_tensor_descriptor(
            Out,
            shape=[seq_end_q.to(tl.int32), H * DimV],
            strides=[H * DimV, 1],
            block_shape=[BLOCK_M_H, BLOCK_D_V],
        )
        device_desc_o.store(
            [(seq_start_q + start_m).to(tl.int32), (off_h * stride_oh).to(tl.int32)],
            acc0,
        )
        device_desc_o.store(
            [
                (seq_start_q + start_m + BLOCK_M_H).to(tl.int32),
                (off_h * stride_oh).to(tl.int32),
            ],
            acc1,
        )


@triton_autotune(
    configs=_get_fw_configs(),
    key=[
        "AUTOTUNE_Z",
        "H",
        "AUTOTUNE_MAX_SEQ_LEN",
        "DimQ",
        "DimV",
    ],
)
@triton.jit
def _hstu_attn_fwd(  # noqa C901
    Q,
    K,
    V,
    sort_by_length_indices,
    seq_offsets,
    seq_offsets_q,
    Out,
    alpha,
    stride_qm,
    stride_qh,
    stride_kn,
    stride_kh,
    stride_vn,
    stride_vh,
    stride_om,
    stride_oh,
    Z,
    AUTOTUNE_Z,
    H,
    attn_scale,
    AUTOTUNE_MAX_SEQ_LEN,  # Quantized MAX_SEQ_LEN used as an autotuning key
    DimQ,
    DimV,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    HAS_SORT_BY_LENGTH_INDICES: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr = False,
    DP: tl.constexpr = 1,
    MANUAL_DP: tl.constexpr = False,
):
    off_hz = tl.program_id(1)
    off_z = off_hz // H
    if HAS_SORT_BY_LENGTH_INDICES:
        off_z = tl.load(sort_by_length_indices + off_z)
    off_h = off_hz % H
    pid = tl.program_id(0)
    if MANUAL_DP:
        _hstu_attn_fwd_compute_dp(
            Q=Q,
            K=K,
            V=V,
            H=H,
            DimQ=DimQ,
            DimV=DimV,
            seq_offsets=seq_offsets,
            seq_offsets_q=seq_offsets_q,
            Out=Out,
            stride_qm=stride_qm,
            stride_qh=stride_qh,
            stride_kn=stride_kn,
            stride_kh=stride_kh,
            stride_vn=stride_vn,
            stride_vh=stride_vh,
            stride_om=stride_om,
            stride_oh=stride_oh,
            alpha=alpha,
            attn_scale=attn_scale,
            off_z=off_z,
            off_h=off_h,
            pid=pid,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
            HAS_NUM_TARGETS=HAS_NUM_TARGETS,
            HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
            HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
            ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
            ALLOW_TF32=ALLOW_TF32,
            BLOCK_D_Q=BLOCK_D_Q,
            BLOCK_D_V=BLOCK_D_V,
            BLOCK_M=BLOCK_M,
            BLOCK_N=BLOCK_N,
            ENABLE_TMA=ENABLE_TMA,
            AUTOWS=AUTOWS,
        )
    else:
        _hstu_attn_fwd_compute(
            Q=Q,
            K=K,
            V=V,
            H=H,
            DimQ=DimQ,
            DimV=DimV,
            seq_offsets=seq_offsets,
            seq_offsets_q=seq_offsets_q,
            Out=Out,
            stride_qm=stride_qm,
            stride_qh=stride_qh,
            stride_kn=stride_kn,
            stride_kh=stride_kh,
            stride_vn=stride_vn,
            stride_vh=stride_vh,
            stride_om=stride_om,
            stride_oh=stride_oh,
            alpha=alpha,
            attn_scale=attn_scale,
            off_z=off_z,
            off_h=off_h,
            pid=pid,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
            HAS_NUM_TARGETS=HAS_NUM_TARGETS,
            HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
            HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
            ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
            ALLOW_TF32=ALLOW_TF32,
            BLOCK_D_Q=BLOCK_D_Q,
            BLOCK_D_V=BLOCK_D_V,
            BLOCK_M=BLOCK_M,
            BLOCK_N=BLOCK_N,
            ENABLE_TMA=ENABLE_TMA,
            AUTOWS=AUTOWS,
            DP=DP,
        )


@triton.jit
def _hstu_attn_bwd_one_col_block(  # noqa C901
    start_n,
    desc_row_q,
    desc_row_kv,
    seq_len_q,
    seq_len_kv,
    Q,
    K,
    V,
    DOut,
    DQ,
    DK,
    DV,
    device_desc_q,
    device_desc_k,
    device_desc_v,
    device_desc_do,
    device_desc_dk,
    device_desc_dv,
    device_desc_dq,
    LOCK,
    off_h,
    off_z,
    stride_qh,
    stride_kh,
    stride_vh,
    stride_doh,
    stride_dkh,
    stride_dvh,
    stride_qm,
    stride_kn,
    stride_vn,
    stride_dom,
    stride_dqm,
    stride_dqh,
    stride_dkn,
    stride_dvn,
    alpha,
    attn_scale,
    max_q_len,
    seq_start_q,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    UNROLL: tl.constexpr,
    ATOMIC_ADD: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr = False,
    DQ_REDUCE: tl.constexpr = False,
    DQ_ITERS: tl.constexpr = 1,
    DQ_REUSE: tl.constexpr = False,
    DKDV_SUBTILE: tl.constexpr = 1,
):
    offs_m = tl.arange(0, BLOCK_M)
    offs_qk_d = tl.arange(0, BLOCK_D_Q)
    offs_v_d = tl.arange(0, BLOCK_D_V)
    offs_n = start_n + tl.arange(0, BLOCK_N)

    dq_ptrs_trans = DQ + (offs_m[None, :] * stride_dqm + offs_qk_d[:, None])
    dv = tl.zeros([BLOCK_N, BLOCK_D_V], dtype=tl.float32)
    dk = tl.zeros([BLOCK_N, BLOCK_D_Q], dtype=tl.float32)
    if ENABLE_TMA:
        q_ptrs_trans = None
        do_ptrs = None
        k = device_desc_k.load([(desc_row_kv + start_n).to(tl.int32), (off_h * stride_kh).to(tl.int32)])
        v = device_desc_v.load([(desc_row_kv + start_n).to(tl.int32), (off_h * stride_vh).to(tl.int32)])
    else:
        mask_n = offs_n < seq_len_kv
        q_ptrs_trans = Q + (offs_m[None, :] * stride_qm + offs_qk_d[:, None])
        do_ptrs = DOut + (offs_m[:, None] * stride_dom + offs_v_d[None, :])
        k_ptrs = K + (offs_n[:, None] * stride_kn + offs_qk_d[None, :])
        v_ptrs = V + (offs_n[:, None] * stride_vn + offs_v_d[None, :])
        k = tl.load(k_ptrs, mask=mask_n[:, None], other=0.0)
        v = tl.load(v_ptrs, mask=mask_n[:, None], other=0.0)
    n_targets = target_common_preprocess(off_z, num_targets, HAS_NUM_TARGETS)
    if HAS_CONTEXTUAL_SEQ_LEN:
        low = 0
        high = contextual_seq_len
        for start_m in tl.range(low, high, BLOCK_M):
            start_m = tl.multiple_of(start_m, BLOCK_M)
            dk, dv = _hstu_attn_bwd_one_block_0(
                start_m=start_m,
                start_n=start_n,
                desc_row_q=desc_row_q,
                offs_m=offs_m,
                q_ptrs_trans=q_ptrs_trans,
                dq_ptrs_trans=dq_ptrs_trans,
                do_ptrs=do_ptrs,
                device_desc_q=device_desc_q,
                device_desc_do=device_desc_do,
                device_desc_dq=device_desc_dq,
                dk=dk,
                dv=dv,
                k=k,
                v=v,
                seq_len_q=seq_len_q,
                seq_len_kv=seq_len_kv,
                LOCK=LOCK,
                off_h=off_h,
                stride_qh=stride_qh,
                stride_doh=stride_doh,
                stride_qm=stride_qm,
                stride_dom=stride_dom,
                stride_dqm=stride_dqm,
                stride_dqh=stride_dqh,
                alpha=alpha,
                attn_scale=attn_scale,
                max_q_len=max_q_len,
                num_targets=num_targets,
                max_attn_len=max_attn_len,
                contextual_seq_len=contextual_seq_len,
                n_targets=n_targets,
                HAS_NUM_TARGETS=HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
                ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
                ALLOW_TF32=ALLOW_TF32,
                BLOCK_M=BLOCK_M,
                BLOCK_N=BLOCK_N,
                ATOMIC_ADD=ATOMIC_ADD,
                ENABLE_TMA=ENABLE_TMA,
                BLOCK_D_Q=BLOCK_D_Q,
                BLOCK_D_V=BLOCK_D_V,
                DQ_REDUCE=DQ_REDUCE,
                DQ_ITERS=DQ_ITERS,
                DQ_REUSE=DQ_REUSE,
            )
    if HAS_NUM_TARGETS:
        low = start_n
        if HAS_MAX_ATTN_LEN:
            high = start_n + max_attn_len + BLOCK_N
            high = high if high + n_targets < seq_len_q else seq_len_q
        else:
            high = seq_len_q
    else:
        low = start_n
        if HAS_MAX_ATTN_LEN:
            high = start_n + max_attn_len + BLOCK_N
            high = high if high < seq_len_q else seq_len_q
        else:
            high = seq_len_q
    if HAS_CONTEXTUAL_SEQ_LEN:
        contextual_block_end = tl.cdiv(contextual_seq_len, BLOCK_M) * BLOCK_M
        if low < contextual_block_end:
            low = contextual_block_end
    for start_m in tl.range(
            low,
            high,
            BLOCK_M,
            loop_unroll_factor=UNROLL,
            # autoWS on the bwd compute loop (dk/dv/dq MMAs). DP=1 (bwd uses TLX
            # replicate=1); pair with a num_warps>=8, BLOCK_M>=64, num_stages>=1
            # config from _get_bw_configs() (HSTU_SELF_AUTOWS branch).
            warp_specialize=AUTOWS,
            # For the dq TMA-reduce path (which adds a reduction partition), fold the
            # dk/dv epilogue into the computation partition (as TLX does) so the total
            # warp count stays <= 16 (reduction4+gemm1+load1+compute8=14 vs the
            # 5-partition 18 that overflows PSM's warp budget). No-op for the RMW path.
            merge_epilogue_to_computation=DQ_REDUCE,
    ):
        start_m = tl.multiple_of(start_m, BLOCK_M)
        dk, dv = _hstu_attn_bwd_one_block_0(
            start_m=start_m,
            start_n=start_n,
            desc_row_q=desc_row_q,
            offs_m=offs_m,
            q_ptrs_trans=q_ptrs_trans,
            dq_ptrs_trans=dq_ptrs_trans,
            do_ptrs=do_ptrs,
            device_desc_q=device_desc_q,
            device_desc_do=device_desc_do,
            device_desc_dq=device_desc_dq,
            dk=dk,
            dv=dv,
            k=k,
            v=v,
            seq_len_q=seq_len_q,
            seq_len_kv=seq_len_kv,
            LOCK=LOCK,
            off_h=off_h,
            stride_qh=stride_qh,
            stride_doh=stride_doh,
            stride_qm=stride_qm,
            stride_dom=stride_dom,
            stride_dqm=stride_dqm,
            stride_dqh=stride_dqh,
            alpha=alpha,
            attn_scale=attn_scale,
            max_q_len=max_q_len,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
            n_targets=n_targets,
            HAS_NUM_TARGETS=HAS_NUM_TARGETS,
            HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
            HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
            ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
            ALLOW_TF32=ALLOW_TF32,
            BLOCK_M=BLOCK_M,
            BLOCK_N=BLOCK_N,
            ATOMIC_ADD=ATOMIC_ADD,
            ENABLE_TMA=ENABLE_TMA,
            BLOCK_D_Q=BLOCK_D_Q,
            BLOCK_D_V=BLOCK_D_V,
            DQ_REDUCE=DQ_REDUCE,
            DQ_ITERS=DQ_ITERS,
            DQ_REUSE=DQ_REUSE,
        )
    # write-back
    dk = dk * alpha
    if ENABLE_TMA:
        dv_slices = _split_n_2D(dv, DKDV_SUBTILE)
        dv_slice_size: tl.constexpr = BLOCK_D_V // DKDV_SUBTILE
        for slice_id in tl.static_range(DKDV_SUBTILE):
            device_desc_dv.store(
                [(desc_row_kv + start_n).to(tl.int32), (off_h * stride_dvh + slice_id * dv_slice_size).to(tl.int32)],
                dv_slices[slice_id].to(k.dtype),
            )
        dk_slices = _split_n_2D(dk, DKDV_SUBTILE)
        dk_slice_size: tl.constexpr = BLOCK_D_Q // DKDV_SUBTILE
        for slice_id in tl.static_range(DKDV_SUBTILE):
            device_desc_dk.store(
                [(desc_row_kv + start_n).to(tl.int32), (off_h * stride_dkh + slice_id * dk_slice_size).to(tl.int32)],
                dk_slices[slice_id].to(k.dtype),
            )
    else:
        dv_ptrs = DV + (offs_n[:, None] * stride_dvn + offs_v_d[None, :])
        dk_ptrs = DK + (offs_n[:, None] * stride_dkn + offs_qk_d[None, :])
        tl.store(dv_ptrs, dv.to(k.dtype), mask=mask_n[:, None])  # pyre-ignore[61]
        tl.store(dk_ptrs, dk.to(k.dtype), mask=mask_n[:, None])  # pyre-ignore[61]


@triton_autotune(
    configs=_get_bw_configs(),
    key=[
        "AUTOTUNE_Z",
        "H",
        "AUTOTUNE_MAX_SEQ_LEN",
        "DimQ",
        "DimV",
    ],
)
@triton.jit
def _hstu_attn_bwd(  # noqa C901
    Q,
    K,
    V,
    sort_by_length_indices,
    seq_offsets,
    seq_offsets_q,
    DOut,
    DQ,
    DK,
    DV,
    LOCK,
    stride_qm,
    stride_qh,
    stride_kn,
    stride_kh,
    stride_vn,
    stride_vh,
    stride_dom,
    stride_doh,
    stride_dqm,
    stride_dqh,
    stride_dkn,
    stride_dkh,
    stride_dvn,
    stride_dvh,
    alpha,
    attn_scale,
    Z,
    AUTOTUNE_Z,
    H,
    max_q_len,
    AUTOTUNE_MAX_SEQ_LEN,  # Quantized MAX_SEQ_LEN used as an autotuning key
    DimQ,
    DimV,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    SEQUENCE_PARALLEL: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    UNROLL: tl.constexpr,
    HAS_SORT_BY_LENGTH_INDICES: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr = False,
    DQ_REDUCE: tl.constexpr = False,
    DQ_ITERS: tl.constexpr = 1,
    DQ_REUSE: tl.constexpr = False,
    DKDV_SUBTILE: tl.constexpr = 1,
):
    off_hz = tl.program_id(0)
    off_z = off_hz // H
    if HAS_SORT_BY_LENGTH_INDICES:
        off_z = tl.load(sort_by_length_indices + off_z)
    off_h = off_hz % H
    off_h = off_h.to(tl.int64)
    seq_start_kv = tl.load(seq_offsets + off_z).to(tl.int64)
    seq_end_kv = tl.load(seq_offsets + off_z + 1)
    seq_len_kv = (seq_end_kv - seq_start_kv).to(tl.int32)
    seq_start_q = tl.load(seq_offsets_q + off_z).to(tl.int64)
    seq_end_q = tl.load(seq_offsets_q + off_z + 1)
    seq_len_q = (seq_end_q - seq_start_q).to(tl.int32)
    # offset pointers for batch/head
    Q = Q + seq_start_q * stride_qm
    K = K + seq_start_kv * stride_kn
    V = V + seq_start_kv * stride_vn
    DOut = DOut + seq_start_q * stride_dom
    if DQ_REDUCE and ENABLE_TMA:
        # TMA-reduce dq: the descriptor base carries only the seq offset; the head
        # slice is selected by the store column offset (off_h*stride_dqh).
        DQ = DQ + seq_start_q * stride_dqm
    else:
        DQ = DQ + seq_start_q * stride_dqm + off_h * stride_dqh
    DK = DK + seq_start_kv * stride_dkn
    DV = DV + seq_start_kv * stride_dvn
    device_desc_q = None
    device_desc_k = None
    device_desc_v = None
    device_desc_do = None
    device_desc_dk = None
    device_desc_dv = None
    device_desc_dq = None
    if ENABLE_TMA:
        device_desc_q = tl.make_tensor_descriptor(
            Q,
            shape=[seq_len_q, H * DimQ],
            strides=[H * DimQ, 1],
            block_shape=[
                BLOCK_M,
                BLOCK_D_Q,
            ],
        )
        device_desc_do = tl.make_tensor_descriptor(
            DOut,
            shape=[seq_len_q, H * DimV],
            strides=[H * DimV, 1],
            block_shape=[
                BLOCK_M,
                BLOCK_D_V,
            ],
        )
        device_desc_k = tl.make_tensor_descriptor(
            K,
            shape=[seq_len_kv, H * DimQ],
            strides=[H * DimQ, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_Q,
            ],
        )
        device_desc_dk = tl.make_tensor_descriptor(
            DK,
            shape=[seq_len_kv, H * DimQ],
            strides=[H * DimQ, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_Q,
            ],
        )
        device_desc_v = tl.make_tensor_descriptor(
            V,
            shape=[seq_len_kv, H * DimV],
            strides=[H * DimV, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_V,
            ],
        )
        device_desc_dv = tl.make_tensor_descriptor(
            DV,
            shape=[seq_len_kv, H * DimV],
            strides=[H * DimV, 1],
            block_shape=[
                BLOCK_N,
                BLOCK_D_V,
            ],
        )
        if DQ_REDUCE:
            # dq TMA reduce-add target: non-transposed [seq_len_q, H*DimQ]; base
            # (DQ) carries only the seq offset, head via the store column.
            device_desc_dq = tl.make_tensor_descriptor(
                DQ,
                shape=[seq_len_q, H * DimQ],
                strides=[H * DimQ, 1],
                block_shape=[
                    BLOCK_M,
                    BLOCK_D_Q // DQ_ITERS,
                ],
            )
    else:
        Q += off_h * stride_qh
        K += off_h * stride_kh
        V += off_h * stride_vh
        DOut += off_h * stride_doh
        DK += off_h * stride_dkh
        DV += off_h * stride_dvh
    if SEQUENCE_PARALLEL:
        start_n = tl.program_id(1) * BLOCK_N
        if start_n >= seq_len_kv:
            return
        _hstu_attn_bwd_one_col_block(
            start_n=start_n,
            desc_row_q=0,
            desc_row_kv=0,
            seq_len_q=seq_len_q,
            seq_len_kv=seq_len_kv,
            Q=Q,
            K=K,
            V=V,
            DOut=DOut,
            DQ=DQ,
            DK=DK,
            DV=DV,
            device_desc_q=device_desc_q,
            device_desc_k=device_desc_k,
            device_desc_v=device_desc_v,
            device_desc_do=device_desc_do,
            device_desc_dk=device_desc_dk,
            device_desc_dv=device_desc_dv,
            device_desc_dq=device_desc_dq,
            LOCK=LOCK,
            off_h=off_h,
            off_z=off_z,
            stride_qh=stride_qh,
            stride_kh=stride_kh,
            stride_vh=stride_vh,
            stride_doh=stride_doh,
            stride_dkh=stride_dkh,
            stride_dvh=stride_dvh,
            stride_qm=stride_qm,
            stride_kn=stride_kn,
            stride_vn=stride_vn,
            stride_dom=stride_dom,
            stride_dqm=stride_dqm,
            stride_dqh=stride_dqh,
            stride_dkn=stride_dkn,
            stride_dvn=stride_dvn,
            alpha=alpha,
            attn_scale=attn_scale,
            max_q_len=max_q_len,
            seq_start_q=seq_start_q,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
            HAS_NUM_TARGETS=HAS_NUM_TARGETS,
            HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
            HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
            ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
            ALLOW_TF32=ALLOW_TF32,
            BLOCK_D_Q=BLOCK_D_Q,
            BLOCK_D_V=BLOCK_D_V,
            BLOCK_M=BLOCK_M,
            BLOCK_N=BLOCK_N,
            UNROLL=UNROLL,
            ATOMIC_ADD=True,
            ENABLE_TMA=ENABLE_TMA,
            AUTOWS=AUTOWS,
            DQ_REDUCE=DQ_REDUCE,
            DQ_ITERS=DQ_ITERS,
            DQ_REUSE=DQ_REUSE,
            DKDV_SUBTILE=DKDV_SUBTILE,
        )
    else:
        for start_n in range(0, seq_len_kv, BLOCK_N):
            _hstu_attn_bwd_one_col_block(
                start_n=start_n,
                desc_row_q=0,
                desc_row_kv=0,
                seq_len_q=seq_len_q,
                seq_len_kv=seq_len_kv,
                Q=Q,
                K=K,
                V=V,
                DOut=DOut,
                DQ=DQ,
                DK=DK,
                DV=DV,
                device_desc_q=device_desc_q,
                device_desc_k=device_desc_k,
                device_desc_v=device_desc_v,
                device_desc_do=device_desc_do,
                device_desc_dk=device_desc_dk,
                device_desc_dv=device_desc_dv,
                device_desc_dq=device_desc_dq,
                LOCK=LOCK,
                off_h=off_h,
                off_z=off_z,
                stride_qh=stride_qh,
                stride_kh=stride_kh,
                stride_vh=stride_vh,
                stride_doh=stride_doh,
                stride_dkh=stride_dkh,
                stride_dvh=stride_dvh,
                stride_qm=stride_qm,
                stride_kn=stride_kn,
                stride_vn=stride_vn,
                stride_dom=stride_dom,
                stride_dqm=stride_dqm,
                stride_dqh=stride_dqh,
                stride_dkn=stride_dkn,
                stride_dvn=stride_dvn,
                alpha=alpha,
                attn_scale=attn_scale,
                max_q_len=max_q_len,
                seq_start_q=seq_start_q,
                num_targets=num_targets,
                max_attn_len=max_attn_len,
                contextual_seq_len=contextual_seq_len,
                HAS_NUM_TARGETS=HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
                ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
                ALLOW_TF32=ALLOW_TF32,
                BLOCK_D_Q=BLOCK_D_Q,
                BLOCK_D_V=BLOCK_D_V,
                BLOCK_M=BLOCK_M,
                BLOCK_N=BLOCK_N,
                UNROLL=UNROLL,
                ATOMIC_ADD=False,
                ENABLE_TMA=ENABLE_TMA,
                AUTOWS=AUTOWS,
                DQ_REDUCE=DQ_REDUCE,
                DQ_ITERS=DQ_ITERS,
                DQ_REUSE=DQ_REUSE,
                DKDV_SUBTILE=DKDV_SUBTILE,
            )


@triton_autotune(
    configs=_get_bw_configs(),
    key=["AUTOTUNE_Z", "H", "AUTOTUNE_MAX_SEQ_LEN", "DimQ", "DimV"],
)
@triton.jit
def _hstu_attn_bwd_clc(  # noqa C901
    Q,
    K,
    V,
    sort_by_length_indices,
    seq_offsets,
    seq_offsets_q,
    DOut,
    DQ,
    DK,
    DV,
    TILE_IDS,
    LOCK,
    stride_qm,
    stride_qh,
    stride_kn,
    stride_kh,
    stride_vn,
    stride_vh,
    stride_dom,
    stride_doh,
    stride_dqm,
    stride_dqh,
    stride_dkn,
    stride_dkh,
    stride_dvn,
    stride_dvh,
    alpha,
    attn_scale,
    Z,
    AUTOTUNE_Z,
    H,
    max_q_len,
    AUTOTUNE_MAX_SEQ_LEN,
    DimQ,
    DimV,
    num_targets,
    max_attn_len,
    contextual_seq_len,
    HAS_NUM_TARGETS: tl.constexpr,
    HAS_MAX_ATTN_LEN: tl.constexpr,
    HAS_CONTEXTUAL_SEQ_LEN: tl.constexpr,
    ATTN_SCALE_TYPE: tl.constexpr,
    ALLOW_TF32: tl.constexpr,
    BLOCK_D_Q: tl.constexpr,
    BLOCK_D_V: tl.constexpr,
    SEQUENCE_PARALLEL: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    UNROLL: tl.constexpr,
    HAS_SORT_BY_LENGTH_INDICES: tl.constexpr,
    ENABLE_TMA: tl.constexpr,
    AUTOWS: tl.constexpr,
    DQ_REDUCE: tl.constexpr,
    DQ_ITERS: tl.constexpr,
    DQ_REUSE: tl.constexpr,
    DKDV_SUBTILE: tl.constexpr,
    CLC_SMEM_ALGO: tl.constexpr,
):
    tl.static_assert(ENABLE_TMA)
    tl.static_assert(DQ_REDUCE)
    tl.static_assert(not SEQUENCE_PARALLEL)
    tl.static_assert(not HAS_SORT_BY_LENGTH_INDICES)

    total_kv = tl.load(seq_offsets + Z).to(tl.int64)
    total_q = tl.load(seq_offsets_q + Z).to(tl.int64)
    desc_q = tl.make_tensor_descriptor(Q, shape=[total_q, H * DimQ], strides=[H * DimQ, 1],
                                       block_shape=[BLOCK_M, BLOCK_D_Q])
    desc_k = tl.make_tensor_descriptor(K, shape=[total_kv, H * DimQ], strides=[H * DimQ, 1],
                                       block_shape=[BLOCK_N, BLOCK_D_Q])
    desc_v = tl.make_tensor_descriptor(V, shape=[total_kv, H * DimV], strides=[H * DimV, 1],
                                       block_shape=[BLOCK_N, BLOCK_D_V])
    desc_do = tl.make_tensor_descriptor(DOut, shape=[total_q, H * DimV], strides=[H * DimV, 1],
                                        block_shape=[BLOCK_M, BLOCK_D_V])
    desc_dq = tl.make_tensor_descriptor(
        DQ,
        shape=[total_q, H * DimQ],
        strides=[H * DimQ, 1],
        block_shape=[BLOCK_M, BLOCK_D_Q // DQ_ITERS],
    )
    desc_dk = tl.make_tensor_descriptor(
        DK,
        shape=[total_kv, H * DimQ],
        strides=[H * DimQ, 1],
        block_shape=[BLOCK_N, BLOCK_D_Q // DKDV_SUBTILE],
    )
    desc_dv = tl.make_tensor_descriptor(
        DV,
        shape=[total_kv, H * DimV],
        strides=[H * DimV, 1],
        block_shape=[BLOCK_N, BLOCK_D_V // DKDV_SUBTILE],
    )

    num_n_tiles = tl.cdiv(max_q_len, BLOCK_N)
    sched = tl.clc_tile_scheduler()
    while tl.condition(
            sched.is_valid(),
            warp_specialize=AUTOWS,
            merge_epilogue_to_computation=DQ_REDUCE,
            tmem_alloc_algo=2,
            smem_alloc_algo=CLC_SMEM_ALGO,
    ):
        tile_id = tl.load(TILE_IDS + sched.tile_id[0])
        off_hz = tile_id // num_n_tiles
        start_n = (tile_id % num_n_tiles) * BLOCK_N
        off_z = off_hz // H
        off_h = (off_hz % H).to(tl.int64)

        seq_start_kv = tl.load(seq_offsets + off_z).to(tl.int64)
        seq_end_kv = tl.load(seq_offsets + off_z + 1)
        seq_len_kv = (seq_end_kv - seq_start_kv).to(tl.int32)
        seq_start_q = tl.load(seq_offsets_q + off_z).to(tl.int64)
        seq_end_q = tl.load(seq_offsets_q + off_z + 1)
        seq_len_q = (seq_end_q - seq_start_q).to(tl.int32)

        q_base = Q + seq_start_q * stride_qm
        k_base = K + seq_start_kv * stride_kn
        v_base = V + seq_start_kv * stride_vn
        do_base = DOut + seq_start_q * stride_dom
        dq_base = DQ + seq_start_q * stride_dqm
        dk_base = DK + seq_start_kv * stride_dkn
        dv_base = DV + seq_start_kv * stride_dvn

        if tl.constexpr(True):
            _hstu_attn_bwd_one_col_block(
                start_n=start_n,
                desc_row_q=seq_start_q,
                desc_row_kv=seq_start_kv,
                seq_len_q=seq_len_q,
                seq_len_kv=seq_len_kv,
                Q=q_base,
                K=k_base,
                V=v_base,
                DOut=do_base,
                DQ=dq_base,
                DK=dk_base,
                DV=dv_base,
                device_desc_q=desc_q,
                device_desc_k=desc_k,
                device_desc_v=desc_v,
                device_desc_do=desc_do,
                device_desc_dk=desc_dk,
                device_desc_dv=desc_dv,
                device_desc_dq=desc_dq,
                LOCK=LOCK,
                off_h=off_h,
                off_z=off_z,
                stride_qh=stride_qh,
                stride_kh=stride_kh,
                stride_vh=stride_vh,
                stride_doh=stride_doh,
                stride_dkh=stride_dkh,
                stride_dvh=stride_dvh,
                stride_qm=stride_qm,
                stride_kn=stride_kn,
                stride_vn=stride_vn,
                stride_dom=stride_dom,
                stride_dqm=stride_dqm,
                stride_dqh=stride_dqh,
                stride_dkn=stride_dkn,
                stride_dvn=stride_dvn,
                alpha=alpha,
                attn_scale=attn_scale,
                max_q_len=max_q_len,
                seq_start_q=seq_start_q,
                num_targets=num_targets,
                max_attn_len=max_attn_len,
                contextual_seq_len=contextual_seq_len,
                HAS_NUM_TARGETS=HAS_NUM_TARGETS,
                HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
                HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
                ATTN_SCALE_TYPE=ATTN_SCALE_TYPE,
                ALLOW_TF32=ALLOW_TF32,
                BLOCK_D_Q=BLOCK_D_Q,
                BLOCK_D_V=BLOCK_D_V,
                BLOCK_M=BLOCK_M,
                BLOCK_N=BLOCK_N,
                UNROLL=UNROLL,
                ATOMIC_ADD=False,
                ENABLE_TMA=True,
                AUTOWS=False,
                DQ_REDUCE=DQ_REDUCE,
                DQ_ITERS=DQ_ITERS,
                DQ_REUSE=DQ_REUSE,
                DKDV_SUBTILE=DKDV_SUBTILE,
            )
        sched = sched.advance()


def triton_hstu_attention_fwd(
    max_seq_len: int,
    alpha: float,
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    seq_offsets: torch.Tensor,
    attn_scale: torch.Tensor,
    max_q_len: Optional[int],
    seq_offsets_q: Optional[torch.Tensor],
    sort_by_length_indices: Optional[torch.Tensor],
    enable_tma: bool,
    num_targets: Optional[torch.Tensor],
    max_attn_len: int,
    contextual_seq_len: int,
) -> torch.Tensor:
    q = switch_to_contiguous_if_needed(q)
    k = switch_to_contiguous_if_needed(k)
    v = switch_to_contiguous_if_needed(v)
    Z = seq_offsets.numel() - 1
    AUTOTUNE_Z = prev_power_of_2(Z)
    if max_q_len is None:
        max_q_len = max_seq_len
        assert seq_offsets_q is None
        seq_offsets_q = seq_offsets
    total_seq_len_q, H, DimQ = q.shape
    _, _, DimV = v.shape
    out = torch.empty(total_seq_len_q, H, DimV, device=q.device, dtype=q.dtype)
    if total_seq_len_q == 0:
        return out
    if enable_tma:
        triton.set_allocator(_allocate_tma_workspace)
    if attn_scale.ndim == 0:
        attn_scale_type = "scalar"
    else:
        attn_scale_type = "dynamic"
    grid = lambda meta: (  # noqa E731
        triton.cdiv(max_q_len, meta["BLOCK_M"]),
        Z * H,
    )
    HAS_NUM_TARGETS = num_targets is not None
    HAS_MAX_ATTN_LEN = max_attn_len != 0
    HAS_CONTEXTUAL_SEQ_LEN = contextual_seq_len != 0
    _hstu_attn_fwd[grid](
        Q=q,
        K=k,
        V=v,
        sort_by_length_indices=sort_by_length_indices,
        seq_offsets=seq_offsets,
        seq_offsets_q=seq_offsets_q,
        Out=out,
        alpha=alpha,
        stride_qm=q.stride(0),
        stride_qh=q.stride(1),
        stride_kn=k.stride(0),
        stride_kh=k.stride(1),
        stride_vn=v.stride(0),
        stride_vh=v.stride(1),
        stride_om=out.stride(0),
        stride_oh=out.stride(1),
        attn_scale=attn_scale,
        Z=Z,
        AUTOTUNE_Z=AUTOTUNE_Z,
        H=H,
        AUTOTUNE_MAX_SEQ_LEN=autotune_max_seq_len(max_seq_len),
        DimQ=DimQ,
        DimV=DimV,
        num_targets=num_targets,
        max_attn_len=max_attn_len,
        contextual_seq_len=contextual_seq_len,
        HAS_NUM_TARGETS=HAS_NUM_TARGETS,
        HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
        HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
        ATTN_SCALE_TYPE=attn_scale_type,
        ALLOW_TF32=torch.backends.cuda.matmul.allow_tf32,
        BLOCK_D_Q=DimQ,
        BLOCK_D_V=DimV,
        HAS_SORT_BY_LENGTH_INDICES=sort_by_length_indices is not None,
        ENABLE_TMA=enable_tma,
        AUTOWS=_AUTOWS_CFG.autows,
        DP=_AUTOWS_CFG.dp,
        MANUAL_DP=_AUTOWS_CFG.manual_dp,
    )
    return out


def triton_hstu_attention_bwd(
    dout: torch.Tensor,
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    dq: torch.Tensor,
    dk: torch.Tensor,
    dv: torch.Tensor,
    seq_offsets: torch.Tensor,
    attn_scale: torch.Tensor,
    max_seq_len: int,
    alpha: float,
    max_q_len: Optional[int],
    seq_offsets_q: Optional[torch.Tensor],
    sort_by_length_indices: Optional[torch.Tensor],
    enable_tma: bool,
    num_targets: Optional[torch.Tensor],
    max_attn_len: int,
    contextual_seq_len: int,
) -> Tuple[torch.Tensor, torch.Tensor, torch.Tensor]:
    dout = switch_to_contiguous_if_needed(dout)
    dq = switch_to_contiguous_if_needed(dq)
    dk = switch_to_contiguous_if_needed(dk)
    dv = switch_to_contiguous_if_needed(dv)
    if dout.shape[0] == 0:
        return torch.zeros_like(q), torch.zeros_like(k), torch.zeros_like(v)
    if enable_tma:
        triton.set_allocator(_allocate_tma_workspace)
    Z = seq_offsets.numel() - 1
    if max_q_len is None:
        max_q_len = max_seq_len
        assert seq_offsets_q is None
        seq_offsets_q = seq_offsets
    _, H, DimQ = q.shape
    _, _, DimV = v.shape
    if attn_scale.ndim == 0:
        attn_scale_type = "scalar"
    else:
        attn_scale_type = "dynamic"
    # Only the CLC descriptors are built at dK/dV subtile width, so subtiling
    # off the CLC path would store tiles narrower than the descriptor block.
    assert _AUTOWS_CFG.dkdv_subtile == 1 or _AUTOWS_CFG.clc, (
        "dkdv_subtile > 1 requires the CLC backward (HSTU_SELF_AUTOWS_CLC=1)")
    clc_kwargs = {}
    if _AUTOWS_CFG.clc:
        assert enable_tma and _AUTOWS_CFG.autows and _AUTOWS_CFG.dq_reduce
        assert sort_by_length_indices is None
        # Compact the rectangular max-length grid to valid jagged tiles. Empty
        # tail tiles cannot enter the partitioned body: their divergent inner
        # loop trip counts break cross-partition barrier cadence.
        #
        # num_n_tiles is the radix of the tile_id encoding below, and the kernel
        # decodes with tl.cdiv(max_q_len, BLOCK_N). Both sides must use the same
        # (length, block) pair or tile_id // and % yield different (off_hz,
        # start_n) pairs, so use max_q_len here too -- it is also the bound that
        # matches seq_offsets_q, which blocks_per_seq is derived from. BLOCK_N
        # agrees because the CLC path asserts _AUTOWS_CFG.autows above, and
        # _get_bw_configs() then pins the single config to BLOCK_N = bwd_bn.
        block_n = _AUTOWS_CFG.bwd_bn
        num_n_tiles = triton.cdiv(max_q_len, block_n)
        seq_lens = seq_offsets_q[1:] - seq_offsets_q[:-1]
        blocks_per_seq = torch.div(seq_lens + block_n - 1, block_n, rounding_mode="floor")
        counts = blocks_per_seq.repeat_interleave(H)
        tile_count = int(counts.sum().item())
        tile_starts = torch.cumsum(counts, dim=0) - counts
        compact_ids = torch.arange(tile_count, device=q.device, dtype=torch.int64)
        off_hz = torch.repeat_interleave(torch.arange(Z * H, device=q.device, dtype=torch.int64), counts)
        local_n = compact_ids - torch.repeat_interleave(tile_starts, counts)
        tile_ids = (off_hz * num_n_tiles + local_n).to(torch.int32)
        # 1D by construction: the CLC tile scheduler hands out a linear tile id
        # that indexes the compacted TILE_IDS list, which then decodes to
        # (off_hz, start_n) in the kernel. The compacted list is ragged across
        # heads/batches, so the (Z * H, n_tiles) rectangle the non-CLC path
        # launches cannot express it without re-introducing the empty tiles.
        grid = lambda meta: (  # noqa E731
            tile_count, )
        bwd_kernel = _hstu_attn_bwd_clc
        clc_kwargs = {"TILE_IDS": tile_ids, "CLC_SMEM_ALGO": _AUTOWS_CFG.clc_smem_algo}
    else:
        grid = lambda meta: (  # noqa E731
            Z * H,
            (triton.cdiv(max_seq_len, meta["BLOCK_N"]) if meta["SEQUENCE_PARALLEL"] else 1),
        )
        bwd_kernel = _hstu_attn_bwd
    # The minimum size of BLOCK_M used in `_get_bw_configs`.
    # TODO (linjianma): avoid hardcoding the value.
    MIN_BLOCK_M = 16
    lock = torch.empty(
        (Z * H, triton.cdiv(max_q_len, MIN_BLOCK_M)),
        dtype=torch.int32,
        device=q.device,
    )
    AUTOTUNE_Z = prev_power_of_2(Z)
    HAS_NUM_TARGETS = num_targets is not None
    HAS_MAX_ATTN_LEN = max_attn_len != 0
    HAS_CONTEXTUAL_SEQ_LEN = contextual_seq_len != 0
    bwd_kernel[grid](
        Q=q,
        K=k,
        V=v,
        sort_by_length_indices=sort_by_length_indices,
        seq_offsets=seq_offsets,
        seq_offsets_q=seq_offsets_q,
        DOut=dout,
        DQ=dq,
        DK=dk,
        DV=dv,
        LOCK=lock,
        stride_qm=q.stride(0),
        stride_qh=q.stride(1),
        stride_kn=k.stride(0),
        stride_kh=k.stride(1),
        stride_vn=v.stride(0),
        stride_vh=v.stride(1),
        stride_dom=dout.stride(0),
        stride_doh=dout.stride(1),
        stride_dqm=dq.stride(0),
        stride_dqh=dq.stride(1),
        stride_dkn=dk.stride(0),
        stride_dkh=dk.stride(1),
        stride_dvn=dv.stride(0),
        stride_dvh=dv.stride(1),
        alpha=alpha,
        attn_scale=attn_scale,
        Z=Z,
        AUTOTUNE_Z=AUTOTUNE_Z,
        H=H,
        max_q_len=max_q_len,
        AUTOTUNE_MAX_SEQ_LEN=autotune_max_seq_len(max_seq_len),
        DimQ=DimQ,
        DimV=DimV,
        num_targets=num_targets,
        max_attn_len=max_attn_len,
        contextual_seq_len=contextual_seq_len,
        HAS_NUM_TARGETS=HAS_NUM_TARGETS,
        HAS_MAX_ATTN_LEN=HAS_MAX_ATTN_LEN,
        HAS_CONTEXTUAL_SEQ_LEN=HAS_CONTEXTUAL_SEQ_LEN,
        ATTN_SCALE_TYPE=attn_scale_type,
        ALLOW_TF32=torch.backends.cuda.matmul.allow_tf32,
        BLOCK_D_Q=DimQ,
        BLOCK_D_V=DimV,
        HAS_SORT_BY_LENGTH_INDICES=sort_by_length_indices is not None,
        ENABLE_TMA=enable_tma,
        AUTOWS=_AUTOWS_CFG.autows,
        DQ_REDUCE=_AUTOWS_CFG.dq_reduce,
        DQ_ITERS=_AUTOWS_CFG.dq_iters,
        DQ_REUSE=_AUTOWS_CFG.dq_reduce and _AUTOWS_CFG.dq_reuse,
        DKDV_SUBTILE=_AUTOWS_CFG.dkdv_subtile,
        **clc_kwargs,
    )

    return dq, dk, dv


class _AttentionFunction(torch.autograd.Function):

    @staticmethod
    # pyre-ignore[14]
    def forward(
        ctx,
        max_seq_len: int,
        alpha: float,
        q: torch.Tensor,
        k: torch.Tensor,
        v: torch.Tensor,
        seq_offsets: torch.Tensor,
        attn_scale: torch.Tensor,
        max_q_len: Optional[int],
        seq_offsets_q: Optional[torch.Tensor],
        sort_by_length: bool,
        enable_tma: bool,
        num_targets: Optional[torch.Tensor],
        max_attn_len: int,
        contextual_seq_len: int,
    ) -> torch.Tensor:
        sort_by_length_indices = None
        if sort_by_length:
            seq_lengths = seq_offsets[1:] - seq_offsets[:-1]
            _, sort_by_length_indices = torch.sort(seq_lengths, descending=True, stable=False)
        saved_tensors = [q, k, v, seq_offsets, attn_scale]
        if sort_by_length_indices is not None:
            saved_tensors.append(sort_by_length_indices)
        if seq_offsets_q is not None:
            saved_tensors.append(seq_offsets_q)
        if num_targets is not None:
            saved_tensors.append(num_targets)
        ctx.has_num_targets = num_targets is not None
        ctx.max_attn_len = max_attn_len
        ctx.contextual_seq_len = contextual_seq_len

        ctx.alpha = alpha
        ctx.max_seq_len = max_seq_len
        ctx.max_q_len = max_q_len
        ctx.sort_by_length = sort_by_length
        ctx.enable_tma = enable_tma
        out = triton_hstu_attention_fwd(
            max_seq_len=max_seq_len,
            alpha=alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
            attn_scale=attn_scale,
            max_q_len=max_q_len,
            seq_offsets_q=seq_offsets_q,
            sort_by_length_indices=sort_by_length_indices,
            enable_tma=enable_tma,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
        )
        saved_tensors.append(out)
        ctx.save_for_backward(*saved_tensors)
        return out

    @staticmethod
    # pyre-ignore[14]
    def backward(
        ctx, dout: torch.Tensor
    ) -> Tuple[
            None,
            None,
            torch.Tensor,
            torch.Tensor,
            torch.Tensor,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
    ]:
        saved_tensors = ctx.saved_tensors
        q, k, v, seq_offsets, attn_scale = saved_tensors[:5]
        idx = 5
        if ctx.sort_by_length:
            sort_by_length_indices = saved_tensors[idx]
            idx += 1
        else:
            sort_by_length_indices = None
        if ctx.max_q_len is not None:
            seq_offsets_q = saved_tensors[idx]
            idx += 1
        else:
            seq_offsets_q = None
        if ctx.has_num_targets:
            num_targets = ctx.saved_tensors[idx]
            idx += 1
        else:
            num_targets = None
        max_attn_len = ctx.max_attn_len
        contextual_seq_len = ctx.contextual_seq_len

        dq = torch.empty_like(q)
        dk = torch.empty_like(k)
        dv = torch.empty_like(v)
        dq, dk, dv = triton_hstu_attention_bwd(
            dout=dout,
            q=q,
            k=k,
            v=v,
            dq=dq,
            dk=dk,
            dv=dv,
            seq_offsets=seq_offsets,
            attn_scale=attn_scale,
            max_seq_len=ctx.max_seq_len,
            alpha=ctx.alpha,
            max_q_len=ctx.max_q_len,
            seq_offsets_q=seq_offsets_q,
            sort_by_length_indices=sort_by_length_indices,
            enable_tma=ctx.enable_tma,
            num_targets=num_targets,
            max_attn_len=max_attn_len,
            contextual_seq_len=contextual_seq_len,
        )
        return (
            None,
            None,
            dq,
            dk,
            dv,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
            None,
        )


@torch.fx.wrap
def triton_hstu_mha(
    max_seq_len: int,
    alpha: float,
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    seq_offsets: torch.Tensor,
    attn_scale: torch.Tensor,
    max_q_len: Optional[int] = None,
    seq_offsets_q: Optional[torch.Tensor] = None,
    enable_tma: bool = False,
    sort_by_length: bool = False,
    num_targets: Optional[torch.Tensor] = None,
    max_attn_len: int = 0,
    contextual_seq_len: int = 0,
    autows_cfg=None,
) -> torch.Tensor:
    # AutoWS knobs: pass an HSTUAutoWSConfig/dict here (or via configure_autows())
    # instead of the HSTU_SELF_* env vars. Applies the structural flags before the
    # kernel launch; call before the first launch so it also affects tracing.
    if autows_cfg is not None:
        configure_autows(autows_cfg)
    return _AttentionFunction.apply(
        max_seq_len,
        alpha,
        q,
        k,
        v,
        seq_offsets,
        attn_scale,
        max_q_len,
        seq_offsets_q,
        sort_by_length,
        enable_tma,
        num_targets,
        max_attn_len,
        contextual_seq_len,
    )


def triton_hstu_mha_wrapper(
    max_seq_len: int,
    alpha: float,
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    seq_offsets: torch.Tensor,
    attn_scale: torch.Tensor,
    max_q_len: Optional[int] = None,
    seq_offsets_q: Optional[torch.Tensor] = None,
    enable_tma: bool = False,
    sort_by_length: bool = False,
    num_targets: Optional[torch.Tensor] = None,
    max_attn_len: int = 0,
    contextual_seq_len: int = 0,
) -> torch.Tensor:
    return triton_hstu_mha(
        max_seq_len=max_seq_len,
        alpha=alpha,
        q=q,
        k=k,
        v=v,
        seq_offsets=seq_offsets,
        attn_scale=attn_scale,
        max_q_len=max_q_len,
        seq_offsets_q=seq_offsets_q,
        enable_tma=enable_tma,
        sort_by_length=sort_by_length,
        num_targets=num_targets,
        max_attn_len=max_attn_len,
        contextual_seq_len=contextual_seq_len,
    )
