ECE281_Lab2
===========

Lab2_Add_Sub

# Overview
The purpose of this lab is to create a single bit adder with the proper sum and carryout, and then cascade four signle bit adders together.

# Truth Table
![alt text] (https://raw.github.com/CassieMcPeek/ECE281_Lab2/master/TruthTable.JPG "Truth Table")

# Schematic
![alt text] (https://raw.github.com/CassieMcPeek/ECE281_Lab2/master/Lab2_Add_Sub_Schematic.JPG "Schematic")

# Testbench Output
![alt text] (https://raw.github.com/CassieMcPeek/ECE281_Lab2/master/Lab2_Add_Sub_Screenshot.JPG "Output")

# Testing
I had to play around with the view of the testbench output in order to get all of the outputs for sum and cout to be visibile. I also had to google to make sure the I had the proper syntax for the loop in the testbench VHDL code.
