Module: lp_fltr
Clock Signal: clk
Input: ce (width: 1)
Input: clk (width: 1)
Input: din (width: 8)
Output: dout (width: 8)
Sensitive: clk
Reg: sum_tmp_1
Reg: sum_tmp_3
Reg: dout
Reg: add_tmp_2
Reg: sum_tmp_2
Reg: din_tmp_1
Reg: din_tmp_2
Reg: add_tmp_1
Reg: din_tmp_3
Wire: _04_
Wire: _03_
Wire: _02_
Wire: _06_
Wire: _00_
Wire: _05_
Wire: _01_
Operator: Plus
Operator: Plus
Operator: Eq
Operator: Concat
Operator: Pointer
Operator: Pointer
Operator: Concat
Operator: Pointer
Operator: Concat
Operator: Pointer
Operator: Pointer
Operator: Cond
Operator: Cond
Operator: Partselect
Operator: Cond
Operator: Cond
