ENTITY DIVI1SEG IS
PORT (CLK50MHZ: IN STD_LOGIC;
		CLK: OUT STD_LOGIC );
END DIVI1SEG;

ARCHITECTURE DIV OF DIVI1SEG IS
	CONSTANT MAX: INTEGER := 50000000;
	CONSTANT HALF: INTEGER := MAX/2;
	SIGNAL COUNT: INTEGER RANGE 0 TO MAX;
BEGIN
	PROCESS
		BEGIN
			WAIT UNTIL CLK50MHZ'EVENT AND CLK50MHZ = '1';
				IF COUNT < MAX THEN
					COUNT <= COUNT + 1;
				ELSE
					COUNT <= 0;
				END IF;
				IF COUNT < HALF THEN
					CLK <= '0';
				ELSE
					CLK <= '1';
				END IF;
	END PROCESS;
END DIV;