// Seed: 104808082
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  always @(posedge id_2 or negedge 1) begin
    id_1 = 1;
    id_1 = 1;
  end
  assign id_1 = 1;
endmodule
