
ectoskeleton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001aa34  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af4  0801ad08  0801ad08  0001bd08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b7fc  0801b7fc  0001c7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b804  0801b804  0001c804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801b808  0801b808  0001c808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000020c  24000000  0801b80c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000f4b4  2400020c  0801ba18  0001d20c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2400f6c0  0801ba18  0001d6c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001d20c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003e21d  00000000  00000000  0001d23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007bf6  00000000  00000000  0005b457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002c00  00000000  00000000  00063050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000221b  00000000  00000000  00065c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f98f  00000000  00000000  00067e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003e0cd  00000000  00000000  000a77fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00184e83  00000000  00000000  000e58c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0026a74a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000cd10  00000000  00000000  0026a790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000051  00000000  00000000  002774a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400020c 	.word	0x2400020c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801acec 	.word	0x0801acec

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000210 	.word	0x24000210
 800030c:	0801acec 	.word	0x0801acec

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	@ 0x30
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006c2:	463b      	mov	r3, r7
 80006c4:	2224      	movs	r2, #36	@ 0x24
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f017 fe69 	bl	80183a0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ce:	4b34      	ldr	r3, [pc, #208]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006d0:	4a34      	ldr	r2, [pc, #208]	@ (80007a4 <MX_ADC1_Init+0xf4>)
 80006d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006d4:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006da:	4b31      	ldr	r3, [pc, #196]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006e0:	4b2f      	ldr	r3, [pc, #188]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006e6:	4b2e      	ldr	r3, [pc, #184]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006e8:	2204      	movs	r2, #4
 80006ea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ec:	4b2c      	ldr	r3, [pc, #176]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006f2:	4b2b      	ldr	r3, [pc, #172]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006f8:	4b29      	ldr	r3, [pc, #164]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80006fe:	4b28      	ldr	r3, [pc, #160]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000700:	2201      	movs	r2, #1
 8000702:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000706:	4b26      	ldr	r3, [pc, #152]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000708:	2201      	movs	r2, #1
 800070a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800070c:	4b24      	ldr	r3, [pc, #144]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800070e:	2200      	movs	r2, #0
 8000710:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000712:	4b23      	ldr	r3, [pc, #140]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000714:	2200      	movs	r2, #0
 8000716:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000718:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800071a:	2203      	movs	r2, #3
 800071c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800071e:	4b20      	ldr	r3, [pc, #128]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000720:	2200      	movs	r2, #0
 8000722:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000726:	2200      	movs	r2, #0
 8000728:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800072c:	2200      	movs	r2, #0
 800072e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000732:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000734:	2201      	movs	r2, #1
 8000736:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000738:	4819      	ldr	r0, [pc, #100]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800073a:	f002 ffef 	bl	800371c <HAL_ADC_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000744:	f000 ff4e 	bl	80015e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800074c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000750:	4619      	mov	r1, r3
 8000752:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000754:	f004 f9ea 	bl	8004b2c <HAL_ADCEx_MultiModeConfigChannel>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800075e:	f000 ff41 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_ADC1_Init+0xf8>)
 8000764:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000766:	2306      	movs	r3, #6
 8000768:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000772:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000774:	2304      	movs	r3, #4
 8000776:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800077c:	2300      	movs	r3, #0
 800077e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000782:	463b      	mov	r3, r7
 8000784:	4619      	mov	r1, r3
 8000786:	4806      	ldr	r0, [pc, #24]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000788:	f003 faca 	bl	8003d20 <HAL_ADC_ConfigChannel>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000792:	f000 ff27 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	3730      	adds	r7, #48	@ 0x30
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	24000228 	.word	0x24000228
 80007a4:	40022000 	.word	0x40022000
 80007a8:	43210000 	.word	0x43210000

080007ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b0b8      	sub	sp, #224	@ 0xe0
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	22b8      	movs	r2, #184	@ 0xb8
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f017 fde7 	bl	80183a0 <memset>
  if(adcHandle->Instance==ADC1)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a43      	ldr	r2, [pc, #268]	@ (80008e4 <HAL_ADC_MspInit+0x138>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d17e      	bne.n	80008da <HAL_ADC_MspInit+0x12e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007dc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007e0:	f04f 0300 	mov.w	r3, #0
 80007e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 3;
 80007e8:	2303      	movs	r3, #3
 80007ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 15;
 80007ec:	230f      	movs	r3, #15
 80007ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80007fc:	23c0      	movs	r3, #192	@ 0xc0
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000800:	2300      	movs	r3, #0
 8000802:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000808:	2300      	movs	r3, #0
 800080a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4618      	mov	r0, r3
 8000814:	f009 fd82 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 800081e:	f000 fee1 	bl	80015e4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000822:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000824:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000828:	4a2f      	ldr	r2, [pc, #188]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 800082a:	f043 0320 	orr.w	r3, r3, #32
 800082e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000832:	4b2d      	ldr	r3, [pc, #180]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000834:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000838:	f003 0320 	and.w	r3, r3, #32
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000840:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000846:	4a28      	ldr	r2, [pc, #160]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000850:	4b25      	ldr	r3, [pc, #148]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800085e:	2301      	movs	r3, #1
 8000860:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000864:	2303      	movs	r3, #3
 8000866:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000874:	4619      	mov	r1, r3
 8000876:	481d      	ldr	r0, [pc, #116]	@ (80008ec <HAL_ADC_MspInit+0x140>)
 8000878:	f008 fa54 	bl	8008d24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 800087c:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800087e:	4a1d      	ldr	r2, [pc, #116]	@ (80008f4 <HAL_ADC_MspInit+0x148>)
 8000880:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000882:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000884:	2209      	movs	r2, #9
 8000886:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000894:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000896:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800089a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800089e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008a4:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80008ac:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008be:	480c      	ldr	r0, [pc, #48]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008c0:	f004 faf6 	bl	8004eb0 <HAL_DMA_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_ADC_MspInit+0x122>
    {
      Error_Handler();
 80008ca:	f000 fe8b 	bl	80015e4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a07      	ldr	r2, [pc, #28]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008d2:	659a      	str	r2, [r3, #88]	@ 0x58
 80008d4:	4a06      	ldr	r2, [pc, #24]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80008da:	bf00      	nop
 80008dc:	37e0      	adds	r7, #224	@ 0xe0
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40022000 	.word	0x40022000
 80008e8:	58024400 	.word	0x58024400
 80008ec:	58020000 	.word	0x58020000
 80008f0:	24000298 	.word	0x24000298
 80008f4:	40020088 	.word	0x40020088

080008f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008fe:	4b19      	ldr	r3, [pc, #100]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000904:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000910:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800091c:	2200      	movs	r2, #0
 800091e:	2105      	movs	r1, #5
 8000920:	200b      	movs	r0, #11
 8000922:	f004 fa9d 	bl	8004e60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000926:	200b      	movs	r0, #11
 8000928:	f004 fab4 	bl	8004e94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800092c:	2200      	movs	r2, #0
 800092e:	2105      	movs	r1, #5
 8000930:	200c      	movs	r0, #12
 8000932:	f004 fa95 	bl	8004e60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000936:	200c      	movs	r0, #12
 8000938:	f004 faac 	bl	8004e94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2105      	movs	r1, #5
 8000940:	200d      	movs	r0, #13
 8000942:	f004 fa8d 	bl	8004e60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000946:	200d      	movs	r0, #13
 8000948:	f004 faa4 	bl	8004e94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2105      	movs	r1, #5
 8000950:	2010      	movs	r0, #16
 8000952:	f004 fa85 	bl	8004e60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000956:	2010      	movs	r0, #16
 8000958:	f004 fa9c 	bl	8004e94 <HAL_NVIC_EnableIRQ>

}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	58024400 	.word	0x58024400

08000968 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800096c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800096e:	4a2f      	ldr	r2, [pc, #188]	@ (8000a2c <MX_FDCAN1_Init+0xc4>)
 8000970:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000972:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000980:	2201      	movs	r2, #1
 8000982:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000984:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000986:	2200      	movs	r2, #0
 8000988:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800098a:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800098c:	2201      	movs	r2, #1
 800098e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000990:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000992:	2201      	movs	r2, #1
 8000994:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8000996:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000998:	2214      	movs	r2, #20
 800099a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800099e:	223b      	movs	r2, #59	@ 0x3b
 80009a0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80009a2:	4b21      	ldr	r3, [pc, #132]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009a4:	2214      	movs	r2, #20
 80009a6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80009ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80009b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009b6:	220d      	movs	r2, #13
 80009b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80009ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009bc:	2202      	movs	r2, #2
 80009be:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 80009c6:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009c8:	2204      	movs	r2, #4
 80009ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 80009cc:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009ce:	2204      	movs	r2, #4
 80009d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009d4:	2208      	movs	r2, #8
 80009d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009da:	2204      	movs	r2, #4
 80009dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009e0:	2208      	movs	r2, #8
 80009e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 80009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009ec:	2202      	movs	r2, #2
 80009ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009f8:	2208      	movs	r2, #8
 80009fa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009fe:	2208      	movs	r2, #8
 8000a00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a04:	2208      	movs	r2, #8
 8000a06:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a10:	2204      	movs	r2, #4
 8000a12:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a16:	f007 f883 	bl	8007b20 <HAL_FDCAN_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000a20:	f000 fde0 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	24000310 	.word	0x24000310
 8000a2c:	4000a000 	.word	0x4000a000

08000a30 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b0b8      	sub	sp, #224	@ 0xe0
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	22b8      	movs	r2, #184	@ 0xb8
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f017 fca5 	bl	80183a0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a2e      	ldr	r2, [pc, #184]	@ (8000b14 <HAL_FDCAN_MspInit+0xe4>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d155      	bne.n	8000b0c <HAL_FDCAN_MspInit+0xdc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000a6c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a70:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a72:	f107 0310 	add.w	r3, r7, #16
 8000a76:	4618      	mov	r0, r3
 8000a78:	f009 fc50 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000a82:	f000 fdaf 	bl	80015e4 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a86:	4b24      	ldr	r3, [pc, #144]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a88:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a8c:	4a22      	ldr	r2, [pc, #136]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a92:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a98:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000aac:	f043 0308 	orr.w	r3, r3, #8
 8000ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ada:	2309      	movs	r3, #9
 8000adc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ae0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <HAL_FDCAN_MspInit+0xec>)
 8000ae8:	f008 f91c 	bl	8008d24 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2105      	movs	r1, #5
 8000af0:	2013      	movs	r0, #19
 8000af2:	f004 f9b5 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000af6:	2013      	movs	r0, #19
 8000af8:	f004 f9cc 	bl	8004e94 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2105      	movs	r1, #5
 8000b00:	2015      	movs	r0, #21
 8000b02:	f004 f9ad 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000b06:	2015      	movs	r0, #21
 8000b08:	f004 f9c4 	bl	8004e94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	37e0      	adds	r7, #224	@ 0xe0
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	4000a000 	.word	0x4000a000
 8000b18:	58024400 	.word	0x58024400
 8000b1c:	58020c00 	.word	0x58020c00

08000b20 <ADC_battery>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint32_t adc_buffer = 0;
uint8_t ADC_battery(uint32_t adc) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	493f      	ldr	r1, [pc, #252]	@ (8000c28 <ADC_battery+0x108>)
 8000b2c:	483f      	ldr	r0, [pc, #252]	@ (8000c2c <ADC_battery+0x10c>)
 8000b2e:	f002 fffd 	bl	8003b2c <HAL_ADC_Start_DMA>

	const double min_voltage = 2.02f;
 8000b32:	a32f      	add	r3, pc, #188	@ (adr r3, 8000bf0 <ADC_battery+0xd0>)
 8000b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    // 1. 将 ADC 值转换为电压（假设 ADC 满量程对应 3.3V）
	double voltage = (double)adc_buffer * 3.3f / 65535.0f / min_voltage * 22.2 - 0.35;
 8000b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c28 <ADC_battery+0x108>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	ee07 3a90 	vmov	s15, r3
 8000b44:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b48:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 8000bf8 <ADC_battery+0xd8>
 8000b4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b50:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 8000c00 <ADC_battery+0xe0>
 8000b54:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8000b58:	ed97 6b04 	vldr	d6, [r7, #16]
 8000b5c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b60:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8000c08 <ADC_battery+0xe8>
 8000b64:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b68:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8000c10 <ADC_battery+0xf0>
 8000b6c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000b70:	ed87 7b02 	vstr	d7, [r7, #8]

	printf("voltage:%f\r\n", voltage);
 8000b74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b78:	482d      	ldr	r0, [pc, #180]	@ (8000c30 <ADC_battery+0x110>)
 8000b7a:	f017 fa4f 	bl	801801c <iprintf>

    // 2. 定义电池电压有效范围

    // 3. 计算百分比（限制在 0~100%）
    double percentage = (voltage-20) / (25.2-20) * 100.0f;
 8000b7e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000b82:	eeb3 6b04 	vmov.f64	d6, #52	@ 0x41a00000  20.0
 8000b86:	ee37 6b46 	vsub.f64	d6, d7, d6
 8000b8a:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8000c18 <ADC_battery+0xf8>
 8000b8e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b92:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8000c20 <ADC_battery+0x100>
 8000b96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b9a:	ed87 7b06 	vstr	d7, [r7, #24]
    if (percentage < 0.0f) percentage = 0.0f;
 8000b9e:	ed97 7b06 	vldr	d7, [r7, #24]
 8000ba2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000baa:	d505      	bpl.n	8000bb8 <ADC_battery+0x98>
 8000bac:	f04f 0200 	mov.w	r2, #0
 8000bb0:	f04f 0300 	mov.w	r3, #0
 8000bb4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (percentage > 100.0f) percentage = 100.0f;
 8000bb8:	ed97 7b06 	vldr	d7, [r7, #24]
 8000bbc:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8000c20 <ADC_battery+0x100>
 8000bc0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bc8:	dd04      	ble.n	8000bd4 <ADC_battery+0xb4>
 8000bca:	f04f 0200 	mov.w	r2, #0
 8000bce:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <ADC_battery+0x114>)
 8000bd0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // 4. 转换为整数百分比
    return percentage;
 8000bd4:	ed97 7b06 	vldr	d7, [r7, #24]
 8000bd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000bdc:	edc7 7a00 	vstr	s15, [r7]
 8000be0:	783b      	ldrb	r3, [r7, #0]
 8000be2:	b2db      	uxtb	r3, r3
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3720      	adds	r7, #32
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	f3af 8000 	nop.w
 8000bf0:	c0000000 	.word	0xc0000000
 8000bf4:	400028f5 	.word	0x400028f5
 8000bf8:	60000000 	.word	0x60000000
 8000bfc:	400a6666 	.word	0x400a6666
 8000c00:	00000000 	.word	0x00000000
 8000c04:	40efffe0 	.word	0x40efffe0
 8000c08:	33333333 	.word	0x33333333
 8000c0c:	40363333 	.word	0x40363333
 8000c10:	66666666 	.word	0x66666666
 8000c14:	3fd66666 	.word	0x3fd66666
 8000c18:	cccccccc 	.word	0xcccccccc
 8000c1c:	4014cccc 	.word	0x4014cccc
 8000c20:	00000000 	.word	0x00000000
 8000c24:	40590000 	.word	0x40590000
 8000c28:	240003c4 	.word	0x240003c4
 8000c2c:	24000228 	.word	0x24000228
 8000c30:	0801ad3c 	.word	0x0801ad3c
 8000c34:	40590000 	.word	0x40590000

08000c38 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c3c:	4a14      	ldr	r2, [pc, #80]	@ (8000c90 <MX_FREERTOS_Init+0x58>)
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4814      	ldr	r0, [pc, #80]	@ (8000c94 <MX_FREERTOS_Init+0x5c>)
 8000c42:	f013 fd27 	bl	8014694 <osThreadNew>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4a13      	ldr	r2, [pc, #76]	@ (8000c98 <MX_FREERTOS_Init+0x60>)
 8000c4a:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLedTask, NULL, &LCDTask_attributes);
 8000c4c:	4a13      	ldr	r2, [pc, #76]	@ (8000c9c <MX_FREERTOS_Init+0x64>)
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <MX_FREERTOS_Init+0x68>)
 8000c52:	f013 fd1f 	bl	8014694 <osThreadNew>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4a12      	ldr	r2, [pc, #72]	@ (8000ca4 <MX_FREERTOS_Init+0x6c>)
 8000c5a:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 8000c5c:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <MX_FREERTOS_Init+0x70>)
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4812      	ldr	r0, [pc, #72]	@ (8000cac <MX_FREERTOS_Init+0x74>)
 8000c62:	f013 fd17 	bl	8014694 <osThreadNew>
 8000c66:	4603      	mov	r3, r0
 8000c68:	4a11      	ldr	r2, [pc, #68]	@ (8000cb0 <MX_FREERTOS_Init+0x78>)
 8000c6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(StartIMUTask, NULL, &IMUTask_attributes);
 8000c6c:	4a11      	ldr	r2, [pc, #68]	@ (8000cb4 <MX_FREERTOS_Init+0x7c>)
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4811      	ldr	r0, [pc, #68]	@ (8000cb8 <MX_FREERTOS_Init+0x80>)
 8000c72:	f013 fd0f 	bl	8014694 <osThreadNew>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a10      	ldr	r2, [pc, #64]	@ (8000cbc <MX_FREERTOS_Init+0x84>)
 8000c7a:	6013      	str	r3, [r2, #0]

  /* creation of S485Task */
  S485TaskHandle = osThreadNew(StartS485Task, NULL, &S485Task_attributes);
 8000c7c:	4a10      	ldr	r2, [pc, #64]	@ (8000cc0 <MX_FREERTOS_Init+0x88>)
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4810      	ldr	r0, [pc, #64]	@ (8000cc4 <MX_FREERTOS_Init+0x8c>)
 8000c82:	f013 fd07 	bl	8014694 <osThreadNew>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc8 <MX_FREERTOS_Init+0x90>)
 8000c8a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	0801b368 	.word	0x0801b368
 8000c94:	08000ccd 	.word	0x08000ccd
 8000c98:	240003b0 	.word	0x240003b0
 8000c9c:	0801b38c 	.word	0x0801b38c
 8000ca0:	08000cdd 	.word	0x08000cdd
 8000ca4:	240003b4 	.word	0x240003b4
 8000ca8:	0801b3b0 	.word	0x0801b3b0
 8000cac:	08000d85 	.word	0x08000d85
 8000cb0:	240003b8 	.word	0x240003b8
 8000cb4:	0801b3d4 	.word	0x0801b3d4
 8000cb8:	08000d99 	.word	0x08000d99
 8000cbc:	240003bc 	.word	0x240003bc
 8000cc0:	0801b3f8 	.word	0x0801b3f8
 8000cc4:	08000e2d 	.word	0x08000e2d
 8000cc8:	240003c0 	.word	0x240003c0

08000ccc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f013 fd6f 	bl	80147b8 <osDelay>
 8000cda:	e7fb      	b.n	8000cd4 <StartDefaultTask+0x8>

08000cdc <StartLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask */
  printf("StartLEDTask\r\n");
 8000ce4:	4822      	ldr	r0, [pc, #136]	@ (8000d70 <StartLedTask+0x94>)
 8000ce6:	f017 fa01 	bl	80180ec <puts>
//  Set_LED(0,255,255,255);
//  Set_Brightness(1);
//  WS2812_Send();
  Color_TypeDef temp;

  temp.R = 0x00;
 8000cea:	2300      	movs	r3, #0
 8000cec:	777b      	strb	r3, [r7, #29]
  temp.G = 0xff;
 8000cee:	23ff      	movs	r3, #255	@ 0xff
 8000cf0:	773b      	strb	r3, [r7, #28]
  temp.B = 0x00;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	77bb      	strb	r3, [r7, #30]
  WS2812B_FillColor(0,1,&temp);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f013 fc06 	bl	8014510 <WS2812B_FillColor>
  WS2812B_RefreshPixel();
 8000d04:	f013 fbd0 	bl	80144a8 <WS2812B_RefreshPixel>
  osDelay(1000);
 8000d08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d0c:	f013 fd54 	bl	80147b8 <osDelay>


  /* Infinite loop */
  for(;;)
  {
	temp.R = (temp.R + 0x0f);
 8000d10:	7f7b      	ldrb	r3, [r7, #29]
 8000d12:	330f      	adds	r3, #15
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	777b      	strb	r3, [r7, #29]
	temp.G = (0x00 + 0x00);
 8000d18:	2300      	movs	r3, #0
 8000d1a:	773b      	strb	r3, [r7, #28]
	temp.B = (0x00 + 0x00);
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	77bb      	strb	r3, [r7, #30]
	WS2812B_FillColor(0,1,&temp);
 8000d20:	f107 031c 	add.w	r3, r7, #28
 8000d24:	461a      	mov	r2, r3
 8000d26:	2101      	movs	r1, #1
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f013 fbf1 	bl	8014510 <WS2812B_FillColor>
	WS2812B_RefreshPixel();
 8000d2e:	f013 fbbb 	bl	80144a8 <WS2812B_RefreshPixel>

	uint8_t battery = ADC_battery(adc_buffer);
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <StartLedTask+0x98>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fef2 	bl	8000b20 <ADC_battery>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	77fb      	strb	r3, [r7, #31]
    char battery_data[16];
    // 格式化为 BA100 格式 (BA + 电量百分比)
    snprintf(battery_data, sizeof(battery_data), "%d", battery);
 8000d40:	7ffb      	ldrb	r3, [r7, #31]
 8000d42:	f107 000c 	add.w	r0, r7, #12
 8000d46:	4a0c      	ldr	r2, [pc, #48]	@ (8000d78 <StartLedTask+0x9c>)
 8000d48:	2110      	movs	r1, #16
 8000d4a:	f017 f9d7 	bl	80180fc <sniprintf>
    // 使用 UART6_SendData 发送电量百分比数据
    UART6_SendData("BA", battery_data);
 8000d4e:	f107 030c 	add.w	r3, r7, #12
 8000d52:	4619      	mov	r1, r3
 8000d54:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <StartLedTask+0xa0>)
 8000d56:	f011 f9e9 	bl	801212c <UART6_SendData>
	printf("battery: %d%%\r\n", battery);
 8000d5a:	7ffb      	ldrb	r3, [r7, #31]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4808      	ldr	r0, [pc, #32]	@ (8000d80 <StartLedTask+0xa4>)
 8000d60:	f017 f95c 	bl	801801c <iprintf>
    osDelay(5000);
 8000d64:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d68:	f013 fd26 	bl	80147b8 <osDelay>
  {
 8000d6c:	bf00      	nop
 8000d6e:	e7cf      	b.n	8000d10 <StartLedTask+0x34>
 8000d70:	0801ad4c 	.word	0x0801ad4c
 8000d74:	240003c4 	.word	0x240003c4
 8000d78:	0801ad5c 	.word	0x0801ad5c
 8000d7c:	0801ad60 	.word	0x0801ad60
 8000d80:	0801ad64 	.word	0x0801ad64

08000d84 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  can_bsp_init();
 8000d8c:	f013 f83a 	bl	8013e04 <can_bsp_init>
//		printf("G:%.3f,%.3f,%.3f;A:%.3f,%.3f,%.3f;T:%.2f\r\n",
//				g_system_state.rs485_sensor_data_1.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.z,
//				g_system_state.rs485_sensor_data_1.imu_data_1.acc.x, g_system_state.rs485_sensor_data_1.imu_data_1.acc.y, g_system_state.rs485_sensor_data_1.imu_data_1.acc.z,
//				g_system_state.rs485_sensor_data_1.encoder_data.angle);

    osDelay(20);
 8000d90:	2014      	movs	r0, #20
 8000d92:	f013 fd11 	bl	80147b8 <osDelay>
 8000d96:	e7fb      	b.n	8000d90 <StartMotorTask+0xc>

08000d98 <StartIMUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMUTask */
void StartIMUTask(void *argument)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMUTask */
  printf("StartIMUTask\r\n");
 8000da0:	481e      	ldr	r0, [pc, #120]	@ (8000e1c <StartIMUTask+0x84>)
 8000da2:	f017 f9a3 	bl	80180ec <puts>

  float gyro[3], accel[3], temp;

  while(BMI088_init())
 8000da6:	e005      	b.n	8000db4 <StartIMUTask+0x1c>
  {
	  printf("BMI088_init\r\n");
 8000da8:	481d      	ldr	r0, [pc, #116]	@ (8000e20 <StartIMUTask+0x88>)
 8000daa:	f017 f99f 	bl	80180ec <puts>
	  osDelay(100);
 8000dae:	2064      	movs	r0, #100	@ 0x64
 8000db0:	f013 fd02 	bl	80147b8 <osDelay>
  while(BMI088_init())
 8000db4:	f012 f87e 	bl	8012eb4 <BMI088_init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f4      	bne.n	8000da8 <StartIMUTask+0x10>
  }
  g_device_status.bmi088_pcb_devicestatus = true;
 8000dbe:	4b19      	ldr	r3, [pc, #100]	@ (8000e24 <StartIMUTask+0x8c>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

  /* Infinite loop */
  for(;;)
  {

	BMI088_read(gyro, accel, &temp);
 8000dc6:	f107 020c 	add.w	r2, r7, #12
 8000dca:	f107 0110 	add.w	r1, r7, #16
 8000dce:	f107 031c 	add.w	r3, r7, #28
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f012 f9e2 	bl	801319c <BMI088_read>

	g_system_state.bmi088_imu_data.acc.x = accel[0];
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	4a13      	ldr	r2, [pc, #76]	@ (8000e28 <StartIMUTask+0x90>)
 8000ddc:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
	g_system_state.bmi088_imu_data.acc.x = accel[1];
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	4a11      	ldr	r2, [pc, #68]	@ (8000e28 <StartIMUTask+0x90>)
 8000de4:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
	g_system_state.bmi088_imu_data.acc.x = accel[2];
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	4a0f      	ldr	r2, [pc, #60]	@ (8000e28 <StartIMUTask+0x90>)
 8000dec:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

	g_system_state.bmi088_imu_data.gyro.x = gyro[0];
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	4a0d      	ldr	r2, [pc, #52]	@ (8000e28 <StartIMUTask+0x90>)
 8000df4:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
	g_system_state.bmi088_imu_data.gyro.x = gyro[1];
 8000df8:	6a3b      	ldr	r3, [r7, #32]
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	@ (8000e28 <StartIMUTask+0x90>)
 8000dfc:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
	g_system_state.bmi088_imu_data.gyro.x = gyro[2];
 8000e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e02:	4a09      	ldr	r2, [pc, #36]	@ (8000e28 <StartIMUTask+0x90>)
 8000e04:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

	g_system_state.bmi088_imu_data.dataReady = true;
 8000e08:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <StartIMUTask+0x90>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
//				   accel[0], accel[1], accel[2],
//				   temp);
    // 通过串口发送数据
    // HAL_UART_Transmit(&huart1, tx_buffer, len, 0xFFFF);

    osDelay(10);
 8000e10:	200a      	movs	r0, #10
 8000e12:	f013 fcd1 	bl	80147b8 <osDelay>
	BMI088_read(gyro, accel, &temp);
 8000e16:	bf00      	nop
 8000e18:	e7d5      	b.n	8000dc6 <StartIMUTask+0x2e>
 8000e1a:	bf00      	nop
 8000e1c:	0801ad74 	.word	0x0801ad74
 8000e20:	0801ad84 	.word	0x0801ad84
 8000e24:	24001ae8 	.word	0x24001ae8
 8000e28:	24001df4 	.word	0x24001df4

08000e2c <StartS485Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartS485Task */
void StartS485Task(void *argument)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08e      	sub	sp, #56	@ 0x38
 8000e30:	af0c      	add	r7, sp, #48	@ 0x30
 8000e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartS485Task */
	osDelay(5000);
 8000e34:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000e38:	f013 fcbe 	bl	80147b8 <osDelay>
    if (!RS485_InitializeSensors()) {
 8000e3c:	f012 ff90 	bl	8013d60 <RS485_InitializeSensors>
 8000e40:	4603      	mov	r3, r0
 8000e42:	f083 0301 	eor.w	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d003      	beq.n	8000e54 <StartS485Task+0x28>
        printf("RS485 sensors initialization failed\r\n");
 8000e4c:	484e      	ldr	r0, [pc, #312]	@ (8000f88 <StartS485Task+0x15c>)
 8000e4e:	f017 f94d 	bl	80180ec <puts>
 8000e52:	e002      	b.n	8000e5a <StartS485Task+0x2e>
    } else {
        printf("RS485 sensors initialized successfully\r\n");
 8000e54:	484d      	ldr	r0, [pc, #308]	@ (8000f8c <StartS485Task+0x160>)
 8000e56:	f017 f949 	bl	80180ec <puts>

    // 任务主循环
    for (;;) {
    	 //printf("RS485 For cir\r\n");
        // 监控设备状态
        if (!rs485_sensor_1.initialized || !rs485_sensor_2.initialized) {
 8000e5a:	4b4d      	ldr	r3, [pc, #308]	@ (8000f90 <StartS485Task+0x164>)
 8000e5c:	7a5b      	ldrb	r3, [r3, #9]
 8000e5e:	f083 0301 	eor.w	r3, r3, #1
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d106      	bne.n	8000e76 <StartS485Task+0x4a>
 8000e68:	4b4a      	ldr	r3, [pc, #296]	@ (8000f94 <StartS485Task+0x168>)
 8000e6a:	7a5b      	ldrb	r3, [r3, #9]
 8000e6c:	f083 0301 	eor.w	r3, r3, #1
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d01c      	beq.n	8000eb0 <StartS485Task+0x84>
            // 如果设备未初始化，尝试重新初始化
            RS485_QueryStatus(&rs485_sensor_1);
 8000e76:	4846      	ldr	r0, [pc, #280]	@ (8000f90 <StartS485Task+0x164>)
 8000e78:	f012 ff36 	bl	8013ce8 <RS485_QueryStatus>
            osDelay(100);
 8000e7c:	2064      	movs	r0, #100	@ 0x64
 8000e7e:	f013 fc9b 	bl	80147b8 <osDelay>
            RS485_QueryStatus(&rs485_sensor_2);
 8000e82:	4844      	ldr	r0, [pc, #272]	@ (8000f94 <StartS485Task+0x168>)
 8000e84:	f012 ff30 	bl	8013ce8 <RS485_QueryStatus>
            printf("RS485 sensors re-initialized ing\r\n");
 8000e88:	4843      	ldr	r0, [pc, #268]	@ (8000f98 <StartS485Task+0x16c>)
 8000e8a:	f017 f92f 	bl	80180ec <puts>

            // 检查是否所有设备都已初始化
            if (rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 8000e8e:	4b40      	ldr	r3, [pc, #256]	@ (8000f90 <StartS485Task+0x164>)
 8000e90:	7a5b      	ldrb	r3, [r3, #9]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d00c      	beq.n	8000eb0 <StartS485Task+0x84>
 8000e96:	4b3f      	ldr	r3, [pc, #252]	@ (8000f94 <StartS485Task+0x168>)
 8000e98:	7a5b      	ldrb	r3, [r3, #9]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d008      	beq.n	8000eb0 <StartS485Task+0x84>
                printf("RS485 sensors re-initialized successfully\r\n");
 8000e9e:	483f      	ldr	r0, [pc, #252]	@ (8000f9c <StartS485Task+0x170>)
 8000ea0:	f017 f924 	bl	80180ec <puts>

                // 启动100Hz数据采集定时器
                osTimerStart(rs485DataTimerId, 10); // 10ms = 100Hz
 8000ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa0 <StartS485Task+0x174>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	210a      	movs	r1, #10
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f013 fd30 	bl	8014910 <osTimerStart>
        }

       //RS485_DataAutoProcess();

		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
				g_system_state.rs485_sensor_data_1.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.z,
 8000eb0:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa4 <StartS485Task+0x178>)
 8000eb2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000eb6:	eeb7 1ae7 	vcvt.f64.f32	d1, s15
				g_system_state.rs485_sensor_data_1.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.z,
 8000eba:	4b3a      	ldr	r3, [pc, #232]	@ (8000fa4 <StartS485Task+0x178>)
 8000ebc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
				g_system_state.rs485_sensor_data_1.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_1.imu_data_1.gyro.z,
 8000ec4:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <StartS485Task+0x178>)
 8000ec6:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000eca:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
				g_system_state.rs485_sensor_data_1.imu_data_1.acc.x, g_system_state.rs485_sensor_data_1.imu_data_1.acc.y, g_system_state.rs485_sensor_data_1.imu_data_1.acc.z,
 8000ece:	4b35      	ldr	r3, [pc, #212]	@ (8000fa4 <StartS485Task+0x178>)
 8000ed0:	edd3 5a0c 	vldr	s11, [r3, #48]	@ 0x30
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000ed4:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
				g_system_state.rs485_sensor_data_1.imu_data_1.acc.x, g_system_state.rs485_sensor_data_1.imu_data_1.acc.y, g_system_state.rs485_sensor_data_1.imu_data_1.acc.z,
 8000ed8:	4b32      	ldr	r3, [pc, #200]	@ (8000fa4 <StartS485Task+0x178>)
 8000eda:	edd3 4a0d 	vldr	s9, [r3, #52]	@ 0x34
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000ede:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
				g_system_state.rs485_sensor_data_1.imu_data_1.acc.x, g_system_state.rs485_sensor_data_1.imu_data_1.acc.y, g_system_state.rs485_sensor_data_1.imu_data_1.acc.z,
 8000ee2:	4b30      	ldr	r3, [pc, #192]	@ (8000fa4 <StartS485Task+0x178>)
 8000ee4:	edd3 3a0e 	vldr	s7, [r3, #56]	@ 0x38
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000ee8:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
				g_system_state.rs485_sensor_data_1.encoder_data.angle);
 8000eec:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa4 <StartS485Task+0x178>)
 8000eee:	edd3 2a0b 	vldr	s5, [r3, #44]	@ 0x2c
		printf("G1:%.3f,%.3f,%.3f;A1:%.3f,%.3f,%.3f;T1:%.2f \t",
 8000ef2:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8000ef6:	ed8d 2b0a 	vstr	d2, [sp, #40]	@ 0x28
 8000efa:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000efe:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000f02:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000f06:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000f0a:	ed8d 7b00 	vstr	d7, [sp]
 8000f0e:	ec53 2b11 	vmov	r2, r3, d1
 8000f12:	4825      	ldr	r0, [pc, #148]	@ (8000fa8 <StartS485Task+0x17c>)
 8000f14:	f017 f882 	bl	801801c <iprintf>

		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
				g_system_state.rs485_sensor_data_2.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.z,
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <StartS485Task+0x178>)
 8000f1a:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f1e:	eeb7 1ae7 	vcvt.f64.f32	d1, s15
				g_system_state.rs485_sensor_data_2.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.z,
 8000f22:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <StartS485Task+0x178>)
 8000f24:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
				g_system_state.rs485_sensor_data_2.imu_data_1.gyro.x, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.y, g_system_state.rs485_sensor_data_2.imu_data_1.gyro.z,
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <StartS485Task+0x178>)
 8000f2e:	edd3 6a2e 	vldr	s13, [r3, #184]	@ 0xb8
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f32:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
				g_system_state.rs485_sensor_data_2.imu_data_1.acc.x, g_system_state.rs485_sensor_data_2.imu_data_1.acc.y, g_system_state.rs485_sensor_data_2.imu_data_1.acc.z,
 8000f36:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <StartS485Task+0x178>)
 8000f38:	edd3 5a29 	vldr	s11, [r3, #164]	@ 0xa4
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f3c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
				g_system_state.rs485_sensor_data_2.imu_data_1.acc.x, g_system_state.rs485_sensor_data_2.imu_data_1.acc.y, g_system_state.rs485_sensor_data_2.imu_data_1.acc.z,
 8000f40:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <StartS485Task+0x178>)
 8000f42:	edd3 4a2a 	vldr	s9, [r3, #168]	@ 0xa8
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f46:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
				g_system_state.rs485_sensor_data_2.imu_data_1.acc.x, g_system_state.rs485_sensor_data_2.imu_data_1.acc.y, g_system_state.rs485_sensor_data_2.imu_data_1.acc.z,
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <StartS485Task+0x178>)
 8000f4c:	edd3 3a2b 	vldr	s7, [r3, #172]	@ 0xac
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f50:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
				g_system_state.rs485_sensor_data_2.encoder_data.angle);
 8000f54:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <StartS485Task+0x178>)
 8000f56:	edd3 2a28 	vldr	s5, [r3, #160]	@ 0xa0
		printf("G2:%.3f,%.3f,%.3f;A2:%.3f,%.3f,%.3f;T2:%.2f\r\n",
 8000f5a:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8000f5e:	ed8d 2b0a 	vstr	d2, [sp, #40]	@ 0x28
 8000f62:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000f66:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000f6a:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000f6e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000f72:	ed8d 7b00 	vstr	d7, [sp]
 8000f76:	ec53 2b11 	vmov	r2, r3, d1
 8000f7a:	480c      	ldr	r0, [pc, #48]	@ (8000fac <StartS485Task+0x180>)
 8000f7c:	f017 f84e 	bl	801801c <iprintf>


        // 延时1秒
        osDelay(50);
 8000f80:	2032      	movs	r0, #50	@ 0x32
 8000f82:	f013 fc19 	bl	80147b8 <osDelay>
        if (!rs485_sensor_1.initialized || !rs485_sensor_2.initialized) {
 8000f86:	e768      	b.n	8000e5a <StartS485Task+0x2e>
 8000f88:	0801ad94 	.word	0x0801ad94
 8000f8c:	0801adbc 	.word	0x0801adbc
 8000f90:	24002050 	.word	0x24002050
 8000f94:	2400205c 	.word	0x2400205c
 8000f98:	0801ade4 	.word	0x0801ade4
 8000f9c:	0801ae08 	.word	0x0801ae08
 8000fa0:	24002068 	.word	0x24002068
 8000fa4:	24001df4 	.word	0x24001df4
 8000fa8:	0801ae34 	.word	0x0801ae34
 8000fac:	0801ae64 	.word	0x0801ae64

08000fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08c      	sub	sp, #48	@ 0x30
 8000fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fc6:	4b68      	ldr	r3, [pc, #416]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fcc:	4a66      	ldr	r2, [pc, #408]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000fce:	f043 0310 	orr.w	r3, r3, #16
 8000fd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fd6:	4b64      	ldr	r3, [pc, #400]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	61bb      	str	r3, [r7, #24]
 8000fe2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fe4:	4b60      	ldr	r3, [pc, #384]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fea:	4a5f      	ldr	r2, [pc, #380]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000fec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ff4:	4b5c      	ldr	r3, [pc, #368]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8000ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b59      	ldr	r3, [pc, #356]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001008:	4a57      	ldr	r2, [pc, #348]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 800100a:	f043 0304 	orr.w	r3, r3, #4
 800100e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001012:	4b55      	ldr	r3, [pc, #340]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001018:	f003 0304 	and.w	r3, r3, #4
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001020:	4b51      	ldr	r3, [pc, #324]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001026:	4a50      	ldr	r2, [pc, #320]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001030:	4b4d      	ldr	r3, [pc, #308]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800103e:	4b4a      	ldr	r3, [pc, #296]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001044:	4a48      	ldr	r2, [pc, #288]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001046:	f043 0302 	orr.w	r3, r3, #2
 800104a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800104e:	4b46      	ldr	r3, [pc, #280]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001054:	f003 0302 	and.w	r3, r3, #2
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800105c:	4b42      	ldr	r3, [pc, #264]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 800105e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001062:	4a41      	ldr	r2, [pc, #260]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800106c:	4b3e      	ldr	r3, [pc, #248]	@ (8001168 <MX_GPIO_Init+0x1b8>)
 800106e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	2109      	movs	r1, #9
 800107e:	483b      	ldr	r0, [pc, #236]	@ (800116c <MX_GPIO_Init+0x1bc>)
 8001080:	f007 fff8 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800108a:	4839      	ldr	r0, [pc, #228]	@ (8001170 <MX_GPIO_Init+0x1c0>)
 800108c:	f007 fff2 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	f248 018c 	movw	r1, #32908	@ 0x808c
 8001096:	4837      	ldr	r0, [pc, #220]	@ (8001174 <MX_GPIO_Init+0x1c4>)
 8001098:	f007 ffec 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 800109c:	2309      	movs	r3, #9
 800109e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ac:	f107 031c 	add.w	r3, r7, #28
 80010b0:	4619      	mov	r1, r3
 80010b2:	482e      	ldr	r0, [pc, #184]	@ (800116c <MX_GPIO_Init+0x1bc>)
 80010b4:	f007 fe36 	bl	8008d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 80010b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	4619      	mov	r1, r3
 80010ce:	4828      	ldr	r0, [pc, #160]	@ (8001170 <MX_GPIO_Init+0x1c0>)
 80010d0:	f007 fe28 	bl	8008d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80010d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010da:	2301      	movs	r3, #1
 80010dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010e6:	f107 031c 	add.w	r3, r7, #28
 80010ea:	4619      	mov	r1, r3
 80010ec:	4820      	ldr	r0, [pc, #128]	@ (8001170 <MX_GPIO_Init+0x1c0>)
 80010ee:	f007 fe19 	bl	8008d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80010f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001100:	f107 031c 	add.w	r3, r7, #28
 8001104:	4619      	mov	r1, r3
 8001106:	481c      	ldr	r0, [pc, #112]	@ (8001178 <MX_GPIO_Init+0x1c8>)
 8001108:	f007 fe0c 	bl	8008d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY4_Pin KEY3_Pin KEY2_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY4_Pin|KEY3_Pin|KEY2_Pin|KEY1_Pin;
 800110c:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001110:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800111a:	f107 031c 	add.w	r3, r7, #28
 800111e:	4619      	mov	r1, r3
 8001120:	4814      	ldr	r0, [pc, #80]	@ (8001174 <MX_GPIO_Init+0x1c4>)
 8001122:	f007 fdff 	bl	8008d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin CAN1_EN_Pin CAN2_EN_Pin OET3V3_EN_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin;
 8001126:	f248 038c 	movw	r3, #32908	@ 0x808c
 800112a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4619      	mov	r1, r3
 800113e:	480d      	ldr	r0, [pc, #52]	@ (8001174 <MX_GPIO_Init+0x1c4>)
 8001140:	f007 fdf0 	bl	8008d24 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001144:	2100      	movs	r1, #0
 8001146:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800114a:	f001 ffcb 	bl	80030e4 <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2105      	movs	r1, #5
 8001152:	2028      	movs	r0, #40	@ 0x28
 8001154:	f003 fe84 	bl	8004e60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001158:	2028      	movs	r0, #40	@ 0x28
 800115a:	f003 fe9b 	bl	8004e94 <HAL_NVIC_EnableIRQ>

}
 800115e:	bf00      	nop
 8001160:	3730      	adds	r7, #48	@ 0x30
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	58024400 	.word	0x58024400
 800116c:	58020800 	.word	0x58020800
 8001170:	58021000 	.word	0x58021000
 8001174:	58020c00 	.word	0x58020c00
 8001178:	58020400 	.word	0x58020400

0800117c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001180:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <MX_I2C1_Init+0x74>)
 8001182:	4a1c      	ldr	r2, [pc, #112]	@ (80011f4 <MX_I2C1_Init+0x78>)
 8001184:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001186:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <MX_I2C1_Init+0x74>)
 8001188:	4a1b      	ldr	r2, [pc, #108]	@ (80011f8 <MX_I2C1_Init+0x7c>)
 800118a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001192:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <MX_I2C1_Init+0x74>)
 8001194:	2201      	movs	r2, #1
 8001196:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <MX_I2C1_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800119e:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011b6:	480e      	ldr	r0, [pc, #56]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011b8:	f007 ff9a 	bl	80090f0 <HAL_I2C_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011c2:	f000 fa0f 	bl	80015e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011c6:	2100      	movs	r1, #0
 80011c8:	4809      	ldr	r0, [pc, #36]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011ca:	f008 f82d 	bl	8009228 <HAL_I2CEx_ConfigAnalogFilter>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011d4:	f000 fa06 	bl	80015e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <MX_I2C1_Init+0x74>)
 80011dc:	f008 f86f 	bl	80092be <HAL_I2CEx_ConfigDigitalFilter>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011e6:	f000 f9fd 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	240003c8 	.word	0x240003c8
 80011f4:	40005400 	.word	0x40005400
 80011f8:	307075b1 	.word	0x307075b1

080011fc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001200:	4b1b      	ldr	r3, [pc, #108]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <MX_I2C2_Init+0x78>)
 8001204:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001208:	4a1b      	ldr	r2, [pc, #108]	@ (8001278 <MX_I2C2_Init+0x7c>)
 800120a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800120c:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <MX_I2C2_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001212:	4b17      	ldr	r3, [pc, #92]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001214:	2201      	movs	r2, #1
 8001216:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001218:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <MX_I2C2_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800121e:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001224:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122a:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <MX_I2C2_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001236:	480e      	ldr	r0, [pc, #56]	@ (8001270 <MX_I2C2_Init+0x74>)
 8001238:	f007 ff5a 	bl	80090f0 <HAL_I2C_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001242:	f000 f9cf 	bl	80015e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001246:	2100      	movs	r1, #0
 8001248:	4809      	ldr	r0, [pc, #36]	@ (8001270 <MX_I2C2_Init+0x74>)
 800124a:	f007 ffed 	bl	8009228 <HAL_I2CEx_ConfigAnalogFilter>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001254:	f000 f9c6 	bl	80015e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001258:	2100      	movs	r1, #0
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <MX_I2C2_Init+0x74>)
 800125c:	f008 f82f 	bl	80092be <HAL_I2CEx_ConfigDigitalFilter>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001266:	f000 f9bd 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	2400041c 	.word	0x2400041c
 8001274:	40005800 	.word	0x40005800
 8001278:	307075b1 	.word	0x307075b1

0800127c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ba      	sub	sp, #232	@ 0xe8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	22b8      	movs	r2, #184	@ 0xb8
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f017 f87f 	bl	80183a0 <memset>
  if(i2cHandle->Instance==I2C1)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a4d      	ldr	r2, [pc, #308]	@ (80013dc <HAL_I2C_MspInit+0x160>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d146      	bne.n	800133a <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012ac:	f04f 0208 	mov.w	r2, #8
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012be:	f107 0318 	add.w	r3, r7, #24
 80012c2:	4618      	mov	r0, r3
 80012c4:	f009 f82a 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80012ce:	f000 f989 	bl	80015e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d2:	4b43      	ldr	r3, [pc, #268]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80012d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d8:	4a41      	ldr	r2, [pc, #260]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80012da:	f043 0302 	orr.w	r3, r3, #2
 80012de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e2:	4b3f      	ldr	r3, [pc, #252]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80012e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012f0:	23c0      	movs	r3, #192	@ 0xc0
 80012f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f6:	2312      	movs	r3, #18
 80012f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001308:	2304      	movs	r3, #4
 800130a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001312:	4619      	mov	r1, r3
 8001314:	4833      	ldr	r0, [pc, #204]	@ (80013e4 <HAL_I2C_MspInit+0x168>)
 8001316:	f007 fd05 	bl	8008d24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800131a:	4b31      	ldr	r3, [pc, #196]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 800131c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001320:	4a2f      	ldr	r2, [pc, #188]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 8001322:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001326:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800132a:	4b2d      	ldr	r3, [pc, #180]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 800132c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001330:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001338:	e04b      	b.n	80013d2 <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C2)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a2a      	ldr	r2, [pc, #168]	@ (80013e8 <HAL_I2C_MspInit+0x16c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d146      	bne.n	80013d2 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001344:	f04f 0208 	mov.w	r2, #8
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001350:	2300      	movs	r3, #0
 8001352:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001356:	f107 0318 	add.w	r3, r7, #24
 800135a:	4618      	mov	r0, r3
 800135c:	f008 ffde 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8001366:	f000 f93d 	bl	80015e4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b1d      	ldr	r3, [pc, #116]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 800136c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001370:	4a1b      	ldr	r2, [pc, #108]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 8001372:	f043 0302 	orr.w	r3, r3, #2
 8001376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800137a:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001388:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800138c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001390:	2312      	movs	r3, #18
 8001392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013a2:	2304      	movs	r3, #4
 80013a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013ac:	4619      	mov	r1, r3
 80013ae:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <HAL_I2C_MspInit+0x168>)
 80013b0:	f007 fcb8 	bl	8008d24 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013b4:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80013b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013ba:	4a09      	ldr	r2, [pc, #36]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80013bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <HAL_I2C_MspInit+0x164>)
 80013c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
}
 80013d2:	bf00      	nop
 80013d4:	37e8      	adds	r7, #232	@ 0xe8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40005400 	.word	0x40005400
 80013e0:	58024400 	.word	0x58024400
 80013e4:	58020400 	.word	0x58020400
 80013e8:	40005800 	.word	0x40005800

080013ec <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80013f4:	1d39      	adds	r1, r7, #4
 80013f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013fa:	2201      	movs	r2, #1
 80013fc:	4803      	ldr	r0, [pc, #12]	@ (800140c <__io_putchar+0x20>)
 80013fe:	f00e f82a 	bl	800f456 <HAL_UART_Transmit>
	return ch;
 8001402:	687b      	ldr	r3, [r7, #4]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	240007e0 	.word	0x240007e0

08001410 <__io_getchar>:
GETCHAR_PROTOTYPE
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	uint8_t ch = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Receive(&huart1,(uint8_t *)&ch, 1, 0xFFFF);
 800141c:	f107 010f 	add.w	r1, r7, #15
 8001420:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001424:	2201      	movs	r2, #1
 8001426:	480a      	ldr	r0, [pc, #40]	@ (8001450 <__io_getchar+0x40>)
 8001428:	f00e f8a3 	bl	800f572 <HAL_UART_Receive>
	if (ch == '\r')
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b0d      	cmp	r3, #13
 8001430:	d104      	bne.n	800143c <__io_getchar+0x2c>
	{
		__io_putchar('\r');
 8001432:	200d      	movs	r0, #13
 8001434:	f7ff ffda 	bl	80013ec <__io_putchar>
		ch = '\n';
 8001438:	230a      	movs	r3, #10
 800143a:	73fb      	strb	r3, [r7, #15]
	}
	return __io_putchar(ch);
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ffd4 	bl	80013ec <__io_putchar>
 8001444:	4603      	mov	r3, r0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	240007e0 	.word	0x240007e0

08001454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001458:	f001 fdc4 	bl	8002fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800145c:	f000 f842 	bl	80014e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001460:	f7ff fda6 	bl	8000fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001464:	f7ff fa48 	bl	80008f8 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001468:	f7ff fa7e 	bl	8000968 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 800146c:	f7ff fe86 	bl	800117c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001470:	f7ff fec4 	bl	80011fc <MX_I2C2_Init>
  MX_TIM12_Init();
 8001474:	f000 fd7a 	bl	8001f6c <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8001478:	f000 ffb4 	bl	80023e4 <MX_USART1_UART_Init>
  MX_USART10_UART_Init();
 800147c:	f001 f8ea 	bl	8002654 <MX_USART10_UART_Init>
  MX_USART2_UART_Init();
 8001480:	f000 fffc 	bl	800247c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001484:	f001 f84a 	bl	800251c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001488:	f001 f898 	bl	80025bc <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800148c:	f000 f8b0 	bl	80015f0 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001490:	f000 fc9a 	bl	8001dc8 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001494:	f7ff f90c 	bl	80006b0 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001498:	f000 fcf0 	bl	8001e7c <MX_TIM4_Init>
  MX_TIM15_Init();
 800149c:	f000 fdc0 	bl	8002020 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  UART6_StartReceive();
 80014a0:	f010 fe94 	bl	80121cc <UART6_StartReceive>
  HAL_Delay(1000);
 80014a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a8:	f001 fdf8 	bl	800309c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, OET3V3_EN_Pin, 1);
 80014ac:	2201      	movs	r2, #1
 80014ae:	2180      	movs	r1, #128	@ 0x80
 80014b0:	480a      	ldr	r0, [pc, #40]	@ (80014dc <main+0x88>)
 80014b2:	f007 fddf 	bl	8009074 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 80014b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014ba:	f001 fdef 	bl	800309c <HAL_Delay>

  //  HAL_UART_Receive_IT(&huart1, &ble_rxData, 1);
  HAL_TIM_PWM_Stop_DMA(&htim4,TIM_CHANNEL_3);
 80014be:	2108      	movs	r1, #8
 80014c0:	4807      	ldr	r0, [pc, #28]	@ (80014e0 <main+0x8c>)
 80014c2:	f00c fcc3 	bl	800de4c <HAL_TIM_PWM_Stop_DMA>
  Start_FAN();
 80014c6:	f012 fd53 	bl	8013f70 <Start_FAN>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014ca:	f013 f899 	bl	8014600 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80014ce:	f7ff fbb3 	bl	8000c38 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014d2:	f013 f8b9 	bl	8014648 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014d6:	bf00      	nop
 80014d8:	e7fd      	b.n	80014d6 <main+0x82>
 80014da:	bf00      	nop
 80014dc:	58020c00 	.word	0x58020c00
 80014e0:	24000684 	.word	0x24000684

080014e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b09c      	sub	sp, #112	@ 0x70
 80014e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ee:	224c      	movs	r2, #76	@ 0x4c
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f016 ff54 	bl	80183a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2220      	movs	r2, #32
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f016 ff4e 	bl	80183a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001504:	2002      	movs	r0, #2
 8001506:	f007 ff27 	bl	8009358 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800150a:	2300      	movs	r3, #0
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	4b2b      	ldr	r3, [pc, #172]	@ (80015bc <SystemClock_Config+0xd8>)
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	4a2a      	ldr	r2, [pc, #168]	@ (80015bc <SystemClock_Config+0xd8>)
 8001514:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001518:	6193      	str	r3, [r2, #24]
 800151a:	4b28      	ldr	r3, [pc, #160]	@ (80015bc <SystemClock_Config+0xd8>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001526:	bf00      	nop
 8001528:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <SystemClock_Config+0xd8>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001534:	d1f8      	bne.n	8001528 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001536:	2301      	movs	r3, #1
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800153a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800153e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001540:	2302      	movs	r3, #2
 8001542:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001544:	2302      	movs	r3, #2
 8001546:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001548:	2304      	movs	r3, #4
 800154a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 48;
 800154c:	2330      	movs	r3, #48	@ 0x30
 800154e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001550:	2301      	movs	r3, #1
 8001552:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001554:	2306      	movs	r3, #6
 8001556:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001558:	2302      	movs	r3, #2
 800155a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800155c:	230c      	movs	r3, #12
 800155e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001560:	2300      	movs	r3, #0
 8001562:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156c:	4618      	mov	r0, r3
 800156e:	f007 ff2d 	bl	80093cc <HAL_RCC_OscConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001578:	f000 f834 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157c:	233f      	movs	r3, #63	@ 0x3f
 800157e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001580:	2303      	movs	r3, #3
 8001582:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001588:	2308      	movs	r3, #8
 800158a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800158c:	2340      	movs	r3, #64	@ 0x40
 800158e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001590:	2340      	movs	r3, #64	@ 0x40
 8001592:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001598:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800159a:	2340      	movs	r3, #64	@ 0x40
 800159c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2103      	movs	r1, #3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f008 faec 	bl	8009b80 <HAL_RCC_ClockConfig>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80015ae:	f000 f819 	bl	80015e4 <Error_Handler>
  }
}
 80015b2:	bf00      	nop
 80015b4:	3770      	adds	r7, #112	@ 0x70
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	58024800 	.word	0x58024800

080015c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80015d2:	f001 fd43 	bl	800305c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40010000 	.word	0x40010000

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <Error_Handler+0x8>

080015f0 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80015f4:	4b28      	ldr	r3, [pc, #160]	@ (8001698 <MX_SPI2_Init+0xa8>)
 80015f6:	4a29      	ldr	r2, [pc, #164]	@ (800169c <MX_SPI2_Init+0xac>)
 80015f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015fa:	4b27      	ldr	r3, [pc, #156]	@ (8001698 <MX_SPI2_Init+0xa8>)
 80015fc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001600:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001602:	4b25      	ldr	r3, [pc, #148]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001608:	4b23      	ldr	r3, [pc, #140]	@ (8001698 <MX_SPI2_Init+0xa8>)
 800160a:	2207      	movs	r2, #7
 800160c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800160e:	4b22      	ldr	r3, [pc, #136]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001610:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001614:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001616:	4b20      	ldr	r3, [pc, #128]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001618:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800161c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800161e:	4b1e      	ldr	r3, [pc, #120]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001620:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001624:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001626:	4b1c      	ldr	r3, [pc, #112]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001628:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800162c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800162e:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001634:	4b18      	ldr	r3, [pc, #96]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800163a:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <MX_SPI2_Init+0xa8>)
 800163c:	2200      	movs	r2, #0
 800163e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001640:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001642:	2200      	movs	r2, #0
 8001644:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001646:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001648:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800164c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800164e:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001650:	2200      	movs	r2, #0
 8001652:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001654:	4b10      	ldr	r3, [pc, #64]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001656:	2200      	movs	r2, #0
 8001658:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <MX_SPI2_Init+0xa8>)
 800165c:	2200      	movs	r2, #0
 800165e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001660:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001662:	2200      	movs	r2, #0
 8001664:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001666:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001668:	2200      	movs	r2, #0
 800166a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800166c:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <MX_SPI2_Init+0xa8>)
 800166e:	2200      	movs	r2, #0
 8001670:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001674:	2200      	movs	r2, #0
 8001676:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001678:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <MX_SPI2_Init+0xa8>)
 800167a:	2200      	movs	r2, #0
 800167c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001680:	2200      	movs	r2, #0
 8001682:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001684:	4804      	ldr	r0, [pc, #16]	@ (8001698 <MX_SPI2_Init+0xa8>)
 8001686:	f00b fa2f 	bl	800cae8 <HAL_SPI_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001690:	f7ff ffa8 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	24000470 	.word	0x24000470
 800169c:	40003800 	.word	0x40003800

080016a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b0ba      	sub	sp, #232	@ 0xe8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b8:	f107 0318 	add.w	r3, r7, #24
 80016bc:	22b8      	movs	r2, #184	@ 0xb8
 80016be:	2100      	movs	r1, #0
 80016c0:	4618      	mov	r0, r3
 80016c2:	f016 fe6d 	bl	80183a0 <memset>
  if(spiHandle->Instance==SPI2)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a6b      	ldr	r2, [pc, #428]	@ (8001878 <HAL_SPI_MspInit+0x1d8>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	f040 80ce 	bne.w	800186e <HAL_SPI_MspInit+0x1ce>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80016d2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80016de:	2300      	movs	r3, #0
 80016e0:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e2:	f107 0318 	add.w	r3, r7, #24
 80016e6:	4618      	mov	r0, r3
 80016e8:	f008 fe18 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80016f2:	f7ff ff77 	bl	80015e4 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016f6:	4b61      	ldr	r3, [pc, #388]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 80016f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016fc:	4a5f      	ldr	r2, [pc, #380]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 80016fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001702:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001706:	4b5d      	ldr	r3, [pc, #372]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 8001708:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800170c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001710:	617b      	str	r3, [r7, #20]
 8001712:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001714:	4b59      	ldr	r3, [pc, #356]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 8001716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800171a:	4a58      	ldr	r2, [pc, #352]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001724:	4b55      	ldr	r3, [pc, #340]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 8001726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	4b52      	ldr	r3, [pc, #328]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 8001734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001738:	4a50      	ldr	r2, [pc, #320]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 800173a:	f043 0302 	orr.w	r3, r3, #2
 800173e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001742:	4b4e      	ldr	r3, [pc, #312]	@ (800187c <HAL_SPI_MspInit+0x1dc>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001750:	2306      	movs	r3, #6
 8001752:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001762:	2303      	movs	r3, #3
 8001764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001768:	2305      	movs	r3, #5
 800176a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001772:	4619      	mov	r1, r3
 8001774:	4842      	ldr	r0, [pc, #264]	@ (8001880 <HAL_SPI_MspInit+0x1e0>)
 8001776:	f007 fad5 	bl	8008d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800177a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800177e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178e:	2303      	movs	r3, #3
 8001790:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001794:	2305      	movs	r3, #5
 8001796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800179e:	4619      	mov	r1, r3
 80017a0:	4838      	ldr	r0, [pc, #224]	@ (8001884 <HAL_SPI_MspInit+0x1e4>)
 80017a2:	f007 fabf 	bl	8008d24 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream1;
 80017a6:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017a8:	4a38      	ldr	r2, [pc, #224]	@ (800188c <HAL_SPI_MspInit+0x1ec>)
 80017aa:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80017ac:	4b36      	ldr	r3, [pc, #216]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017ae:	2227      	movs	r2, #39	@ 0x27
 80017b0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017b2:	4b35      	ldr	r3, [pc, #212]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b8:	4b33      	ldr	r3, [pc, #204]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017be:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017c4:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c6:	4b30      	ldr	r3, [pc, #192]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80017d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017da:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80017de:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017e0:	4b29      	ldr	r3, [pc, #164]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80017e6:	4828      	ldr	r0, [pc, #160]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017e8:	f003 fb62 	bl	8004eb0 <HAL_DMA_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_SPI_MspInit+0x156>
    {
      Error_Handler();
 80017f2:	f7ff fef7 	bl	80015e4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a23      	ldr	r2, [pc, #140]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017fa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80017fc:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <HAL_SPI_MspInit+0x1e8>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream2;
 8001802:	4b23      	ldr	r3, [pc, #140]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001804:	4a23      	ldr	r2, [pc, #140]	@ (8001894 <HAL_SPI_MspInit+0x1f4>)
 8001806:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001808:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 800180a:	2228      	movs	r2, #40	@ 0x28
 800180c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800180e:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001810:	2240      	movs	r2, #64	@ 0x40
 8001812:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001814:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800181a:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 800181c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001820:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001822:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001824:	2200      	movs	r2, #0
 8001826:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001830:	2200      	movs	r2, #0
 8001832:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001836:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800183a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 800183e:	2200      	movs	r2, #0
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001842:	4813      	ldr	r0, [pc, #76]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001844:	f003 fb34 	bl	8004eb0 <HAL_DMA_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_SPI_MspInit+0x1b2>
    {
      Error_Handler();
 800184e:	f7ff fec9 	bl	80015e4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a0e      	ldr	r2, [pc, #56]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 8001856:	679a      	str	r2, [r3, #120]	@ 0x78
 8001858:	4a0d      	ldr	r2, [pc, #52]	@ (8001890 <HAL_SPI_MspInit+0x1f0>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2105      	movs	r1, #5
 8001862:	2024      	movs	r0, #36	@ 0x24
 8001864:	f003 fafc 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001868:	2024      	movs	r0, #36	@ 0x24
 800186a:	f003 fb13 	bl	8004e94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800186e:	bf00      	nop
 8001870:	37e8      	adds	r7, #232	@ 0xe8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40003800 	.word	0x40003800
 800187c:	58024400 	.word	0x58024400
 8001880:	58020800 	.word	0x58020800
 8001884:	58020400 	.word	0x58020400
 8001888:	240004f8 	.word	0x240004f8
 800188c:	40020028 	.word	0x40020028
 8001890:	24000570 	.word	0x24000570
 8001894:	40020040 	.word	0x40020040

08001898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <HAL_MspInit+0x38>)
 80018a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018a4:	4a0a      	ldr	r2, [pc, #40]	@ (80018d0 <HAL_MspInit+0x38>)
 80018a6:	f043 0302 	orr.w	r3, r3, #2
 80018aa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <HAL_MspInit+0x38>)
 80018b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018bc:	2200      	movs	r2, #0
 80018be:	210f      	movs	r1, #15
 80018c0:	f06f 0001 	mvn.w	r0, #1
 80018c4:	f003 facc 	bl	8004e60 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	58024400 	.word	0x58024400

080018d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08e      	sub	sp, #56	@ 0x38
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b0f      	cmp	r3, #15
 80018e0:	d844      	bhi.n	800196c <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	2019      	movs	r0, #25
 80018e8:	f003 faba 	bl	8004e60 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80018ec:	2019      	movs	r0, #25
 80018ee:	f003 fad1 	bl	8004e94 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80018f2:	4a24      	ldr	r2, [pc, #144]	@ (8001984 <HAL_InitTick+0xb0>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018f8:	4b23      	ldr	r3, [pc, #140]	@ (8001988 <HAL_InitTick+0xb4>)
 80018fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018fe:	4a22      	ldr	r2, [pc, #136]	@ (8001988 <HAL_InitTick+0xb4>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001908:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <HAL_InitTick+0xb4>)
 800190a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001916:	f107 020c 	add.w	r2, r7, #12
 800191a:	f107 0310 	add.w	r3, r7, #16
 800191e:	4611      	mov	r1, r2
 8001920:	4618      	mov	r0, r3
 8001922:	f008 fcb9 	bl	800a298 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001926:	f008 fca1 	bl	800a26c <HAL_RCC_GetPCLK2Freq>
 800192a:	4603      	mov	r3, r0
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001932:	4a16      	ldr	r2, [pc, #88]	@ (800198c <HAL_InitTick+0xb8>)
 8001934:	fba2 2303 	umull	r2, r3, r2, r3
 8001938:	0c9b      	lsrs	r3, r3, #18
 800193a:	3b01      	subs	r3, #1
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800193e:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <HAL_InitTick+0xbc>)
 8001940:	4a14      	ldr	r2, [pc, #80]	@ (8001994 <HAL_InitTick+0xc0>)
 8001942:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_InitTick+0xbc>)
 8001946:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800194a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800194c:	4a10      	ldr	r2, [pc, #64]	@ (8001990 <HAL_InitTick+0xbc>)
 800194e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001950:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <HAL_InitTick+0xbc>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001958:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <HAL_InitTick+0xbc>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800195e:	480c      	ldr	r0, [pc, #48]	@ (8001990 <HAL_InitTick+0xbc>)
 8001960:	f00c f823 	bl	800d9aa <HAL_TIM_Base_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d107      	bne.n	800197a <HAL_InitTick+0xa6>
 800196a:	e001      	b.n	8001970 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e005      	b.n	800197c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001970:	4807      	ldr	r0, [pc, #28]	@ (8001990 <HAL_InitTick+0xbc>)
 8001972:	f00c f871 	bl	800da58 <HAL_TIM_Base_Start_IT>
 8001976:	4603      	mov	r3, r0
 8001978:	e000      	b.n	800197c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
}
 800197c:	4618      	mov	r0, r3
 800197e:	3738      	adds	r7, #56	@ 0x38
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	24000008 	.word	0x24000008
 8001988:	58024400 	.word	0x58024400
 800198c:	431bde83 	.word	0x431bde83
 8001990:	240005e8 	.word	0x240005e8
 8001994:	40010000 	.word	0x40010000

08001998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <NMI_Handler+0x4>

080019a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <HardFault_Handler+0x4>

080019a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <MemManage_Handler+0x4>

080019b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <BusFault_Handler+0x4>

080019b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <UsageFault_Handler+0x4>

080019c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80019d4:	4802      	ldr	r0, [pc, #8]	@ (80019e0 <DMA1_Stream0_IRQHandler+0x10>)
 80019d6:	f004 fd91 	bl	80064fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	24000768 	.word	0x24000768

080019e4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80019e8:	4802      	ldr	r0, [pc, #8]	@ (80019f4 <DMA1_Stream1_IRQHandler+0x10>)
 80019ea:	f004 fd87 	bl	80064fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	240004f8 	.word	0x240004f8

080019f8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80019fc:	4802      	ldr	r0, [pc, #8]	@ (8001a08 <DMA1_Stream2_IRQHandler+0x10>)
 80019fe:	f004 fd7d 	bl	80064fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	24000570 	.word	0x24000570

08001a0c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a10:	4802      	ldr	r0, [pc, #8]	@ (8001a1c <DMA1_Stream5_IRQHandler+0x10>)
 8001a12:	f004 fd73 	bl	80064fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	24000298 	.word	0x24000298

08001a20 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001a24:	4802      	ldr	r0, [pc, #8]	@ (8001a30 <FDCAN1_IT0_IRQHandler+0x10>)
 8001a26:	f006 fcff 	bl	8008428 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	24000310 	.word	0x24000310

08001a34 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <FDCAN1_IT1_IRQHandler+0x10>)
 8001a3a:	f006 fcf5 	bl	8008428 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	24000310 	.word	0x24000310

08001a48 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a4c:	4802      	ldr	r0, [pc, #8]	@ (8001a58 <TIM1_UP_IRQHandler+0x10>)
 8001a4e:	f00c faf5 	bl	800e03c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	240005e8 	.word	0x240005e8

08001a5c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001a60:	4802      	ldr	r0, [pc, #8]	@ (8001a6c <SPI2_IRQHandler+0x10>)
 8001a62:	f00b fc9f 	bl	800d3a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	24000470 	.word	0x24000470

08001a70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a74:	4802      	ldr	r0, [pc, #8]	@ (8001a80 <USART1_IRQHandler+0x10>)
 8001a76:	f00d fe91 	bl	800f79c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	240007e0 	.word	0x240007e0

08001a84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a88:	4802      	ldr	r0, [pc, #8]	@ (8001a94 <USART2_IRQHandler+0x10>)
 8001a8a:	f00d fe87 	bl	800f79c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	24000874 	.word	0x24000874

08001a98 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a9c:	4802      	ldr	r0, [pc, #8]	@ (8001aa8 <USART3_IRQHandler+0x10>)
 8001a9e:	f00d fe7d 	bl	800f79c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	24000908 	.word	0x24000908

08001aac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT_Pin);
 8001ab0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ab4:	f007 faf7 	bl	80090a6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GYRO_INT_Pin);
 8001ab8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001abc:	f007 faf3 	bl	80090a6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <USART6_IRQHandler+0x10>)
 8001aca:	f00d fe67 	bl	800f79c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2400099c 	.word	0x2400099c

08001ad8 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <USART10_IRQHandler+0x10>)
 8001ade:	f00d fe5d 	bl	800f79c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	24000a30 	.word	0x24000a30

08001aec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return 1;
 8001af0:	2301      	movs	r3, #1
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <_kill>:

int _kill(int pid, int sig)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b06:	f016 fd1b 	bl	8018540 <__errno>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2216      	movs	r2, #22
 8001b0e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <_exit>:

void _exit (int status)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff ffe7 	bl	8001afc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b2e:	bf00      	nop
 8001b30:	e7fd      	b.n	8001b2e <_exit+0x12>

08001b32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b086      	sub	sp, #24
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	60f8      	str	r0, [r7, #12]
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	e00a      	b.n	8001b5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b44:	f7ff fc64 	bl	8001410 <__io_getchar>
 8001b48:	4601      	mov	r1, r0
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	60ba      	str	r2, [r7, #8]
 8001b50:	b2ca      	uxtb	r2, r1
 8001b52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3301      	adds	r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	dbf0      	blt.n	8001b44 <_read+0x12>
  }

  return len;
 8001b62:	687b      	ldr	r3, [r7, #4]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	e009      	b.n	8001b92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	60ba      	str	r2, [r7, #8]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fc30 	bl	80013ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dbf1      	blt.n	8001b7e <_write+0x12>
  }
  return len;
 8001b9a:	687b      	ldr	r3, [r7, #4]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <_close>:

int _close(int file)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bcc:	605a      	str	r2, [r3, #4]
  return 0;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <_isatty>:

int _isatty(int file)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b085      	sub	sp, #20
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	60f8      	str	r0, [r7, #12]
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c14:	4a14      	ldr	r2, [pc, #80]	@ (8001c68 <_sbrk+0x5c>)
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <_sbrk+0x60>)
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c20:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <_sbrk+0x64>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d102      	bne.n	8001c2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c28:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <_sbrk+0x64>)
 8001c2a:	4a12      	ldr	r2, [pc, #72]	@ (8001c74 <_sbrk+0x68>)
 8001c2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c2e:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <_sbrk+0x64>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d207      	bcs.n	8001c4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c3c:	f016 fc80 	bl	8018540 <__errno>
 8001c40:	4603      	mov	r3, r0
 8001c42:	220c      	movs	r2, #12
 8001c44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c46:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4a:	e009      	b.n	8001c60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c4c:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <_sbrk+0x64>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c52:	4b07      	ldr	r3, [pc, #28]	@ (8001c70 <_sbrk+0x64>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	4a05      	ldr	r2, [pc, #20]	@ (8001c70 <_sbrk+0x64>)
 8001c5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	24050000 	.word	0x24050000
 8001c6c:	00000400 	.word	0x00000400
 8001c70:	24000634 	.word	0x24000634
 8001c74:	2400f6c0 	.word	0x2400f6c0

08001c78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <SystemInit+0x100>)
 8001c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c82:	4a3d      	ldr	r2, [pc, #244]	@ (8001d78 <SystemInit+0x100>)
 8001c84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d7c <SystemInit+0x104>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	2b06      	cmp	r3, #6
 8001c96:	d807      	bhi.n	8001ca8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c98:	4b38      	ldr	r3, [pc, #224]	@ (8001d7c <SystemInit+0x104>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f023 030f 	bic.w	r3, r3, #15
 8001ca0:	4a36      	ldr	r2, [pc, #216]	@ (8001d7c <SystemInit+0x104>)
 8001ca2:	f043 0307 	orr.w	r3, r3, #7
 8001ca6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ca8:	4b35      	ldr	r3, [pc, #212]	@ (8001d80 <SystemInit+0x108>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a34      	ldr	r2, [pc, #208]	@ (8001d80 <SystemInit+0x108>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cb4:	4b32      	ldr	r3, [pc, #200]	@ (8001d80 <SystemInit+0x108>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <SystemInit+0x108>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4930      	ldr	r1, [pc, #192]	@ (8001d80 <SystemInit+0x108>)
 8001cc0:	4b30      	ldr	r3, [pc, #192]	@ (8001d84 <SystemInit+0x10c>)
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <SystemInit+0x104>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d007      	beq.n	8001ce2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <SystemInit+0x104>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 030f 	bic.w	r3, r3, #15
 8001cda:	4a28      	ldr	r2, [pc, #160]	@ (8001d7c <SystemInit+0x104>)
 8001cdc:	f043 0307 	orr.w	r3, r3, #7
 8001ce0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001ce2:	4b27      	ldr	r3, [pc, #156]	@ (8001d80 <SystemInit+0x108>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ce8:	4b25      	ldr	r3, [pc, #148]	@ (8001d80 <SystemInit+0x108>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001cee:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <SystemInit+0x108>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001cf4:	4b22      	ldr	r3, [pc, #136]	@ (8001d80 <SystemInit+0x108>)
 8001cf6:	4a24      	ldr	r2, [pc, #144]	@ (8001d88 <SystemInit+0x110>)
 8001cf8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <SystemInit+0x108>)
 8001cfc:	4a23      	ldr	r2, [pc, #140]	@ (8001d8c <SystemInit+0x114>)
 8001cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001d00:	4b1f      	ldr	r3, [pc, #124]	@ (8001d80 <SystemInit+0x108>)
 8001d02:	4a23      	ldr	r2, [pc, #140]	@ (8001d90 <SystemInit+0x118>)
 8001d04:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <SystemInit+0x108>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <SystemInit+0x108>)
 8001d0e:	4a20      	ldr	r2, [pc, #128]	@ (8001d90 <SystemInit+0x118>)
 8001d10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001d12:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <SystemInit+0x108>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001d18:	4b19      	ldr	r3, [pc, #100]	@ (8001d80 <SystemInit+0x108>)
 8001d1a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d90 <SystemInit+0x118>)
 8001d1c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <SystemInit+0x108>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d24:	4b16      	ldr	r3, [pc, #88]	@ (8001d80 <SystemInit+0x108>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a15      	ldr	r2, [pc, #84]	@ (8001d80 <SystemInit+0x108>)
 8001d2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d2e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001d30:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <SystemInit+0x108>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <SystemInit+0x108>)
 8001d38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d113      	bne.n	8001d6c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d44:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <SystemInit+0x108>)
 8001d46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <SystemInit+0x108>)
 8001d4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <SystemInit+0x11c>)
 8001d56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001d5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d5c:	4b08      	ldr	r3, [pc, #32]	@ (8001d80 <SystemInit+0x108>)
 8001d5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d62:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <SystemInit+0x108>)
 8001d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	e000ed00 	.word	0xe000ed00
 8001d7c:	52002000 	.word	0x52002000
 8001d80:	58024400 	.word	0x58024400
 8001d84:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d88:	02020200 	.word	0x02020200
 8001d8c:	01ff0000 	.word	0x01ff0000
 8001d90:	01010280 	.word	0x01010280
 8001d94:	52004000 	.word	0x52004000

08001d98 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a08      	ldr	r2, [pc, #32]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001da2:	f043 0302 	orr.w	r3, r3, #2
 8001da6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001da8:	bf00      	nop
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0f9      	beq.n	8001daa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	58024800 	.word	0x58024800

08001dc8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim15;
DMA_HandleTypeDef hdma_tim4_ch3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	@ 0x28
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dda:	463b      	mov	r3, r7
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
 8001de8:	615a      	str	r2, [r3, #20]
 8001dea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dec:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001dee:	4a22      	ldr	r2, [pc, #136]	@ (8001e78 <MX_TIM3_Init+0xb0>)
 8001df0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001df2:	4b20      	ldr	r3, [pc, #128]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e06:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e12:	4818      	ldr	r0, [pc, #96]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e14:	f00b fea6 	bl	800db64 <HAL_TIM_PWM_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001e1e:	f7ff fbe1 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e2a:	f107 031c 	add.w	r3, r7, #28
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4810      	ldr	r0, [pc, #64]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e32:	f00d f955 	bl	800f0e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001e3c:	f7ff fbd2 	bl	80015e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e40:	2360      	movs	r3, #96	@ 0x60
 8001e42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	220c      	movs	r2, #12
 8001e54:	4619      	mov	r1, r3
 8001e56:	4807      	ldr	r0, [pc, #28]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e58:	f00c f9f8 	bl	800e24c <HAL_TIM_PWM_ConfigChannel>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001e62:	f7ff fbbf 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e66:	4803      	ldr	r0, [pc, #12]	@ (8001e74 <MX_TIM3_Init+0xac>)
 8001e68:	f000 fa06 	bl	8002278 <HAL_TIM_MspPostInit>

}
 8001e6c:	bf00      	nop
 8001e6e:	3728      	adds	r7, #40	@ 0x28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	24000638 	.word	0x24000638
 8001e78:	40000400 	.word	0x40000400

08001e7c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08e      	sub	sp, #56	@ 0x38
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
 8001e8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e90:	f107 031c 	add.w	r3, r7, #28
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	611a      	str	r2, [r3, #16]
 8001eaa:	615a      	str	r2, [r3, #20]
 8001eac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001eae:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f68 <MX_TIM4_Init+0xec>)
 8001eb2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 687;
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001ec2:	f240 22af 	movw	r2, #687	@ 0x2af
 8001ec6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec8:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ece:	4b25      	ldr	r3, [pc, #148]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ed4:	4823      	ldr	r0, [pc, #140]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001ed6:	f00b fd68 	bl	800d9aa <HAL_TIM_Base_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001ee0:	f7ff fb80 	bl	80015e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001eea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eee:	4619      	mov	r1, r3
 8001ef0:	481c      	ldr	r0, [pc, #112]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001ef2:	f00c fabf 	bl	800e474 <HAL_TIM_ConfigClockSource>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001efc:	f7ff fb72 	bl	80015e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f00:	4818      	ldr	r0, [pc, #96]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001f02:	f00b fe2f 	bl	800db64 <HAL_TIM_PWM_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001f0c:	f7ff fb6a 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f18:	f107 031c 	add.w	r3, r7, #28
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4811      	ldr	r0, [pc, #68]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001f20:	f00d f8de 	bl	800f0e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001f2a:	f7ff fb5b 	bl	80015e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f2e:	2360      	movs	r3, #96	@ 0x60
 8001f30:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f3e:	463b      	mov	r3, r7
 8001f40:	2208      	movs	r2, #8
 8001f42:	4619      	mov	r1, r3
 8001f44:	4807      	ldr	r0, [pc, #28]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001f46:	f00c f981 	bl	800e24c <HAL_TIM_PWM_ConfigChannel>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001f50:	f7ff fb48 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f54:	4803      	ldr	r0, [pc, #12]	@ (8001f64 <MX_TIM4_Init+0xe8>)
 8001f56:	f000 f98f 	bl	8002278 <HAL_TIM_MspPostInit>

}
 8001f5a:	bf00      	nop
 8001f5c:	3738      	adds	r7, #56	@ 0x38
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	24000684 	.word	0x24000684
 8001f68:	40000800 	.word	0x40000800

08001f6c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08a      	sub	sp, #40	@ 0x28
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f7e:	463b      	mov	r3, r7
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
 8001f8c:	615a      	str	r2, [r3, #20]
 8001f8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001f90:	4b21      	ldr	r3, [pc, #132]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001f92:	4a22      	ldr	r2, [pc, #136]	@ (800201c <MX_TIM12_Init+0xb0>)
 8001f94:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24;
 8001f96:	4b20      	ldr	r3, [pc, #128]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001f98:	2218      	movs	r2, #24
 8001f9a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001fa4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001fa8:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001faa:	4b1b      	ldr	r3, [pc, #108]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001fb6:	4818      	ldr	r0, [pc, #96]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001fb8:	f00b fdd4 	bl	800db64 <HAL_TIM_PWM_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8001fc2:	f7ff fb0f 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8001fce:	f107 031c 	add.w	r3, r7, #28
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4810      	ldr	r0, [pc, #64]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001fd6:	f00d f883 	bl	800f0e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001fe0:	f7ff fb00 	bl	80015e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe4:	2360      	movs	r3, #96	@ 0x60
 8001fe6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fec:	2300      	movs	r3, #0
 8001fee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ff4:	463b      	mov	r3, r7
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4807      	ldr	r0, [pc, #28]	@ (8002018 <MX_TIM12_Init+0xac>)
 8001ffc:	f00c f926 	bl	800e24c <HAL_TIM_PWM_ConfigChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM12_Init+0x9e>
  {
    Error_Handler();
 8002006:	f7ff faed 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800200a:	4803      	ldr	r0, [pc, #12]	@ (8002018 <MX_TIM12_Init+0xac>)
 800200c:	f000 f934 	bl	8002278 <HAL_TIM_MspPostInit>

}
 8002010:	bf00      	nop
 8002012:	3728      	adds	r7, #40	@ 0x28
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	240006d0 	.word	0x240006d0
 800201c:	40001800 	.word	0x40001800

08002020 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b098      	sub	sp, #96	@ 0x60
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002026:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002032:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	615a      	str	r2, [r3, #20]
 8002044:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2234      	movs	r2, #52	@ 0x34
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f016 f9a7 	bl	80183a0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002052:	4b35      	ldr	r3, [pc, #212]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002054:	4a35      	ldr	r2, [pc, #212]	@ (800212c <MX_TIM15_Init+0x10c>)
 8002056:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 480-1;
 8002058:	4b33      	ldr	r3, [pc, #204]	@ (8002128 <MX_TIM15_Init+0x108>)
 800205a:	f240 12df 	movw	r2, #479	@ 0x1df
 800205e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002060:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8002066:	4b30      	ldr	r3, [pc, #192]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002068:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800206c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800206e:	4b2e      	ldr	r3, [pc, #184]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002070:	2200      	movs	r2, #0
 8002072:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002074:	4b2c      	ldr	r3, [pc, #176]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002076:	2200      	movs	r2, #0
 8002078:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207a:	4b2b      	ldr	r3, [pc, #172]	@ (8002128 <MX_TIM15_Init+0x108>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002080:	4829      	ldr	r0, [pc, #164]	@ (8002128 <MX_TIM15_Init+0x108>)
 8002082:	f00b fd6f 	bl	800db64 <HAL_TIM_PWM_Init>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM15_Init+0x70>
  {
    Error_Handler();
 800208c:	f7ff faaa 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002090:	2300      	movs	r3, #0
 8002092:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002098:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800209c:	4619      	mov	r1, r3
 800209e:	4822      	ldr	r0, [pc, #136]	@ (8002128 <MX_TIM15_Init+0x108>)
 80020a0:	f00d f81e 	bl	800f0e0 <HAL_TIMEx_MasterConfigSynchronization>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM15_Init+0x8e>
  {
    Error_Handler();
 80020aa:	f7ff fa9b 	bl	80015e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ae:	2360      	movs	r3, #96	@ 0x60
 80020b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b6:	2300      	movs	r3, #0
 80020b8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020ba:	2300      	movs	r3, #0
 80020bc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020be:	2300      	movs	r3, #0
 80020c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020ce:	2200      	movs	r2, #0
 80020d0:	4619      	mov	r1, r3
 80020d2:	4815      	ldr	r0, [pc, #84]	@ (8002128 <MX_TIM15_Init+0x108>)
 80020d4:	f00c f8ba 	bl	800e24c <HAL_TIM_PWM_ConfigChannel>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM15_Init+0xc2>
  {
    Error_Handler();
 80020de:	f7ff fa81 	bl	80015e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002100:	2300      	movs	r3, #0
 8002102:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	4619      	mov	r1, r3
 8002108:	4807      	ldr	r0, [pc, #28]	@ (8002128 <MX_TIM15_Init+0x108>)
 800210a:	f00d f885 	bl	800f218 <HAL_TIMEx_ConfigBreakDeadTime>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM15_Init+0xf8>
  {
    Error_Handler();
 8002114:	f7ff fa66 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002118:	4803      	ldr	r0, [pc, #12]	@ (8002128 <MX_TIM15_Init+0x108>)
 800211a:	f000 f8ad 	bl	8002278 <HAL_TIM_MspPostInit>

}
 800211e:	bf00      	nop
 8002120:	3760      	adds	r7, #96	@ 0x60
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	2400071c 	.word	0x2400071c
 800212c:	40014000 	.word	0x40014000

08002130 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <HAL_TIM_PWM_MspInit+0x90>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d10f      	bne.n	8002162 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002142:	4b20      	ldr	r3, [pc, #128]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 8002144:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002148:	4a1e      	ldr	r2, [pc, #120]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 800214a:	f043 0302 	orr.w	r3, r3, #2
 800214e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002152:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 8002154:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002160:	e028      	b.n	80021b4 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM12)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a18      	ldr	r2, [pc, #96]	@ (80021c8 <HAL_TIM_PWM_MspInit+0x98>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d10f      	bne.n	800218c <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800216c:	4b15      	ldr	r3, [pc, #84]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 800216e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002172:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 8002174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002178:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 800217e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
}
 800218a:	e013      	b.n	80021b4 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM15)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0e      	ldr	r2, [pc, #56]	@ (80021cc <HAL_TIM_PWM_MspInit+0x9c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10e      	bne.n	80021b4 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002196:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 8002198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800219c:	4a09      	ldr	r2, [pc, #36]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 800219e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <HAL_TIM_PWM_MspInit+0x94>)
 80021a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	bf00      	nop
 80021b6:	371c      	adds	r7, #28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	40000400 	.word	0x40000400
 80021c4:	58024400 	.word	0x58024400
 80021c8:	40001800 	.word	0x40001800
 80021cc:	40014000 	.word	0x40014000

080021d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a22      	ldr	r2, [pc, #136]	@ (8002268 <HAL_TIM_Base_MspInit+0x98>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d13d      	bne.n	800225e <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021e2:	4b22      	ldr	r3, [pc, #136]	@ (800226c <HAL_TIM_Base_MspInit+0x9c>)
 80021e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021e8:	4a20      	ldr	r2, [pc, #128]	@ (800226c <HAL_TIM_Base_MspInit+0x9c>)
 80021ea:	f043 0304 	orr.w	r3, r3, #4
 80021ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80021f2:	4b1e      	ldr	r3, [pc, #120]	@ (800226c <HAL_TIM_Base_MspInit+0x9c>)
 80021f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8002200:	4b1b      	ldr	r3, [pc, #108]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002202:	4a1c      	ldr	r2, [pc, #112]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 8002204:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8002206:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002208:	221f      	movs	r2, #31
 800220a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800220c:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002212:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002214:	2200      	movs	r2, #0
 8002216:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002218:	4b15      	ldr	r3, [pc, #84]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 800221a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800221e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002222:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002226:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002228:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 800222a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800222e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8002230:	4b0f      	ldr	r3, [pc, #60]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002232:	2200      	movs	r2, #0
 8002234:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002236:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002238:	2200      	movs	r2, #0
 800223a:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800223c:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 800223e:	2200      	movs	r2, #0
 8002240:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8002242:	480b      	ldr	r0, [pc, #44]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002244:	f002 fe34 	bl	8004eb0 <HAL_DMA_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 800224e:	f7ff f9c9 	bl	80015e4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a06      	ldr	r2, [pc, #24]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 8002256:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002258:	4a05      	ldr	r2, [pc, #20]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40000800 	.word	0x40000800
 800226c:	58024400 	.word	0x58024400
 8002270:	24000768 	.word	0x24000768
 8002274:	40020010 	.word	0x40020010

08002278 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08c      	sub	sp, #48	@ 0x30
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 031c 	add.w	r3, r7, #28
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a4b      	ldr	r2, [pc, #300]	@ (80023c4 <HAL_TIM_MspPostInit+0x14c>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d11f      	bne.n	80022da <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800229a:	4b4b      	ldr	r3, [pc, #300]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 800229c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022a0:	4a49      	ldr	r2, [pc, #292]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 80022a2:	f043 0302 	orr.w	r3, r3, #2
 80022a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022aa:	4b47      	ldr	r3, [pc, #284]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 80022ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	61bb      	str	r3, [r7, #24]
 80022b6:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022c8:	2302      	movs	r3, #2
 80022ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	4619      	mov	r1, r3
 80022d2:	483e      	ldr	r0, [pc, #248]	@ (80023cc <HAL_TIM_MspPostInit+0x154>)
 80022d4:	f006 fd26 	bl	8008d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80022d8:	e06f      	b.n	80023ba <HAL_TIM_MspPostInit+0x142>
  else if(timHandle->Instance==TIM4)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a3c      	ldr	r2, [pc, #240]	@ (80023d0 <HAL_TIM_MspPostInit+0x158>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d120      	bne.n	8002326 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e4:	4b38      	ldr	r3, [pc, #224]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 80022e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ea:	4a37      	ldr	r2, [pc, #220]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 80022ec:	f043 0308 	orr.w	r3, r3, #8
 80022f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022f4:	4b34      	ldr	r3, [pc, #208]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 80022f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002302:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002310:	2300      	movs	r3, #0
 8002312:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002314:	2302      	movs	r3, #2
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002318:	f107 031c 	add.w	r3, r7, #28
 800231c:	4619      	mov	r1, r3
 800231e:	482d      	ldr	r0, [pc, #180]	@ (80023d4 <HAL_TIM_MspPostInit+0x15c>)
 8002320:	f006 fd00 	bl	8008d24 <HAL_GPIO_Init>
}
 8002324:	e049      	b.n	80023ba <HAL_TIM_MspPostInit+0x142>
  else if(timHandle->Instance==TIM12)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a2b      	ldr	r2, [pc, #172]	@ (80023d8 <HAL_TIM_MspPostInit+0x160>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d120      	bne.n	8002372 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002330:	4b25      	ldr	r3, [pc, #148]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 8002332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002336:	4a24      	ldr	r2, [pc, #144]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002340:	4b21      	ldr	r3, [pc, #132]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 8002342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZ_Pin;
 800234e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002354:	2302      	movs	r3, #2
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235c:	2300      	movs	r3, #0
 800235e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8002360:	2302      	movs	r3, #2
 8002362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	4619      	mov	r1, r3
 800236a:	4818      	ldr	r0, [pc, #96]	@ (80023cc <HAL_TIM_MspPostInit+0x154>)
 800236c:	f006 fcda 	bl	8008d24 <HAL_GPIO_Init>
}
 8002370:	e023      	b.n	80023ba <HAL_TIM_MspPostInit+0x142>
  else if(timHandle->Instance==TIM15)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a19      	ldr	r2, [pc, #100]	@ (80023dc <HAL_TIM_MspPostInit+0x164>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d11e      	bne.n	80023ba <HAL_TIM_MspPostInit+0x142>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800237c:	4b12      	ldr	r3, [pc, #72]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 800237e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002382:	4a11      	ldr	r2, [pc, #68]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 8002384:	f043 0310 	orr.w	r3, r3, #16
 8002388:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800238c:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <HAL_TIM_MspPostInit+0x150>)
 800238e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800239a:	2330      	movs	r3, #48	@ 0x30
 800239c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 80023aa:	2304      	movs	r3, #4
 80023ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ae:	f107 031c 	add.w	r3, r7, #28
 80023b2:	4619      	mov	r1, r3
 80023b4:	480a      	ldr	r0, [pc, #40]	@ (80023e0 <HAL_TIM_MspPostInit+0x168>)
 80023b6:	f006 fcb5 	bl	8008d24 <HAL_GPIO_Init>
}
 80023ba:	bf00      	nop
 80023bc:	3730      	adds	r7, #48	@ 0x30
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40000400 	.word	0x40000400
 80023c8:	58024400 	.word	0x58024400
 80023cc:	58020400 	.word	0x58020400
 80023d0:	40000800 	.word	0x40000800
 80023d4:	58020c00 	.word	0x58020c00
 80023d8:	40001800 	.word	0x40001800
 80023dc:	40014000 	.word	0x40014000
 80023e0:	58021000 	.word	0x58021000

080023e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023e8:	4b22      	ldr	r3, [pc, #136]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 80023ea:	4a23      	ldr	r2, [pc, #140]	@ (8002478 <MX_USART1_UART_Init+0x94>)
 80023ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80023ee:	4b21      	ldr	r3, [pc, #132]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 80023f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002402:	4b1c      	ldr	r3, [pc, #112]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002408:	4b1a      	ldr	r3, [pc, #104]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 800240a:	220c      	movs	r2, #12
 800240c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240e:	4b19      	ldr	r3, [pc, #100]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002414:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800241a:	4b16      	ldr	r3, [pc, #88]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002420:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002426:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002428:	2200      	movs	r2, #0
 800242a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800242c:	4811      	ldr	r0, [pc, #68]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 800242e:	f00c ffc2 	bl	800f3b6 <HAL_UART_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002438:	f7ff f8d4 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800243c:	2100      	movs	r1, #0
 800243e:	480d      	ldr	r0, [pc, #52]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002440:	f00f fd6f 	bl	8011f22 <HAL_UARTEx_SetTxFifoThreshold>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800244a:	f7ff f8cb 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800244e:	2100      	movs	r1, #0
 8002450:	4808      	ldr	r0, [pc, #32]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002452:	f00f fda4 	bl	8011f9e <HAL_UARTEx_SetRxFifoThreshold>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800245c:	f7ff f8c2 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002460:	4804      	ldr	r0, [pc, #16]	@ (8002474 <MX_USART1_UART_Init+0x90>)
 8002462:	f00f fd25 	bl	8011eb0 <HAL_UARTEx_DisableFifoMode>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800246c:	f7ff f8ba 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}
 8002474:	240007e0 	.word	0x240007e0
 8002478:	40011000 	.word	0x40011000

0800247c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002480:	4b23      	ldr	r3, [pc, #140]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 8002482:	4a24      	ldr	r2, [pc, #144]	@ (8002514 <MX_USART2_UART_Init+0x98>)
 8002484:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1152000;
 8002486:	4b22      	ldr	r3, [pc, #136]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 8002488:	4a23      	ldr	r2, [pc, #140]	@ (8002518 <MX_USART2_UART_Init+0x9c>)
 800248a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800248c:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002492:	4b1f      	ldr	r3, [pc, #124]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 8002494:	2200      	movs	r2, #0
 8002496:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002498:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800249e:	4b1c      	ldr	r3, [pc, #112]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024a0:	220c      	movs	r2, #12
 80024a2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024aa:	4b19      	ldr	r3, [pc, #100]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024b0:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024b6:	4b16      	ldr	r3, [pc, #88]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024bc:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024be:	2200      	movs	r2, #0
 80024c0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80024c2:	2300      	movs	r3, #0
 80024c4:	2200      	movs	r2, #0
 80024c6:	2100      	movs	r1, #0
 80024c8:	4811      	ldr	r0, [pc, #68]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024ca:	f00f fc69 	bl	8011da0 <HAL_RS485Ex_Init>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 80024d4:	f7ff f886 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024d8:	2100      	movs	r1, #0
 80024da:	480d      	ldr	r0, [pc, #52]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024dc:	f00f fd21 	bl	8011f22 <HAL_UARTEx_SetTxFifoThreshold>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80024e6:	f7ff f87d 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ea:	2100      	movs	r1, #0
 80024ec:	4808      	ldr	r0, [pc, #32]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024ee:	f00f fd56 	bl	8011f9e <HAL_UARTEx_SetRxFifoThreshold>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80024f8:	f7ff f874 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80024fc:	4804      	ldr	r0, [pc, #16]	@ (8002510 <MX_USART2_UART_Init+0x94>)
 80024fe:	f00f fcd7 	bl	8011eb0 <HAL_UARTEx_DisableFifoMode>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002508:	f7ff f86c 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	24000874 	.word	0x24000874
 8002514:	40004400 	.word	0x40004400
 8002518:	00119400 	.word	0x00119400

0800251c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002520:	4b23      	ldr	r3, [pc, #140]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002522:	4a24      	ldr	r2, [pc, #144]	@ (80025b4 <MX_USART3_UART_Init+0x98>)
 8002524:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1152000;
 8002526:	4b22      	ldr	r3, [pc, #136]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002528:	4a23      	ldr	r2, [pc, #140]	@ (80025b8 <MX_USART3_UART_Init+0x9c>)
 800252a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800252c:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002532:	4b1f      	ldr	r3, [pc, #124]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002534:	2200      	movs	r2, #0
 8002536:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002538:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800253e:	4b1c      	ldr	r3, [pc, #112]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002540:	220c      	movs	r2, #12
 8002542:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002544:	4b1a      	ldr	r3, [pc, #104]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002546:	2200      	movs	r2, #0
 8002548:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800254a:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800254c:	2200      	movs	r2, #0
 800254e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002550:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002552:	2200      	movs	r2, #0
 8002554:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 8002558:	2200      	movs	r2, #0
 800255a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800255c:	4b14      	ldr	r3, [pc, #80]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800255e:	2200      	movs	r2, #0
 8002560:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002562:	2300      	movs	r3, #0
 8002564:	2200      	movs	r2, #0
 8002566:	2100      	movs	r1, #0
 8002568:	4811      	ldr	r0, [pc, #68]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800256a:	f00f fc19 	bl	8011da0 <HAL_RS485Ex_Init>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 8002574:	f7ff f836 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002578:	2100      	movs	r1, #0
 800257a:	480d      	ldr	r0, [pc, #52]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800257c:	f00f fcd1 	bl	8011f22 <HAL_UARTEx_SetTxFifoThreshold>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 8002586:	f7ff f82d 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800258a:	2100      	movs	r1, #0
 800258c:	4808      	ldr	r0, [pc, #32]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800258e:	f00f fd06 	bl	8011f9e <HAL_UARTEx_SetRxFifoThreshold>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_USART3_UART_Init+0x80>
  {
    Error_Handler();
 8002598:	f7ff f824 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800259c:	4804      	ldr	r0, [pc, #16]	@ (80025b0 <MX_USART3_UART_Init+0x94>)
 800259e:	f00f fc87 	bl	8011eb0 <HAL_UARTEx_DisableFifoMode>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_USART3_UART_Init+0x90>
  {
    Error_Handler();
 80025a8:	f7ff f81c 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	24000908 	.word	0x24000908
 80025b4:	40004800 	.word	0x40004800
 80025b8:	00119400 	.word	0x00119400

080025bc <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80025c0:	4b22      	ldr	r3, [pc, #136]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025c2:	4a23      	ldr	r2, [pc, #140]	@ (8002650 <MX_USART6_UART_Init+0x94>)
 80025c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80025c6:	4b21      	ldr	r3, [pc, #132]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80025ce:	4b1f      	ldr	r3, [pc, #124]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80025da:	4b1c      	ldr	r3, [pc, #112]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025dc:	2200      	movs	r2, #0
 80025de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80025e0:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025e2:	220c      	movs	r2, #12
 80025e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025e6:	4b19      	ldr	r3, [pc, #100]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80025ec:	4b17      	ldr	r3, [pc, #92]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025f2:	4b16      	ldr	r3, [pc, #88]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025f8:	4b14      	ldr	r3, [pc, #80]	@ (800264c <MX_USART6_UART_Init+0x90>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025fe:	4b13      	ldr	r3, [pc, #76]	@ (800264c <MX_USART6_UART_Init+0x90>)
 8002600:	2200      	movs	r2, #0
 8002602:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002604:	4811      	ldr	r0, [pc, #68]	@ (800264c <MX_USART6_UART_Init+0x90>)
 8002606:	f00c fed6 	bl	800f3b6 <HAL_UART_Init>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8002610:	f7fe ffe8 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002614:	2100      	movs	r1, #0
 8002616:	480d      	ldr	r0, [pc, #52]	@ (800264c <MX_USART6_UART_Init+0x90>)
 8002618:	f00f fc83 	bl	8011f22 <HAL_UARTEx_SetTxFifoThreshold>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8002622:	f7fe ffdf 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002626:	2100      	movs	r1, #0
 8002628:	4808      	ldr	r0, [pc, #32]	@ (800264c <MX_USART6_UART_Init+0x90>)
 800262a:	f00f fcb8 	bl	8011f9e <HAL_UARTEx_SetRxFifoThreshold>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002634:	f7fe ffd6 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8002638:	4804      	ldr	r0, [pc, #16]	@ (800264c <MX_USART6_UART_Init+0x90>)
 800263a:	f00f fc39 	bl	8011eb0 <HAL_UARTEx_DisableFifoMode>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002644:	f7fe ffce 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	2400099c 	.word	0x2400099c
 8002650:	40011400 	.word	0x40011400

08002654 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8002658:	4b22      	ldr	r3, [pc, #136]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 800265a:	4a23      	ldr	r2, [pc, #140]	@ (80026e8 <MX_USART10_UART_Init+0x94>)
 800265c:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 800265e:	4b21      	ldr	r3, [pc, #132]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002664:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 800266c:	4b1d      	ldr	r3, [pc, #116]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 800266e:	2200      	movs	r2, #0
 8002670:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8002672:	4b1c      	ldr	r3, [pc, #112]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002674:	2200      	movs	r2, #0
 8002676:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8002678:	4b1a      	ldr	r3, [pc, #104]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 800267a:	220c      	movs	r2, #12
 800267c:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800267e:	4b19      	ldr	r3, [pc, #100]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002680:	2200      	movs	r2, #0
 8002682:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8002684:	4b17      	ldr	r3, [pc, #92]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002686:	2200      	movs	r2, #0
 8002688:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800268a:	4b16      	ldr	r3, [pc, #88]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 800268c:	2200      	movs	r2, #0
 800268e:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002690:	4b14      	ldr	r3, [pc, #80]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002692:	2200      	movs	r2, #0
 8002694:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002696:	4b13      	ldr	r3, [pc, #76]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 8002698:	2200      	movs	r2, #0
 800269a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 800269c:	4811      	ldr	r0, [pc, #68]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 800269e:	f00c fe8a 	bl	800f3b6 <HAL_UART_Init>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 80026a8:	f7fe ff9c 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026ac:	2100      	movs	r1, #0
 80026ae:	480d      	ldr	r0, [pc, #52]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 80026b0:	f00f fc37 	bl	8011f22 <HAL_UARTEx_SetTxFifoThreshold>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 80026ba:	f7fe ff93 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026be:	2100      	movs	r1, #0
 80026c0:	4808      	ldr	r0, [pc, #32]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 80026c2:	f00f fc6c 	bl	8011f9e <HAL_UARTEx_SetRxFifoThreshold>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 80026cc:	f7fe ff8a 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 80026d0:	4804      	ldr	r0, [pc, #16]	@ (80026e4 <MX_USART10_UART_Init+0x90>)
 80026d2:	f00f fbed 	bl	8011eb0 <HAL_UARTEx_DisableFifoMode>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 80026dc:	f7fe ff82 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	24000a30 	.word	0x24000a30
 80026e8:	40011c00 	.word	0x40011c00

080026ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b0c2      	sub	sp, #264	@ 0x108
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80026f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80026fa:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fc:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800270c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002710:	22b8      	movs	r2, #184	@ 0xb8
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f015 fe43 	bl	80183a0 <memset>
  if(uartHandle->Instance==USART1)
 800271a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800271e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4ac0      	ldr	r2, [pc, #768]	@ (8002a28 <HAL_UART_MspInit+0x33c>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d14f      	bne.n	80027cc <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800272c:	f04f 0201 	mov.w	r2, #1
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002738:	2300      	movs	r3, #0
 800273a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800273e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002742:	4618      	mov	r0, r3
 8002744:	f007 fdea 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 800274e:	f7fe ff49 	bl	80015e4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002752:	4bb6      	ldr	r3, [pc, #728]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002758:	4ab4      	ldr	r2, [pc, #720]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 800275a:	f043 0310 	orr.w	r3, r3, #16
 800275e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002762:	4bb2      	ldr	r3, [pc, #712]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002764:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002768:	f003 0310 	and.w	r3, r3, #16
 800276c:	637b      	str	r3, [r7, #52]	@ 0x34
 800276e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002770:	4bae      	ldr	r3, [pc, #696]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002776:	4aad      	ldr	r2, [pc, #692]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002780:	4baa      	ldr	r3, [pc, #680]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	633b      	str	r3, [r7, #48]	@ 0x30
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800278e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002792:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002796:	2302      	movs	r3, #2
 8002798:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a2:	2300      	movs	r3, #0
 80027a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027a8:	2307      	movs	r3, #7
 80027aa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80027b2:	4619      	mov	r1, r3
 80027b4:	489e      	ldr	r0, [pc, #632]	@ (8002a30 <HAL_UART_MspInit+0x344>)
 80027b6:	f006 fab5 	bl	8008d24 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2105      	movs	r1, #5
 80027be:	2025      	movs	r0, #37	@ 0x25
 80027c0:	f002 fb4e 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027c4:	2025      	movs	r0, #37	@ 0x25
 80027c6:	f002 fb65 	bl	8004e94 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80027ca:	e1ab      	b.n	8002b24 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART2)
 80027cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80027d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a96      	ldr	r2, [pc, #600]	@ (8002a34 <HAL_UART_MspInit+0x348>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d14e      	bne.n	800287c <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80027de:	f04f 0202 	mov.w	r2, #2
 80027e2:	f04f 0300 	mov.w	r3, #0
 80027e6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027f0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027f4:	4618      	mov	r0, r3
 80027f6:	f007 fd91 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_UART_MspInit+0x118>
      Error_Handler();
 8002800:	f7fe fef0 	bl	80015e4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002804:	4b89      	ldr	r3, [pc, #548]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002806:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800280a:	4a88      	ldr	r2, [pc, #544]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 800280c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002810:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002814:	4b85      	ldr	r3, [pc, #532]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002816:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002822:	4b82      	ldr	r3, [pc, #520]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002828:	4a80      	ldr	r2, [pc, #512]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 800282a:	f043 0308 	orr.w	r3, r3, #8
 800282e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002832:	4b7e      	ldr	r3, [pc, #504]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800283e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002840:	2370      	movs	r3, #112	@ 0x70
 8002842:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	2300      	movs	r3, #0
 8002854:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002858:	2307      	movs	r3, #7
 800285a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800285e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002862:	4619      	mov	r1, r3
 8002864:	4874      	ldr	r0, [pc, #464]	@ (8002a38 <HAL_UART_MspInit+0x34c>)
 8002866:	f006 fa5d 	bl	8008d24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2105      	movs	r1, #5
 800286e:	2026      	movs	r0, #38	@ 0x26
 8002870:	f002 faf6 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002874:	2026      	movs	r0, #38	@ 0x26
 8002876:	f002 fb0d 	bl	8004e94 <HAL_NVIC_EnableIRQ>
}
 800287a:	e153      	b.n	8002b24 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART3)
 800287c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002880:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a6c      	ldr	r2, [pc, #432]	@ (8002a3c <HAL_UART_MspInit+0x350>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d174      	bne.n	8002978 <HAL_UART_MspInit+0x28c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800288e:	f04f 0202 	mov.w	r2, #2
 8002892:	f04f 0300 	mov.w	r3, #0
 8002896:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800289a:	2300      	movs	r3, #0
 800289c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028a0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80028a4:	4618      	mov	r0, r3
 80028a6:	f007 fd39 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <HAL_UART_MspInit+0x1c8>
      Error_Handler();
 80028b0:	f7fe fe98 	bl	80015e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028b4:	4b5d      	ldr	r3, [pc, #372]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028ba:	4a5c      	ldr	r2, [pc, #368]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028c4:	4b59      	ldr	r3, [pc, #356]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d2:	4b56      	ldr	r3, [pc, #344]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d8:	4a54      	ldr	r2, [pc, #336]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028da:	f043 0302 	orr.w	r3, r3, #2
 80028de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028e2:	4b52      	ldr	r3, [pc, #328]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	623b      	str	r3, [r7, #32]
 80028ee:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f0:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f6:	4a4d      	ldr	r2, [pc, #308]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80028f8:	f043 0308 	orr.w	r3, r3, #8
 80028fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002900:	4b4a      	ldr	r3, [pc, #296]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 8002902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	61fb      	str	r3, [r7, #28]
 800290c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800290e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002912:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	2302      	movs	r3, #2
 8002918:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	2300      	movs	r3, #0
 8002924:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002928:	2307      	movs	r3, #7
 800292a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800292e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002932:	4619      	mov	r1, r3
 8002934:	4842      	ldr	r0, [pc, #264]	@ (8002a40 <HAL_UART_MspInit+0x354>)
 8002936:	f006 f9f5 	bl	8008d24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800293a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800293e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002954:	2307      	movs	r3, #7
 8002956:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800295a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800295e:	4619      	mov	r1, r3
 8002960:	4835      	ldr	r0, [pc, #212]	@ (8002a38 <HAL_UART_MspInit+0x34c>)
 8002962:	f006 f9df 	bl	8008d24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002966:	2200      	movs	r2, #0
 8002968:	2105      	movs	r1, #5
 800296a:	2027      	movs	r0, #39	@ 0x27
 800296c:	f002 fa78 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002970:	2027      	movs	r0, #39	@ 0x27
 8002972:	f002 fa8f 	bl	8004e94 <HAL_NVIC_EnableIRQ>
}
 8002976:	e0d5      	b.n	8002b24 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART6)
 8002978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800297c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a2f      	ldr	r2, [pc, #188]	@ (8002a44 <HAL_UART_MspInit+0x358>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d160      	bne.n	8002a4c <HAL_UART_MspInit+0x360>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800298a:	f04f 0201 	mov.w	r2, #1
 800298e:	f04f 0300 	mov.w	r3, #0
 8002992:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002996:	2300      	movs	r3, #0
 8002998:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800299c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80029a0:	4618      	mov	r0, r3
 80029a2:	f007 fcbb 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 80029ac:	f7fe fe1a 	bl	80015e4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80029b0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029b6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029b8:	f043 0320 	orr.w	r3, r3, #32
 80029bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029c6:	f003 0320 	and.w	r3, r3, #32
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ce:	4b17      	ldr	r3, [pc, #92]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029d4:	4a15      	ldr	r2, [pc, #84]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029de:	4b13      	ldr	r3, [pc, #76]	@ (8002a2c <HAL_UART_MspInit+0x340>)
 80029e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029ec:	23c0      	movs	r3, #192	@ 0xc0
 80029ee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029f8:	2301      	movs	r3, #1
 80029fa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2300      	movs	r3, #0
 8002a00:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002a04:	2307      	movs	r3, #7
 8002a06:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a0a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002a0e:	4619      	mov	r1, r3
 8002a10:	480d      	ldr	r0, [pc, #52]	@ (8002a48 <HAL_UART_MspInit+0x35c>)
 8002a12:	f006 f987 	bl	8008d24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2105      	movs	r1, #5
 8002a1a:	2047      	movs	r0, #71	@ 0x47
 8002a1c:	f002 fa20 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002a20:	2047      	movs	r0, #71	@ 0x47
 8002a22:	f002 fa37 	bl	8004e94 <HAL_NVIC_EnableIRQ>
}
 8002a26:	e07d      	b.n	8002b24 <HAL_UART_MspInit+0x438>
 8002a28:	40011000 	.word	0x40011000
 8002a2c:	58024400 	.word	0x58024400
 8002a30:	58020000 	.word	0x58020000
 8002a34:	40004400 	.word	0x40004400
 8002a38:	58020c00 	.word	0x58020c00
 8002a3c:	40004800 	.word	0x40004800
 8002a40:	58020400 	.word	0x58020400
 8002a44:	40011400 	.word	0x40011400
 8002a48:	58020800 	.word	0x58020800
  else if(uartHandle->Instance==USART10)
 8002a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002a50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a35      	ldr	r2, [pc, #212]	@ (8002b30 <HAL_UART_MspInit+0x444>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d162      	bne.n	8002b24 <HAL_UART_MspInit+0x438>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8002a5e:	f04f 0201 	mov.w	r2, #1
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a70:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a74:	4618      	mov	r0, r3
 8002a76:	f007 fc51 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_UART_MspInit+0x398>
      Error_Handler();
 8002a80:	f7fe fdb0 	bl	80015e4 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002a84:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002a86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002a8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002a94:	4b27      	ldr	r3, [pc, #156]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002a96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a9e:	613b      	str	r3, [r7, #16]
 8002aa0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002aa2:	4b24      	ldr	r3, [pc, #144]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002aa8:	4a22      	ldr	r2, [pc, #136]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002aaa:	f043 0310 	orr.w	r3, r3, #16
 8002aae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ab2:	4b20      	ldr	r3, [pc, #128]	@ (8002b34 <HAL_UART_MspInit+0x448>)
 8002ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ade:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4814      	ldr	r0, [pc, #80]	@ (8002b38 <HAL_UART_MspInit+0x44c>)
 8002ae6:	f006 f91d 	bl	8008d24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002aea:	2308      	movs	r3, #8
 8002aec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af0:	2302      	movs	r3, #2
 8002af2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002af6:	2301      	movs	r3, #1
 8002af8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afc:	2300      	movs	r3, #0
 8002afe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002b02:	230b      	movs	r3, #11
 8002b04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b08:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	480a      	ldr	r0, [pc, #40]	@ (8002b38 <HAL_UART_MspInit+0x44c>)
 8002b10:	f006 f908 	bl	8008d24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 8002b14:	2200      	movs	r2, #0
 8002b16:	2105      	movs	r1, #5
 8002b18:	209c      	movs	r0, #156	@ 0x9c
 8002b1a:	f002 f9a1 	bl	8004e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8002b1e:	209c      	movs	r0, #156	@ 0x9c
 8002b20:	f002 f9b8 	bl	8004e94 <HAL_NVIC_EnableIRQ>
}
 8002b24:	bf00      	nop
 8002b26:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40011c00 	.word	0x40011c00
 8002b34:	58024400 	.word	0x58024400
 8002b38:	58021000 	.word	0x58021000

08002b3c <UART_Service_Init>:


/**
 * @brief Initialize UART service for all UART peripherals
 */
void UART_Service_Init(void) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
    // Initialize UART2 (RS485 sensor 1)
    uart2_rx_state.RxCount = 0;
 8002b40:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart2_rx_state.frameReceived = 0;
 8002b48:	4b37      	ldr	r3, [pc, #220]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart2_rx_state.headerFound = false;
 8002b50:	4b35      	ldr	r3, [pc, #212]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart2_rx_state.lastHeaderPos = 0;
 8002b58:	4b33      	ldr	r3, [pc, #204]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart2_rx_state.searchOffset = 0;
 8002b60:	4b31      	ldr	r3, [pc, #196]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart2_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002b68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	482e      	ldr	r0, [pc, #184]	@ (8002c28 <UART_Service_Init+0xec>)
 8002b70:	f015 fc16 	bl	80183a0 <memset>

    // Initialize UART3 (RS485 sensor 2)
    uart3_rx_state.RxCount = 0;
 8002b74:	4b2d      	ldr	r3, [pc, #180]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart3_rx_state.frameReceived = 0;
 8002b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart3_rx_state.headerFound = false;
 8002b84:	4b29      	ldr	r3, [pc, #164]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart3_rx_state.lastHeaderPos = 0;
 8002b8c:	4b27      	ldr	r3, [pc, #156]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart3_rx_state.searchOffset = 0;
 8002b94:	4b25      	ldr	r3, [pc, #148]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart3_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002b9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4822      	ldr	r0, [pc, #136]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002ba4:	f015 fbfc 	bl	80183a0 <memset>

    // Initialize UART6 (if needed)
    uart6_rx_state.RxCount = 0;
 8002ba8:	4b21      	ldr	r3, [pc, #132]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart6_rx_state.frameReceived = 0;
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart6_rx_state.headerFound = false;
 8002bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart6_rx_state.lastHeaderPos = 0;
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart6_rx_state.searchOffset = 0;
 8002bc8:	4b19      	ldr	r3, [pc, #100]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart6_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002bd0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	4816      	ldr	r0, [pc, #88]	@ (8002c30 <UART_Service_Init+0xf4>)
 8002bd8:	f015 fbe2 	bl	80183a0 <memset>

    // Initialize UART10 (if needed)
    uart10_rx_state.RxCount = 0;
 8002bdc:	4b15      	ldr	r3, [pc, #84]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart10_rx_state.frameReceived = 0;
 8002be4:	4b13      	ldr	r3, [pc, #76]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart10_rx_state.headerFound = false;
 8002bec:	4b11      	ldr	r3, [pc, #68]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart10_rx_state.lastHeaderPos = 0;
 8002bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart10_rx_state.searchOffset = 0;
 8002bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart10_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002c04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c08:	2100      	movs	r1, #0
 8002c0a:	480a      	ldr	r0, [pc, #40]	@ (8002c34 <UART_Service_Init+0xf8>)
 8002c0c:	f015 fbc8 	bl	80183a0 <memset>

    // Start initial receive on required UARTs
    HAL_UART_Receive_IT(&huart2, &uart2_rx_state.RxBuffer[0], 1);
 8002c10:	2201      	movs	r2, #1
 8002c12:	4905      	ldr	r1, [pc, #20]	@ (8002c28 <UART_Service_Init+0xec>)
 8002c14:	4808      	ldr	r0, [pc, #32]	@ (8002c38 <UART_Service_Init+0xfc>)
 8002c16:	f00c fd75 	bl	800f704 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &uart3_rx_state.RxBuffer[0], 1);
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	4903      	ldr	r1, [pc, #12]	@ (8002c2c <UART_Service_Init+0xf0>)
 8002c1e:	4807      	ldr	r0, [pc, #28]	@ (8002c3c <UART_Service_Init+0x100>)
 8002c20:	f00c fd70 	bl	800f704 <HAL_UART_Receive_IT>

    // Enable these if you need them
    // HAL_UART_Receive_IT(&huart6, &uart6_rx_state.RxBuffer[0], 1);
    // HAL_UART_Receive_IT(&huart10, &uart10_rx_state.RxBuffer[0], 1);
}
 8002c24:	bf00      	nop
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	24000ac4 	.word	0x24000ac4
 8002c2c:	24000ecc 	.word	0x24000ecc
 8002c30:	240012d4 	.word	0x240012d4
 8002c34:	240016dc 	.word	0x240016dc
 8002c38:	24000874 	.word	0x24000874
 8002c3c:	24000908 	.word	0x24000908

08002c40 <IsFrameHeaderFound>:
 * @param startPos Start position
 * @param frameHeader Frame header pattern
 * @param headerSize Size of frame header
 * @return true if frame header found
 */
bool IsFrameHeaderFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameHeader, uint16_t headerSize) {
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	607a      	str	r2, [r7, #4]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	817b      	strh	r3, [r7, #10]
 8002c50:	4613      	mov	r3, r2
 8002c52:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < headerSize; i++) {
 8002c54:	2300      	movs	r3, #0
 8002c56:	82fb      	strh	r3, [r7, #22]
 8002c58:	e011      	b.n	8002c7e <IsFrameHeaderFound+0x3e>
        if (buffer[startPos + i] != frameHeader[i]) {
 8002c5a:	897a      	ldrh	r2, [r7, #10]
 8002c5c:	8afb      	ldrh	r3, [r7, #22]
 8002c5e:	4413      	add	r3, r2
 8002c60:	461a      	mov	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	4413      	add	r3, r2
 8002c66:	781a      	ldrb	r2, [r3, #0]
 8002c68:	8afb      	ldrh	r3, [r7, #22]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	440b      	add	r3, r1
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d001      	beq.n	8002c78 <IsFrameHeaderFound+0x38>
            return false;
 8002c74:	2300      	movs	r3, #0
 8002c76:	e007      	b.n	8002c88 <IsFrameHeaderFound+0x48>
    for (uint16_t i = 0; i < headerSize; i++) {
 8002c78:	8afb      	ldrh	r3, [r7, #22]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	82fb      	strh	r3, [r7, #22]
 8002c7e:	8afa      	ldrh	r2, [r7, #22]
 8002c80:	893b      	ldrh	r3, [r7, #8]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d3e9      	bcc.n	8002c5a <IsFrameHeaderFound+0x1a>
        }
    }
    return true;
 8002c86:	2301      	movs	r3, #1
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	371c      	adds	r7, #28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <IsFrameTailFound>:
 * @param startPos Start position
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return true if frame tail found
 */
bool IsFrameTailFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameTail, uint16_t tailSize) {
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	817b      	strh	r3, [r7, #10]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < tailSize; i++) {
 8002ca8:	2300      	movs	r3, #0
 8002caa:	82fb      	strh	r3, [r7, #22]
 8002cac:	e011      	b.n	8002cd2 <IsFrameTailFound+0x3e>
        if (buffer[startPos + i] != frameTail[i]) {
 8002cae:	897a      	ldrh	r2, [r7, #10]
 8002cb0:	8afb      	ldrh	r3, [r7, #22]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4413      	add	r3, r2
 8002cba:	781a      	ldrb	r2, [r3, #0]
 8002cbc:	8afb      	ldrh	r3, [r7, #22]
 8002cbe:	6879      	ldr	r1, [r7, #4]
 8002cc0:	440b      	add	r3, r1
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <IsFrameTailFound+0x38>
            return false;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	e007      	b.n	8002cdc <IsFrameTailFound+0x48>
    for (uint16_t i = 0; i < tailSize; i++) {
 8002ccc:	8afb      	ldrh	r3, [r7, #22]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	82fb      	strh	r3, [r7, #22]
 8002cd2:	8afa      	ldrh	r2, [r7, #22]
 8002cd4:	893b      	ldrh	r3, [r7, #8]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d3e9      	bcc.n	8002cae <IsFrameTailFound+0x1a>
        }
    }
    return true;
 8002cda:	2301      	movs	r3, #1
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	371c      	adds	r7, #28
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <ProcessUartData>:
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return 1 if complete frame received, 0 otherwise
 */
uint8_t ProcessUartData(UART_RxState *state, const uint8_t* frameHeader, uint16_t headerSize,
                       const uint8_t* frameTail, uint16_t tailSize) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	603b      	str	r3, [r7, #0]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	80fb      	strh	r3, [r7, #6]
    uint8_t result = 0;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	75fb      	strb	r3, [r7, #23]

    // 1. 如果已经找到帧头，直接检查帧尾
    if (state->headerFound) {
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d030      	beq.n	8002d68 <ProcessUartData+0x80>
        // 只有当收到足够的数据才检查帧尾
        if (state->RxCount >= state->lastHeaderPos + headerSize + tailSize) {
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d14:	461a      	mov	r2, r3
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	441a      	add	r2, r3
 8002d1a:	8c3b      	ldrh	r3, [r7, #32]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	4299      	cmp	r1, r3
 8002d20:	db4c      	blt.n	8002dbc <ProcessUartData+0xd4>
            // 只检查最新收到的字节是否可能形成帧尾
            uint16_t checkPos = state->RxCount - tailSize;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002d28:	8c3b      	ldrh	r3, [r7, #32]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	827b      	strh	r3, [r7, #18]

            // 如果新字节可能是帧尾的一部分，检查是否匹配
            if (state->RxBuffer[state->RxCount-1] == frameTail[tailSize-1]) {
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002d34:	3b01      	subs	r3, #1
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	5cd2      	ldrb	r2, [r2, r3]
 8002d3a:	8c3b      	ldrh	r3, [r7, #32]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	6839      	ldr	r1, [r7, #0]
 8002d40:	440b      	add	r3, r1
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d139      	bne.n	8002dbc <ProcessUartData+0xd4>
                // 验证完整帧尾
                if (IsFrameTailFound(state->RxBuffer, checkPos, frameTail, tailSize)) {
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	8c3b      	ldrh	r3, [r7, #32]
 8002d4c:	8a79      	ldrh	r1, [r7, #18]
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	f7ff ffa0 	bl	8002c94 <IsFrameTailFound>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d030      	beq.n	8002dbc <ProcessUartData+0xd4>
                    state->frameReceived = 1;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
                    result = 1;
 8002d62:	2301      	movs	r3, #1
 8002d64:	75fb      	strb	r3, [r7, #23]
 8002d66:	e029      	b.n	8002dbc <ProcessUartData+0xd4>
        }
    }
    // 2. 否则，尝试查找帧头，但只在可能的位置
    else {
        // 只检查最新收到的字节是否可能形成帧头
        if (state->RxCount >= headerSize) {
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002d6e:	88fa      	ldrh	r2, [r7, #6]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d823      	bhi.n	8002dbc <ProcessUartData+0xd4>
            uint16_t checkPos = state->RxCount - headerSize;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	82bb      	strh	r3, [r7, #20]

            // 如果新字节与帧头最后一个字节匹配，检查是否是完整帧头
            if (state->RxBuffer[state->RxCount-1] == frameHeader[headerSize-1]) {
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002d86:	3b01      	subs	r3, #1
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	5cd2      	ldrb	r2, [r2, r3]
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	68b9      	ldr	r1, [r7, #8]
 8002d92:	440b      	add	r3, r1
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d110      	bne.n	8002dbc <ProcessUartData+0xd4>
                if (IsFrameHeaderFound(state->RxBuffer, checkPos, frameHeader, headerSize)) {
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	88fb      	ldrh	r3, [r7, #6]
 8002d9e:	8ab9      	ldrh	r1, [r7, #20]
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	f7ff ff4d 	bl	8002c40 <IsFrameHeaderFound>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d007      	beq.n	8002dbc <ProcessUartData+0xd4>
                    state->headerFound = true;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
                    state->lastHeaderPos = checkPos;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8aba      	ldrh	r2, [r7, #20]
 8002db8:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            }
        }
    }

    // 3. 处理缓冲区溢出保护 (当接近缓冲区上限时)
    if (state->RxCount >= UART_RX_BUFFER_SIZE - 10) {
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002dc2:	f240 32f5 	movw	r2, #1013	@ 0x3f5
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d93f      	bls.n	8002e4a <ProcessUartData+0x162>
        if (state->headerFound && !state->frameReceived) {
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d02e      	beq.n	8002e32 <ProcessUartData+0x14a>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d128      	bne.n	8002e32 <ProcessUartData+0x14a>
            // 找到帧头但没有帧尾，保留从帧头开始的数据
            uint16_t moveSize = state->RxCount - state->lastHeaderPos;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	823b      	strh	r3, [r7, #16]

            if (moveSize < UART_RX_BUFFER_SIZE / 2) { // 只在数据量不太大时移动
 8002df0:	8a3b      	ldrh	r3, [r7, #16]
 8002df2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df6:	d213      	bcs.n	8002e20 <ProcessUartData+0x138>
                memmove(state->RxBuffer, &state->RxBuffer[state->lastHeaderPos], moveSize);
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002e00:	461a      	mov	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4413      	add	r3, r2
 8002e06:	8a3a      	ldrh	r2, [r7, #16]
 8002e08:	4619      	mov	r1, r3
 8002e0a:	f015 faaf 	bl	801836c <memmove>
                state->RxCount = moveSize;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8a3a      	ldrh	r2, [r7, #16]
 8002e12:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
                state->lastHeaderPos = 0;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
        if (state->headerFound && !state->frameReceived) {
 8002e1e:	e014      	b.n	8002e4a <ProcessUartData+0x162>
            } else {
                // 数据量太大，可能不是有效帧，重置
                state->RxCount = 0;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
                state->headerFound = false;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        if (state->headerFound && !state->frameReceived) {
 8002e30:	e00b      	b.n	8002e4a <ProcessUartData+0x162>
            }
        } else if (!state->headerFound) {
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002e38:	f083 0301 	eor.w	r3, r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <ProcessUartData+0x162>
            // 没有找到帧头，直接清空缓冲区
            state->RxCount = 0;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        }
    }

    return result;
 8002e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <ResetUartState>:
/**
 * @brief Reset UART state after processing a frame
 * @param state UART_RxState structure
 */
void ResetUartState(UART_RxState *state) {
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
    // If we processed a frame, reset the state
    if (state->frameReceived) {
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00f      	beq.n	8002e88 <ResetUartState+0x34>
        state->RxCount = 0;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        state->frameReceived = 0;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
        state->headerFound = false;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        state->searchOffset = 0;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    }
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART receive interrupt callback
 * @param huart UART handle
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	6078      	str	r0, [r7, #4]
    UART_RxState *state = NULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
    extern const uint8_t FRAME_HEADER[];
    extern const uint8_t FRAME_TAIL[];

    // Determine which UART triggered the callback
    if (huart->Instance == USART2) {
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a30      	ldr	r2, [pc, #192]	@ (8002f68 <HAL_UART_RxCpltCallback+0xd4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d102      	bne.n	8002eb0 <HAL_UART_RxCpltCallback+0x1c>
        state = &uart2_rx_state;
 8002eaa:	4b30      	ldr	r3, [pc, #192]	@ (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	e018      	b.n	8002ee2 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART3) {
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a2e      	ldr	r2, [pc, #184]	@ (8002f70 <HAL_UART_RxCpltCallback+0xdc>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d102      	bne.n	8002ec0 <HAL_UART_RxCpltCallback+0x2c>
        state = &uart3_rx_state;
 8002eba:	4b2e      	ldr	r3, [pc, #184]	@ (8002f74 <HAL_UART_RxCpltCallback+0xe0>)
 8002ebc:	60fb      	str	r3, [r7, #12]
 8002ebe:	e010      	b.n	8002ee2 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART6) {
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a2c      	ldr	r2, [pc, #176]	@ (8002f78 <HAL_UART_RxCpltCallback+0xe4>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d104      	bne.n	8002ed4 <HAL_UART_RxCpltCallback+0x40>
        //state = &uart6_rx_state;
        // Handle USART6 specific processing here if needed
    	ble_command_progress();
 8002eca:	f00f ff1f 	bl	8012d0c <ble_command_progress>
    	UART6_StartReceive();
 8002ece:	f00f f97d 	bl	80121cc <UART6_StartReceive>
 8002ed2:	e006      	b.n	8002ee2 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART10) {
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a28      	ldr	r2, [pc, #160]	@ (8002f7c <HAL_UART_RxCpltCallback+0xe8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d140      	bne.n	8002f60 <HAL_UART_RxCpltCallback+0xcc>
        state = &uart10_rx_state;
 8002ede:	4b28      	ldr	r3, [pc, #160]	@ (8002f80 <HAL_UART_RxCpltCallback+0xec>)
 8002ee0:	60fb      	str	r3, [r7, #12]
        // Unknown UART, exit
        return;
    }

    // Increment received data count
    state->RxCount++;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002ee8:	3301      	adds	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

    // Process received data for RS485 sensors
    if (huart->Instance == USART2 || huart->Instance == USART3) {
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f68 <HAL_UART_RxCpltCallback+0xd4>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d004      	beq.n	8002f06 <HAL_UART_RxCpltCallback+0x72>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1b      	ldr	r2, [pc, #108]	@ (8002f70 <HAL_UART_RxCpltCallback+0xdc>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d107      	bne.n	8002f16 <HAL_UART_RxCpltCallback+0x82>

        ProcessUartData(state, FRAME_HEADER, FRAME_HEADER_SIZE, FRAME_TAIL, FRAME_TAIL_SIZE);
 8002f06:	2303      	movs	r3, #3
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002f84 <HAL_UART_RxCpltCallback+0xf0>)
 8002f0c:	2203      	movs	r2, #3
 8002f0e:	491e      	ldr	r1, [pc, #120]	@ (8002f88 <HAL_UART_RxCpltCallback+0xf4>)
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f7ff fee9 	bl	8002ce8 <ProcessUartData>
    }
    // For USART6 and USART10, you can add specific processing here

    // Continue receiving
    if (state->RxCount < UART_RX_BUFFER_SIZE) {
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002f1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f20:	d20b      	bcs.n	8002f3a <HAL_UART_RxCpltCallback+0xa6>
        HAL_UART_Receive_IT(huart, &state->RxBuffer[state->RxCount], 1);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002f28:	461a      	mov	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	2201      	movs	r2, #1
 8002f30:	4619      	mov	r1, r3
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f00c fbe6 	bl	800f704 <HAL_UART_Receive_IT>
 8002f38:	e013      	b.n	8002f62 <HAL_UART_RxCpltCallback+0xce>
    } else {
        // Buffer full, reset and restart
        state->RxCount = 0;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        state->headerFound = false;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        state->searchOffset = 0;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
        HAL_UART_Receive_IT(huart, &state->RxBuffer[0], 1);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2201      	movs	r2, #1
 8002f56:	4619      	mov	r1, r3
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f00c fbd3 	bl	800f704 <HAL_UART_Receive_IT>
 8002f5e:	e000      	b.n	8002f62 <HAL_UART_RxCpltCallback+0xce>
        return;
 8002f60:	bf00      	nop
    }
}
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40004400 	.word	0x40004400
 8002f6c:	24000ac4 	.word	0x24000ac4
 8002f70:	40004800 	.word	0x40004800
 8002f74:	24000ecc 	.word	0x24000ecc
 8002f78:	40011400 	.word	0x40011400
 8002f7c:	40011c00 	.word	0x40011c00
 8002f80:	240016dc 	.word	0x240016dc
 8002f84:	0801b470 	.word	0x0801b470
 8002f88:	0801b46c 	.word	0x0801b46c

08002f8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002f8c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002fc8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002f90:	f7fe ff02 	bl	8001d98 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f94:	f7fe fe70 	bl	8001c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f98:	480c      	ldr	r0, [pc, #48]	@ (8002fcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f9a:	490d      	ldr	r1, [pc, #52]	@ (8002fd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fa0:	e002      	b.n	8002fa8 <LoopCopyDataInit>

08002fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fa6:	3304      	adds	r3, #4

08002fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fac:	d3f9      	bcc.n	8002fa2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fae:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8002fdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fb4:	e001      	b.n	8002fba <LoopFillZerobss>

08002fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fb8:	3204      	adds	r2, #4

08002fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fbc:	d3fb      	bcc.n	8002fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fbe:	f015 fac5 	bl	801854c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fc2:	f7fe fa47 	bl	8001454 <main>
  bx  lr
 8002fc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fc8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002fcc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002fd0:	2400020c 	.word	0x2400020c
  ldr r2, =_sidata
 8002fd4:	0801b80c 	.word	0x0801b80c
  ldr r2, =_sbss
 8002fd8:	2400020c 	.word	0x2400020c
  ldr r4, =_ebss
 8002fdc:	2400f6c0 	.word	0x2400f6c0

08002fe0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fe0:	e7fe      	b.n	8002fe0 <ADC3_IRQHandler>
	...

08002fe4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fea:	2003      	movs	r0, #3
 8002fec:	f001 ff2d 	bl	8004e4a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ff0:	f006 ff7c 	bl	8009eec <HAL_RCC_GetSysClockFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b15      	ldr	r3, [pc, #84]	@ (800304c <HAL_Init+0x68>)
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	4913      	ldr	r1, [pc, #76]	@ (8003050 <HAL_Init+0x6c>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
 800300c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800300e:	4b0f      	ldr	r3, [pc, #60]	@ (800304c <HAL_Init+0x68>)
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	4a0e      	ldr	r2, [pc, #56]	@ (8003050 <HAL_Init+0x6c>)
 8003018:	5cd3      	ldrb	r3, [r2, r3]
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
 8003024:	4a0b      	ldr	r2, [pc, #44]	@ (8003054 <HAL_Init+0x70>)
 8003026:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003028:	4a0b      	ldr	r2, [pc, #44]	@ (8003058 <HAL_Init+0x74>)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800302e:	200f      	movs	r0, #15
 8003030:	f7fe fc50 	bl	80018d4 <HAL_InitTick>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e002      	b.n	8003044 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800303e:	f7fe fc2b 	bl	8001898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	58024400 	.word	0x58024400
 8003050:	0801b41c 	.word	0x0801b41c
 8003054:	24000004 	.word	0x24000004
 8003058:	24000000 	.word	0x24000000

0800305c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003060:	4b06      	ldr	r3, [pc, #24]	@ (800307c <HAL_IncTick+0x20>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_IncTick+0x24>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4413      	add	r3, r2
 800306c:	4a04      	ldr	r2, [pc, #16]	@ (8003080 <HAL_IncTick+0x24>)
 800306e:	6013      	str	r3, [r2, #0]
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	2400000c 	.word	0x2400000c
 8003080:	24001ae4 	.word	0x24001ae4

08003084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return uwTick;
 8003088:	4b03      	ldr	r3, [pc, #12]	@ (8003098 <HAL_GetTick+0x14>)
 800308a:	681b      	ldr	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	24001ae4 	.word	0x24001ae4

0800309c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030a4:	f7ff ffee 	bl	8003084 <HAL_GetTick>
 80030a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d005      	beq.n	80030c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030b6:	4b0a      	ldr	r3, [pc, #40]	@ (80030e0 <HAL_Delay+0x44>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4413      	add	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030c2:	bf00      	nop
 80030c4:	f7ff ffde 	bl	8003084 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d8f7      	bhi.n	80030c4 <HAL_Delay+0x28>
  {
  }
}
 80030d4:	bf00      	nop
 80030d6:	bf00      	nop
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	2400000c 	.word	0x2400000c

080030e4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80030ee:	4b07      	ldr	r3, [pc, #28]	@ (800310c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	401a      	ands	r2, r3
 80030f8:	4904      	ldr	r1, [pc, #16]	@ (800310c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	604b      	str	r3, [r1, #4]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	58000400 	.word	0x58000400

08003110 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	431a      	orrs	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	609a      	str	r2, [r3, #8]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	609a      	str	r2, [r3, #8]
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a18      	ldr	r2, [pc, #96]	@ (80031e8 <LL_ADC_SetChannelPreselection+0x70>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d027      	beq.n	80031da <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003190:	2b00      	cmp	r3, #0
 8003192:	d107      	bne.n	80031a4 <LL_ADC_SetChannelPreselection+0x2c>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	0e9b      	lsrs	r3, r3, #26
 8003198:	f003 031f 	and.w	r3, r3, #31
 800319c:	2201      	movs	r2, #1
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	e015      	b.n	80031d0 <LL_ADC_SetChannelPreselection+0x58>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	fa93 f3a3 	rbit	r3, r3
 80031ae:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80031ba:	2320      	movs	r3, #32
 80031bc:	e003      	b.n	80031c6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	fab3 f383 	clz	r3, r3
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	f003 031f 	and.w	r3, r3, #31
 80031ca:	2201      	movs	r2, #1
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	69d2      	ldr	r2, [r2, #28]
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80031da:	bf00      	nop
 80031dc:	371c      	adds	r7, #28
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	58026000 	.word	0x58026000

080031ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	3360      	adds	r3, #96	@ 0x60
 80031fe:	461a      	mov	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	4413      	add	r3, r2
 8003206:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a10      	ldr	r2, [pc, #64]	@ (800324c <LL_ADC_SetOffset+0x60>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d10b      	bne.n	8003228 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	4313      	orrs	r3, r2
 800321e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003226:	e00b      	b.n	8003240 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	430b      	orrs	r3, r1
 800323a:	431a      	orrs	r2, r3
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	601a      	str	r2, [r3, #0]
}
 8003240:	bf00      	nop
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	58026000 	.word	0x58026000

08003250 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3360      	adds	r3, #96	@ 0x60
 800325e:	461a      	mov	r2, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003270:	4618      	mov	r0, r3
 8003272:	3714      	adds	r7, #20
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	431a      	orrs	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	611a      	str	r2, [r3, #16]
}
 80032a2:	bf00      	nop
 80032a4:	3714      	adds	r7, #20
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b087      	sub	sp, #28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4a0c      	ldr	r2, [pc, #48]	@ (80032f0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00e      	beq.n	80032e2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3360      	adds	r3, #96	@ 0x60
 80032c8:	461a      	mov	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	431a      	orrs	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	601a      	str	r2, [r3, #0]
  }
}
 80032e2:	bf00      	nop
 80032e4:	371c      	adds	r7, #28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	58026000 	.word	0x58026000

080032f4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b087      	sub	sp, #28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a0c      	ldr	r2, [pc, #48]	@ (8003334 <LL_ADC_SetOffsetSaturation+0x40>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d10e      	bne.n	8003326 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	3360      	adds	r3, #96	@ 0x60
 800330c:	461a      	mov	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	431a      	orrs	r2, r3
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003326:	bf00      	nop
 8003328:	371c      	adds	r7, #28
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	58026000 	.word	0x58026000

08003338 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003338:	b480      	push	{r7}
 800333a:	b087      	sub	sp, #28
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a0c      	ldr	r2, [pc, #48]	@ (8003378 <LL_ADC_SetOffsetSign+0x40>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d10e      	bne.n	800336a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	3360      	adds	r3, #96	@ 0x60
 8003350:	461a      	mov	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	431a      	orrs	r2, r3
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800336a:	bf00      	nop
 800336c:	371c      	adds	r7, #28
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	58026000 	.word	0x58026000

0800337c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3360      	adds	r3, #96	@ 0x60
 800338c:	461a      	mov	r2, r3
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	4a0c      	ldr	r2, [pc, #48]	@ (80033cc <LL_ADC_SetOffsetState+0x50>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d108      	bne.n	80033b0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	431a      	orrs	r2, r3
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80033ae:	e007      	b.n	80033c0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	bf00      	nop
 80033c2:	371c      	adds	r7, #28
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	58026000 	.word	0x58026000

080033d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033e4:	2301      	movs	r3, #1
 80033e6:	e000      	b.n	80033ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b087      	sub	sp, #28
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	3330      	adds	r3, #48	@ 0x30
 8003406:	461a      	mov	r2, r3
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	4413      	add	r3, r2
 8003414:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	211f      	movs	r1, #31
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	43db      	mvns	r3, r3
 8003428:	401a      	ands	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	0e9b      	lsrs	r3, r3, #26
 800342e:	f003 011f 	and.w	r1, r3, #31
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f003 031f 	and.w	r3, r3, #31
 8003438:	fa01 f303 	lsl.w	r3, r1, r3
 800343c:	431a      	orrs	r2, r3
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003442:	bf00      	nop
 8003444:	371c      	adds	r7, #28
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f023 0203 	bic.w	r2, r3, #3
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	60da      	str	r2, [r3, #12]
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f043 0201 	orr.w	r2, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	60da      	str	r2, [r3, #12]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a08      	ldr	r2, [pc, #32]	@ (80034c4 <LL_ADC_REG_SetDMATransferMode+0x30>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d107      	bne.n	80034b6 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f023 0203 	bic.w	r2, r3, #3
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	60da      	str	r2, [r3, #12]
  }
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	58026000 	.word	0x58026000

080034c8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3314      	adds	r3, #20
 80034d8:	461a      	mov	r2, r3
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	0e5b      	lsrs	r3, r3, #25
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	4413      	add	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	0d1b      	lsrs	r3, r3, #20
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	2107      	movs	r1, #7
 80034f6:	fa01 f303 	lsl.w	r3, r1, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	401a      	ands	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	0d1b      	lsrs	r3, r3, #20
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	fa01 f303 	lsl.w	r3, r1, r3
 800350c:	431a      	orrs	r2, r3
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003512:	bf00      	nop
 8003514:	371c      	adds	r7, #28
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
	...

08003520 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4a1a      	ldr	r2, [pc, #104]	@ (8003598 <LL_ADC_SetChannelSingleDiff+0x78>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d115      	bne.n	8003560 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003540:	43db      	mvns	r3, r3
 8003542:	401a      	ands	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0318 	and.w	r3, r3, #24
 800354a:	4914      	ldr	r1, [pc, #80]	@ (800359c <LL_ADC_SetChannelSingleDiff+0x7c>)
 800354c:	40d9      	lsrs	r1, r3
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	400b      	ands	r3, r1
 8003552:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003556:	431a      	orrs	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800355e:	e014      	b.n	800358a <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800356c:	43db      	mvns	r3, r3
 800356e:	401a      	ands	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f003 0318 	and.w	r3, r3, #24
 8003576:	4909      	ldr	r1, [pc, #36]	@ (800359c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003578:	40d9      	lsrs	r1, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	400b      	ands	r3, r1
 800357e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003582:	431a      	orrs	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800358a:	bf00      	nop
 800358c:	3714      	adds	r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	58026000 	.word	0x58026000
 800359c:	000fffff 	.word	0x000fffff

080035a0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 031f 	and.w	r3, r3, #31
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	4b04      	ldr	r3, [pc, #16]	@ (80035dc <LL_ADC_DisableDeepPowerDown+0x20>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6093      	str	r3, [r2, #8]
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	5fffffc0 	.word	0x5fffffc0

080035e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035f4:	d101      	bne.n	80035fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	4b05      	ldr	r3, [pc, #20]	@ (800362c <LL_ADC_EnableInternalRegulator+0x24>)
 8003616:	4013      	ands	r3, r2
 8003618:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	6fffffc0 	.word	0x6fffffc0

08003630 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003644:	d101      	bne.n	800364a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003646:	2301      	movs	r3, #1
 8003648:	e000      	b.n	800364c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <LL_ADC_Enable+0x24>)
 8003666:	4013      	ands	r3, r2
 8003668:	f043 0201 	orr.w	r2, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	7fffffc0 	.word	0x7fffffc0

08003680 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <LL_ADC_IsEnabled+0x18>
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <LL_ADC_IsEnabled+0x1a>
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
	...

080036a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	4b05      	ldr	r3, [pc, #20]	@ (80036cc <LL_ADC_REG_StartConversion+0x24>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	f043 0204 	orr.w	r2, r3, #4
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	7fffffc0 	.word	0x7fffffc0

080036d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d101      	bne.n	80036e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b08      	cmp	r3, #8
 8003708:	d101      	bne.n	800370e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800370a:	2301      	movs	r3, #1
 800370c:	e000      	b.n	8003710 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800371c:	b590      	push	{r4, r7, lr}
 800371e:	b089      	sub	sp, #36	@ 0x24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003724:	2300      	movs	r3, #0
 8003726:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003728:	2300      	movs	r3, #0
 800372a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e1ee      	b.n	8003b14 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003740:	2b00      	cmp	r3, #0
 8003742:	d109      	bne.n	8003758 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7fd f831 	bl	80007ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff3f 	bl	80035e0 <LL_ADC_IsDeepPowerDownEnabled>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ff25 	bl	80035bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff ff5a 	bl	8003630 <LL_ADC_IsInternalRegulatorEnabled>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d114      	bne.n	80037ac <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff ff3e 	bl	8003608 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800378c:	4b8e      	ldr	r3, [pc, #568]	@ (80039c8 <HAL_ADC_Init+0x2ac>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	099b      	lsrs	r3, r3, #6
 8003792:	4a8e      	ldr	r2, [pc, #568]	@ (80039cc <HAL_ADC_Init+0x2b0>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	099b      	lsrs	r3, r3, #6
 800379a:	3301      	adds	r3, #1
 800379c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800379e:	e002      	b.n	80037a6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1f9      	bne.n	80037a0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff ff3d 	bl	8003630 <LL_ADC_IsInternalRegulatorEnabled>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10d      	bne.n	80037d8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c0:	f043 0210 	orr.w	r2, r3, #16
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037cc:	f043 0201 	orr.w	r2, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff ff77 	bl	80036d0 <LL_ADC_REG_IsConversionOngoing>
 80037e2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f040 8188 	bne.w	8003b02 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f040 8184 	bne.w	8003b02 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fe:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003802:	f043 0202 	orr.w	r2, r3, #2
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff36 	bl	8003680 <LL_ADC_IsEnabled>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d136      	bne.n	8003888 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a6c      	ldr	r2, [pc, #432]	@ (80039d0 <HAL_ADC_Init+0x2b4>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d004      	beq.n	800382e <HAL_ADC_Init+0x112>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a6a      	ldr	r2, [pc, #424]	@ (80039d4 <HAL_ADC_Init+0x2b8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d10e      	bne.n	800384c <HAL_ADC_Init+0x130>
 800382e:	4868      	ldr	r0, [pc, #416]	@ (80039d0 <HAL_ADC_Init+0x2b4>)
 8003830:	f7ff ff26 	bl	8003680 <LL_ADC_IsEnabled>
 8003834:	4604      	mov	r4, r0
 8003836:	4867      	ldr	r0, [pc, #412]	@ (80039d4 <HAL_ADC_Init+0x2b8>)
 8003838:	f7ff ff22 	bl	8003680 <LL_ADC_IsEnabled>
 800383c:	4603      	mov	r3, r0
 800383e:	4323      	orrs	r3, r4
 8003840:	2b00      	cmp	r3, #0
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	e008      	b.n	800385e <HAL_ADC_Init+0x142>
 800384c:	4862      	ldr	r0, [pc, #392]	@ (80039d8 <HAL_ADC_Init+0x2bc>)
 800384e:	f7ff ff17 	bl	8003680 <LL_ADC_IsEnabled>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d012      	beq.n	8003888 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a5a      	ldr	r2, [pc, #360]	@ (80039d0 <HAL_ADC_Init+0x2b4>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d004      	beq.n	8003876 <HAL_ADC_Init+0x15a>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a58      	ldr	r2, [pc, #352]	@ (80039d4 <HAL_ADC_Init+0x2b8>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_ADC_Init+0x15e>
 8003876:	4a59      	ldr	r2, [pc, #356]	@ (80039dc <HAL_ADC_Init+0x2c0>)
 8003878:	e000      	b.n	800387c <HAL_ADC_Init+0x160>
 800387a:	4a59      	ldr	r2, [pc, #356]	@ (80039e0 <HAL_ADC_Init+0x2c4>)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	4619      	mov	r1, r3
 8003882:	4610      	mov	r0, r2
 8003884:	f7ff fc44 	bl	8003110 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a52      	ldr	r2, [pc, #328]	@ (80039d8 <HAL_ADC_Init+0x2bc>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d129      	bne.n	80038e6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	7e5b      	ldrb	r3, [r3, #25]
 8003896:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800389c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80038a2:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d013      	beq.n	80038d4 <HAL_ADC_Init+0x1b8>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	2b0c      	cmp	r3, #12
 80038b2:	d00d      	beq.n	80038d0 <HAL_ADC_Init+0x1b4>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	2b1c      	cmp	r3, #28
 80038ba:	d007      	beq.n	80038cc <HAL_ADC_Init+0x1b0>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b18      	cmp	r3, #24
 80038c2:	d101      	bne.n	80038c8 <HAL_ADC_Init+0x1ac>
 80038c4:	2318      	movs	r3, #24
 80038c6:	e006      	b.n	80038d6 <HAL_ADC_Init+0x1ba>
 80038c8:	2300      	movs	r3, #0
 80038ca:	e004      	b.n	80038d6 <HAL_ADC_Init+0x1ba>
 80038cc:	2310      	movs	r3, #16
 80038ce:	e002      	b.n	80038d6 <HAL_ADC_Init+0x1ba>
 80038d0:	2308      	movs	r3, #8
 80038d2:	e000      	b.n	80038d6 <HAL_ADC_Init+0x1ba>
 80038d4:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80038d6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038de:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
 80038e4:	e00e      	b.n	8003904 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	7e5b      	ldrb	r3, [r3, #25]
 80038ea:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038f0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80038f6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038fe:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3020 	ldrb.w	r3, [r3, #32]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d106      	bne.n	800391c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	3b01      	subs	r3, #1
 8003914:	045b      	lsls	r3, r3, #17
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	4313      	orrs	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003920:	2b00      	cmp	r3, #0
 8003922:	d009      	beq.n	8003938 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003928:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003930:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a26      	ldr	r2, [pc, #152]	@ (80039d8 <HAL_ADC_Init+0x2bc>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d115      	bne.n	800396e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	4b26      	ldr	r3, [pc, #152]	@ (80039e4 <HAL_ADC_Init+0x2c8>)
 800394a:	4013      	ands	r3, r2
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	69b9      	ldr	r1, [r7, #24]
 8003952:	430b      	orrs	r3, r1
 8003954:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	611a      	str	r2, [r3, #16]
 800396c:	e009      	b.n	8003982 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	4b1c      	ldr	r3, [pc, #112]	@ (80039e8 <HAL_ADC_Init+0x2cc>)
 8003976:	4013      	ands	r3, r2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	69b9      	ldr	r1, [r7, #24]
 800397e:	430b      	orrs	r3, r1
 8003980:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fea2 	bl	80036d0 <LL_ADC_REG_IsConversionOngoing>
 800398c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff feaf 	bl	80036f6 <LL_ADC_INJ_IsConversionOngoing>
 8003998:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	2b00      	cmp	r3, #0
 800399e:	f040 808e 	bne.w	8003abe <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f040 808a 	bne.w	8003abe <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a0a      	ldr	r2, [pc, #40]	@ (80039d8 <HAL_ADC_Init+0x2bc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d11b      	bne.n	80039ec <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	7e1b      	ldrb	r3, [r3, #24]
 80039b8:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80039c0:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80039c2:	4313      	orrs	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
 80039c6:	e018      	b.n	80039fa <HAL_ADC_Init+0x2de>
 80039c8:	24000000 	.word	0x24000000
 80039cc:	053e2d63 	.word	0x053e2d63
 80039d0:	40022000 	.word	0x40022000
 80039d4:	40022100 	.word	0x40022100
 80039d8:	58026000 	.word	0x58026000
 80039dc:	40022300 	.word	0x40022300
 80039e0:	58026300 	.word	0x58026300
 80039e4:	fff04007 	.word	0xfff04007
 80039e8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	7e1b      	ldrb	r3, [r3, #24]
 80039f0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80039f6:	4313      	orrs	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	4b46      	ldr	r3, [pc, #280]	@ (8003b1c <HAL_ADC_Init+0x400>)
 8003a02:	4013      	ands	r3, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6812      	ldr	r2, [r2, #0]
 8003a08:	69b9      	ldr	r1, [r7, #24]
 8003a0a:	430b      	orrs	r3, r1
 8003a0c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d137      	bne.n	8003a88 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a3f      	ldr	r2, [pc, #252]	@ (8003b20 <HAL_ADC_Init+0x404>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d116      	bne.n	8003a56 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b24 <HAL_ADC_Init+0x408>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003a3a:	4311      	orrs	r1, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a40:	4311      	orrs	r1, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003a46:	430a      	orrs	r2, r1
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	611a      	str	r2, [r3, #16]
 8003a54:	e020      	b.n	8003a98 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	4b32      	ldr	r3, [pc, #200]	@ (8003b28 <HAL_ADC_Init+0x40c>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a64:	3a01      	subs	r2, #1
 8003a66:	0411      	lsls	r1, r2, #16
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003a6c:	4311      	orrs	r1, r2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a72:	4311      	orrs	r1, r2
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f042 0201 	orr.w	r2, r2, #1
 8003a84:	611a      	str	r2, [r3, #16]
 8003a86:	e007      	b.n	8003a98 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b20 <HAL_ADC_Init+0x404>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d002      	beq.n	8003abe <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 ff23 	bl	8004904 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d10c      	bne.n	8003ae0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	f023 010f 	bic.w	r1, r3, #15
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	1e5a      	subs	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ade:	e007      	b.n	8003af0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 020f 	bic.w	r2, r2, #15
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af4:	f023 0303 	bic.w	r3, r3, #3
 8003af8:	f043 0201 	orr.w	r2, r3, #1
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	661a      	str	r2, [r3, #96]	@ 0x60
 8003b00:	e007      	b.n	8003b12 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b06:	f043 0210 	orr.w	r2, r3, #16
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b12:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3724      	adds	r7, #36	@ 0x24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd90      	pop	{r4, r7, pc}
 8003b1c:	ffffbffc 	.word	0xffffbffc
 8003b20:	58026000 	.word	0x58026000
 8003b24:	fc00f81f 	.word	0xfc00f81f
 8003b28:	fc00f81e 	.word	0xfc00f81e

08003b2c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a60      	ldr	r2, [pc, #384]	@ (8003cc0 <HAL_ADC_Start_DMA+0x194>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d004      	beq.n	8003b4c <HAL_ADC_Start_DMA+0x20>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a5f      	ldr	r2, [pc, #380]	@ (8003cc4 <HAL_ADC_Start_DMA+0x198>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d101      	bne.n	8003b50 <HAL_ADC_Start_DMA+0x24>
 8003b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8003cc8 <HAL_ADC_Start_DMA+0x19c>)
 8003b4e:	e000      	b.n	8003b52 <HAL_ADC_Start_DMA+0x26>
 8003b50:	4b5e      	ldr	r3, [pc, #376]	@ (8003ccc <HAL_ADC_Start_DMA+0x1a0>)
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff fd24 	bl	80035a0 <LL_ADC_GetMultimode>
 8003b58:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff fdb6 	bl	80036d0 <LL_ADC_REG_IsConversionOngoing>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f040 80a2 	bne.w	8003cb0 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d101      	bne.n	8003b7a <HAL_ADC_Start_DMA+0x4e>
 8003b76:	2302      	movs	r3, #2
 8003b78:	e09d      	b.n	8003cb6 <HAL_ADC_Start_DMA+0x18a>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d006      	beq.n	8003b96 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d003      	beq.n	8003b96 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b09      	cmp	r3, #9
 8003b92:	f040 8086 	bne.w	8003ca2 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fd96 	bl	80046c8 <ADC_Enable>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003ba0:	7dfb      	ldrb	r3, [r7, #23]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d178      	bne.n	8003c98 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003baa:	4b49      	ldr	r3, [pc, #292]	@ (8003cd0 <HAL_ADC_Start_DMA+0x1a4>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a42      	ldr	r2, [pc, #264]	@ (8003cc4 <HAL_ADC_Start_DMA+0x198>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d002      	beq.n	8003bc6 <HAL_ADC_Start_DMA+0x9a>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	e000      	b.n	8003bc8 <HAL_ADC_Start_DMA+0x9c>
 8003bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8003cc0 <HAL_ADC_Start_DMA+0x194>)
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d002      	beq.n	8003bd6 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d105      	bne.n	8003be2 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bda:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d006      	beq.n	8003bfc <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bf2:	f023 0206 	bic.w	r2, r3, #6
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	665a      	str	r2, [r3, #100]	@ 0x64
 8003bfa:	e002      	b.n	8003c02 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c06:	4a33      	ldr	r2, [pc, #204]	@ (8003cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8003c08:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0e:	4a32      	ldr	r2, [pc, #200]	@ (8003cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8003c10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	4a31      	ldr	r2, [pc, #196]	@ (8003cdc <HAL_ADC_Start_DMA+0x1b0>)
 8003c18:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	221c      	movs	r2, #28
 8003c20:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0210 	orr.w	r2, r2, #16
 8003c38:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a28      	ldr	r2, [pc, #160]	@ (8003ce0 <HAL_ADC_Start_DMA+0x1b4>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d10f      	bne.n	8003c64 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	4619      	mov	r1, r3
 8003c52:	4610      	mov	r0, r2
 8003c54:	f7ff fc1e 	bl	8003494 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fc09 	bl	8003474 <LL_ADC_EnableDMAReq>
 8003c62:	e007      	b.n	8003c74 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f7ff fbed 	bl	800344e <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3340      	adds	r3, #64	@ 0x40
 8003c7e:	4619      	mov	r1, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f001 fc6c 	bl	8005560 <HAL_DMA_Start_IT>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fd09 	bl	80036a8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003c96:	e00d      	b.n	8003cb4 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8003ca0:	e008      	b.n	8003cb4 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003cae:	e001      	b.n	8003cb4 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	40022000 	.word	0x40022000
 8003cc4:	40022100 	.word	0x40022100
 8003cc8:	40022300 	.word	0x40022300
 8003ccc:	58026300 	.word	0x58026300
 8003cd0:	fffff0fe 	.word	0xfffff0fe
 8003cd4:	080047dd 	.word	0x080047dd
 8003cd8:	080048b5 	.word	0x080048b5
 8003cdc:	080048d1 	.word	0x080048d1
 8003ce0:	58026000 	.word	0x58026000

08003ce4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d20:	b590      	push	{r4, r7, lr}
 8003d22:	b0a5      	sub	sp, #148	@ 0x94
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d30:	2300      	movs	r3, #0
 8003d32:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d3a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	4aa4      	ldr	r2, [pc, #656]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x2b4>)
 8003d42:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d102      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x34>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	f000 bca2 	b.w	8004698 <HAL_ADC_ConfigChannel+0x978>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fcb5 	bl	80036d0 <LL_ADC_REG_IsConversionOngoing>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f040 8486 	bne.w	800467a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	db31      	blt.n	8003dda <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a97      	ldr	r2, [pc, #604]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x2b8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d02c      	beq.n	8003dda <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d108      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x7e>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	0e9b      	lsrs	r3, r3, #26
 8003d92:	f003 031f 	and.w	r3, r3, #31
 8003d96:	2201      	movs	r2, #1
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	e016      	b.n	8003dcc <HAL_ADC_ConfigChannel+0xac>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003da6:	fa93 f3a3 	rbit	r3, r3
 8003daa:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003dac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003dae:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003db0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8003db6:	2320      	movs	r3, #32
 8003db8:	e003      	b.n	8003dc2 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8003dba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dbc:	fab3 f383 	clz	r3, r3
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	69d1      	ldr	r1, [r2, #28]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6818      	ldr	r0, [r3, #0]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	6859      	ldr	r1, [r3, #4]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	461a      	mov	r2, r3
 8003de8:	f7ff fb05 	bl	80033f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff fc6d 	bl	80036d0 <LL_ADC_REG_IsConversionOngoing>
 8003df6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff fc79 	bl	80036f6 <LL_ADC_INJ_IsConversionOngoing>
 8003e04:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f040 824a 	bne.w	80042a6 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f040 8245 	bne.w	80042a6 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6818      	ldr	r0, [r3, #0]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6819      	ldr	r1, [r3, #0]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	f7ff fb4d 	bl	80034c8 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a69      	ldr	r2, [pc, #420]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x2b8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d10d      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	695a      	ldr	r2, [r3, #20]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	08db      	lsrs	r3, r3, #3
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e52:	e032      	b.n	8003eba <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e54:	4b61      	ldr	r3, [pc, #388]	@ (8003fdc <HAL_ADC_ConfigChannel+0x2bc>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e60:	d10b      	bne.n	8003e7a <HAL_ADC_ConfigChannel+0x15a>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	089b      	lsrs	r3, r3, #2
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	e01d      	b.n	8003eb6 <HAL_ADC_ConfigChannel+0x196>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	f003 0310 	and.w	r3, r3, #16
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10b      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x180>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	089b      	lsrs	r3, r3, #2
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	e00a      	b.n	8003eb6 <HAL_ADC_ConfigChannel+0x196>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	695a      	ldr	r2, [r3, #20]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	089b      	lsrs	r3, r3, #2
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d048      	beq.n	8003f54 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6818      	ldr	r0, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	6919      	ldr	r1, [r3, #16]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ed2:	f7ff f98b 	bl	80031ec <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a3f      	ldr	r2, [pc, #252]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x2b8>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d119      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6818      	ldr	r0, [r3, #0]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	6919      	ldr	r1, [r3, #16]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	461a      	mov	r2, r3
 8003eee:	f7ff fa23 	bl	8003338 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6818      	ldr	r0, [r3, #0]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	6919      	ldr	r1, [r3, #16]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d102      	bne.n	8003f0a <HAL_ADC_ConfigChannel+0x1ea>
 8003f04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f08:	e000      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x1ec>
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	f7ff f9f1 	bl	80032f4 <LL_ADC_SetOffsetSaturation>
 8003f12:	e1c8      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6818      	ldr	r0, [r3, #0]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	6919      	ldr	r1, [r3, #16]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d102      	bne.n	8003f2c <HAL_ADC_ConfigChannel+0x20c>
 8003f26:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003f2a:	e000      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x20e>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	461a      	mov	r2, r3
 8003f30:	f7ff f9be 	bl	80032b0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6818      	ldr	r0, [r3, #0]
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	6919      	ldr	r1, [r3, #16]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	7e1b      	ldrb	r3, [r3, #24]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d102      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x22a>
 8003f44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f48:	e000      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x22c>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	f7ff f995 	bl	800327c <LL_ADC_SetDataRightShift>
 8003f52:	e1a8      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x2b8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	f040 815b 	bne.w	8004216 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2100      	movs	r1, #0
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff f972 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10a      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x26c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff f967 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8003f82:	4603      	mov	r3, r0
 8003f84:	0e9b      	lsrs	r3, r3, #26
 8003f86:	f003 021f 	and.w	r2, r3, #31
 8003f8a:	e017      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x29c>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff f95c 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f9e:	fa93 f3a3 	rbit	r3, r3
 8003fa2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003fa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003fae:	2320      	movs	r3, #32
 8003fb0:	e003      	b.n	8003fba <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fb4:	fab3 f383 	clz	r3, r3
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	461a      	mov	r2, r3
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10b      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x2c0>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	0e9b      	lsrs	r3, r3, #26
 8003fce:	f003 031f 	and.w	r3, r3, #31
 8003fd2:	e017      	b.n	8004004 <HAL_ADC_ConfigChannel+0x2e4>
 8003fd4:	47ff0000 	.word	0x47ff0000
 8003fd8:	58026000 	.word	0x58026000
 8003fdc:	5c001000 	.word	0x5c001000
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fe8:	fa93 f3a3 	rbit	r3, r3
 8003fec:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003fee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ff0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d101      	bne.n	8003ffc <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8003ff8:	2320      	movs	r3, #32
 8003ffa:	e003      	b.n	8004004 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8003ffc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ffe:	fab3 f383 	clz	r3, r3
 8004002:	b2db      	uxtb	r3, r3
 8004004:	429a      	cmp	r2, r3
 8004006:	d106      	bne.n	8004016 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2200      	movs	r2, #0
 800400e:	2100      	movs	r1, #0
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff f9b3 	bl	800337c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2101      	movs	r1, #1
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff f917 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8004022:	4603      	mov	r3, r0
 8004024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10a      	bne.n	8004042 <HAL_ADC_ConfigChannel+0x322>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2101      	movs	r1, #1
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff f90c 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8004038:	4603      	mov	r3, r0
 800403a:	0e9b      	lsrs	r3, r3, #26
 800403c:	f003 021f 	and.w	r2, r3, #31
 8004040:	e017      	b.n	8004072 <HAL_ADC_ConfigChannel+0x352>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2101      	movs	r1, #1
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff f901 	bl	8003250 <LL_ADC_GetOffsetChannel>
 800404e:	4603      	mov	r3, r0
 8004050:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004052:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004054:	fa93 f3a3 	rbit	r3, r3
 8004058:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800405a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800405c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800405e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8004064:	2320      	movs	r3, #32
 8004066:	e003      	b.n	8004070 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8004068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406a:	fab3 f383 	clz	r3, r3
 800406e:	b2db      	uxtb	r3, r3
 8004070:	461a      	mov	r2, r3
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800407a:	2b00      	cmp	r3, #0
 800407c:	d105      	bne.n	800408a <HAL_ADC_ConfigChannel+0x36a>
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	0e9b      	lsrs	r3, r3, #26
 8004084:	f003 031f 	and.w	r3, r3, #31
 8004088:	e011      	b.n	80040ae <HAL_ADC_ConfigChannel+0x38e>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004092:	fa93 f3a3 	rbit	r3, r3
 8004096:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800409a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800409c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80040a2:	2320      	movs	r3, #32
 80040a4:	e003      	b.n	80040ae <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80040a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040a8:	fab3 f383 	clz	r3, r3
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d106      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2200      	movs	r2, #0
 80040b8:	2101      	movs	r1, #1
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff f95e 	bl	800337c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2102      	movs	r1, #2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff f8c2 	bl	8003250 <LL_ADC_GetOffsetChannel>
 80040cc:	4603      	mov	r3, r0
 80040ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10a      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x3cc>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2102      	movs	r1, #2
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff f8b7 	bl	8003250 <LL_ADC_GetOffsetChannel>
 80040e2:	4603      	mov	r3, r0
 80040e4:	0e9b      	lsrs	r3, r3, #26
 80040e6:	f003 021f 	and.w	r2, r3, #31
 80040ea:	e017      	b.n	800411c <HAL_ADC_ConfigChannel+0x3fc>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2102      	movs	r1, #2
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff f8ac 	bl	8003250 <LL_ADC_GetOffsetChannel>
 80040f8:	4603      	mov	r3, r0
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fe:	fa93 f3a3 	rbit	r3, r3
 8004102:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800410e:	2320      	movs	r3, #32
 8004110:	e003      	b.n	800411a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8004112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004114:	fab3 f383 	clz	r3, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	461a      	mov	r2, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004124:	2b00      	cmp	r3, #0
 8004126:	d105      	bne.n	8004134 <HAL_ADC_ConfigChannel+0x414>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0e9b      	lsrs	r3, r3, #26
 800412e:	f003 031f 	and.w	r3, r3, #31
 8004132:	e011      	b.n	8004158 <HAL_ADC_ConfigChannel+0x438>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413c:	fa93 f3a3 	rbit	r3, r3
 8004140:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004144:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800414c:	2320      	movs	r3, #32
 800414e:	e003      	b.n	8004158 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8004150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004152:	fab3 f383 	clz	r3, r3
 8004156:	b2db      	uxtb	r3, r3
 8004158:	429a      	cmp	r2, r3
 800415a:	d106      	bne.n	800416a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2200      	movs	r2, #0
 8004162:	2102      	movs	r1, #2
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff f909 	bl	800337c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2103      	movs	r1, #3
 8004170:	4618      	mov	r0, r3
 8004172:	f7ff f86d 	bl	8003250 <LL_ADC_GetOffsetChannel>
 8004176:	4603      	mov	r3, r0
 8004178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10a      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x476>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2103      	movs	r1, #3
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff f862 	bl	8003250 <LL_ADC_GetOffsetChannel>
 800418c:	4603      	mov	r3, r0
 800418e:	0e9b      	lsrs	r3, r3, #26
 8004190:	f003 021f 	and.w	r2, r3, #31
 8004194:	e017      	b.n	80041c6 <HAL_ADC_ConfigChannel+0x4a6>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2103      	movs	r1, #3
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff f857 	bl	8003250 <LL_ADC_GetOffsetChannel>
 80041a2:	4603      	mov	r3, r0
 80041a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a6:	6a3b      	ldr	r3, [r7, #32]
 80041a8:	fa93 f3a3 	rbit	r3, r3
 80041ac:	61fb      	str	r3, [r7, #28]
  return result;
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80041b8:	2320      	movs	r3, #32
 80041ba:	e003      	b.n	80041c4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	fab3 f383 	clz	r3, r3
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	461a      	mov	r2, r3
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d105      	bne.n	80041de <HAL_ADC_ConfigChannel+0x4be>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	0e9b      	lsrs	r3, r3, #26
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	e011      	b.n	8004202 <HAL_ADC_ConfigChannel+0x4e2>
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	fa93 f3a3 	rbit	r3, r3
 80041ea:	613b      	str	r3, [r7, #16]
  return result;
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80041f6:	2320      	movs	r3, #32
 80041f8:	e003      	b.n	8004202 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	fab3 f383 	clz	r3, r3
 8004200:	b2db      	uxtb	r3, r3
 8004202:	429a      	cmp	r2, r3
 8004204:	d14f      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2200      	movs	r2, #0
 800420c:	2103      	movs	r1, #3
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff f8b4 	bl	800337c <LL_ADC_SetOffsetState>
 8004214:	e047      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800421c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	069b      	lsls	r3, r3, #26
 8004226:	429a      	cmp	r2, r3
 8004228:	d107      	bne.n	800423a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004238:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004240:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	069b      	lsls	r3, r3, #26
 800424a:	429a      	cmp	r2, r3
 800424c:	d107      	bne.n	800425e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800425c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004264:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	069b      	lsls	r3, r3, #26
 800426e:	429a      	cmp	r2, r3
 8004270:	d107      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004280:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004288:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	069b      	lsls	r3, r3, #26
 8004292:	429a      	cmp	r2, r3
 8004294:	d107      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80042a4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff f9e8 	bl	8003680 <LL_ADC_IsEnabled>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f040 81ea 	bne.w	800468c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	6819      	ldr	r1, [r3, #0]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	461a      	mov	r2, r3
 80042c6:	f7ff f92b 	bl	8003520 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	4a7a      	ldr	r2, [pc, #488]	@ (80044b8 <HAL_ADC_ConfigChannel+0x798>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	f040 80e0 	bne.w	8004496 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4977      	ldr	r1, [pc, #476]	@ (80044bc <HAL_ADC_ConfigChannel+0x79c>)
 80042e0:	428b      	cmp	r3, r1
 80042e2:	d147      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x654>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4975      	ldr	r1, [pc, #468]	@ (80044c0 <HAL_ADC_ConfigChannel+0x7a0>)
 80042ea:	428b      	cmp	r3, r1
 80042ec:	d040      	beq.n	8004370 <HAL_ADC_ConfigChannel+0x650>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4974      	ldr	r1, [pc, #464]	@ (80044c4 <HAL_ADC_ConfigChannel+0x7a4>)
 80042f4:	428b      	cmp	r3, r1
 80042f6:	d039      	beq.n	800436c <HAL_ADC_ConfigChannel+0x64c>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4972      	ldr	r1, [pc, #456]	@ (80044c8 <HAL_ADC_ConfigChannel+0x7a8>)
 80042fe:	428b      	cmp	r3, r1
 8004300:	d032      	beq.n	8004368 <HAL_ADC_ConfigChannel+0x648>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4971      	ldr	r1, [pc, #452]	@ (80044cc <HAL_ADC_ConfigChannel+0x7ac>)
 8004308:	428b      	cmp	r3, r1
 800430a:	d02b      	beq.n	8004364 <HAL_ADC_ConfigChannel+0x644>
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	496f      	ldr	r1, [pc, #444]	@ (80044d0 <HAL_ADC_ConfigChannel+0x7b0>)
 8004312:	428b      	cmp	r3, r1
 8004314:	d024      	beq.n	8004360 <HAL_ADC_ConfigChannel+0x640>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	496e      	ldr	r1, [pc, #440]	@ (80044d4 <HAL_ADC_ConfigChannel+0x7b4>)
 800431c:	428b      	cmp	r3, r1
 800431e:	d01d      	beq.n	800435c <HAL_ADC_ConfigChannel+0x63c>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	496c      	ldr	r1, [pc, #432]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 8004326:	428b      	cmp	r3, r1
 8004328:	d016      	beq.n	8004358 <HAL_ADC_ConfigChannel+0x638>
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	496b      	ldr	r1, [pc, #428]	@ (80044dc <HAL_ADC_ConfigChannel+0x7bc>)
 8004330:	428b      	cmp	r3, r1
 8004332:	d00f      	beq.n	8004354 <HAL_ADC_ConfigChannel+0x634>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4969      	ldr	r1, [pc, #420]	@ (80044e0 <HAL_ADC_ConfigChannel+0x7c0>)
 800433a:	428b      	cmp	r3, r1
 800433c:	d008      	beq.n	8004350 <HAL_ADC_ConfigChannel+0x630>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4968      	ldr	r1, [pc, #416]	@ (80044e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8004344:	428b      	cmp	r3, r1
 8004346:	d101      	bne.n	800434c <HAL_ADC_ConfigChannel+0x62c>
 8004348:	4b67      	ldr	r3, [pc, #412]	@ (80044e8 <HAL_ADC_ConfigChannel+0x7c8>)
 800434a:	e0a0      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800434c:	2300      	movs	r3, #0
 800434e:	e09e      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004350:	4b66      	ldr	r3, [pc, #408]	@ (80044ec <HAL_ADC_ConfigChannel+0x7cc>)
 8004352:	e09c      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004354:	4b66      	ldr	r3, [pc, #408]	@ (80044f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8004356:	e09a      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004358:	4b60      	ldr	r3, [pc, #384]	@ (80044dc <HAL_ADC_ConfigChannel+0x7bc>)
 800435a:	e098      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800435c:	4b5e      	ldr	r3, [pc, #376]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 800435e:	e096      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004360:	4b64      	ldr	r3, [pc, #400]	@ (80044f4 <HAL_ADC_ConfigChannel+0x7d4>)
 8004362:	e094      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004364:	4b64      	ldr	r3, [pc, #400]	@ (80044f8 <HAL_ADC_ConfigChannel+0x7d8>)
 8004366:	e092      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004368:	4b64      	ldr	r3, [pc, #400]	@ (80044fc <HAL_ADC_ConfigChannel+0x7dc>)
 800436a:	e090      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800436c:	4b64      	ldr	r3, [pc, #400]	@ (8004500 <HAL_ADC_ConfigChannel+0x7e0>)
 800436e:	e08e      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004370:	2301      	movs	r3, #1
 8004372:	e08c      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4962      	ldr	r1, [pc, #392]	@ (8004504 <HAL_ADC_ConfigChannel+0x7e4>)
 800437a:	428b      	cmp	r3, r1
 800437c:	d140      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x6e0>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	494f      	ldr	r1, [pc, #316]	@ (80044c0 <HAL_ADC_ConfigChannel+0x7a0>)
 8004384:	428b      	cmp	r3, r1
 8004386:	d039      	beq.n	80043fc <HAL_ADC_ConfigChannel+0x6dc>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	494d      	ldr	r1, [pc, #308]	@ (80044c4 <HAL_ADC_ConfigChannel+0x7a4>)
 800438e:	428b      	cmp	r3, r1
 8004390:	d032      	beq.n	80043f8 <HAL_ADC_ConfigChannel+0x6d8>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	494c      	ldr	r1, [pc, #304]	@ (80044c8 <HAL_ADC_ConfigChannel+0x7a8>)
 8004398:	428b      	cmp	r3, r1
 800439a:	d02b      	beq.n	80043f4 <HAL_ADC_ConfigChannel+0x6d4>
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	494a      	ldr	r1, [pc, #296]	@ (80044cc <HAL_ADC_ConfigChannel+0x7ac>)
 80043a2:	428b      	cmp	r3, r1
 80043a4:	d024      	beq.n	80043f0 <HAL_ADC_ConfigChannel+0x6d0>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4949      	ldr	r1, [pc, #292]	@ (80044d0 <HAL_ADC_ConfigChannel+0x7b0>)
 80043ac:	428b      	cmp	r3, r1
 80043ae:	d01d      	beq.n	80043ec <HAL_ADC_ConfigChannel+0x6cc>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4947      	ldr	r1, [pc, #284]	@ (80044d4 <HAL_ADC_ConfigChannel+0x7b4>)
 80043b6:	428b      	cmp	r3, r1
 80043b8:	d016      	beq.n	80043e8 <HAL_ADC_ConfigChannel+0x6c8>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4946      	ldr	r1, [pc, #280]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 80043c0:	428b      	cmp	r3, r1
 80043c2:	d00f      	beq.n	80043e4 <HAL_ADC_ConfigChannel+0x6c4>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4944      	ldr	r1, [pc, #272]	@ (80044dc <HAL_ADC_ConfigChannel+0x7bc>)
 80043ca:	428b      	cmp	r3, r1
 80043cc:	d008      	beq.n	80043e0 <HAL_ADC_ConfigChannel+0x6c0>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4944      	ldr	r1, [pc, #272]	@ (80044e4 <HAL_ADC_ConfigChannel+0x7c4>)
 80043d4:	428b      	cmp	r3, r1
 80043d6:	d101      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x6bc>
 80043d8:	4b43      	ldr	r3, [pc, #268]	@ (80044e8 <HAL_ADC_ConfigChannel+0x7c8>)
 80043da:	e058      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043dc:	2300      	movs	r3, #0
 80043de:	e056      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043e0:	4b43      	ldr	r3, [pc, #268]	@ (80044f0 <HAL_ADC_ConfigChannel+0x7d0>)
 80043e2:	e054      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043e4:	4b3d      	ldr	r3, [pc, #244]	@ (80044dc <HAL_ADC_ConfigChannel+0x7bc>)
 80043e6:	e052      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043e8:	4b3b      	ldr	r3, [pc, #236]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 80043ea:	e050      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043ec:	4b41      	ldr	r3, [pc, #260]	@ (80044f4 <HAL_ADC_ConfigChannel+0x7d4>)
 80043ee:	e04e      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043f0:	4b41      	ldr	r3, [pc, #260]	@ (80044f8 <HAL_ADC_ConfigChannel+0x7d8>)
 80043f2:	e04c      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043f4:	4b41      	ldr	r3, [pc, #260]	@ (80044fc <HAL_ADC_ConfigChannel+0x7dc>)
 80043f6:	e04a      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043f8:	4b41      	ldr	r3, [pc, #260]	@ (8004500 <HAL_ADC_ConfigChannel+0x7e0>)
 80043fa:	e048      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 80043fc:	2301      	movs	r3, #1
 80043fe:	e046      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4940      	ldr	r1, [pc, #256]	@ (8004508 <HAL_ADC_ConfigChannel+0x7e8>)
 8004406:	428b      	cmp	r3, r1
 8004408:	d140      	bne.n	800448c <HAL_ADC_ConfigChannel+0x76c>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	492c      	ldr	r1, [pc, #176]	@ (80044c0 <HAL_ADC_ConfigChannel+0x7a0>)
 8004410:	428b      	cmp	r3, r1
 8004412:	d039      	beq.n	8004488 <HAL_ADC_ConfigChannel+0x768>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	492a      	ldr	r1, [pc, #168]	@ (80044c4 <HAL_ADC_ConfigChannel+0x7a4>)
 800441a:	428b      	cmp	r3, r1
 800441c:	d032      	beq.n	8004484 <HAL_ADC_ConfigChannel+0x764>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4929      	ldr	r1, [pc, #164]	@ (80044c8 <HAL_ADC_ConfigChannel+0x7a8>)
 8004424:	428b      	cmp	r3, r1
 8004426:	d02b      	beq.n	8004480 <HAL_ADC_ConfigChannel+0x760>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4927      	ldr	r1, [pc, #156]	@ (80044cc <HAL_ADC_ConfigChannel+0x7ac>)
 800442e:	428b      	cmp	r3, r1
 8004430:	d024      	beq.n	800447c <HAL_ADC_ConfigChannel+0x75c>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4926      	ldr	r1, [pc, #152]	@ (80044d0 <HAL_ADC_ConfigChannel+0x7b0>)
 8004438:	428b      	cmp	r3, r1
 800443a:	d01d      	beq.n	8004478 <HAL_ADC_ConfigChannel+0x758>
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4924      	ldr	r1, [pc, #144]	@ (80044d4 <HAL_ADC_ConfigChannel+0x7b4>)
 8004442:	428b      	cmp	r3, r1
 8004444:	d016      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x754>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4923      	ldr	r1, [pc, #140]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 800444c:	428b      	cmp	r3, r1
 800444e:	d00f      	beq.n	8004470 <HAL_ADC_ConfigChannel+0x750>
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4926      	ldr	r1, [pc, #152]	@ (80044f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8004456:	428b      	cmp	r3, r1
 8004458:	d008      	beq.n	800446c <HAL_ADC_ConfigChannel+0x74c>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	492b      	ldr	r1, [pc, #172]	@ (800450c <HAL_ADC_ConfigChannel+0x7ec>)
 8004460:	428b      	cmp	r3, r1
 8004462:	d101      	bne.n	8004468 <HAL_ADC_ConfigChannel+0x748>
 8004464:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_ADC_ConfigChannel+0x7f0>)
 8004466:	e012      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004468:	2300      	movs	r3, #0
 800446a:	e010      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800446c:	4b27      	ldr	r3, [pc, #156]	@ (800450c <HAL_ADC_ConfigChannel+0x7ec>)
 800446e:	e00e      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004470:	4b1a      	ldr	r3, [pc, #104]	@ (80044dc <HAL_ADC_ConfigChannel+0x7bc>)
 8004472:	e00c      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004474:	4b18      	ldr	r3, [pc, #96]	@ (80044d8 <HAL_ADC_ConfigChannel+0x7b8>)
 8004476:	e00a      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004478:	4b1e      	ldr	r3, [pc, #120]	@ (80044f4 <HAL_ADC_ConfigChannel+0x7d4>)
 800447a:	e008      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800447c:	4b1e      	ldr	r3, [pc, #120]	@ (80044f8 <HAL_ADC_ConfigChannel+0x7d8>)
 800447e:	e006      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004480:	4b1e      	ldr	r3, [pc, #120]	@ (80044fc <HAL_ADC_ConfigChannel+0x7dc>)
 8004482:	e004      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004484:	4b1e      	ldr	r3, [pc, #120]	@ (8004500 <HAL_ADC_ConfigChannel+0x7e0>)
 8004486:	e002      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 8004488:	2301      	movs	r3, #1
 800448a:	e000      	b.n	800448e <HAL_ADC_ConfigChannel+0x76e>
 800448c:	2300      	movs	r3, #0
 800448e:	4619      	mov	r1, r3
 8004490:	4610      	mov	r0, r2
 8004492:	f7fe fe71 	bl	8003178 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	f280 80f6 	bge.w	800468c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a05      	ldr	r2, [pc, #20]	@ (80044bc <HAL_ADC_ConfigChannel+0x79c>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d004      	beq.n	80044b4 <HAL_ADC_ConfigChannel+0x794>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a15      	ldr	r2, [pc, #84]	@ (8004504 <HAL_ADC_ConfigChannel+0x7e4>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d131      	bne.n	8004518 <HAL_ADC_ConfigChannel+0x7f8>
 80044b4:	4b17      	ldr	r3, [pc, #92]	@ (8004514 <HAL_ADC_ConfigChannel+0x7f4>)
 80044b6:	e030      	b.n	800451a <HAL_ADC_ConfigChannel+0x7fa>
 80044b8:	47ff0000 	.word	0x47ff0000
 80044bc:	40022000 	.word	0x40022000
 80044c0:	04300002 	.word	0x04300002
 80044c4:	08600004 	.word	0x08600004
 80044c8:	0c900008 	.word	0x0c900008
 80044cc:	10c00010 	.word	0x10c00010
 80044d0:	14f00020 	.word	0x14f00020
 80044d4:	2a000400 	.word	0x2a000400
 80044d8:	2e300800 	.word	0x2e300800
 80044dc:	32601000 	.word	0x32601000
 80044e0:	43210000 	.word	0x43210000
 80044e4:	4b840000 	.word	0x4b840000
 80044e8:	4fb80000 	.word	0x4fb80000
 80044ec:	47520000 	.word	0x47520000
 80044f0:	36902000 	.word	0x36902000
 80044f4:	25b00200 	.word	0x25b00200
 80044f8:	21800100 	.word	0x21800100
 80044fc:	1d500080 	.word	0x1d500080
 8004500:	19200040 	.word	0x19200040
 8004504:	40022100 	.word	0x40022100
 8004508:	58026000 	.word	0x58026000
 800450c:	3ac04000 	.word	0x3ac04000
 8004510:	3ef08000 	.word	0x3ef08000
 8004514:	40022300 	.word	0x40022300
 8004518:	4b61      	ldr	r3, [pc, #388]	@ (80046a0 <HAL_ADC_ConfigChannel+0x980>)
 800451a:	4618      	mov	r0, r3
 800451c:	f7fe fe1e 	bl	800315c <LL_ADC_GetCommonPathInternalCh>
 8004520:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a5f      	ldr	r2, [pc, #380]	@ (80046a4 <HAL_ADC_ConfigChannel+0x984>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d004      	beq.n	8004536 <HAL_ADC_ConfigChannel+0x816>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a5d      	ldr	r2, [pc, #372]	@ (80046a8 <HAL_ADC_ConfigChannel+0x988>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d10e      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x834>
 8004536:	485b      	ldr	r0, [pc, #364]	@ (80046a4 <HAL_ADC_ConfigChannel+0x984>)
 8004538:	f7ff f8a2 	bl	8003680 <LL_ADC_IsEnabled>
 800453c:	4604      	mov	r4, r0
 800453e:	485a      	ldr	r0, [pc, #360]	@ (80046a8 <HAL_ADC_ConfigChannel+0x988>)
 8004540:	f7ff f89e 	bl	8003680 <LL_ADC_IsEnabled>
 8004544:	4603      	mov	r3, r0
 8004546:	4323      	orrs	r3, r4
 8004548:	2b00      	cmp	r3, #0
 800454a:	bf0c      	ite	eq
 800454c:	2301      	moveq	r3, #1
 800454e:	2300      	movne	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	e008      	b.n	8004566 <HAL_ADC_ConfigChannel+0x846>
 8004554:	4855      	ldr	r0, [pc, #340]	@ (80046ac <HAL_ADC_ConfigChannel+0x98c>)
 8004556:	f7ff f893 	bl	8003680 <LL_ADC_IsEnabled>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	bf0c      	ite	eq
 8004560:	2301      	moveq	r3, #1
 8004562:	2300      	movne	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d07d      	beq.n	8004666 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a50      	ldr	r2, [pc, #320]	@ (80046b0 <HAL_ADC_ConfigChannel+0x990>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d130      	bne.n	80045d6 <HAL_ADC_ConfigChannel+0x8b6>
 8004574:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d12b      	bne.n	80045d6 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a4a      	ldr	r2, [pc, #296]	@ (80046ac <HAL_ADC_ConfigChannel+0x98c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	f040 8081 	bne.w	800468c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a45      	ldr	r2, [pc, #276]	@ (80046a4 <HAL_ADC_ConfigChannel+0x984>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d004      	beq.n	800459e <HAL_ADC_ConfigChannel+0x87e>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a43      	ldr	r2, [pc, #268]	@ (80046a8 <HAL_ADC_ConfigChannel+0x988>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d101      	bne.n	80045a2 <HAL_ADC_ConfigChannel+0x882>
 800459e:	4a45      	ldr	r2, [pc, #276]	@ (80046b4 <HAL_ADC_ConfigChannel+0x994>)
 80045a0:	e000      	b.n	80045a4 <HAL_ADC_ConfigChannel+0x884>
 80045a2:	4a3f      	ldr	r2, [pc, #252]	@ (80046a0 <HAL_ADC_ConfigChannel+0x980>)
 80045a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80045a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045aa:	4619      	mov	r1, r3
 80045ac:	4610      	mov	r0, r2
 80045ae:	f7fe fdc2 	bl	8003136 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045b2:	4b41      	ldr	r3, [pc, #260]	@ (80046b8 <HAL_ADC_ConfigChannel+0x998>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	099b      	lsrs	r3, r3, #6
 80045b8:	4a40      	ldr	r2, [pc, #256]	@ (80046bc <HAL_ADC_ConfigChannel+0x99c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	099b      	lsrs	r3, r3, #6
 80045c0:	3301      	adds	r3, #1
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80045c6:	e002      	b.n	80045ce <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1f9      	bne.n	80045c8 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045d4:	e05a      	b.n	800468c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a39      	ldr	r2, [pc, #228]	@ (80046c0 <HAL_ADC_ConfigChannel+0x9a0>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d11e      	bne.n	800461e <HAL_ADC_ConfigChannel+0x8fe>
 80045e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80045e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d119      	bne.n	800461e <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a2f      	ldr	r2, [pc, #188]	@ (80046ac <HAL_ADC_ConfigChannel+0x98c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d14b      	bne.n	800468c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a2a      	ldr	r2, [pc, #168]	@ (80046a4 <HAL_ADC_ConfigChannel+0x984>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d004      	beq.n	8004608 <HAL_ADC_ConfigChannel+0x8e8>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a29      	ldr	r2, [pc, #164]	@ (80046a8 <HAL_ADC_ConfigChannel+0x988>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d101      	bne.n	800460c <HAL_ADC_ConfigChannel+0x8ec>
 8004608:	4a2a      	ldr	r2, [pc, #168]	@ (80046b4 <HAL_ADC_ConfigChannel+0x994>)
 800460a:	e000      	b.n	800460e <HAL_ADC_ConfigChannel+0x8ee>
 800460c:	4a24      	ldr	r2, [pc, #144]	@ (80046a0 <HAL_ADC_ConfigChannel+0x980>)
 800460e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004610:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004614:	4619      	mov	r1, r3
 8004616:	4610      	mov	r0, r2
 8004618:	f7fe fd8d 	bl	8003136 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800461c:	e036      	b.n	800468c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a28      	ldr	r2, [pc, #160]	@ (80046c4 <HAL_ADC_ConfigChannel+0x9a4>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d131      	bne.n	800468c <HAL_ADC_ConfigChannel+0x96c>
 8004628:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800462a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d12c      	bne.n	800468c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <HAL_ADC_ConfigChannel+0x98c>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d127      	bne.n	800468c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a18      	ldr	r2, [pc, #96]	@ (80046a4 <HAL_ADC_ConfigChannel+0x984>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_ADC_ConfigChannel+0x930>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a17      	ldr	r2, [pc, #92]	@ (80046a8 <HAL_ADC_ConfigChannel+0x988>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_ADC_ConfigChannel+0x934>
 8004650:	4a18      	ldr	r2, [pc, #96]	@ (80046b4 <HAL_ADC_ConfigChannel+0x994>)
 8004652:	e000      	b.n	8004656 <HAL_ADC_ConfigChannel+0x936>
 8004654:	4a12      	ldr	r2, [pc, #72]	@ (80046a0 <HAL_ADC_ConfigChannel+0x980>)
 8004656:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004658:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800465c:	4619      	mov	r1, r3
 800465e:	4610      	mov	r0, r2
 8004660:	f7fe fd69 	bl	8003136 <LL_ADC_SetCommonPathInternalCh>
 8004664:	e012      	b.n	800468c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	f043 0220 	orr.w	r2, r3, #32
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8004678:	e008      	b.n	800468c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467e:	f043 0220 	orr.w	r2, r3, #32
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004694:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8004698:	4618      	mov	r0, r3
 800469a:	3794      	adds	r7, #148	@ 0x94
 800469c:	46bd      	mov	sp, r7
 800469e:	bd90      	pop	{r4, r7, pc}
 80046a0:	58026300 	.word	0x58026300
 80046a4:	40022000 	.word	0x40022000
 80046a8:	40022100 	.word	0x40022100
 80046ac:	58026000 	.word	0x58026000
 80046b0:	c7520000 	.word	0xc7520000
 80046b4:	40022300 	.word	0x40022300
 80046b8:	24000000 	.word	0x24000000
 80046bc:	053e2d63 	.word	0x053e2d63
 80046c0:	c3210000 	.word	0xc3210000
 80046c4:	cb840000 	.word	0xcb840000

080046c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7fe ffd3 	bl	8003680 <LL_ADC_IsEnabled>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d16e      	bne.n	80047be <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	4b38      	ldr	r3, [pc, #224]	@ (80047c8 <ADC_Enable+0x100>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00d      	beq.n	800470a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f2:	f043 0210 	orr.w	r2, r3, #16
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046fe:	f043 0201 	orr.w	r2, r3, #1
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e05a      	b.n	80047c0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4618      	mov	r0, r3
 8004710:	f7fe ffa2 	bl	8003658 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004714:	f7fe fcb6 	bl	8003084 <HAL_GetTick>
 8004718:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a2b      	ldr	r2, [pc, #172]	@ (80047cc <ADC_Enable+0x104>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d004      	beq.n	800472e <ADC_Enable+0x66>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a29      	ldr	r2, [pc, #164]	@ (80047d0 <ADC_Enable+0x108>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d101      	bne.n	8004732 <ADC_Enable+0x6a>
 800472e:	4b29      	ldr	r3, [pc, #164]	@ (80047d4 <ADC_Enable+0x10c>)
 8004730:	e000      	b.n	8004734 <ADC_Enable+0x6c>
 8004732:	4b29      	ldr	r3, [pc, #164]	@ (80047d8 <ADC_Enable+0x110>)
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe ff33 	bl	80035a0 <LL_ADC_GetMultimode>
 800473a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a23      	ldr	r2, [pc, #140]	@ (80047d0 <ADC_Enable+0x108>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d002      	beq.n	800474c <ADC_Enable+0x84>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	e000      	b.n	800474e <ADC_Enable+0x86>
 800474c:	4b1f      	ldr	r3, [pc, #124]	@ (80047cc <ADC_Enable+0x104>)
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6812      	ldr	r2, [r2, #0]
 8004752:	4293      	cmp	r3, r2
 8004754:	d02c      	beq.n	80047b0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d130      	bne.n	80047be <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800475c:	e028      	b.n	80047b0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4618      	mov	r0, r3
 8004764:	f7fe ff8c 	bl	8003680 <LL_ADC_IsEnabled>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d104      	bne.n	8004778 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7fe ff70 	bl	8003658 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004778:	f7fe fc84 	bl	8003084 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d914      	bls.n	80047b0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b01      	cmp	r3, #1
 8004792:	d00d      	beq.n	80047b0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004798:	f043 0210 	orr.w	r2, r3, #16
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047a4:	f043 0201 	orr.w	r2, r3, #1
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e007      	b.n	80047c0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d1cf      	bne.n	800475e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	8000003f 	.word	0x8000003f
 80047cc:	40022000 	.word	0x40022000
 80047d0:	40022100 	.word	0x40022100
 80047d4:	40022300 	.word	0x40022300
 80047d8:	58026300 	.word	0x58026300

080047dc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d14b      	bne.n	800488e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b00      	cmp	r3, #0
 800480e:	d021      	beq.n	8004854 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f7fe fddb 	bl	80033d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d032      	beq.n	8004886 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d12b      	bne.n	8004886 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004832:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800483e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d11f      	bne.n	8004886 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484a:	f043 0201 	orr.w	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	661a      	str	r2, [r3, #96]	@ 0x60
 8004852:	e018      	b.n	8004886 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d111      	bne.n	8004886 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004866:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d105      	bne.n	8004886 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800487e:	f043 0201 	orr.w	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f7ff fa2c 	bl	8003ce4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800488c:	e00e      	b.n	80048ac <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004892:	f003 0310 	and.w	r3, r3, #16
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f7ff fa36 	bl	8003d0c <HAL_ADC_ErrorCallback>
}
 80048a0:	e004      	b.n	80048ac <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	4798      	blx	r3
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7ff fa18 	bl	8003cf8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80048c8:	bf00      	nop
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048dc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048ee:	f043 0204 	orr.w	r2, r3, #4
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f7ff fa08 	bl	8003d0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80048fc:	bf00      	nop
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a6c      	ldr	r2, [pc, #432]	@ (8004ac4 <ADC_ConfigureBoostMode+0x1c0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d004      	beq.n	8004920 <ADC_ConfigureBoostMode+0x1c>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a6b      	ldr	r2, [pc, #428]	@ (8004ac8 <ADC_ConfigureBoostMode+0x1c4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d109      	bne.n	8004934 <ADC_ConfigureBoostMode+0x30>
 8004920:	4b6a      	ldr	r3, [pc, #424]	@ (8004acc <ADC_ConfigureBoostMode+0x1c8>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004928:	2b00      	cmp	r3, #0
 800492a:	bf14      	ite	ne
 800492c:	2301      	movne	r3, #1
 800492e:	2300      	moveq	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e008      	b.n	8004946 <ADC_ConfigureBoostMode+0x42>
 8004934:	4b66      	ldr	r3, [pc, #408]	@ (8004ad0 <ADC_ConfigureBoostMode+0x1cc>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800493c:	2b00      	cmp	r3, #0
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d01c      	beq.n	8004984 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800494a:	f005 fc49 	bl	800a1e0 <HAL_RCC_GetHCLKFreq>
 800494e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004958:	d010      	beq.n	800497c <ADC_ConfigureBoostMode+0x78>
 800495a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800495e:	d873      	bhi.n	8004a48 <ADC_ConfigureBoostMode+0x144>
 8004960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004964:	d002      	beq.n	800496c <ADC_ConfigureBoostMode+0x68>
 8004966:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800496a:	d16d      	bne.n	8004a48 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	0c1b      	lsrs	r3, r3, #16
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	fbb2 f3f3 	udiv	r3, r2, r3
 8004978:	60fb      	str	r3, [r7, #12]
        break;
 800497a:	e068      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	089b      	lsrs	r3, r3, #2
 8004980:	60fb      	str	r3, [r7, #12]
        break;
 8004982:	e064      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004984:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004988:	f04f 0100 	mov.w	r1, #0
 800498c:	f006 fe66 	bl	800b65c <HAL_RCCEx_GetPeriphCLKFreq>
 8004990:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800499a:	d051      	beq.n	8004a40 <ADC_ConfigureBoostMode+0x13c>
 800499c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80049a0:	d854      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049a2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80049a6:	d047      	beq.n	8004a38 <ADC_ConfigureBoostMode+0x134>
 80049a8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80049ac:	d84e      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049ae:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80049b2:	d03d      	beq.n	8004a30 <ADC_ConfigureBoostMode+0x12c>
 80049b4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80049b8:	d848      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049be:	d033      	beq.n	8004a28 <ADC_ConfigureBoostMode+0x124>
 80049c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049c4:	d842      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049c6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80049ca:	d029      	beq.n	8004a20 <ADC_ConfigureBoostMode+0x11c>
 80049cc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80049d0:	d83c      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049d2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80049d6:	d01a      	beq.n	8004a0e <ADC_ConfigureBoostMode+0x10a>
 80049d8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80049dc:	d836      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049de:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80049e2:	d014      	beq.n	8004a0e <ADC_ConfigureBoostMode+0x10a>
 80049e4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80049e8:	d830      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ee:	d00e      	beq.n	8004a0e <ADC_ConfigureBoostMode+0x10a>
 80049f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f4:	d82a      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 80049f6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80049fa:	d008      	beq.n	8004a0e <ADC_ConfigureBoostMode+0x10a>
 80049fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004a00:	d824      	bhi.n	8004a4c <ADC_ConfigureBoostMode+0x148>
 8004a02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a06:	d002      	beq.n	8004a0e <ADC_ConfigureBoostMode+0x10a>
 8004a08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a0c:	d11e      	bne.n	8004a4c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	0c9b      	lsrs	r3, r3, #18
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1c:	60fb      	str	r3, [r7, #12]
        break;
 8004a1e:	e016      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	091b      	lsrs	r3, r3, #4
 8004a24:	60fb      	str	r3, [r7, #12]
        break;
 8004a26:	e012      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	095b      	lsrs	r3, r3, #5
 8004a2c:	60fb      	str	r3, [r7, #12]
        break;
 8004a2e:	e00e      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	099b      	lsrs	r3, r3, #6
 8004a34:	60fb      	str	r3, [r7, #12]
        break;
 8004a36:	e00a      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	09db      	lsrs	r3, r3, #7
 8004a3c:	60fb      	str	r3, [r7, #12]
        break;
 8004a3e:	e006      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	60fb      	str	r3, [r7, #12]
        break;
 8004a46:	e002      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
        break;
 8004a48:	bf00      	nop
 8004a4a:	e000      	b.n	8004a4e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004a4c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	085b      	lsrs	r3, r3, #1
 8004a52:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad4 <ADC_ConfigureBoostMode+0x1d0>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d808      	bhi.n	8004a6e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689a      	ldr	r2, [r3, #8]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a6a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004a6c:	e025      	b.n	8004aba <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4a19      	ldr	r2, [pc, #100]	@ (8004ad8 <ADC_ConfigureBoostMode+0x1d4>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d80a      	bhi.n	8004a8c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a88:	609a      	str	r2, [r3, #8]
}
 8004a8a:	e016      	b.n	8004aba <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4a13      	ldr	r2, [pc, #76]	@ (8004adc <ADC_ConfigureBoostMode+0x1d8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d80a      	bhi.n	8004aaa <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aa6:	609a      	str	r2, [r3, #8]
}
 8004aa8:	e007      	b.n	8004aba <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689a      	ldr	r2, [r3, #8]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004ab8:	609a      	str	r2, [r3, #8]
}
 8004aba:	bf00      	nop
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40022000 	.word	0x40022000
 8004ac8:	40022100 	.word	0x40022100
 8004acc:	40022300 	.word	0x40022300
 8004ad0:	58026300 	.word	0x58026300
 8004ad4:	005f5e10 	.word	0x005f5e10
 8004ad8:	00bebc20 	.word	0x00bebc20
 8004adc:	017d7840 	.word	0x017d7840

08004ae0 <LL_ADC_IsEnabled>:
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <LL_ADC_IsEnabled+0x18>
 8004af4:	2301      	movs	r3, #1
 8004af6:	e000      	b.n	8004afa <LL_ADC_IsEnabled+0x1a>
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <LL_ADC_REG_IsConversionOngoing>:
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d101      	bne.n	8004b1e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b2c:	b590      	push	{r4, r7, lr}
 8004b2e:	b0a3      	sub	sp, #140	@ 0x8c
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b36:	2300      	movs	r3, #0
 8004b38:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e0c1      	b.n	8004cce <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004b52:	2300      	movs	r3, #0
 8004b54:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004b56:	2300      	movs	r3, #0
 8004b58:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a5e      	ldr	r2, [pc, #376]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d102      	bne.n	8004b6a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b64:	4b5d      	ldr	r3, [pc, #372]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	e001      	b.n	8004b6e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10b      	bne.n	8004b8c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b78:	f043 0220 	orr.w	r2, r3, #32
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0a0      	b.n	8004cce <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff ffb9 	bl	8004b06 <LL_ADC_REG_IsConversionOngoing>
 8004b94:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff ffb2 	bl	8004b06 <LL_ADC_REG_IsConversionOngoing>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f040 8081 	bne.w	8004cac <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004baa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d17c      	bne.n	8004cac <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a48      	ldr	r2, [pc, #288]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d004      	beq.n	8004bc6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a46      	ldr	r2, [pc, #280]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d101      	bne.n	8004bca <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004bc6:	4b46      	ldr	r3, [pc, #280]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004bc8:	e000      	b.n	8004bcc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004bca:	4b46      	ldr	r3, [pc, #280]	@ (8004ce4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d039      	beq.n	8004c4a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004bd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004be6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a3a      	ldr	r2, [pc, #232]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d004      	beq.n	8004bfc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a39      	ldr	r2, [pc, #228]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d10e      	bne.n	8004c1a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004bfc:	4836      	ldr	r0, [pc, #216]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bfe:	f7ff ff6f 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c02:	4604      	mov	r4, r0
 8004c04:	4835      	ldr	r0, [pc, #212]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c06:	f7ff ff6b 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	4323      	orrs	r3, r4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf0c      	ite	eq
 8004c12:	2301      	moveq	r3, #1
 8004c14:	2300      	movne	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e008      	b.n	8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004c1a:	4833      	ldr	r0, [pc, #204]	@ (8004ce8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c1c:	f7ff ff60 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d047      	beq.n	8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	4b2d      	ldr	r3, [pc, #180]	@ (8004cec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004c36:	4013      	ands	r3, r2
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	6811      	ldr	r1, [r2, #0]
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	6892      	ldr	r2, [r2, #8]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	431a      	orrs	r2, r3
 8004c44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c46:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c48:	e03a      	b.n	8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004c4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c54:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d004      	beq.n	8004c6a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a1d      	ldr	r2, [pc, #116]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d10e      	bne.n	8004c88 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004c6a:	481b      	ldr	r0, [pc, #108]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c6c:	f7ff ff38 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c70:	4604      	mov	r4, r0
 8004c72:	481a      	ldr	r0, [pc, #104]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c74:	f7ff ff34 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	4323      	orrs	r3, r4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bf0c      	ite	eq
 8004c80:	2301      	moveq	r3, #1
 8004c82:	2300      	movne	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e008      	b.n	8004c9a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004c88:	4817      	ldr	r0, [pc, #92]	@ (8004ce8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c8a:	f7ff ff29 	bl	8004ae0 <LL_ADC_IsEnabled>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d010      	beq.n	8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	4b12      	ldr	r3, [pc, #72]	@ (8004cec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004ca8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004caa:	e009      	b.n	8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004cbe:	e000      	b.n	8004cc2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cc0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004cca:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	378c      	adds	r7, #140	@ 0x8c
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd90      	pop	{r4, r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40022000 	.word	0x40022000
 8004cdc:	40022100 	.word	0x40022100
 8004ce0:	40022300 	.word	0x40022300
 8004ce4:	58026300 	.word	0x58026300
 8004ce8:	58026000 	.word	0x58026000
 8004cec:	fffff0e0 	.word	0xfffff0e0

08004cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d00:	4b0b      	ldr	r3, [pc, #44]	@ (8004d30 <__NVIC_SetPriorityGrouping+0x40>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d18:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <__NVIC_SetPriorityGrouping+0x44>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d1e:	4a04      	ldr	r2, [pc, #16]	@ (8004d30 <__NVIC_SetPriorityGrouping+0x40>)
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	60d3      	str	r3, [r2, #12]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr
 8004d30:	e000ed00 	.word	0xe000ed00
 8004d34:	05fa0000 	.word	0x05fa0000

08004d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d3c:	4b04      	ldr	r3, [pc, #16]	@ (8004d50 <__NVIC_GetPriorityGrouping+0x18>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	0a1b      	lsrs	r3, r3, #8
 8004d42:	f003 0307 	and.w	r3, r3, #7
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	e000ed00 	.word	0xe000ed00

08004d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	db0b      	blt.n	8004d7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d66:	88fb      	ldrh	r3, [r7, #6]
 8004d68:	f003 021f 	and.w	r2, r3, #31
 8004d6c:	4907      	ldr	r1, [pc, #28]	@ (8004d8c <__NVIC_EnableIRQ+0x38>)
 8004d6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	2001      	movs	r0, #1
 8004d76:	fa00 f202 	lsl.w	r2, r0, r2
 8004d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	e000e100 	.word	0xe000e100

08004d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	4603      	mov	r3, r0
 8004d98:	6039      	str	r1, [r7, #0]
 8004d9a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	db0a      	blt.n	8004dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	490c      	ldr	r1, [pc, #48]	@ (8004ddc <__NVIC_SetPriority+0x4c>)
 8004daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004dae:	0112      	lsls	r2, r2, #4
 8004db0:	b2d2      	uxtb	r2, r2
 8004db2:	440b      	add	r3, r1
 8004db4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004db8:	e00a      	b.n	8004dd0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	b2da      	uxtb	r2, r3
 8004dbe:	4908      	ldr	r1, [pc, #32]	@ (8004de0 <__NVIC_SetPriority+0x50>)
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	3b04      	subs	r3, #4
 8004dc8:	0112      	lsls	r2, r2, #4
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	440b      	add	r3, r1
 8004dce:	761a      	strb	r2, [r3, #24]
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	e000e100 	.word	0xe000e100
 8004de0:	e000ed00 	.word	0xe000ed00

08004de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b089      	sub	sp, #36	@ 0x24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f1c3 0307 	rsb	r3, r3, #7
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	bf28      	it	cs
 8004e02:	2304      	movcs	r3, #4
 8004e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3304      	adds	r3, #4
 8004e0a:	2b06      	cmp	r3, #6
 8004e0c:	d902      	bls.n	8004e14 <NVIC_EncodePriority+0x30>
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	3b03      	subs	r3, #3
 8004e12:	e000      	b.n	8004e16 <NVIC_EncodePriority+0x32>
 8004e14:	2300      	movs	r3, #0
 8004e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e18:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e22:	43da      	mvns	r2, r3
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	401a      	ands	r2, r3
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	fa01 f303 	lsl.w	r3, r1, r3
 8004e36:	43d9      	mvns	r1, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e3c:	4313      	orrs	r3, r2
         );
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3724      	adds	r7, #36	@ 0x24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7ff ff4c 	bl	8004cf0 <__NVIC_SetPriorityGrouping>
}
 8004e58:	bf00      	nop
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	4603      	mov	r3, r0
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
 8004e6c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e6e:	f7ff ff63 	bl	8004d38 <__NVIC_GetPriorityGrouping>
 8004e72:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	68b9      	ldr	r1, [r7, #8]
 8004e78:	6978      	ldr	r0, [r7, #20]
 8004e7a:	f7ff ffb3 	bl	8004de4 <NVIC_EncodePriority>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e84:	4611      	mov	r1, r2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff ff82 	bl	8004d90 <__NVIC_SetPriority>
}
 8004e8c:	bf00      	nop
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7ff ff56 	bl	8004d54 <__NVIC_EnableIRQ>
}
 8004ea8:	bf00      	nop
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004eb8:	f7fe f8e4 	bl	8003084 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e312      	b.n	80054ee <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a66      	ldr	r2, [pc, #408]	@ (8005068 <HAL_DMA_Init+0x1b8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d04a      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a65      	ldr	r2, [pc, #404]	@ (800506c <HAL_DMA_Init+0x1bc>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d045      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a63      	ldr	r2, [pc, #396]	@ (8005070 <HAL_DMA_Init+0x1c0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d040      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a62      	ldr	r2, [pc, #392]	@ (8005074 <HAL_DMA_Init+0x1c4>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d03b      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a60      	ldr	r2, [pc, #384]	@ (8005078 <HAL_DMA_Init+0x1c8>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d036      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a5f      	ldr	r2, [pc, #380]	@ (800507c <HAL_DMA_Init+0x1cc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d031      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a5d      	ldr	r2, [pc, #372]	@ (8005080 <HAL_DMA_Init+0x1d0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d02c      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a5c      	ldr	r2, [pc, #368]	@ (8005084 <HAL_DMA_Init+0x1d4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d027      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a5a      	ldr	r2, [pc, #360]	@ (8005088 <HAL_DMA_Init+0x1d8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d022      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a59      	ldr	r2, [pc, #356]	@ (800508c <HAL_DMA_Init+0x1dc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d01d      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a57      	ldr	r2, [pc, #348]	@ (8005090 <HAL_DMA_Init+0x1e0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d018      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a56      	ldr	r2, [pc, #344]	@ (8005094 <HAL_DMA_Init+0x1e4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d013      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a54      	ldr	r2, [pc, #336]	@ (8005098 <HAL_DMA_Init+0x1e8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d00e      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a53      	ldr	r2, [pc, #332]	@ (800509c <HAL_DMA_Init+0x1ec>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d009      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a51      	ldr	r2, [pc, #324]	@ (80050a0 <HAL_DMA_Init+0x1f0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d004      	beq.n	8004f68 <HAL_DMA_Init+0xb8>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a50      	ldr	r2, [pc, #320]	@ (80050a4 <HAL_DMA_Init+0x1f4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d101      	bne.n	8004f6c <HAL_DMA_Init+0xbc>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e000      	b.n	8004f6e <HAL_DMA_Init+0xbe>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f000 813c 	beq.w	80051ec <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a37      	ldr	r2, [pc, #220]	@ (8005068 <HAL_DMA_Init+0x1b8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d04a      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a36      	ldr	r2, [pc, #216]	@ (800506c <HAL_DMA_Init+0x1bc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d045      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a34      	ldr	r2, [pc, #208]	@ (8005070 <HAL_DMA_Init+0x1c0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d040      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a33      	ldr	r2, [pc, #204]	@ (8005074 <HAL_DMA_Init+0x1c4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d03b      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a31      	ldr	r2, [pc, #196]	@ (8005078 <HAL_DMA_Init+0x1c8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d036      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a30      	ldr	r2, [pc, #192]	@ (800507c <HAL_DMA_Init+0x1cc>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d031      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a2e      	ldr	r2, [pc, #184]	@ (8005080 <HAL_DMA_Init+0x1d0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d02c      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a2d      	ldr	r2, [pc, #180]	@ (8005084 <HAL_DMA_Init+0x1d4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d027      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8005088 <HAL_DMA_Init+0x1d8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d022      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a2a      	ldr	r2, [pc, #168]	@ (800508c <HAL_DMA_Init+0x1dc>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d01d      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a28      	ldr	r2, [pc, #160]	@ (8005090 <HAL_DMA_Init+0x1e0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d018      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a27      	ldr	r2, [pc, #156]	@ (8005094 <HAL_DMA_Init+0x1e4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a25      	ldr	r2, [pc, #148]	@ (8005098 <HAL_DMA_Init+0x1e8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d00e      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a24      	ldr	r2, [pc, #144]	@ (800509c <HAL_DMA_Init+0x1ec>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d009      	beq.n	8005024 <HAL_DMA_Init+0x174>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a22      	ldr	r2, [pc, #136]	@ (80050a0 <HAL_DMA_Init+0x1f0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_DMA_Init+0x174>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a21      	ldr	r2, [pc, #132]	@ (80050a4 <HAL_DMA_Init+0x1f4>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d108      	bne.n	8005036 <HAL_DMA_Init+0x186>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0201 	bic.w	r2, r2, #1
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	e007      	b.n	8005046 <HAL_DMA_Init+0x196>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0201 	bic.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005046:	e02f      	b.n	80050a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005048:	f7fe f81c 	bl	8003084 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b05      	cmp	r3, #5
 8005054:	d928      	bls.n	80050a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2203      	movs	r2, #3
 8005060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e242      	b.n	80054ee <HAL_DMA_Init+0x63e>
 8005068:	40020010 	.word	0x40020010
 800506c:	40020028 	.word	0x40020028
 8005070:	40020040 	.word	0x40020040
 8005074:	40020058 	.word	0x40020058
 8005078:	40020070 	.word	0x40020070
 800507c:	40020088 	.word	0x40020088
 8005080:	400200a0 	.word	0x400200a0
 8005084:	400200b8 	.word	0x400200b8
 8005088:	40020410 	.word	0x40020410
 800508c:	40020428 	.word	0x40020428
 8005090:	40020440 	.word	0x40020440
 8005094:	40020458 	.word	0x40020458
 8005098:	40020470 	.word	0x40020470
 800509c:	40020488 	.word	0x40020488
 80050a0:	400204a0 	.word	0x400204a0
 80050a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0301 	and.w	r3, r3, #1
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1c8      	bne.n	8005048 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4b83      	ldr	r3, [pc, #524]	@ (80052d0 <HAL_DMA_Init+0x420>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80050ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d107      	bne.n	800510c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005104:	4313      	orrs	r3, r2
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	4313      	orrs	r3, r2
 800510a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b28      	cmp	r3, #40	@ 0x28
 8005112:	d903      	bls.n	800511c <HAL_DMA_Init+0x26c>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b2e      	cmp	r3, #46	@ 0x2e
 800511a:	d91f      	bls.n	800515c <HAL_DMA_Init+0x2ac>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b3e      	cmp	r3, #62	@ 0x3e
 8005122:	d903      	bls.n	800512c <HAL_DMA_Init+0x27c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b42      	cmp	r3, #66	@ 0x42
 800512a:	d917      	bls.n	800515c <HAL_DMA_Init+0x2ac>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b46      	cmp	r3, #70	@ 0x46
 8005132:	d903      	bls.n	800513c <HAL_DMA_Init+0x28c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b48      	cmp	r3, #72	@ 0x48
 800513a:	d90f      	bls.n	800515c <HAL_DMA_Init+0x2ac>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b4e      	cmp	r3, #78	@ 0x4e
 8005142:	d903      	bls.n	800514c <HAL_DMA_Init+0x29c>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b52      	cmp	r3, #82	@ 0x52
 800514a:	d907      	bls.n	800515c <HAL_DMA_Init+0x2ac>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b73      	cmp	r3, #115	@ 0x73
 8005152:	d905      	bls.n	8005160 <HAL_DMA_Init+0x2b0>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b77      	cmp	r3, #119	@ 0x77
 800515a:	d801      	bhi.n	8005160 <HAL_DMA_Init+0x2b0>
 800515c:	2301      	movs	r3, #1
 800515e:	e000      	b.n	8005162 <HAL_DMA_Init+0x2b2>
 8005160:	2300      	movs	r3, #0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800516c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f023 0307 	bic.w	r3, r3, #7
 8005184:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	2b04      	cmp	r3, #4
 8005196:	d117      	bne.n	80051c8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00e      	beq.n	80051c8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f002 fb2e 	bl	800780c <DMA_CheckFifoParam>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d008      	beq.n	80051c8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2240      	movs	r2, #64	@ 0x40
 80051ba:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e192      	b.n	80054ee <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f002 fa69 	bl	80076a8 <DMA_CalcBaseAndBitshift>
 80051d6:	4603      	mov	r3, r0
 80051d8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051de:	f003 031f 	and.w	r3, r3, #31
 80051e2:	223f      	movs	r2, #63	@ 0x3f
 80051e4:	409a      	lsls	r2, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	609a      	str	r2, [r3, #8]
 80051ea:	e0c8      	b.n	800537e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a38      	ldr	r2, [pc, #224]	@ (80052d4 <HAL_DMA_Init+0x424>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d022      	beq.n	800523c <HAL_DMA_Init+0x38c>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a37      	ldr	r2, [pc, #220]	@ (80052d8 <HAL_DMA_Init+0x428>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d01d      	beq.n	800523c <HAL_DMA_Init+0x38c>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a35      	ldr	r2, [pc, #212]	@ (80052dc <HAL_DMA_Init+0x42c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d018      	beq.n	800523c <HAL_DMA_Init+0x38c>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a34      	ldr	r2, [pc, #208]	@ (80052e0 <HAL_DMA_Init+0x430>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d013      	beq.n	800523c <HAL_DMA_Init+0x38c>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a32      	ldr	r2, [pc, #200]	@ (80052e4 <HAL_DMA_Init+0x434>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00e      	beq.n	800523c <HAL_DMA_Init+0x38c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a31      	ldr	r2, [pc, #196]	@ (80052e8 <HAL_DMA_Init+0x438>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d009      	beq.n	800523c <HAL_DMA_Init+0x38c>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a2f      	ldr	r2, [pc, #188]	@ (80052ec <HAL_DMA_Init+0x43c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d004      	beq.n	800523c <HAL_DMA_Init+0x38c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a2e      	ldr	r2, [pc, #184]	@ (80052f0 <HAL_DMA_Init+0x440>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d101      	bne.n	8005240 <HAL_DMA_Init+0x390>
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <HAL_DMA_Init+0x392>
 8005240:	2300      	movs	r3, #0
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 8092 	beq.w	800536c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a21      	ldr	r2, [pc, #132]	@ (80052d4 <HAL_DMA_Init+0x424>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d021      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a20      	ldr	r2, [pc, #128]	@ (80052d8 <HAL_DMA_Init+0x428>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d01c      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1e      	ldr	r2, [pc, #120]	@ (80052dc <HAL_DMA_Init+0x42c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d017      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1d      	ldr	r2, [pc, #116]	@ (80052e0 <HAL_DMA_Init+0x430>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d012      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1b      	ldr	r2, [pc, #108]	@ (80052e4 <HAL_DMA_Init+0x434>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00d      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1a      	ldr	r2, [pc, #104]	@ (80052e8 <HAL_DMA_Init+0x438>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d008      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <HAL_DMA_Init+0x43c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <HAL_DMA_Init+0x3e6>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a17      	ldr	r2, [pc, #92]	@ (80052f0 <HAL_DMA_Init+0x440>)
 8005294:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	4b10      	ldr	r3, [pc, #64]	@ (80052f4 <HAL_DMA_Init+0x444>)
 80052b2:	4013      	ands	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	2b40      	cmp	r3, #64	@ 0x40
 80052bc:	d01c      	beq.n	80052f8 <HAL_DMA_Init+0x448>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	2b80      	cmp	r3, #128	@ 0x80
 80052c4:	d102      	bne.n	80052cc <HAL_DMA_Init+0x41c>
 80052c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80052ca:	e016      	b.n	80052fa <HAL_DMA_Init+0x44a>
 80052cc:	2300      	movs	r3, #0
 80052ce:	e014      	b.n	80052fa <HAL_DMA_Init+0x44a>
 80052d0:	fe10803f 	.word	0xfe10803f
 80052d4:	58025408 	.word	0x58025408
 80052d8:	5802541c 	.word	0x5802541c
 80052dc:	58025430 	.word	0x58025430
 80052e0:	58025444 	.word	0x58025444
 80052e4:	58025458 	.word	0x58025458
 80052e8:	5802546c 	.word	0x5802546c
 80052ec:	58025480 	.word	0x58025480
 80052f0:	58025494 	.word	0x58025494
 80052f4:	fffe000f 	.word	0xfffe000f
 80052f8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	68d2      	ldr	r2, [r2, #12]
 80052fe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005300:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005308:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005310:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005318:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005320:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005328:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	4313      	orrs	r3, r2
 800532e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	461a      	mov	r2, r3
 800533e:	4b6e      	ldr	r3, [pc, #440]	@ (80054f8 <HAL_DMA_Init+0x648>)
 8005340:	4413      	add	r3, r2
 8005342:	4a6e      	ldr	r2, [pc, #440]	@ (80054fc <HAL_DMA_Init+0x64c>)
 8005344:	fba2 2303 	umull	r2, r3, r2, r3
 8005348:	091b      	lsrs	r3, r3, #4
 800534a:	009a      	lsls	r2, r3, #2
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f002 f9a9 	bl	80076a8 <DMA_CalcBaseAndBitshift>
 8005356:	4603      	mov	r3, r0
 8005358:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535e:	f003 031f 	and.w	r3, r3, #31
 8005362:	2201      	movs	r2, #1
 8005364:	409a      	lsls	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	605a      	str	r2, [r3, #4]
 800536a:	e008      	b.n	800537e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2240      	movs	r2, #64	@ 0x40
 8005370:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2203      	movs	r2, #3
 8005376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e0b7      	b.n	80054ee <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a5f      	ldr	r2, [pc, #380]	@ (8005500 <HAL_DMA_Init+0x650>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d072      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a5d      	ldr	r2, [pc, #372]	@ (8005504 <HAL_DMA_Init+0x654>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d06d      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a5c      	ldr	r2, [pc, #368]	@ (8005508 <HAL_DMA_Init+0x658>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d068      	beq.n	800546e <HAL_DMA_Init+0x5be>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a5a      	ldr	r2, [pc, #360]	@ (800550c <HAL_DMA_Init+0x65c>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d063      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a59      	ldr	r2, [pc, #356]	@ (8005510 <HAL_DMA_Init+0x660>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d05e      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a57      	ldr	r2, [pc, #348]	@ (8005514 <HAL_DMA_Init+0x664>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d059      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a56      	ldr	r2, [pc, #344]	@ (8005518 <HAL_DMA_Init+0x668>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d054      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a54      	ldr	r2, [pc, #336]	@ (800551c <HAL_DMA_Init+0x66c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d04f      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a53      	ldr	r2, [pc, #332]	@ (8005520 <HAL_DMA_Init+0x670>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d04a      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a51      	ldr	r2, [pc, #324]	@ (8005524 <HAL_DMA_Init+0x674>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d045      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a50      	ldr	r2, [pc, #320]	@ (8005528 <HAL_DMA_Init+0x678>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d040      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a4e      	ldr	r2, [pc, #312]	@ (800552c <HAL_DMA_Init+0x67c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d03b      	beq.n	800546e <HAL_DMA_Init+0x5be>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a4d      	ldr	r2, [pc, #308]	@ (8005530 <HAL_DMA_Init+0x680>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d036      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a4b      	ldr	r2, [pc, #300]	@ (8005534 <HAL_DMA_Init+0x684>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d031      	beq.n	800546e <HAL_DMA_Init+0x5be>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a4a      	ldr	r2, [pc, #296]	@ (8005538 <HAL_DMA_Init+0x688>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d02c      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a48      	ldr	r2, [pc, #288]	@ (800553c <HAL_DMA_Init+0x68c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d027      	beq.n	800546e <HAL_DMA_Init+0x5be>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a47      	ldr	r2, [pc, #284]	@ (8005540 <HAL_DMA_Init+0x690>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d022      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a45      	ldr	r2, [pc, #276]	@ (8005544 <HAL_DMA_Init+0x694>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d01d      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a44      	ldr	r2, [pc, #272]	@ (8005548 <HAL_DMA_Init+0x698>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d018      	beq.n	800546e <HAL_DMA_Init+0x5be>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a42      	ldr	r2, [pc, #264]	@ (800554c <HAL_DMA_Init+0x69c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d013      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a41      	ldr	r2, [pc, #260]	@ (8005550 <HAL_DMA_Init+0x6a0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d00e      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <HAL_DMA_Init+0x6a4>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d009      	beq.n	800546e <HAL_DMA_Init+0x5be>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a3e      	ldr	r2, [pc, #248]	@ (8005558 <HAL_DMA_Init+0x6a8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d004      	beq.n	800546e <HAL_DMA_Init+0x5be>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a3c      	ldr	r2, [pc, #240]	@ (800555c <HAL_DMA_Init+0x6ac>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d101      	bne.n	8005472 <HAL_DMA_Init+0x5c2>
 800546e:	2301      	movs	r3, #1
 8005470:	e000      	b.n	8005474 <HAL_DMA_Init+0x5c4>
 8005472:	2300      	movs	r3, #0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d032      	beq.n	80054de <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f002 fa43 	bl	8007904 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	2b80      	cmp	r3, #128	@ 0x80
 8005484:	d102      	bne.n	800548c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005494:	b2d2      	uxtb	r2, r2
 8005496:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80054a0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d010      	beq.n	80054cc <HAL_DMA_Init+0x61c>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b08      	cmp	r3, #8
 80054b0:	d80c      	bhi.n	80054cc <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f002 fac0 	bl	8007a38 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	e008      	b.n	80054de <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	a7fdabf8 	.word	0xa7fdabf8
 80054fc:	cccccccd 	.word	0xcccccccd
 8005500:	40020010 	.word	0x40020010
 8005504:	40020028 	.word	0x40020028
 8005508:	40020040 	.word	0x40020040
 800550c:	40020058 	.word	0x40020058
 8005510:	40020070 	.word	0x40020070
 8005514:	40020088 	.word	0x40020088
 8005518:	400200a0 	.word	0x400200a0
 800551c:	400200b8 	.word	0x400200b8
 8005520:	40020410 	.word	0x40020410
 8005524:	40020428 	.word	0x40020428
 8005528:	40020440 	.word	0x40020440
 800552c:	40020458 	.word	0x40020458
 8005530:	40020470 	.word	0x40020470
 8005534:	40020488 	.word	0x40020488
 8005538:	400204a0 	.word	0x400204a0
 800553c:	400204b8 	.word	0x400204b8
 8005540:	58025408 	.word	0x58025408
 8005544:	5802541c 	.word	0x5802541c
 8005548:	58025430 	.word	0x58025430
 800554c:	58025444 	.word	0x58025444
 8005550:	58025458 	.word	0x58025458
 8005554:	5802546c 	.word	0x5802546c
 8005558:	58025480 	.word	0x58025480
 800555c:	58025494 	.word	0x58025494

08005560 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e226      	b.n	80059ca <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <HAL_DMA_Start_IT+0x2a>
 8005586:	2302      	movs	r3, #2
 8005588:	e21f      	b.n	80059ca <HAL_DMA_Start_IT+0x46a>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b01      	cmp	r3, #1
 800559c:	f040 820a 	bne.w	80059b4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a68      	ldr	r2, [pc, #416]	@ (8005754 <HAL_DMA_Start_IT+0x1f4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d04a      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a66      	ldr	r2, [pc, #408]	@ (8005758 <HAL_DMA_Start_IT+0x1f8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d045      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a65      	ldr	r2, [pc, #404]	@ (800575c <HAL_DMA_Start_IT+0x1fc>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d040      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a63      	ldr	r2, [pc, #396]	@ (8005760 <HAL_DMA_Start_IT+0x200>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d03b      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a62      	ldr	r2, [pc, #392]	@ (8005764 <HAL_DMA_Start_IT+0x204>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d036      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a60      	ldr	r2, [pc, #384]	@ (8005768 <HAL_DMA_Start_IT+0x208>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d031      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a5f      	ldr	r2, [pc, #380]	@ (800576c <HAL_DMA_Start_IT+0x20c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d02c      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a5d      	ldr	r2, [pc, #372]	@ (8005770 <HAL_DMA_Start_IT+0x210>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d027      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a5c      	ldr	r2, [pc, #368]	@ (8005774 <HAL_DMA_Start_IT+0x214>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d022      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a5a      	ldr	r2, [pc, #360]	@ (8005778 <HAL_DMA_Start_IT+0x218>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d01d      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a59      	ldr	r2, [pc, #356]	@ (800577c <HAL_DMA_Start_IT+0x21c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d018      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a57      	ldr	r2, [pc, #348]	@ (8005780 <HAL_DMA_Start_IT+0x220>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d013      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a56      	ldr	r2, [pc, #344]	@ (8005784 <HAL_DMA_Start_IT+0x224>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d00e      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a54      	ldr	r2, [pc, #336]	@ (8005788 <HAL_DMA_Start_IT+0x228>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d009      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a53      	ldr	r2, [pc, #332]	@ (800578c <HAL_DMA_Start_IT+0x22c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d004      	beq.n	800564e <HAL_DMA_Start_IT+0xee>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a51      	ldr	r2, [pc, #324]	@ (8005790 <HAL_DMA_Start_IT+0x230>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d108      	bne.n	8005660 <HAL_DMA_Start_IT+0x100>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f022 0201 	bic.w	r2, r2, #1
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e007      	b.n	8005670 <HAL_DMA_Start_IT+0x110>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0201 	bic.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f001 fe6a 	bl	8007350 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a34      	ldr	r2, [pc, #208]	@ (8005754 <HAL_DMA_Start_IT+0x1f4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d04a      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a33      	ldr	r2, [pc, #204]	@ (8005758 <HAL_DMA_Start_IT+0x1f8>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d045      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a31      	ldr	r2, [pc, #196]	@ (800575c <HAL_DMA_Start_IT+0x1fc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d040      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a30      	ldr	r2, [pc, #192]	@ (8005760 <HAL_DMA_Start_IT+0x200>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d03b      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005764 <HAL_DMA_Start_IT+0x204>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d036      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a2d      	ldr	r2, [pc, #180]	@ (8005768 <HAL_DMA_Start_IT+0x208>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d031      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a2b      	ldr	r2, [pc, #172]	@ (800576c <HAL_DMA_Start_IT+0x20c>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d02c      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005770 <HAL_DMA_Start_IT+0x210>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d027      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a28      	ldr	r2, [pc, #160]	@ (8005774 <HAL_DMA_Start_IT+0x214>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d022      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a27      	ldr	r2, [pc, #156]	@ (8005778 <HAL_DMA_Start_IT+0x218>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d01d      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a25      	ldr	r2, [pc, #148]	@ (800577c <HAL_DMA_Start_IT+0x21c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d018      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a24      	ldr	r2, [pc, #144]	@ (8005780 <HAL_DMA_Start_IT+0x220>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d013      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a22      	ldr	r2, [pc, #136]	@ (8005784 <HAL_DMA_Start_IT+0x224>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00e      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a21      	ldr	r2, [pc, #132]	@ (8005788 <HAL_DMA_Start_IT+0x228>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d009      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1f      	ldr	r2, [pc, #124]	@ (800578c <HAL_DMA_Start_IT+0x22c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d004      	beq.n	800571c <HAL_DMA_Start_IT+0x1bc>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1e      	ldr	r2, [pc, #120]	@ (8005790 <HAL_DMA_Start_IT+0x230>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d101      	bne.n	8005720 <HAL_DMA_Start_IT+0x1c0>
 800571c:	2301      	movs	r3, #1
 800571e:	e000      	b.n	8005722 <HAL_DMA_Start_IT+0x1c2>
 8005720:	2300      	movs	r3, #0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d036      	beq.n	8005794 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f023 021e 	bic.w	r2, r3, #30
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0216 	orr.w	r2, r2, #22
 8005738:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d03e      	beq.n	80057c0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f042 0208 	orr.w	r2, r2, #8
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	e035      	b.n	80057c0 <HAL_DMA_Start_IT+0x260>
 8005754:	40020010 	.word	0x40020010
 8005758:	40020028 	.word	0x40020028
 800575c:	40020040 	.word	0x40020040
 8005760:	40020058 	.word	0x40020058
 8005764:	40020070 	.word	0x40020070
 8005768:	40020088 	.word	0x40020088
 800576c:	400200a0 	.word	0x400200a0
 8005770:	400200b8 	.word	0x400200b8
 8005774:	40020410 	.word	0x40020410
 8005778:	40020428 	.word	0x40020428
 800577c:	40020440 	.word	0x40020440
 8005780:	40020458 	.word	0x40020458
 8005784:	40020470 	.word	0x40020470
 8005788:	40020488 	.word	0x40020488
 800578c:	400204a0 	.word	0x400204a0
 8005790:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f023 020e 	bic.w	r2, r3, #14
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 020a 	orr.w	r2, r2, #10
 80057a6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0204 	orr.w	r2, r2, #4
 80057be:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a83      	ldr	r2, [pc, #524]	@ (80059d4 <HAL_DMA_Start_IT+0x474>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d072      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a82      	ldr	r2, [pc, #520]	@ (80059d8 <HAL_DMA_Start_IT+0x478>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d06d      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a80      	ldr	r2, [pc, #512]	@ (80059dc <HAL_DMA_Start_IT+0x47c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d068      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a7f      	ldr	r2, [pc, #508]	@ (80059e0 <HAL_DMA_Start_IT+0x480>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d063      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a7d      	ldr	r2, [pc, #500]	@ (80059e4 <HAL_DMA_Start_IT+0x484>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d05e      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a7c      	ldr	r2, [pc, #496]	@ (80059e8 <HAL_DMA_Start_IT+0x488>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d059      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a7a      	ldr	r2, [pc, #488]	@ (80059ec <HAL_DMA_Start_IT+0x48c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d054      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a79      	ldr	r2, [pc, #484]	@ (80059f0 <HAL_DMA_Start_IT+0x490>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d04f      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a77      	ldr	r2, [pc, #476]	@ (80059f4 <HAL_DMA_Start_IT+0x494>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d04a      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a76      	ldr	r2, [pc, #472]	@ (80059f8 <HAL_DMA_Start_IT+0x498>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d045      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a74      	ldr	r2, [pc, #464]	@ (80059fc <HAL_DMA_Start_IT+0x49c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d040      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a73      	ldr	r2, [pc, #460]	@ (8005a00 <HAL_DMA_Start_IT+0x4a0>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d03b      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a71      	ldr	r2, [pc, #452]	@ (8005a04 <HAL_DMA_Start_IT+0x4a4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d036      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a70      	ldr	r2, [pc, #448]	@ (8005a08 <HAL_DMA_Start_IT+0x4a8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d031      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a6e      	ldr	r2, [pc, #440]	@ (8005a0c <HAL_DMA_Start_IT+0x4ac>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d02c      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a6d      	ldr	r2, [pc, #436]	@ (8005a10 <HAL_DMA_Start_IT+0x4b0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d027      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a6b      	ldr	r2, [pc, #428]	@ (8005a14 <HAL_DMA_Start_IT+0x4b4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d022      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a6a      	ldr	r2, [pc, #424]	@ (8005a18 <HAL_DMA_Start_IT+0x4b8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d01d      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a68      	ldr	r2, [pc, #416]	@ (8005a1c <HAL_DMA_Start_IT+0x4bc>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d018      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a67      	ldr	r2, [pc, #412]	@ (8005a20 <HAL_DMA_Start_IT+0x4c0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d013      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a65      	ldr	r2, [pc, #404]	@ (8005a24 <HAL_DMA_Start_IT+0x4c4>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d00e      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a64      	ldr	r2, [pc, #400]	@ (8005a28 <HAL_DMA_Start_IT+0x4c8>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d009      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a62      	ldr	r2, [pc, #392]	@ (8005a2c <HAL_DMA_Start_IT+0x4cc>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d004      	beq.n	80058b0 <HAL_DMA_Start_IT+0x350>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a61      	ldr	r2, [pc, #388]	@ (8005a30 <HAL_DMA_Start_IT+0x4d0>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d101      	bne.n	80058b4 <HAL_DMA_Start_IT+0x354>
 80058b0:	2301      	movs	r3, #1
 80058b2:	e000      	b.n	80058b6 <HAL_DMA_Start_IT+0x356>
 80058b4:	2300      	movs	r3, #0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d01a      	beq.n	80058f0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d007      	beq.n	80058d8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058d6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d007      	beq.n	80058f0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058ee:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a37      	ldr	r2, [pc, #220]	@ (80059d4 <HAL_DMA_Start_IT+0x474>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d04a      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a36      	ldr	r2, [pc, #216]	@ (80059d8 <HAL_DMA_Start_IT+0x478>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d045      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a34      	ldr	r2, [pc, #208]	@ (80059dc <HAL_DMA_Start_IT+0x47c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d040      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a33      	ldr	r2, [pc, #204]	@ (80059e0 <HAL_DMA_Start_IT+0x480>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d03b      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a31      	ldr	r2, [pc, #196]	@ (80059e4 <HAL_DMA_Start_IT+0x484>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d036      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a30      	ldr	r2, [pc, #192]	@ (80059e8 <HAL_DMA_Start_IT+0x488>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d031      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a2e      	ldr	r2, [pc, #184]	@ (80059ec <HAL_DMA_Start_IT+0x48c>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d02c      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a2d      	ldr	r2, [pc, #180]	@ (80059f0 <HAL_DMA_Start_IT+0x490>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d027      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a2b      	ldr	r2, [pc, #172]	@ (80059f4 <HAL_DMA_Start_IT+0x494>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d022      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a2a      	ldr	r2, [pc, #168]	@ (80059f8 <HAL_DMA_Start_IT+0x498>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d01d      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a28      	ldr	r2, [pc, #160]	@ (80059fc <HAL_DMA_Start_IT+0x49c>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d018      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a27      	ldr	r2, [pc, #156]	@ (8005a00 <HAL_DMA_Start_IT+0x4a0>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d013      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a25      	ldr	r2, [pc, #148]	@ (8005a04 <HAL_DMA_Start_IT+0x4a4>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00e      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a24      	ldr	r2, [pc, #144]	@ (8005a08 <HAL_DMA_Start_IT+0x4a8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d009      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a22      	ldr	r2, [pc, #136]	@ (8005a0c <HAL_DMA_Start_IT+0x4ac>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d004      	beq.n	8005990 <HAL_DMA_Start_IT+0x430>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a21      	ldr	r2, [pc, #132]	@ (8005a10 <HAL_DMA_Start_IT+0x4b0>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d108      	bne.n	80059a2 <HAL_DMA_Start_IT+0x442>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0201 	orr.w	r2, r2, #1
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	e012      	b.n	80059c8 <HAL_DMA_Start_IT+0x468>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0201 	orr.w	r2, r2, #1
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	e009      	b.n	80059c8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	40020010 	.word	0x40020010
 80059d8:	40020028 	.word	0x40020028
 80059dc:	40020040 	.word	0x40020040
 80059e0:	40020058 	.word	0x40020058
 80059e4:	40020070 	.word	0x40020070
 80059e8:	40020088 	.word	0x40020088
 80059ec:	400200a0 	.word	0x400200a0
 80059f0:	400200b8 	.word	0x400200b8
 80059f4:	40020410 	.word	0x40020410
 80059f8:	40020428 	.word	0x40020428
 80059fc:	40020440 	.word	0x40020440
 8005a00:	40020458 	.word	0x40020458
 8005a04:	40020470 	.word	0x40020470
 8005a08:	40020488 	.word	0x40020488
 8005a0c:	400204a0 	.word	0x400204a0
 8005a10:	400204b8 	.word	0x400204b8
 8005a14:	58025408 	.word	0x58025408
 8005a18:	5802541c 	.word	0x5802541c
 8005a1c:	58025430 	.word	0x58025430
 8005a20:	58025444 	.word	0x58025444
 8005a24:	58025458 	.word	0x58025458
 8005a28:	5802546c 	.word	0x5802546c
 8005a2c:	58025480 	.word	0x58025480
 8005a30:	58025494 	.word	0x58025494

08005a34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005a3c:	f7fd fb22 	bl	8003084 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e2dc      	b.n	8006006 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d008      	beq.n	8005a6a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2280      	movs	r2, #128	@ 0x80
 8005a5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e2cd      	b.n	8006006 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a76      	ldr	r2, [pc, #472]	@ (8005c48 <HAL_DMA_Abort+0x214>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d04a      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a74      	ldr	r2, [pc, #464]	@ (8005c4c <HAL_DMA_Abort+0x218>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d045      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a73      	ldr	r2, [pc, #460]	@ (8005c50 <HAL_DMA_Abort+0x21c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d040      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a71      	ldr	r2, [pc, #452]	@ (8005c54 <HAL_DMA_Abort+0x220>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d03b      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a70      	ldr	r2, [pc, #448]	@ (8005c58 <HAL_DMA_Abort+0x224>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d036      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a6e      	ldr	r2, [pc, #440]	@ (8005c5c <HAL_DMA_Abort+0x228>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d031      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a6d      	ldr	r2, [pc, #436]	@ (8005c60 <HAL_DMA_Abort+0x22c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d02c      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a6b      	ldr	r2, [pc, #428]	@ (8005c64 <HAL_DMA_Abort+0x230>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d027      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a6a      	ldr	r2, [pc, #424]	@ (8005c68 <HAL_DMA_Abort+0x234>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d022      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a68      	ldr	r2, [pc, #416]	@ (8005c6c <HAL_DMA_Abort+0x238>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d01d      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a67      	ldr	r2, [pc, #412]	@ (8005c70 <HAL_DMA_Abort+0x23c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d018      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a65      	ldr	r2, [pc, #404]	@ (8005c74 <HAL_DMA_Abort+0x240>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d013      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a64      	ldr	r2, [pc, #400]	@ (8005c78 <HAL_DMA_Abort+0x244>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00e      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a62      	ldr	r2, [pc, #392]	@ (8005c7c <HAL_DMA_Abort+0x248>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d009      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a61      	ldr	r2, [pc, #388]	@ (8005c80 <HAL_DMA_Abort+0x24c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d004      	beq.n	8005b0a <HAL_DMA_Abort+0xd6>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a5f      	ldr	r2, [pc, #380]	@ (8005c84 <HAL_DMA_Abort+0x250>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d101      	bne.n	8005b0e <HAL_DMA_Abort+0xda>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e000      	b.n	8005b10 <HAL_DMA_Abort+0xdc>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d013      	beq.n	8005b3c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 021e 	bic.w	r2, r2, #30
 8005b22:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695a      	ldr	r2, [r3, #20]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b32:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	e00a      	b.n	8005b52 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 020e 	bic.w	r2, r2, #14
 8005b4a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a3c      	ldr	r2, [pc, #240]	@ (8005c48 <HAL_DMA_Abort+0x214>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d072      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a3a      	ldr	r2, [pc, #232]	@ (8005c4c <HAL_DMA_Abort+0x218>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d06d      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a39      	ldr	r2, [pc, #228]	@ (8005c50 <HAL_DMA_Abort+0x21c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d068      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a37      	ldr	r2, [pc, #220]	@ (8005c54 <HAL_DMA_Abort+0x220>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d063      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a36      	ldr	r2, [pc, #216]	@ (8005c58 <HAL_DMA_Abort+0x224>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d05e      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a34      	ldr	r2, [pc, #208]	@ (8005c5c <HAL_DMA_Abort+0x228>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d059      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a33      	ldr	r2, [pc, #204]	@ (8005c60 <HAL_DMA_Abort+0x22c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d054      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a31      	ldr	r2, [pc, #196]	@ (8005c64 <HAL_DMA_Abort+0x230>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d04f      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a30      	ldr	r2, [pc, #192]	@ (8005c68 <HAL_DMA_Abort+0x234>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d04a      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a2e      	ldr	r2, [pc, #184]	@ (8005c6c <HAL_DMA_Abort+0x238>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d045      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a2d      	ldr	r2, [pc, #180]	@ (8005c70 <HAL_DMA_Abort+0x23c>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d040      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c74 <HAL_DMA_Abort+0x240>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d03b      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a2a      	ldr	r2, [pc, #168]	@ (8005c78 <HAL_DMA_Abort+0x244>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d036      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a28      	ldr	r2, [pc, #160]	@ (8005c7c <HAL_DMA_Abort+0x248>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d031      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a27      	ldr	r2, [pc, #156]	@ (8005c80 <HAL_DMA_Abort+0x24c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d02c      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a25      	ldr	r2, [pc, #148]	@ (8005c84 <HAL_DMA_Abort+0x250>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d027      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a24      	ldr	r2, [pc, #144]	@ (8005c88 <HAL_DMA_Abort+0x254>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d022      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a22      	ldr	r2, [pc, #136]	@ (8005c8c <HAL_DMA_Abort+0x258>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d01d      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a21      	ldr	r2, [pc, #132]	@ (8005c90 <HAL_DMA_Abort+0x25c>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d018      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a1f      	ldr	r2, [pc, #124]	@ (8005c94 <HAL_DMA_Abort+0x260>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d013      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005c98 <HAL_DMA_Abort+0x264>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00e      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a1c      	ldr	r2, [pc, #112]	@ (8005c9c <HAL_DMA_Abort+0x268>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d009      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca0 <HAL_DMA_Abort+0x26c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d004      	beq.n	8005c42 <HAL_DMA_Abort+0x20e>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a19      	ldr	r2, [pc, #100]	@ (8005ca4 <HAL_DMA_Abort+0x270>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d132      	bne.n	8005ca8 <HAL_DMA_Abort+0x274>
 8005c42:	2301      	movs	r3, #1
 8005c44:	e031      	b.n	8005caa <HAL_DMA_Abort+0x276>
 8005c46:	bf00      	nop
 8005c48:	40020010 	.word	0x40020010
 8005c4c:	40020028 	.word	0x40020028
 8005c50:	40020040 	.word	0x40020040
 8005c54:	40020058 	.word	0x40020058
 8005c58:	40020070 	.word	0x40020070
 8005c5c:	40020088 	.word	0x40020088
 8005c60:	400200a0 	.word	0x400200a0
 8005c64:	400200b8 	.word	0x400200b8
 8005c68:	40020410 	.word	0x40020410
 8005c6c:	40020428 	.word	0x40020428
 8005c70:	40020440 	.word	0x40020440
 8005c74:	40020458 	.word	0x40020458
 8005c78:	40020470 	.word	0x40020470
 8005c7c:	40020488 	.word	0x40020488
 8005c80:	400204a0 	.word	0x400204a0
 8005c84:	400204b8 	.word	0x400204b8
 8005c88:	58025408 	.word	0x58025408
 8005c8c:	5802541c 	.word	0x5802541c
 8005c90:	58025430 	.word	0x58025430
 8005c94:	58025444 	.word	0x58025444
 8005c98:	58025458 	.word	0x58025458
 8005c9c:	5802546c 	.word	0x5802546c
 8005ca0:	58025480 	.word	0x58025480
 8005ca4:	58025494 	.word	0x58025494
 8005ca8:	2300      	movs	r3, #0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d007      	beq.n	8005cbe <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005cbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6d      	ldr	r2, [pc, #436]	@ (8005e78 <HAL_DMA_Abort+0x444>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d04a      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a6b      	ldr	r2, [pc, #428]	@ (8005e7c <HAL_DMA_Abort+0x448>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d045      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a6a      	ldr	r2, [pc, #424]	@ (8005e80 <HAL_DMA_Abort+0x44c>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d040      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a68      	ldr	r2, [pc, #416]	@ (8005e84 <HAL_DMA_Abort+0x450>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d03b      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a67      	ldr	r2, [pc, #412]	@ (8005e88 <HAL_DMA_Abort+0x454>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d036      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a65      	ldr	r2, [pc, #404]	@ (8005e8c <HAL_DMA_Abort+0x458>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d031      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a64      	ldr	r2, [pc, #400]	@ (8005e90 <HAL_DMA_Abort+0x45c>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d02c      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a62      	ldr	r2, [pc, #392]	@ (8005e94 <HAL_DMA_Abort+0x460>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d027      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a61      	ldr	r2, [pc, #388]	@ (8005e98 <HAL_DMA_Abort+0x464>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d022      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a5f      	ldr	r2, [pc, #380]	@ (8005e9c <HAL_DMA_Abort+0x468>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d01d      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a5e      	ldr	r2, [pc, #376]	@ (8005ea0 <HAL_DMA_Abort+0x46c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d018      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a5c      	ldr	r2, [pc, #368]	@ (8005ea4 <HAL_DMA_Abort+0x470>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d013      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ea8 <HAL_DMA_Abort+0x474>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00e      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a59      	ldr	r2, [pc, #356]	@ (8005eac <HAL_DMA_Abort+0x478>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d009      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a58      	ldr	r2, [pc, #352]	@ (8005eb0 <HAL_DMA_Abort+0x47c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d004      	beq.n	8005d5e <HAL_DMA_Abort+0x32a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a56      	ldr	r2, [pc, #344]	@ (8005eb4 <HAL_DMA_Abort+0x480>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d108      	bne.n	8005d70 <HAL_DMA_Abort+0x33c>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0201 	bic.w	r2, r2, #1
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	e007      	b.n	8005d80 <HAL_DMA_Abort+0x34c>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0201 	bic.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005d80:	e013      	b.n	8005daa <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d82:	f7fd f97f 	bl	8003084 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b05      	cmp	r3, #5
 8005d8e:	d90c      	bls.n	8005daa <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2220      	movs	r2, #32
 8005d94:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2203      	movs	r2, #3
 8005d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e12d      	b.n	8006006 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e5      	bne.n	8005d82 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a2f      	ldr	r2, [pc, #188]	@ (8005e78 <HAL_DMA_Abort+0x444>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d04a      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8005e7c <HAL_DMA_Abort+0x448>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d045      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a2c      	ldr	r2, [pc, #176]	@ (8005e80 <HAL_DMA_Abort+0x44c>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d040      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005e84 <HAL_DMA_Abort+0x450>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d03b      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a29      	ldr	r2, [pc, #164]	@ (8005e88 <HAL_DMA_Abort+0x454>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d036      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a27      	ldr	r2, [pc, #156]	@ (8005e8c <HAL_DMA_Abort+0x458>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d031      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a26      	ldr	r2, [pc, #152]	@ (8005e90 <HAL_DMA_Abort+0x45c>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d02c      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a24      	ldr	r2, [pc, #144]	@ (8005e94 <HAL_DMA_Abort+0x460>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d027      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a23      	ldr	r2, [pc, #140]	@ (8005e98 <HAL_DMA_Abort+0x464>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d022      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a21      	ldr	r2, [pc, #132]	@ (8005e9c <HAL_DMA_Abort+0x468>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d01d      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a20      	ldr	r2, [pc, #128]	@ (8005ea0 <HAL_DMA_Abort+0x46c>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d018      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea4 <HAL_DMA_Abort+0x470>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d013      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1d      	ldr	r2, [pc, #116]	@ (8005ea8 <HAL_DMA_Abort+0x474>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d00e      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005eac <HAL_DMA_Abort+0x478>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d009      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1a      	ldr	r2, [pc, #104]	@ (8005eb0 <HAL_DMA_Abort+0x47c>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d004      	beq.n	8005e56 <HAL_DMA_Abort+0x422>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <HAL_DMA_Abort+0x480>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d101      	bne.n	8005e5a <HAL_DMA_Abort+0x426>
 8005e56:	2301      	movs	r3, #1
 8005e58:	e000      	b.n	8005e5c <HAL_DMA_Abort+0x428>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d02b      	beq.n	8005eb8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e64:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e6a:	f003 031f 	and.w	r3, r3, #31
 8005e6e:	223f      	movs	r2, #63	@ 0x3f
 8005e70:	409a      	lsls	r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	609a      	str	r2, [r3, #8]
 8005e76:	e02a      	b.n	8005ece <HAL_DMA_Abort+0x49a>
 8005e78:	40020010 	.word	0x40020010
 8005e7c:	40020028 	.word	0x40020028
 8005e80:	40020040 	.word	0x40020040
 8005e84:	40020058 	.word	0x40020058
 8005e88:	40020070 	.word	0x40020070
 8005e8c:	40020088 	.word	0x40020088
 8005e90:	400200a0 	.word	0x400200a0
 8005e94:	400200b8 	.word	0x400200b8
 8005e98:	40020410 	.word	0x40020410
 8005e9c:	40020428 	.word	0x40020428
 8005ea0:	40020440 	.word	0x40020440
 8005ea4:	40020458 	.word	0x40020458
 8005ea8:	40020470 	.word	0x40020470
 8005eac:	40020488 	.word	0x40020488
 8005eb0:	400204a0 	.word	0x400204a0
 8005eb4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ebc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec2:	f003 031f 	and.w	r3, r3, #31
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	409a      	lsls	r2, r3
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a4f      	ldr	r2, [pc, #316]	@ (8006010 <HAL_DMA_Abort+0x5dc>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d072      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a4d      	ldr	r2, [pc, #308]	@ (8006014 <HAL_DMA_Abort+0x5e0>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d06d      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a4c      	ldr	r2, [pc, #304]	@ (8006018 <HAL_DMA_Abort+0x5e4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d068      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a4a      	ldr	r2, [pc, #296]	@ (800601c <HAL_DMA_Abort+0x5e8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d063      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a49      	ldr	r2, [pc, #292]	@ (8006020 <HAL_DMA_Abort+0x5ec>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d05e      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a47      	ldr	r2, [pc, #284]	@ (8006024 <HAL_DMA_Abort+0x5f0>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d059      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a46      	ldr	r2, [pc, #280]	@ (8006028 <HAL_DMA_Abort+0x5f4>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d054      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a44      	ldr	r2, [pc, #272]	@ (800602c <HAL_DMA_Abort+0x5f8>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d04f      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a43      	ldr	r2, [pc, #268]	@ (8006030 <HAL_DMA_Abort+0x5fc>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d04a      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a41      	ldr	r2, [pc, #260]	@ (8006034 <HAL_DMA_Abort+0x600>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d045      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a40      	ldr	r2, [pc, #256]	@ (8006038 <HAL_DMA_Abort+0x604>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d040      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a3e      	ldr	r2, [pc, #248]	@ (800603c <HAL_DMA_Abort+0x608>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d03b      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a3d      	ldr	r2, [pc, #244]	@ (8006040 <HAL_DMA_Abort+0x60c>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d036      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a3b      	ldr	r2, [pc, #236]	@ (8006044 <HAL_DMA_Abort+0x610>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d031      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a3a      	ldr	r2, [pc, #232]	@ (8006048 <HAL_DMA_Abort+0x614>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d02c      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a38      	ldr	r2, [pc, #224]	@ (800604c <HAL_DMA_Abort+0x618>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d027      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a37      	ldr	r2, [pc, #220]	@ (8006050 <HAL_DMA_Abort+0x61c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d022      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a35      	ldr	r2, [pc, #212]	@ (8006054 <HAL_DMA_Abort+0x620>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d01d      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a34      	ldr	r2, [pc, #208]	@ (8006058 <HAL_DMA_Abort+0x624>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d018      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a32      	ldr	r2, [pc, #200]	@ (800605c <HAL_DMA_Abort+0x628>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d013      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a31      	ldr	r2, [pc, #196]	@ (8006060 <HAL_DMA_Abort+0x62c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00e      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a2f      	ldr	r2, [pc, #188]	@ (8006064 <HAL_DMA_Abort+0x630>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d009      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a2e      	ldr	r2, [pc, #184]	@ (8006068 <HAL_DMA_Abort+0x634>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d004      	beq.n	8005fbe <HAL_DMA_Abort+0x58a>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800606c <HAL_DMA_Abort+0x638>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d101      	bne.n	8005fc2 <HAL_DMA_Abort+0x58e>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <HAL_DMA_Abort+0x590>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d015      	beq.n	8005ff4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005fd0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00c      	beq.n	8005ff4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fe4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fe8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005ff2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3718      	adds	r7, #24
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40020010 	.word	0x40020010
 8006014:	40020028 	.word	0x40020028
 8006018:	40020040 	.word	0x40020040
 800601c:	40020058 	.word	0x40020058
 8006020:	40020070 	.word	0x40020070
 8006024:	40020088 	.word	0x40020088
 8006028:	400200a0 	.word	0x400200a0
 800602c:	400200b8 	.word	0x400200b8
 8006030:	40020410 	.word	0x40020410
 8006034:	40020428 	.word	0x40020428
 8006038:	40020440 	.word	0x40020440
 800603c:	40020458 	.word	0x40020458
 8006040:	40020470 	.word	0x40020470
 8006044:	40020488 	.word	0x40020488
 8006048:	400204a0 	.word	0x400204a0
 800604c:	400204b8 	.word	0x400204b8
 8006050:	58025408 	.word	0x58025408
 8006054:	5802541c 	.word	0x5802541c
 8006058:	58025430 	.word	0x58025430
 800605c:	58025444 	.word	0x58025444
 8006060:	58025458 	.word	0x58025458
 8006064:	5802546c 	.word	0x5802546c
 8006068:	58025480 	.word	0x58025480
 800606c:	58025494 	.word	0x58025494

08006070 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e237      	b.n	80064f2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b02      	cmp	r3, #2
 800608c:	d004      	beq.n	8006098 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2280      	movs	r2, #128	@ 0x80
 8006092:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e22c      	b.n	80064f2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a5c      	ldr	r2, [pc, #368]	@ (8006210 <HAL_DMA_Abort_IT+0x1a0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d04a      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a5b      	ldr	r2, [pc, #364]	@ (8006214 <HAL_DMA_Abort_IT+0x1a4>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d045      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a59      	ldr	r2, [pc, #356]	@ (8006218 <HAL_DMA_Abort_IT+0x1a8>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d040      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a58      	ldr	r2, [pc, #352]	@ (800621c <HAL_DMA_Abort_IT+0x1ac>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d03b      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a56      	ldr	r2, [pc, #344]	@ (8006220 <HAL_DMA_Abort_IT+0x1b0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d036      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a55      	ldr	r2, [pc, #340]	@ (8006224 <HAL_DMA_Abort_IT+0x1b4>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d031      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a53      	ldr	r2, [pc, #332]	@ (8006228 <HAL_DMA_Abort_IT+0x1b8>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d02c      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a52      	ldr	r2, [pc, #328]	@ (800622c <HAL_DMA_Abort_IT+0x1bc>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d027      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a50      	ldr	r2, [pc, #320]	@ (8006230 <HAL_DMA_Abort_IT+0x1c0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d022      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a4f      	ldr	r2, [pc, #316]	@ (8006234 <HAL_DMA_Abort_IT+0x1c4>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d01d      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a4d      	ldr	r2, [pc, #308]	@ (8006238 <HAL_DMA_Abort_IT+0x1c8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d018      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a4c      	ldr	r2, [pc, #304]	@ (800623c <HAL_DMA_Abort_IT+0x1cc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d013      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a4a      	ldr	r2, [pc, #296]	@ (8006240 <HAL_DMA_Abort_IT+0x1d0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00e      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a49      	ldr	r2, [pc, #292]	@ (8006244 <HAL_DMA_Abort_IT+0x1d4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d009      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a47      	ldr	r2, [pc, #284]	@ (8006248 <HAL_DMA_Abort_IT+0x1d8>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_DMA_Abort_IT+0xc8>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a46      	ldr	r2, [pc, #280]	@ (800624c <HAL_DMA_Abort_IT+0x1dc>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d101      	bne.n	800613c <HAL_DMA_Abort_IT+0xcc>
 8006138:	2301      	movs	r3, #1
 800613a:	e000      	b.n	800613e <HAL_DMA_Abort_IT+0xce>
 800613c:	2300      	movs	r3, #0
 800613e:	2b00      	cmp	r3, #0
 8006140:	f000 8086 	beq.w	8006250 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2204      	movs	r2, #4
 8006148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a2f      	ldr	r2, [pc, #188]	@ (8006210 <HAL_DMA_Abort_IT+0x1a0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d04a      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a2e      	ldr	r2, [pc, #184]	@ (8006214 <HAL_DMA_Abort_IT+0x1a4>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d045      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a2c      	ldr	r2, [pc, #176]	@ (8006218 <HAL_DMA_Abort_IT+0x1a8>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d040      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a2b      	ldr	r2, [pc, #172]	@ (800621c <HAL_DMA_Abort_IT+0x1ac>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d03b      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a29      	ldr	r2, [pc, #164]	@ (8006220 <HAL_DMA_Abort_IT+0x1b0>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d036      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a28      	ldr	r2, [pc, #160]	@ (8006224 <HAL_DMA_Abort_IT+0x1b4>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d031      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a26      	ldr	r2, [pc, #152]	@ (8006228 <HAL_DMA_Abort_IT+0x1b8>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d02c      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a25      	ldr	r2, [pc, #148]	@ (800622c <HAL_DMA_Abort_IT+0x1bc>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d027      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a23      	ldr	r2, [pc, #140]	@ (8006230 <HAL_DMA_Abort_IT+0x1c0>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d022      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a22      	ldr	r2, [pc, #136]	@ (8006234 <HAL_DMA_Abort_IT+0x1c4>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d01d      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a20      	ldr	r2, [pc, #128]	@ (8006238 <HAL_DMA_Abort_IT+0x1c8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d018      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a1f      	ldr	r2, [pc, #124]	@ (800623c <HAL_DMA_Abort_IT+0x1cc>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d013      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006240 <HAL_DMA_Abort_IT+0x1d0>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d00e      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a1c      	ldr	r2, [pc, #112]	@ (8006244 <HAL_DMA_Abort_IT+0x1d4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d009      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006248 <HAL_DMA_Abort_IT+0x1d8>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d004      	beq.n	80061ec <HAL_DMA_Abort_IT+0x17c>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a19      	ldr	r2, [pc, #100]	@ (800624c <HAL_DMA_Abort_IT+0x1dc>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d108      	bne.n	80061fe <HAL_DMA_Abort_IT+0x18e>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0201 	bic.w	r2, r2, #1
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	e178      	b.n	80064f0 <HAL_DMA_Abort_IT+0x480>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f022 0201 	bic.w	r2, r2, #1
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	e16f      	b.n	80064f0 <HAL_DMA_Abort_IT+0x480>
 8006210:	40020010 	.word	0x40020010
 8006214:	40020028 	.word	0x40020028
 8006218:	40020040 	.word	0x40020040
 800621c:	40020058 	.word	0x40020058
 8006220:	40020070 	.word	0x40020070
 8006224:	40020088 	.word	0x40020088
 8006228:	400200a0 	.word	0x400200a0
 800622c:	400200b8 	.word	0x400200b8
 8006230:	40020410 	.word	0x40020410
 8006234:	40020428 	.word	0x40020428
 8006238:	40020440 	.word	0x40020440
 800623c:	40020458 	.word	0x40020458
 8006240:	40020470 	.word	0x40020470
 8006244:	40020488 	.word	0x40020488
 8006248:	400204a0 	.word	0x400204a0
 800624c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 020e 	bic.w	r2, r2, #14
 800625e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a6c      	ldr	r2, [pc, #432]	@ (8006418 <HAL_DMA_Abort_IT+0x3a8>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d04a      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a6b      	ldr	r2, [pc, #428]	@ (800641c <HAL_DMA_Abort_IT+0x3ac>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d045      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a69      	ldr	r2, [pc, #420]	@ (8006420 <HAL_DMA_Abort_IT+0x3b0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d040      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a68      	ldr	r2, [pc, #416]	@ (8006424 <HAL_DMA_Abort_IT+0x3b4>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d03b      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a66      	ldr	r2, [pc, #408]	@ (8006428 <HAL_DMA_Abort_IT+0x3b8>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d036      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a65      	ldr	r2, [pc, #404]	@ (800642c <HAL_DMA_Abort_IT+0x3bc>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d031      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a63      	ldr	r2, [pc, #396]	@ (8006430 <HAL_DMA_Abort_IT+0x3c0>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d02c      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a62      	ldr	r2, [pc, #392]	@ (8006434 <HAL_DMA_Abort_IT+0x3c4>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d027      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a60      	ldr	r2, [pc, #384]	@ (8006438 <HAL_DMA_Abort_IT+0x3c8>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d022      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a5f      	ldr	r2, [pc, #380]	@ (800643c <HAL_DMA_Abort_IT+0x3cc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d01d      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a5d      	ldr	r2, [pc, #372]	@ (8006440 <HAL_DMA_Abort_IT+0x3d0>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d018      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a5c      	ldr	r2, [pc, #368]	@ (8006444 <HAL_DMA_Abort_IT+0x3d4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d013      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a5a      	ldr	r2, [pc, #360]	@ (8006448 <HAL_DMA_Abort_IT+0x3d8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d00e      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a59      	ldr	r2, [pc, #356]	@ (800644c <HAL_DMA_Abort_IT+0x3dc>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d009      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a57      	ldr	r2, [pc, #348]	@ (8006450 <HAL_DMA_Abort_IT+0x3e0>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d004      	beq.n	8006300 <HAL_DMA_Abort_IT+0x290>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a56      	ldr	r2, [pc, #344]	@ (8006454 <HAL_DMA_Abort_IT+0x3e4>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d108      	bne.n	8006312 <HAL_DMA_Abort_IT+0x2a2>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	e007      	b.n	8006322 <HAL_DMA_Abort_IT+0x2b2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f022 0201 	bic.w	r2, r2, #1
 8006320:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a3c      	ldr	r2, [pc, #240]	@ (8006418 <HAL_DMA_Abort_IT+0x3a8>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d072      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a3a      	ldr	r2, [pc, #232]	@ (800641c <HAL_DMA_Abort_IT+0x3ac>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d06d      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a39      	ldr	r2, [pc, #228]	@ (8006420 <HAL_DMA_Abort_IT+0x3b0>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d068      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a37      	ldr	r2, [pc, #220]	@ (8006424 <HAL_DMA_Abort_IT+0x3b4>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d063      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a36      	ldr	r2, [pc, #216]	@ (8006428 <HAL_DMA_Abort_IT+0x3b8>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d05e      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a34      	ldr	r2, [pc, #208]	@ (800642c <HAL_DMA_Abort_IT+0x3bc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d059      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a33      	ldr	r2, [pc, #204]	@ (8006430 <HAL_DMA_Abort_IT+0x3c0>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d054      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a31      	ldr	r2, [pc, #196]	@ (8006434 <HAL_DMA_Abort_IT+0x3c4>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d04f      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a30      	ldr	r2, [pc, #192]	@ (8006438 <HAL_DMA_Abort_IT+0x3c8>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d04a      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a2e      	ldr	r2, [pc, #184]	@ (800643c <HAL_DMA_Abort_IT+0x3cc>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d045      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a2d      	ldr	r2, [pc, #180]	@ (8006440 <HAL_DMA_Abort_IT+0x3d0>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d040      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a2b      	ldr	r2, [pc, #172]	@ (8006444 <HAL_DMA_Abort_IT+0x3d4>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d03b      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a2a      	ldr	r2, [pc, #168]	@ (8006448 <HAL_DMA_Abort_IT+0x3d8>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d036      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a28      	ldr	r2, [pc, #160]	@ (800644c <HAL_DMA_Abort_IT+0x3dc>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d031      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a27      	ldr	r2, [pc, #156]	@ (8006450 <HAL_DMA_Abort_IT+0x3e0>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d02c      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a25      	ldr	r2, [pc, #148]	@ (8006454 <HAL_DMA_Abort_IT+0x3e4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d027      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a24      	ldr	r2, [pc, #144]	@ (8006458 <HAL_DMA_Abort_IT+0x3e8>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d022      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a22      	ldr	r2, [pc, #136]	@ (800645c <HAL_DMA_Abort_IT+0x3ec>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d01d      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a21      	ldr	r2, [pc, #132]	@ (8006460 <HAL_DMA_Abort_IT+0x3f0>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d018      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006464 <HAL_DMA_Abort_IT+0x3f4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d013      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006468 <HAL_DMA_Abort_IT+0x3f8>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d00e      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a1c      	ldr	r2, [pc, #112]	@ (800646c <HAL_DMA_Abort_IT+0x3fc>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d009      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a1b      	ldr	r2, [pc, #108]	@ (8006470 <HAL_DMA_Abort_IT+0x400>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d004      	beq.n	8006412 <HAL_DMA_Abort_IT+0x3a2>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a19      	ldr	r2, [pc, #100]	@ (8006474 <HAL_DMA_Abort_IT+0x404>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d132      	bne.n	8006478 <HAL_DMA_Abort_IT+0x408>
 8006412:	2301      	movs	r3, #1
 8006414:	e031      	b.n	800647a <HAL_DMA_Abort_IT+0x40a>
 8006416:	bf00      	nop
 8006418:	40020010 	.word	0x40020010
 800641c:	40020028 	.word	0x40020028
 8006420:	40020040 	.word	0x40020040
 8006424:	40020058 	.word	0x40020058
 8006428:	40020070 	.word	0x40020070
 800642c:	40020088 	.word	0x40020088
 8006430:	400200a0 	.word	0x400200a0
 8006434:	400200b8 	.word	0x400200b8
 8006438:	40020410 	.word	0x40020410
 800643c:	40020428 	.word	0x40020428
 8006440:	40020440 	.word	0x40020440
 8006444:	40020458 	.word	0x40020458
 8006448:	40020470 	.word	0x40020470
 800644c:	40020488 	.word	0x40020488
 8006450:	400204a0 	.word	0x400204a0
 8006454:	400204b8 	.word	0x400204b8
 8006458:	58025408 	.word	0x58025408
 800645c:	5802541c 	.word	0x5802541c
 8006460:	58025430 	.word	0x58025430
 8006464:	58025444 	.word	0x58025444
 8006468:	58025458 	.word	0x58025458
 800646c:	5802546c 	.word	0x5802546c
 8006470:	58025480 	.word	0x58025480
 8006474:	58025494 	.word	0x58025494
 8006478:	2300      	movs	r3, #0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d028      	beq.n	80064d0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006488:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800648c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006492:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006498:	f003 031f 	and.w	r3, r3, #31
 800649c:	2201      	movs	r2, #1
 800649e:	409a      	lsls	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80064ac:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00c      	beq.n	80064d0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064c4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80064ce:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop

080064fc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b08a      	sub	sp, #40	@ 0x28
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006504:	2300      	movs	r3, #0
 8006506:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006508:	4b67      	ldr	r3, [pc, #412]	@ (80066a8 <HAL_DMA_IRQHandler+0x1ac>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a67      	ldr	r2, [pc, #412]	@ (80066ac <HAL_DMA_IRQHandler+0x1b0>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	0a9b      	lsrs	r3, r3, #10
 8006514:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006520:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a5f      	ldr	r2, [pc, #380]	@ (80066b0 <HAL_DMA_IRQHandler+0x1b4>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d04a      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a5d      	ldr	r2, [pc, #372]	@ (80066b4 <HAL_DMA_IRQHandler+0x1b8>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d045      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a5c      	ldr	r2, [pc, #368]	@ (80066b8 <HAL_DMA_IRQHandler+0x1bc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d040      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a5a      	ldr	r2, [pc, #360]	@ (80066bc <HAL_DMA_IRQHandler+0x1c0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d03b      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a59      	ldr	r2, [pc, #356]	@ (80066c0 <HAL_DMA_IRQHandler+0x1c4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d036      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a57      	ldr	r2, [pc, #348]	@ (80066c4 <HAL_DMA_IRQHandler+0x1c8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d031      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a56      	ldr	r2, [pc, #344]	@ (80066c8 <HAL_DMA_IRQHandler+0x1cc>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d02c      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a54      	ldr	r2, [pc, #336]	@ (80066cc <HAL_DMA_IRQHandler+0x1d0>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d027      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a53      	ldr	r2, [pc, #332]	@ (80066d0 <HAL_DMA_IRQHandler+0x1d4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d022      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a51      	ldr	r2, [pc, #324]	@ (80066d4 <HAL_DMA_IRQHandler+0x1d8>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d01d      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a50      	ldr	r2, [pc, #320]	@ (80066d8 <HAL_DMA_IRQHandler+0x1dc>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d018      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a4e      	ldr	r2, [pc, #312]	@ (80066dc <HAL_DMA_IRQHandler+0x1e0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d013      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a4d      	ldr	r2, [pc, #308]	@ (80066e0 <HAL_DMA_IRQHandler+0x1e4>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d00e      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a4b      	ldr	r2, [pc, #300]	@ (80066e4 <HAL_DMA_IRQHandler+0x1e8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d009      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a4a      	ldr	r2, [pc, #296]	@ (80066e8 <HAL_DMA_IRQHandler+0x1ec>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d004      	beq.n	80065ce <HAL_DMA_IRQHandler+0xd2>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a48      	ldr	r2, [pc, #288]	@ (80066ec <HAL_DMA_IRQHandler+0x1f0>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d101      	bne.n	80065d2 <HAL_DMA_IRQHandler+0xd6>
 80065ce:	2301      	movs	r3, #1
 80065d0:	e000      	b.n	80065d4 <HAL_DMA_IRQHandler+0xd8>
 80065d2:	2300      	movs	r3, #0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 842b 	beq.w	8006e30 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065de:	f003 031f 	and.w	r3, r3, #31
 80065e2:	2208      	movs	r2, #8
 80065e4:	409a      	lsls	r2, r3
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	4013      	ands	r3, r2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f000 80a2 	beq.w	8006734 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a2e      	ldr	r2, [pc, #184]	@ (80066b0 <HAL_DMA_IRQHandler+0x1b4>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d04a      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a2d      	ldr	r2, [pc, #180]	@ (80066b4 <HAL_DMA_IRQHandler+0x1b8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d045      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a2b      	ldr	r2, [pc, #172]	@ (80066b8 <HAL_DMA_IRQHandler+0x1bc>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d040      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a2a      	ldr	r2, [pc, #168]	@ (80066bc <HAL_DMA_IRQHandler+0x1c0>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d03b      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a28      	ldr	r2, [pc, #160]	@ (80066c0 <HAL_DMA_IRQHandler+0x1c4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d036      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a27      	ldr	r2, [pc, #156]	@ (80066c4 <HAL_DMA_IRQHandler+0x1c8>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d031      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a25      	ldr	r2, [pc, #148]	@ (80066c8 <HAL_DMA_IRQHandler+0x1cc>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d02c      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a24      	ldr	r2, [pc, #144]	@ (80066cc <HAL_DMA_IRQHandler+0x1d0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d027      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a22      	ldr	r2, [pc, #136]	@ (80066d0 <HAL_DMA_IRQHandler+0x1d4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d022      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a21      	ldr	r2, [pc, #132]	@ (80066d4 <HAL_DMA_IRQHandler+0x1d8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d01d      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a1f      	ldr	r2, [pc, #124]	@ (80066d8 <HAL_DMA_IRQHandler+0x1dc>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d018      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a1e      	ldr	r2, [pc, #120]	@ (80066dc <HAL_DMA_IRQHandler+0x1e0>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d013      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a1c      	ldr	r2, [pc, #112]	@ (80066e0 <HAL_DMA_IRQHandler+0x1e4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00e      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a1b      	ldr	r2, [pc, #108]	@ (80066e4 <HAL_DMA_IRQHandler+0x1e8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d009      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a19      	ldr	r2, [pc, #100]	@ (80066e8 <HAL_DMA_IRQHandler+0x1ec>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d004      	beq.n	8006690 <HAL_DMA_IRQHandler+0x194>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a18      	ldr	r2, [pc, #96]	@ (80066ec <HAL_DMA_IRQHandler+0x1f0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d12f      	bne.n	80066f0 <HAL_DMA_IRQHandler+0x1f4>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0304 	and.w	r3, r3, #4
 800669a:	2b00      	cmp	r3, #0
 800669c:	bf14      	ite	ne
 800669e:	2301      	movne	r3, #1
 80066a0:	2300      	moveq	r3, #0
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	e02e      	b.n	8006704 <HAL_DMA_IRQHandler+0x208>
 80066a6:	bf00      	nop
 80066a8:	24000000 	.word	0x24000000
 80066ac:	1b4e81b5 	.word	0x1b4e81b5
 80066b0:	40020010 	.word	0x40020010
 80066b4:	40020028 	.word	0x40020028
 80066b8:	40020040 	.word	0x40020040
 80066bc:	40020058 	.word	0x40020058
 80066c0:	40020070 	.word	0x40020070
 80066c4:	40020088 	.word	0x40020088
 80066c8:	400200a0 	.word	0x400200a0
 80066cc:	400200b8 	.word	0x400200b8
 80066d0:	40020410 	.word	0x40020410
 80066d4:	40020428 	.word	0x40020428
 80066d8:	40020440 	.word	0x40020440
 80066dc:	40020458 	.word	0x40020458
 80066e0:	40020470 	.word	0x40020470
 80066e4:	40020488 	.word	0x40020488
 80066e8:	400204a0 	.word	0x400204a0
 80066ec:	400204b8 	.word	0x400204b8
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0308 	and.w	r3, r3, #8
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	bf14      	ite	ne
 80066fe:	2301      	movne	r3, #1
 8006700:	2300      	moveq	r3, #0
 8006702:	b2db      	uxtb	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d015      	beq.n	8006734 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 0204 	bic.w	r2, r2, #4
 8006716:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671c:	f003 031f 	and.w	r3, r3, #31
 8006720:	2208      	movs	r2, #8
 8006722:	409a      	lsls	r2, r3
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800672c:	f043 0201 	orr.w	r2, r3, #1
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006738:	f003 031f 	and.w	r3, r3, #31
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	fa22 f303 	lsr.w	r3, r2, r3
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	d06e      	beq.n	8006828 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a69      	ldr	r2, [pc, #420]	@ (80068f4 <HAL_DMA_IRQHandler+0x3f8>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d04a      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a67      	ldr	r2, [pc, #412]	@ (80068f8 <HAL_DMA_IRQHandler+0x3fc>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d045      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a66      	ldr	r2, [pc, #408]	@ (80068fc <HAL_DMA_IRQHandler+0x400>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d040      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a64      	ldr	r2, [pc, #400]	@ (8006900 <HAL_DMA_IRQHandler+0x404>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d03b      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a63      	ldr	r2, [pc, #396]	@ (8006904 <HAL_DMA_IRQHandler+0x408>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d036      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a61      	ldr	r2, [pc, #388]	@ (8006908 <HAL_DMA_IRQHandler+0x40c>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d031      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a60      	ldr	r2, [pc, #384]	@ (800690c <HAL_DMA_IRQHandler+0x410>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d02c      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a5e      	ldr	r2, [pc, #376]	@ (8006910 <HAL_DMA_IRQHandler+0x414>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d027      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a5d      	ldr	r2, [pc, #372]	@ (8006914 <HAL_DMA_IRQHandler+0x418>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d022      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a5b      	ldr	r2, [pc, #364]	@ (8006918 <HAL_DMA_IRQHandler+0x41c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d01d      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a5a      	ldr	r2, [pc, #360]	@ (800691c <HAL_DMA_IRQHandler+0x420>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d018      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a58      	ldr	r2, [pc, #352]	@ (8006920 <HAL_DMA_IRQHandler+0x424>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a57      	ldr	r2, [pc, #348]	@ (8006924 <HAL_DMA_IRQHandler+0x428>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00e      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a55      	ldr	r2, [pc, #340]	@ (8006928 <HAL_DMA_IRQHandler+0x42c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d009      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a54      	ldr	r2, [pc, #336]	@ (800692c <HAL_DMA_IRQHandler+0x430>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d004      	beq.n	80067ea <HAL_DMA_IRQHandler+0x2ee>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a52      	ldr	r2, [pc, #328]	@ (8006930 <HAL_DMA_IRQHandler+0x434>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d10a      	bne.n	8006800 <HAL_DMA_IRQHandler+0x304>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bf14      	ite	ne
 80067f8:	2301      	movne	r3, #1
 80067fa:	2300      	moveq	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	e003      	b.n	8006808 <HAL_DMA_IRQHandler+0x30c>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2300      	movs	r3, #0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00d      	beq.n	8006828 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006810:	f003 031f 	and.w	r3, r3, #31
 8006814:	2201      	movs	r2, #1
 8006816:	409a      	lsls	r2, r3
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006820:	f043 0202 	orr.w	r2, r3, #2
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682c:	f003 031f 	and.w	r3, r3, #31
 8006830:	2204      	movs	r2, #4
 8006832:	409a      	lsls	r2, r3
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	4013      	ands	r3, r2
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 808f 	beq.w	800695c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a2c      	ldr	r2, [pc, #176]	@ (80068f4 <HAL_DMA_IRQHandler+0x3f8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d04a      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a2a      	ldr	r2, [pc, #168]	@ (80068f8 <HAL_DMA_IRQHandler+0x3fc>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d045      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a29      	ldr	r2, [pc, #164]	@ (80068fc <HAL_DMA_IRQHandler+0x400>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d040      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a27      	ldr	r2, [pc, #156]	@ (8006900 <HAL_DMA_IRQHandler+0x404>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d03b      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a26      	ldr	r2, [pc, #152]	@ (8006904 <HAL_DMA_IRQHandler+0x408>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d036      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a24      	ldr	r2, [pc, #144]	@ (8006908 <HAL_DMA_IRQHandler+0x40c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d031      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a23      	ldr	r2, [pc, #140]	@ (800690c <HAL_DMA_IRQHandler+0x410>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d02c      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a21      	ldr	r2, [pc, #132]	@ (8006910 <HAL_DMA_IRQHandler+0x414>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d027      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a20      	ldr	r2, [pc, #128]	@ (8006914 <HAL_DMA_IRQHandler+0x418>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d022      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a1e      	ldr	r2, [pc, #120]	@ (8006918 <HAL_DMA_IRQHandler+0x41c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d01d      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a1d      	ldr	r2, [pc, #116]	@ (800691c <HAL_DMA_IRQHandler+0x420>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d018      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006920 <HAL_DMA_IRQHandler+0x424>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d013      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006924 <HAL_DMA_IRQHandler+0x428>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d00e      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a18      	ldr	r2, [pc, #96]	@ (8006928 <HAL_DMA_IRQHandler+0x42c>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d009      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a17      	ldr	r2, [pc, #92]	@ (800692c <HAL_DMA_IRQHandler+0x430>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d004      	beq.n	80068de <HAL_DMA_IRQHandler+0x3e2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a15      	ldr	r2, [pc, #84]	@ (8006930 <HAL_DMA_IRQHandler+0x434>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d12a      	bne.n	8006934 <HAL_DMA_IRQHandler+0x438>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	bf14      	ite	ne
 80068ec:	2301      	movne	r3, #1
 80068ee:	2300      	moveq	r3, #0
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	e023      	b.n	800693c <HAL_DMA_IRQHandler+0x440>
 80068f4:	40020010 	.word	0x40020010
 80068f8:	40020028 	.word	0x40020028
 80068fc:	40020040 	.word	0x40020040
 8006900:	40020058 	.word	0x40020058
 8006904:	40020070 	.word	0x40020070
 8006908:	40020088 	.word	0x40020088
 800690c:	400200a0 	.word	0x400200a0
 8006910:	400200b8 	.word	0x400200b8
 8006914:	40020410 	.word	0x40020410
 8006918:	40020428 	.word	0x40020428
 800691c:	40020440 	.word	0x40020440
 8006920:	40020458 	.word	0x40020458
 8006924:	40020470 	.word	0x40020470
 8006928:	40020488 	.word	0x40020488
 800692c:	400204a0 	.word	0x400204a0
 8006930:	400204b8 	.word	0x400204b8
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2300      	movs	r3, #0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00d      	beq.n	800695c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006944:	f003 031f 	and.w	r3, r3, #31
 8006948:	2204      	movs	r2, #4
 800694a:	409a      	lsls	r2, r3
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006954:	f043 0204 	orr.w	r2, r3, #4
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006960:	f003 031f 	and.w	r3, r3, #31
 8006964:	2210      	movs	r2, #16
 8006966:	409a      	lsls	r2, r3
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	4013      	ands	r3, r2
 800696c:	2b00      	cmp	r3, #0
 800696e:	f000 80a6 	beq.w	8006abe <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a85      	ldr	r2, [pc, #532]	@ (8006b8c <HAL_DMA_IRQHandler+0x690>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d04a      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a83      	ldr	r2, [pc, #524]	@ (8006b90 <HAL_DMA_IRQHandler+0x694>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d045      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a82      	ldr	r2, [pc, #520]	@ (8006b94 <HAL_DMA_IRQHandler+0x698>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d040      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a80      	ldr	r2, [pc, #512]	@ (8006b98 <HAL_DMA_IRQHandler+0x69c>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d03b      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a7f      	ldr	r2, [pc, #508]	@ (8006b9c <HAL_DMA_IRQHandler+0x6a0>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d036      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a7d      	ldr	r2, [pc, #500]	@ (8006ba0 <HAL_DMA_IRQHandler+0x6a4>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d031      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a7c      	ldr	r2, [pc, #496]	@ (8006ba4 <HAL_DMA_IRQHandler+0x6a8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d02c      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a7a      	ldr	r2, [pc, #488]	@ (8006ba8 <HAL_DMA_IRQHandler+0x6ac>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d027      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a79      	ldr	r2, [pc, #484]	@ (8006bac <HAL_DMA_IRQHandler+0x6b0>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d022      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a77      	ldr	r2, [pc, #476]	@ (8006bb0 <HAL_DMA_IRQHandler+0x6b4>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d01d      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a76      	ldr	r2, [pc, #472]	@ (8006bb4 <HAL_DMA_IRQHandler+0x6b8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d018      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a74      	ldr	r2, [pc, #464]	@ (8006bb8 <HAL_DMA_IRQHandler+0x6bc>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d013      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a73      	ldr	r2, [pc, #460]	@ (8006bbc <HAL_DMA_IRQHandler+0x6c0>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00e      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a71      	ldr	r2, [pc, #452]	@ (8006bc0 <HAL_DMA_IRQHandler+0x6c4>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d009      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a70      	ldr	r2, [pc, #448]	@ (8006bc4 <HAL_DMA_IRQHandler+0x6c8>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d004      	beq.n	8006a12 <HAL_DMA_IRQHandler+0x516>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a6e      	ldr	r2, [pc, #440]	@ (8006bc8 <HAL_DMA_IRQHandler+0x6cc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d10a      	bne.n	8006a28 <HAL_DMA_IRQHandler+0x52c>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0308 	and.w	r3, r3, #8
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bf14      	ite	ne
 8006a20:	2301      	movne	r3, #1
 8006a22:	2300      	moveq	r3, #0
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	e009      	b.n	8006a3c <HAL_DMA_IRQHandler+0x540>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0304 	and.w	r3, r3, #4
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	bf14      	ite	ne
 8006a36:	2301      	movne	r3, #1
 8006a38:	2300      	moveq	r3, #0
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d03e      	beq.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a44:	f003 031f 	and.w	r3, r3, #31
 8006a48:	2210      	movs	r2, #16
 8006a4a:	409a      	lsls	r2, r3
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d018      	beq.n	8006a90 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d108      	bne.n	8006a7e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d024      	beq.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	4798      	blx	r3
 8006a7c:	e01f      	b.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01b      	beq.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	4798      	blx	r3
 8006a8e:	e016      	b.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d107      	bne.n	8006aae <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 0208 	bic.w	r2, r2, #8
 8006aac:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d003      	beq.n	8006abe <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac2:	f003 031f 	and.w	r3, r3, #31
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	409a      	lsls	r2, r3
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	4013      	ands	r3, r2
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f000 8110 	beq.w	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8006b8c <HAL_DMA_IRQHandler+0x690>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d04a      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a2b      	ldr	r2, [pc, #172]	@ (8006b90 <HAL_DMA_IRQHandler+0x694>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d045      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a29      	ldr	r2, [pc, #164]	@ (8006b94 <HAL_DMA_IRQHandler+0x698>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d040      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a28      	ldr	r2, [pc, #160]	@ (8006b98 <HAL_DMA_IRQHandler+0x69c>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d03b      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a26      	ldr	r2, [pc, #152]	@ (8006b9c <HAL_DMA_IRQHandler+0x6a0>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d036      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a25      	ldr	r2, [pc, #148]	@ (8006ba0 <HAL_DMA_IRQHandler+0x6a4>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d031      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a23      	ldr	r2, [pc, #140]	@ (8006ba4 <HAL_DMA_IRQHandler+0x6a8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d02c      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a22      	ldr	r2, [pc, #136]	@ (8006ba8 <HAL_DMA_IRQHandler+0x6ac>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d027      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a20      	ldr	r2, [pc, #128]	@ (8006bac <HAL_DMA_IRQHandler+0x6b0>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d022      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a1f      	ldr	r2, [pc, #124]	@ (8006bb0 <HAL_DMA_IRQHandler+0x6b4>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d01d      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bb4 <HAL_DMA_IRQHandler+0x6b8>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d018      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a1c      	ldr	r2, [pc, #112]	@ (8006bb8 <HAL_DMA_IRQHandler+0x6bc>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d013      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a1a      	ldr	r2, [pc, #104]	@ (8006bbc <HAL_DMA_IRQHandler+0x6c0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d00e      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a19      	ldr	r2, [pc, #100]	@ (8006bc0 <HAL_DMA_IRQHandler+0x6c4>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d009      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a17      	ldr	r2, [pc, #92]	@ (8006bc4 <HAL_DMA_IRQHandler+0x6c8>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d004      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x678>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a16      	ldr	r2, [pc, #88]	@ (8006bc8 <HAL_DMA_IRQHandler+0x6cc>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d12b      	bne.n	8006bcc <HAL_DMA_IRQHandler+0x6d0>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0310 	and.w	r3, r3, #16
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	bf14      	ite	ne
 8006b82:	2301      	movne	r3, #1
 8006b84:	2300      	moveq	r3, #0
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	e02a      	b.n	8006be0 <HAL_DMA_IRQHandler+0x6e4>
 8006b8a:	bf00      	nop
 8006b8c:	40020010 	.word	0x40020010
 8006b90:	40020028 	.word	0x40020028
 8006b94:	40020040 	.word	0x40020040
 8006b98:	40020058 	.word	0x40020058
 8006b9c:	40020070 	.word	0x40020070
 8006ba0:	40020088 	.word	0x40020088
 8006ba4:	400200a0 	.word	0x400200a0
 8006ba8:	400200b8 	.word	0x400200b8
 8006bac:	40020410 	.word	0x40020410
 8006bb0:	40020428 	.word	0x40020428
 8006bb4:	40020440 	.word	0x40020440
 8006bb8:	40020458 	.word	0x40020458
 8006bbc:	40020470 	.word	0x40020470
 8006bc0:	40020488 	.word	0x40020488
 8006bc4:	400204a0 	.word	0x400204a0
 8006bc8:	400204b8 	.word	0x400204b8
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	bf14      	ite	ne
 8006bda:	2301      	movne	r3, #1
 8006bdc:	2300      	moveq	r3, #0
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f000 8087 	beq.w	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bea:	f003 031f 	and.w	r3, r3, #31
 8006bee:	2220      	movs	r2, #32
 8006bf0:	409a      	lsls	r2, r3
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	d139      	bne.n	8006c76 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 0216 	bic.w	r2, r2, #22
 8006c10:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695a      	ldr	r2, [r3, #20]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c20:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d103      	bne.n	8006c32 <HAL_DMA_IRQHandler+0x736>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d007      	beq.n	8006c42 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0208 	bic.w	r2, r2, #8
 8006c40:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c46:	f003 031f 	and.w	r3, r3, #31
 8006c4a:	223f      	movs	r2, #63	@ 0x3f
 8006c4c:	409a      	lsls	r2, r3
 8006c4e:	6a3b      	ldr	r3, [r7, #32]
 8006c50:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f000 834a 	beq.w	8007300 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	4798      	blx	r3
          }
          return;
 8006c74:	e344      	b.n	8007300 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d018      	beq.n	8006cb6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d108      	bne.n	8006ca4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d02c      	beq.n	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	4798      	blx	r3
 8006ca2:	e027      	b.n	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d023      	beq.n	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	4798      	blx	r3
 8006cb4:	e01e      	b.n	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10f      	bne.n	8006ce4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0210 	bic.w	r2, r2, #16
 8006cd2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f000 8306 	beq.w	800730a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f000 8088 	beq.w	8006e1c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2204      	movs	r2, #4
 8006d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a7a      	ldr	r2, [pc, #488]	@ (8006f04 <HAL_DMA_IRQHandler+0xa08>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d04a      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a79      	ldr	r2, [pc, #484]	@ (8006f08 <HAL_DMA_IRQHandler+0xa0c>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d045      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a77      	ldr	r2, [pc, #476]	@ (8006f0c <HAL_DMA_IRQHandler+0xa10>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d040      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a76      	ldr	r2, [pc, #472]	@ (8006f10 <HAL_DMA_IRQHandler+0xa14>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d03b      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a74      	ldr	r2, [pc, #464]	@ (8006f14 <HAL_DMA_IRQHandler+0xa18>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d036      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a73      	ldr	r2, [pc, #460]	@ (8006f18 <HAL_DMA_IRQHandler+0xa1c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d031      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a71      	ldr	r2, [pc, #452]	@ (8006f1c <HAL_DMA_IRQHandler+0xa20>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d02c      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a70      	ldr	r2, [pc, #448]	@ (8006f20 <HAL_DMA_IRQHandler+0xa24>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d027      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a6e      	ldr	r2, [pc, #440]	@ (8006f24 <HAL_DMA_IRQHandler+0xa28>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d022      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a6d      	ldr	r2, [pc, #436]	@ (8006f28 <HAL_DMA_IRQHandler+0xa2c>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d01d      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a6b      	ldr	r2, [pc, #428]	@ (8006f2c <HAL_DMA_IRQHandler+0xa30>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d018      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a6a      	ldr	r2, [pc, #424]	@ (8006f30 <HAL_DMA_IRQHandler+0xa34>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d013      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a68      	ldr	r2, [pc, #416]	@ (8006f34 <HAL_DMA_IRQHandler+0xa38>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d00e      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a67      	ldr	r2, [pc, #412]	@ (8006f38 <HAL_DMA_IRQHandler+0xa3c>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d009      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a65      	ldr	r2, [pc, #404]	@ (8006f3c <HAL_DMA_IRQHandler+0xa40>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d004      	beq.n	8006db4 <HAL_DMA_IRQHandler+0x8b8>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a64      	ldr	r2, [pc, #400]	@ (8006f40 <HAL_DMA_IRQHandler+0xa44>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d108      	bne.n	8006dc6 <HAL_DMA_IRQHandler+0x8ca>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 0201 	bic.w	r2, r2, #1
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e007      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x8da>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0201 	bic.w	r2, r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d307      	bcc.n	8006df2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d1f2      	bne.n	8006dd6 <HAL_DMA_IRQHandler+0x8da>
 8006df0:	e000      	b.n	8006df4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006df2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d004      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2203      	movs	r2, #3
 8006e06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006e0a:	e003      	b.n	8006e14 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f000 8272 	beq.w	800730a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	4798      	blx	r3
 8006e2e:	e26c      	b.n	800730a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a43      	ldr	r2, [pc, #268]	@ (8006f44 <HAL_DMA_IRQHandler+0xa48>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d022      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a42      	ldr	r2, [pc, #264]	@ (8006f48 <HAL_DMA_IRQHandler+0xa4c>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d01d      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a40      	ldr	r2, [pc, #256]	@ (8006f4c <HAL_DMA_IRQHandler+0xa50>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d018      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a3f      	ldr	r2, [pc, #252]	@ (8006f50 <HAL_DMA_IRQHandler+0xa54>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d013      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a3d      	ldr	r2, [pc, #244]	@ (8006f54 <HAL_DMA_IRQHandler+0xa58>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d00e      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a3c      	ldr	r2, [pc, #240]	@ (8006f58 <HAL_DMA_IRQHandler+0xa5c>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d009      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a3a      	ldr	r2, [pc, #232]	@ (8006f5c <HAL_DMA_IRQHandler+0xa60>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d004      	beq.n	8006e80 <HAL_DMA_IRQHandler+0x984>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a39      	ldr	r2, [pc, #228]	@ (8006f60 <HAL_DMA_IRQHandler+0xa64>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d101      	bne.n	8006e84 <HAL_DMA_IRQHandler+0x988>
 8006e80:	2301      	movs	r3, #1
 8006e82:	e000      	b.n	8006e86 <HAL_DMA_IRQHandler+0x98a>
 8006e84:	2300      	movs	r3, #0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f000 823f 	beq.w	800730a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	2204      	movs	r2, #4
 8006e9e:	409a      	lsls	r2, r3
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f000 80cd 	beq.w	8007044 <HAL_DMA_IRQHandler+0xb48>
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	f003 0304 	and.w	r3, r3, #4
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 80c7 	beq.w	8007044 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eba:	f003 031f 	and.w	r3, r3, #31
 8006ebe:	2204      	movs	r2, #4
 8006ec0:	409a      	lsls	r2, r3
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d049      	beq.n	8006f64 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d109      	bne.n	8006eee <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 8210 	beq.w	8007304 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006eec:	e20a      	b.n	8007304 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f000 8206 	beq.w	8007304 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f00:	e200      	b.n	8007304 <HAL_DMA_IRQHandler+0xe08>
 8006f02:	bf00      	nop
 8006f04:	40020010 	.word	0x40020010
 8006f08:	40020028 	.word	0x40020028
 8006f0c:	40020040 	.word	0x40020040
 8006f10:	40020058 	.word	0x40020058
 8006f14:	40020070 	.word	0x40020070
 8006f18:	40020088 	.word	0x40020088
 8006f1c:	400200a0 	.word	0x400200a0
 8006f20:	400200b8 	.word	0x400200b8
 8006f24:	40020410 	.word	0x40020410
 8006f28:	40020428 	.word	0x40020428
 8006f2c:	40020440 	.word	0x40020440
 8006f30:	40020458 	.word	0x40020458
 8006f34:	40020470 	.word	0x40020470
 8006f38:	40020488 	.word	0x40020488
 8006f3c:	400204a0 	.word	0x400204a0
 8006f40:	400204b8 	.word	0x400204b8
 8006f44:	58025408 	.word	0x58025408
 8006f48:	5802541c 	.word	0x5802541c
 8006f4c:	58025430 	.word	0x58025430
 8006f50:	58025444 	.word	0x58025444
 8006f54:	58025458 	.word	0x58025458
 8006f58:	5802546c 	.word	0x5802546c
 8006f5c:	58025480 	.word	0x58025480
 8006f60:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d160      	bne.n	8007030 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a7f      	ldr	r2, [pc, #508]	@ (8007170 <HAL_DMA_IRQHandler+0xc74>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d04a      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a7d      	ldr	r2, [pc, #500]	@ (8007174 <HAL_DMA_IRQHandler+0xc78>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d045      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a7c      	ldr	r2, [pc, #496]	@ (8007178 <HAL_DMA_IRQHandler+0xc7c>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d040      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a7a      	ldr	r2, [pc, #488]	@ (800717c <HAL_DMA_IRQHandler+0xc80>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d03b      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a79      	ldr	r2, [pc, #484]	@ (8007180 <HAL_DMA_IRQHandler+0xc84>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d036      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a77      	ldr	r2, [pc, #476]	@ (8007184 <HAL_DMA_IRQHandler+0xc88>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d031      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a76      	ldr	r2, [pc, #472]	@ (8007188 <HAL_DMA_IRQHandler+0xc8c>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d02c      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a74      	ldr	r2, [pc, #464]	@ (800718c <HAL_DMA_IRQHandler+0xc90>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d027      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a73      	ldr	r2, [pc, #460]	@ (8007190 <HAL_DMA_IRQHandler+0xc94>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d022      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a71      	ldr	r2, [pc, #452]	@ (8007194 <HAL_DMA_IRQHandler+0xc98>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d01d      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a70      	ldr	r2, [pc, #448]	@ (8007198 <HAL_DMA_IRQHandler+0xc9c>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d018      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a6e      	ldr	r2, [pc, #440]	@ (800719c <HAL_DMA_IRQHandler+0xca0>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d013      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a6d      	ldr	r2, [pc, #436]	@ (80071a0 <HAL_DMA_IRQHandler+0xca4>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d00e      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a6b      	ldr	r2, [pc, #428]	@ (80071a4 <HAL_DMA_IRQHandler+0xca8>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d009      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a6a      	ldr	r2, [pc, #424]	@ (80071a8 <HAL_DMA_IRQHandler+0xcac>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d004      	beq.n	800700e <HAL_DMA_IRQHandler+0xb12>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a68      	ldr	r2, [pc, #416]	@ (80071ac <HAL_DMA_IRQHandler+0xcb0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d108      	bne.n	8007020 <HAL_DMA_IRQHandler+0xb24>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f022 0208 	bic.w	r2, r2, #8
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	e007      	b.n	8007030 <HAL_DMA_IRQHandler+0xb34>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0204 	bic.w	r2, r2, #4
 800702e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 8165 	beq.w	8007304 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007042:	e15f      	b.n	8007304 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007048:	f003 031f 	and.w	r3, r3, #31
 800704c:	2202      	movs	r2, #2
 800704e:	409a      	lsls	r2, r3
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	4013      	ands	r3, r2
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 80c5 	beq.w	80071e4 <HAL_DMA_IRQHandler+0xce8>
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 80bf 	beq.w	80071e4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706a:	f003 031f 	and.w	r3, r3, #31
 800706e:	2202      	movs	r2, #2
 8007070:	409a      	lsls	r2, r3
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d018      	beq.n	80070b2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d109      	bne.n	800709e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 813a 	beq.w	8007308 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800709c:	e134      	b.n	8007308 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 8130 	beq.w	8007308 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070b0:	e12a      	b.n	8007308 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f003 0320 	and.w	r3, r3, #32
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f040 8089 	bne.w	80071d0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a2b      	ldr	r2, [pc, #172]	@ (8007170 <HAL_DMA_IRQHandler+0xc74>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d04a      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a29      	ldr	r2, [pc, #164]	@ (8007174 <HAL_DMA_IRQHandler+0xc78>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d045      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a28      	ldr	r2, [pc, #160]	@ (8007178 <HAL_DMA_IRQHandler+0xc7c>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d040      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a26      	ldr	r2, [pc, #152]	@ (800717c <HAL_DMA_IRQHandler+0xc80>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d03b      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a25      	ldr	r2, [pc, #148]	@ (8007180 <HAL_DMA_IRQHandler+0xc84>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d036      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a23      	ldr	r2, [pc, #140]	@ (8007184 <HAL_DMA_IRQHandler+0xc88>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d031      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a22      	ldr	r2, [pc, #136]	@ (8007188 <HAL_DMA_IRQHandler+0xc8c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d02c      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a20      	ldr	r2, [pc, #128]	@ (800718c <HAL_DMA_IRQHandler+0xc90>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d027      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1f      	ldr	r2, [pc, #124]	@ (8007190 <HAL_DMA_IRQHandler+0xc94>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d022      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1d      	ldr	r2, [pc, #116]	@ (8007194 <HAL_DMA_IRQHandler+0xc98>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d01d      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a1c      	ldr	r2, [pc, #112]	@ (8007198 <HAL_DMA_IRQHandler+0xc9c>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d018      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a1a      	ldr	r2, [pc, #104]	@ (800719c <HAL_DMA_IRQHandler+0xca0>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d013      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a19      	ldr	r2, [pc, #100]	@ (80071a0 <HAL_DMA_IRQHandler+0xca4>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00e      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a17      	ldr	r2, [pc, #92]	@ (80071a4 <HAL_DMA_IRQHandler+0xca8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d009      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a16      	ldr	r2, [pc, #88]	@ (80071a8 <HAL_DMA_IRQHandler+0xcac>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d004      	beq.n	800715e <HAL_DMA_IRQHandler+0xc62>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a14      	ldr	r2, [pc, #80]	@ (80071ac <HAL_DMA_IRQHandler+0xcb0>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d128      	bne.n	80071b0 <HAL_DMA_IRQHandler+0xcb4>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0214 	bic.w	r2, r2, #20
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	e027      	b.n	80071c0 <HAL_DMA_IRQHandler+0xcc4>
 8007170:	40020010 	.word	0x40020010
 8007174:	40020028 	.word	0x40020028
 8007178:	40020040 	.word	0x40020040
 800717c:	40020058 	.word	0x40020058
 8007180:	40020070 	.word	0x40020070
 8007184:	40020088 	.word	0x40020088
 8007188:	400200a0 	.word	0x400200a0
 800718c:	400200b8 	.word	0x400200b8
 8007190:	40020410 	.word	0x40020410
 8007194:	40020428 	.word	0x40020428
 8007198:	40020440 	.word	0x40020440
 800719c:	40020458 	.word	0x40020458
 80071a0:	40020470 	.word	0x40020470
 80071a4:	40020488 	.word	0x40020488
 80071a8:	400204a0 	.word	0x400204a0
 80071ac:	400204b8 	.word	0x400204b8
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 020a 	bic.w	r2, r2, #10
 80071be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8097 	beq.w	8007308 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80071e2:	e091      	b.n	8007308 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071e8:	f003 031f 	and.w	r3, r3, #31
 80071ec:	2208      	movs	r2, #8
 80071ee:	409a      	lsls	r2, r3
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	4013      	ands	r3, r2
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 8088 	beq.w	800730a <HAL_DMA_IRQHandler+0xe0e>
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f003 0308 	and.w	r3, r3, #8
 8007200:	2b00      	cmp	r3, #0
 8007202:	f000 8082 	beq.w	800730a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a41      	ldr	r2, [pc, #260]	@ (8007310 <HAL_DMA_IRQHandler+0xe14>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d04a      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a3f      	ldr	r2, [pc, #252]	@ (8007314 <HAL_DMA_IRQHandler+0xe18>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d045      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a3e      	ldr	r2, [pc, #248]	@ (8007318 <HAL_DMA_IRQHandler+0xe1c>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d040      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a3c      	ldr	r2, [pc, #240]	@ (800731c <HAL_DMA_IRQHandler+0xe20>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d03b      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a3b      	ldr	r2, [pc, #236]	@ (8007320 <HAL_DMA_IRQHandler+0xe24>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d036      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a39      	ldr	r2, [pc, #228]	@ (8007324 <HAL_DMA_IRQHandler+0xe28>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d031      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a38      	ldr	r2, [pc, #224]	@ (8007328 <HAL_DMA_IRQHandler+0xe2c>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d02c      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a36      	ldr	r2, [pc, #216]	@ (800732c <HAL_DMA_IRQHandler+0xe30>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d027      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a35      	ldr	r2, [pc, #212]	@ (8007330 <HAL_DMA_IRQHandler+0xe34>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d022      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a33      	ldr	r2, [pc, #204]	@ (8007334 <HAL_DMA_IRQHandler+0xe38>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d01d      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a32      	ldr	r2, [pc, #200]	@ (8007338 <HAL_DMA_IRQHandler+0xe3c>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d018      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a30      	ldr	r2, [pc, #192]	@ (800733c <HAL_DMA_IRQHandler+0xe40>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d013      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a2f      	ldr	r2, [pc, #188]	@ (8007340 <HAL_DMA_IRQHandler+0xe44>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d00e      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a2d      	ldr	r2, [pc, #180]	@ (8007344 <HAL_DMA_IRQHandler+0xe48>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d009      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a2c      	ldr	r2, [pc, #176]	@ (8007348 <HAL_DMA_IRQHandler+0xe4c>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d004      	beq.n	80072a6 <HAL_DMA_IRQHandler+0xdaa>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a2a      	ldr	r2, [pc, #168]	@ (800734c <HAL_DMA_IRQHandler+0xe50>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d108      	bne.n	80072b8 <HAL_DMA_IRQHandler+0xdbc>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f022 021c 	bic.w	r2, r2, #28
 80072b4:	601a      	str	r2, [r3, #0]
 80072b6:	e007      	b.n	80072c8 <HAL_DMA_IRQHandler+0xdcc>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f022 020e 	bic.w	r2, r2, #14
 80072c6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072cc:	f003 031f 	and.w	r3, r3, #31
 80072d0:	2201      	movs	r2, #1
 80072d2:	409a      	lsls	r2, r3
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d009      	beq.n	800730a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	4798      	blx	r3
 80072fe:	e004      	b.n	800730a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007300:	bf00      	nop
 8007302:	e002      	b.n	800730a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007304:	bf00      	nop
 8007306:	e000      	b.n	800730a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007308:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800730a:	3728      	adds	r7, #40	@ 0x28
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	40020010 	.word	0x40020010
 8007314:	40020028 	.word	0x40020028
 8007318:	40020040 	.word	0x40020040
 800731c:	40020058 	.word	0x40020058
 8007320:	40020070 	.word	0x40020070
 8007324:	40020088 	.word	0x40020088
 8007328:	400200a0 	.word	0x400200a0
 800732c:	400200b8 	.word	0x400200b8
 8007330:	40020410 	.word	0x40020410
 8007334:	40020428 	.word	0x40020428
 8007338:	40020440 	.word	0x40020440
 800733c:	40020458 	.word	0x40020458
 8007340:	40020470 	.word	0x40020470
 8007344:	40020488 	.word	0x40020488
 8007348:	400204a0 	.word	0x400204a0
 800734c:	400204b8 	.word	0x400204b8

08007350 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007362:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007368:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a7f      	ldr	r2, [pc, #508]	@ (800756c <DMA_SetConfig+0x21c>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d072      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a7d      	ldr	r2, [pc, #500]	@ (8007570 <DMA_SetConfig+0x220>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d06d      	beq.n	800745a <DMA_SetConfig+0x10a>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a7c      	ldr	r2, [pc, #496]	@ (8007574 <DMA_SetConfig+0x224>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d068      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a7a      	ldr	r2, [pc, #488]	@ (8007578 <DMA_SetConfig+0x228>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d063      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a79      	ldr	r2, [pc, #484]	@ (800757c <DMA_SetConfig+0x22c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d05e      	beq.n	800745a <DMA_SetConfig+0x10a>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a77      	ldr	r2, [pc, #476]	@ (8007580 <DMA_SetConfig+0x230>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d059      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a76      	ldr	r2, [pc, #472]	@ (8007584 <DMA_SetConfig+0x234>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d054      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a74      	ldr	r2, [pc, #464]	@ (8007588 <DMA_SetConfig+0x238>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d04f      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a73      	ldr	r2, [pc, #460]	@ (800758c <DMA_SetConfig+0x23c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d04a      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a71      	ldr	r2, [pc, #452]	@ (8007590 <DMA_SetConfig+0x240>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d045      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a70      	ldr	r2, [pc, #448]	@ (8007594 <DMA_SetConfig+0x244>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d040      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a6e      	ldr	r2, [pc, #440]	@ (8007598 <DMA_SetConfig+0x248>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d03b      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a6d      	ldr	r2, [pc, #436]	@ (800759c <DMA_SetConfig+0x24c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d036      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a6b      	ldr	r2, [pc, #428]	@ (80075a0 <DMA_SetConfig+0x250>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d031      	beq.n	800745a <DMA_SetConfig+0x10a>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a6a      	ldr	r2, [pc, #424]	@ (80075a4 <DMA_SetConfig+0x254>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d02c      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a68      	ldr	r2, [pc, #416]	@ (80075a8 <DMA_SetConfig+0x258>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d027      	beq.n	800745a <DMA_SetConfig+0x10a>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a67      	ldr	r2, [pc, #412]	@ (80075ac <DMA_SetConfig+0x25c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d022      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a65      	ldr	r2, [pc, #404]	@ (80075b0 <DMA_SetConfig+0x260>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d01d      	beq.n	800745a <DMA_SetConfig+0x10a>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a64      	ldr	r2, [pc, #400]	@ (80075b4 <DMA_SetConfig+0x264>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d018      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a62      	ldr	r2, [pc, #392]	@ (80075b8 <DMA_SetConfig+0x268>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d013      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a61      	ldr	r2, [pc, #388]	@ (80075bc <DMA_SetConfig+0x26c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d00e      	beq.n	800745a <DMA_SetConfig+0x10a>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a5f      	ldr	r2, [pc, #380]	@ (80075c0 <DMA_SetConfig+0x270>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d009      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a5e      	ldr	r2, [pc, #376]	@ (80075c4 <DMA_SetConfig+0x274>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d004      	beq.n	800745a <DMA_SetConfig+0x10a>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a5c      	ldr	r2, [pc, #368]	@ (80075c8 <DMA_SetConfig+0x278>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d101      	bne.n	800745e <DMA_SetConfig+0x10e>
 800745a:	2301      	movs	r3, #1
 800745c:	e000      	b.n	8007460 <DMA_SetConfig+0x110>
 800745e:	2300      	movs	r3, #0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00d      	beq.n	8007480 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800746c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007472:	2b00      	cmp	r3, #0
 8007474:	d004      	beq.n	8007480 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800747e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a39      	ldr	r2, [pc, #228]	@ (800756c <DMA_SetConfig+0x21c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d04a      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a38      	ldr	r2, [pc, #224]	@ (8007570 <DMA_SetConfig+0x220>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d045      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a36      	ldr	r2, [pc, #216]	@ (8007574 <DMA_SetConfig+0x224>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d040      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a35      	ldr	r2, [pc, #212]	@ (8007578 <DMA_SetConfig+0x228>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d03b      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a33      	ldr	r2, [pc, #204]	@ (800757c <DMA_SetConfig+0x22c>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d036      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a32      	ldr	r2, [pc, #200]	@ (8007580 <DMA_SetConfig+0x230>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d031      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a30      	ldr	r2, [pc, #192]	@ (8007584 <DMA_SetConfig+0x234>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d02c      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a2f      	ldr	r2, [pc, #188]	@ (8007588 <DMA_SetConfig+0x238>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d027      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a2d      	ldr	r2, [pc, #180]	@ (800758c <DMA_SetConfig+0x23c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d022      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a2c      	ldr	r2, [pc, #176]	@ (8007590 <DMA_SetConfig+0x240>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d01d      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a2a      	ldr	r2, [pc, #168]	@ (8007594 <DMA_SetConfig+0x244>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d018      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a29      	ldr	r2, [pc, #164]	@ (8007598 <DMA_SetConfig+0x248>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d013      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a27      	ldr	r2, [pc, #156]	@ (800759c <DMA_SetConfig+0x24c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d00e      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a26      	ldr	r2, [pc, #152]	@ (80075a0 <DMA_SetConfig+0x250>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d009      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a24      	ldr	r2, [pc, #144]	@ (80075a4 <DMA_SetConfig+0x254>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d004      	beq.n	8007520 <DMA_SetConfig+0x1d0>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a23      	ldr	r2, [pc, #140]	@ (80075a8 <DMA_SetConfig+0x258>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d101      	bne.n	8007524 <DMA_SetConfig+0x1d4>
 8007520:	2301      	movs	r3, #1
 8007522:	e000      	b.n	8007526 <DMA_SetConfig+0x1d6>
 8007524:	2300      	movs	r3, #0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d059      	beq.n	80075de <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800752e:	f003 031f 	and.w	r3, r3, #31
 8007532:	223f      	movs	r2, #63	@ 0x3f
 8007534:	409a      	lsls	r2, r3
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007548:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	2b40      	cmp	r3, #64	@ 0x40
 8007558:	d138      	bne.n	80075cc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68ba      	ldr	r2, [r7, #8]
 8007568:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800756a:	e086      	b.n	800767a <DMA_SetConfig+0x32a>
 800756c:	40020010 	.word	0x40020010
 8007570:	40020028 	.word	0x40020028
 8007574:	40020040 	.word	0x40020040
 8007578:	40020058 	.word	0x40020058
 800757c:	40020070 	.word	0x40020070
 8007580:	40020088 	.word	0x40020088
 8007584:	400200a0 	.word	0x400200a0
 8007588:	400200b8 	.word	0x400200b8
 800758c:	40020410 	.word	0x40020410
 8007590:	40020428 	.word	0x40020428
 8007594:	40020440 	.word	0x40020440
 8007598:	40020458 	.word	0x40020458
 800759c:	40020470 	.word	0x40020470
 80075a0:	40020488 	.word	0x40020488
 80075a4:	400204a0 	.word	0x400204a0
 80075a8:	400204b8 	.word	0x400204b8
 80075ac:	58025408 	.word	0x58025408
 80075b0:	5802541c 	.word	0x5802541c
 80075b4:	58025430 	.word	0x58025430
 80075b8:	58025444 	.word	0x58025444
 80075bc:	58025458 	.word	0x58025458
 80075c0:	5802546c 	.word	0x5802546c
 80075c4:	58025480 	.word	0x58025480
 80075c8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68ba      	ldr	r2, [r7, #8]
 80075d2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	60da      	str	r2, [r3, #12]
}
 80075dc:	e04d      	b.n	800767a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a29      	ldr	r2, [pc, #164]	@ (8007688 <DMA_SetConfig+0x338>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d022      	beq.n	800762e <DMA_SetConfig+0x2de>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a27      	ldr	r2, [pc, #156]	@ (800768c <DMA_SetConfig+0x33c>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d01d      	beq.n	800762e <DMA_SetConfig+0x2de>
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a26      	ldr	r2, [pc, #152]	@ (8007690 <DMA_SetConfig+0x340>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d018      	beq.n	800762e <DMA_SetConfig+0x2de>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a24      	ldr	r2, [pc, #144]	@ (8007694 <DMA_SetConfig+0x344>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d013      	beq.n	800762e <DMA_SetConfig+0x2de>
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a23      	ldr	r2, [pc, #140]	@ (8007698 <DMA_SetConfig+0x348>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d00e      	beq.n	800762e <DMA_SetConfig+0x2de>
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a21      	ldr	r2, [pc, #132]	@ (800769c <DMA_SetConfig+0x34c>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d009      	beq.n	800762e <DMA_SetConfig+0x2de>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a20      	ldr	r2, [pc, #128]	@ (80076a0 <DMA_SetConfig+0x350>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d004      	beq.n	800762e <DMA_SetConfig+0x2de>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a1e      	ldr	r2, [pc, #120]	@ (80076a4 <DMA_SetConfig+0x354>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d101      	bne.n	8007632 <DMA_SetConfig+0x2e2>
 800762e:	2301      	movs	r3, #1
 8007630:	e000      	b.n	8007634 <DMA_SetConfig+0x2e4>
 8007632:	2300      	movs	r3, #0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d020      	beq.n	800767a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800763c:	f003 031f 	and.w	r3, r3, #31
 8007640:	2201      	movs	r2, #1
 8007642:	409a      	lsls	r2, r3
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	683a      	ldr	r2, [r7, #0]
 800764e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	2b40      	cmp	r3, #64	@ 0x40
 8007656:	d108      	bne.n	800766a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	60da      	str	r2, [r3, #12]
}
 8007668:	e007      	b.n	800767a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	60da      	str	r2, [r3, #12]
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	58025408 	.word	0x58025408
 800768c:	5802541c 	.word	0x5802541c
 8007690:	58025430 	.word	0x58025430
 8007694:	58025444 	.word	0x58025444
 8007698:	58025458 	.word	0x58025458
 800769c:	5802546c 	.word	0x5802546c
 80076a0:	58025480 	.word	0x58025480
 80076a4:	58025494 	.word	0x58025494

080076a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a42      	ldr	r2, [pc, #264]	@ (80077c0 <DMA_CalcBaseAndBitshift+0x118>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d04a      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a41      	ldr	r2, [pc, #260]	@ (80077c4 <DMA_CalcBaseAndBitshift+0x11c>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d045      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a3f      	ldr	r2, [pc, #252]	@ (80077c8 <DMA_CalcBaseAndBitshift+0x120>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d040      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a3e      	ldr	r2, [pc, #248]	@ (80077cc <DMA_CalcBaseAndBitshift+0x124>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d03b      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a3c      	ldr	r2, [pc, #240]	@ (80077d0 <DMA_CalcBaseAndBitshift+0x128>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d036      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a3b      	ldr	r2, [pc, #236]	@ (80077d4 <DMA_CalcBaseAndBitshift+0x12c>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d031      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a39      	ldr	r2, [pc, #228]	@ (80077d8 <DMA_CalcBaseAndBitshift+0x130>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d02c      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a38      	ldr	r2, [pc, #224]	@ (80077dc <DMA_CalcBaseAndBitshift+0x134>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d027      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a36      	ldr	r2, [pc, #216]	@ (80077e0 <DMA_CalcBaseAndBitshift+0x138>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d022      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a35      	ldr	r2, [pc, #212]	@ (80077e4 <DMA_CalcBaseAndBitshift+0x13c>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d01d      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a33      	ldr	r2, [pc, #204]	@ (80077e8 <DMA_CalcBaseAndBitshift+0x140>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d018      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a32      	ldr	r2, [pc, #200]	@ (80077ec <DMA_CalcBaseAndBitshift+0x144>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d013      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a30      	ldr	r2, [pc, #192]	@ (80077f0 <DMA_CalcBaseAndBitshift+0x148>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d00e      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a2f      	ldr	r2, [pc, #188]	@ (80077f4 <DMA_CalcBaseAndBitshift+0x14c>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d009      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a2d      	ldr	r2, [pc, #180]	@ (80077f8 <DMA_CalcBaseAndBitshift+0x150>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d004      	beq.n	8007750 <DMA_CalcBaseAndBitshift+0xa8>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a2c      	ldr	r2, [pc, #176]	@ (80077fc <DMA_CalcBaseAndBitshift+0x154>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d101      	bne.n	8007754 <DMA_CalcBaseAndBitshift+0xac>
 8007750:	2301      	movs	r3, #1
 8007752:	e000      	b.n	8007756 <DMA_CalcBaseAndBitshift+0xae>
 8007754:	2300      	movs	r3, #0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d024      	beq.n	80077a4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	b2db      	uxtb	r3, r3
 8007760:	3b10      	subs	r3, #16
 8007762:	4a27      	ldr	r2, [pc, #156]	@ (8007800 <DMA_CalcBaseAndBitshift+0x158>)
 8007764:	fba2 2303 	umull	r2, r3, r2, r3
 8007768:	091b      	lsrs	r3, r3, #4
 800776a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f003 0307 	and.w	r3, r3, #7
 8007772:	4a24      	ldr	r2, [pc, #144]	@ (8007804 <DMA_CalcBaseAndBitshift+0x15c>)
 8007774:	5cd3      	ldrb	r3, [r2, r3]
 8007776:	461a      	mov	r2, r3
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2b03      	cmp	r3, #3
 8007780:	d908      	bls.n	8007794 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	461a      	mov	r2, r3
 8007788:	4b1f      	ldr	r3, [pc, #124]	@ (8007808 <DMA_CalcBaseAndBitshift+0x160>)
 800778a:	4013      	ands	r3, r2
 800778c:	1d1a      	adds	r2, r3, #4
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	659a      	str	r2, [r3, #88]	@ 0x58
 8007792:	e00d      	b.n	80077b0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	461a      	mov	r2, r3
 800779a:	4b1b      	ldr	r3, [pc, #108]	@ (8007808 <DMA_CalcBaseAndBitshift+0x160>)
 800779c:	4013      	ands	r3, r2
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80077a2:	e005      	b.n	80077b0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	40020010 	.word	0x40020010
 80077c4:	40020028 	.word	0x40020028
 80077c8:	40020040 	.word	0x40020040
 80077cc:	40020058 	.word	0x40020058
 80077d0:	40020070 	.word	0x40020070
 80077d4:	40020088 	.word	0x40020088
 80077d8:	400200a0 	.word	0x400200a0
 80077dc:	400200b8 	.word	0x400200b8
 80077e0:	40020410 	.word	0x40020410
 80077e4:	40020428 	.word	0x40020428
 80077e8:	40020440 	.word	0x40020440
 80077ec:	40020458 	.word	0x40020458
 80077f0:	40020470 	.word	0x40020470
 80077f4:	40020488 	.word	0x40020488
 80077f8:	400204a0 	.word	0x400204a0
 80077fc:	400204b8 	.word	0x400204b8
 8007800:	aaaaaaab 	.word	0xaaaaaaab
 8007804:	0801b42c 	.word	0x0801b42c
 8007808:	fffffc00 	.word	0xfffffc00

0800780c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d120      	bne.n	8007862 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007824:	2b03      	cmp	r3, #3
 8007826:	d858      	bhi.n	80078da <DMA_CheckFifoParam+0xce>
 8007828:	a201      	add	r2, pc, #4	@ (adr r2, 8007830 <DMA_CheckFifoParam+0x24>)
 800782a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782e:	bf00      	nop
 8007830:	08007841 	.word	0x08007841
 8007834:	08007853 	.word	0x08007853
 8007838:	08007841 	.word	0x08007841
 800783c:	080078db 	.word	0x080078db
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007844:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d048      	beq.n	80078de <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007850:	e045      	b.n	80078de <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800785a:	d142      	bne.n	80078e2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007860:	e03f      	b.n	80078e2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800786a:	d123      	bne.n	80078b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007870:	2b03      	cmp	r3, #3
 8007872:	d838      	bhi.n	80078e6 <DMA_CheckFifoParam+0xda>
 8007874:	a201      	add	r2, pc, #4	@ (adr r2, 800787c <DMA_CheckFifoParam+0x70>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	0800788d 	.word	0x0800788d
 8007880:	08007893 	.word	0x08007893
 8007884:	0800788d 	.word	0x0800788d
 8007888:	080078a5 	.word	0x080078a5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	73fb      	strb	r3, [r7, #15]
        break;
 8007890:	e030      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007896:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d025      	beq.n	80078ea <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80078a2:	e022      	b.n	80078ea <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80078ac:	d11f      	bne.n	80078ee <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80078b2:	e01c      	b.n	80078ee <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b8:	2b02      	cmp	r3, #2
 80078ba:	d902      	bls.n	80078c2 <DMA_CheckFifoParam+0xb6>
 80078bc:	2b03      	cmp	r3, #3
 80078be:	d003      	beq.n	80078c8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80078c0:	e018      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	73fb      	strb	r3, [r7, #15]
        break;
 80078c6:	e015      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d00e      	beq.n	80078f2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
    break;
 80078d8:	e00b      	b.n	80078f2 <DMA_CheckFifoParam+0xe6>
        break;
 80078da:	bf00      	nop
 80078dc:	e00a      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        break;
 80078de:	bf00      	nop
 80078e0:	e008      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        break;
 80078e2:	bf00      	nop
 80078e4:	e006      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        break;
 80078e6:	bf00      	nop
 80078e8:	e004      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        break;
 80078ea:	bf00      	nop
 80078ec:	e002      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
        break;
 80078ee:	bf00      	nop
 80078f0:	e000      	b.n	80078f4 <DMA_CheckFifoParam+0xe8>
    break;
 80078f2:	bf00      	nop
    }
  }

  return status;
 80078f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop

08007904 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a38      	ldr	r2, [pc, #224]	@ (80079f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d022      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a36      	ldr	r2, [pc, #216]	@ (80079fc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d01d      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a35      	ldr	r2, [pc, #212]	@ (8007a00 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d018      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a33      	ldr	r2, [pc, #204]	@ (8007a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d013      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a32      	ldr	r2, [pc, #200]	@ (8007a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00e      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a30      	ldr	r2, [pc, #192]	@ (8007a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d009      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a2f      	ldr	r2, [pc, #188]	@ (8007a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d004      	beq.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a2d      	ldr	r2, [pc, #180]	@ (8007a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d101      	bne.n	8007966 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007962:	2301      	movs	r3, #1
 8007964:	e000      	b.n	8007968 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007966:	2300      	movs	r3, #0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d01a      	beq.n	80079a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	b2db      	uxtb	r3, r3
 8007972:	3b08      	subs	r3, #8
 8007974:	4a28      	ldr	r2, [pc, #160]	@ (8007a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007976:	fba2 2303 	umull	r2, r3, r2, r3
 800797a:	091b      	lsrs	r3, r3, #4
 800797c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	4b26      	ldr	r3, [pc, #152]	@ (8007a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007982:	4413      	add	r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	461a      	mov	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a24      	ldr	r2, [pc, #144]	@ (8007a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007990:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f003 031f 	and.w	r3, r3, #31
 8007998:	2201      	movs	r2, #1
 800799a:	409a      	lsls	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80079a0:	e024      	b.n	80079ec <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	3b10      	subs	r3, #16
 80079aa:	4a1e      	ldr	r2, [pc, #120]	@ (8007a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80079ac:	fba2 2303 	umull	r2, r3, r2, r3
 80079b0:	091b      	lsrs	r3, r3, #4
 80079b2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d806      	bhi.n	80079ca <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	4a1b      	ldr	r2, [pc, #108]	@ (8007a2c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d902      	bls.n	80079ca <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	3308      	adds	r3, #8
 80079c8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	4b18      	ldr	r3, [pc, #96]	@ (8007a30 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80079ce:	4413      	add	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	461a      	mov	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a16      	ldr	r2, [pc, #88]	@ (8007a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80079dc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f003 031f 	and.w	r3, r3, #31
 80079e4:	2201      	movs	r2, #1
 80079e6:	409a      	lsls	r2, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80079ec:	bf00      	nop
 80079ee:	3714      	adds	r7, #20
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr
 80079f8:	58025408 	.word	0x58025408
 80079fc:	5802541c 	.word	0x5802541c
 8007a00:	58025430 	.word	0x58025430
 8007a04:	58025444 	.word	0x58025444
 8007a08:	58025458 	.word	0x58025458
 8007a0c:	5802546c 	.word	0x5802546c
 8007a10:	58025480 	.word	0x58025480
 8007a14:	58025494 	.word	0x58025494
 8007a18:	cccccccd 	.word	0xcccccccd
 8007a1c:	16009600 	.word	0x16009600
 8007a20:	58025880 	.word	0x58025880
 8007a24:	aaaaaaab 	.word	0xaaaaaaab
 8007a28:	400204b8 	.word	0x400204b8
 8007a2c:	4002040f 	.word	0x4002040f
 8007a30:	10008200 	.word	0x10008200
 8007a34:	40020880 	.word	0x40020880

08007a38 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d04a      	beq.n	8007ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2b08      	cmp	r3, #8
 8007a52:	d847      	bhi.n	8007ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a25      	ldr	r2, [pc, #148]	@ (8007af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d022      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a24      	ldr	r2, [pc, #144]	@ (8007af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d01d      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a22      	ldr	r2, [pc, #136]	@ (8007af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d018      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a21      	ldr	r2, [pc, #132]	@ (8007afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d013      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a1f      	ldr	r2, [pc, #124]	@ (8007b00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d00e      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8007b04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d009      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a1c      	ldr	r2, [pc, #112]	@ (8007b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d004      	beq.n	8007aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8007b0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d101      	bne.n	8007aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e000      	b.n	8007aaa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00a      	beq.n	8007ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	4b17      	ldr	r3, [pc, #92]	@ (8007b10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007ab2:	4413      	add	r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a15      	ldr	r2, [pc, #84]	@ (8007b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007ac0:	671a      	str	r2, [r3, #112]	@ 0x70
 8007ac2:	e009      	b.n	8007ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4b14      	ldr	r3, [pc, #80]	@ (8007b18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007ac8:	4413      	add	r3, r2
 8007aca:	009b      	lsls	r3, r3, #2
 8007acc:	461a      	mov	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a11      	ldr	r2, [pc, #68]	@ (8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007ad6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	2201      	movs	r2, #1
 8007ade:	409a      	lsls	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007ae4:	bf00      	nop
 8007ae6:	3714      	adds	r7, #20
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	58025408 	.word	0x58025408
 8007af4:	5802541c 	.word	0x5802541c
 8007af8:	58025430 	.word	0x58025430
 8007afc:	58025444 	.word	0x58025444
 8007b00:	58025458 	.word	0x58025458
 8007b04:	5802546c 	.word	0x5802546c
 8007b08:	58025480 	.word	0x58025480
 8007b0c:	58025494 	.word	0x58025494
 8007b10:	1600963f 	.word	0x1600963f
 8007b14:	58025940 	.word	0x58025940
 8007b18:	1000823f 	.word	0x1000823f
 8007b1c:	40020940 	.word	0x40020940

08007b20 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b098      	sub	sp, #96	@ 0x60
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8007b28:	4a84      	ldr	r2, [pc, #528]	@ (8007d3c <HAL_FDCAN_Init+0x21c>)
 8007b2a:	f107 030c 	add.w	r3, r7, #12
 8007b2e:	4611      	mov	r1, r2
 8007b30:	224c      	movs	r2, #76	@ 0x4c
 8007b32:	4618      	mov	r0, r3
 8007b34:	f010 fd31 	bl	801859a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e1c6      	b.n	8007ed0 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a7e      	ldr	r2, [pc, #504]	@ (8007d40 <HAL_FDCAN_Init+0x220>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d106      	bne.n	8007b5a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007b54:	461a      	mov	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d106      	bne.n	8007b74 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7f8 ff5e 	bl	8000a30 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	699a      	ldr	r2, [r3, #24]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f022 0210 	bic.w	r2, r2, #16
 8007b82:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b84:	f7fb fa7e 	bl	8003084 <HAL_GetTick>
 8007b88:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007b8a:	e014      	b.n	8007bb6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007b8c:	f7fb fa7a 	bl	8003084 <HAL_GetTick>
 8007b90:	4602      	mov	r2, r0
 8007b92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	2b0a      	cmp	r3, #10
 8007b98:	d90d      	bls.n	8007bb6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ba0:	f043 0201 	orr.w	r2, r3, #1
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2203      	movs	r2, #3
 8007bae:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e18c      	b.n	8007ed0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	f003 0308 	and.w	r3, r3, #8
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d0e3      	beq.n	8007b8c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	699a      	ldr	r2, [r3, #24]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f042 0201 	orr.w	r2, r2, #1
 8007bd2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007bd4:	f7fb fa56 	bl	8003084 <HAL_GetTick>
 8007bd8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007bda:	e014      	b.n	8007c06 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007bdc:	f7fb fa52 	bl	8003084 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	2b0a      	cmp	r3, #10
 8007be8:	d90d      	bls.n	8007c06 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bf0:	f043 0201 	orr.w	r2, r3, #1
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2203      	movs	r2, #3
 8007bfe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	e164      	b.n	8007ed0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0e3      	beq.n	8007bdc <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	699a      	ldr	r2, [r3, #24]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f042 0202 	orr.w	r2, r2, #2
 8007c22:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	7c1b      	ldrb	r3, [r3, #16]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d108      	bne.n	8007c3e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699a      	ldr	r2, [r3, #24]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c3a:	619a      	str	r2, [r3, #24]
 8007c3c:	e007      	b.n	8007c4e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	699a      	ldr	r2, [r3, #24]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c4c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	7c5b      	ldrb	r3, [r3, #17]
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d108      	bne.n	8007c68 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	699a      	ldr	r2, [r3, #24]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c64:	619a      	str	r2, [r3, #24]
 8007c66:	e007      	b.n	8007c78 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	699a      	ldr	r2, [r3, #24]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c76:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	7c9b      	ldrb	r3, [r3, #18]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d108      	bne.n	8007c92 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	699a      	ldr	r2, [r3, #24]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c8e:	619a      	str	r2, [r3, #24]
 8007c90:	e007      	b.n	8007ca2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	699a      	ldr	r2, [r3, #24]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ca0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	689a      	ldr	r2, [r3, #8]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	699a      	ldr	r2, [r3, #24]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007cc6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	691a      	ldr	r2, [r3, #16]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f022 0210 	bic.w	r2, r2, #16
 8007cd6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d108      	bne.n	8007cf2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	699a      	ldr	r2, [r3, #24]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0204 	orr.w	r2, r2, #4
 8007cee:	619a      	str	r2, [r3, #24]
 8007cf0:	e030      	b.n	8007d54 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d02c      	beq.n	8007d54 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68db      	ldr	r3, [r3, #12]
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d020      	beq.n	8007d44 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	699a      	ldr	r2, [r3, #24]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d10:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	691a      	ldr	r2, [r3, #16]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f042 0210 	orr.w	r2, r2, #16
 8007d20:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	2b03      	cmp	r3, #3
 8007d28:	d114      	bne.n	8007d54 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	699a      	ldr	r2, [r3, #24]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f042 0220 	orr.w	r2, r2, #32
 8007d38:	619a      	str	r2, [r3, #24]
 8007d3a:	e00b      	b.n	8007d54 <HAL_FDCAN_Init+0x234>
 8007d3c:	0801ae94 	.word	0x0801ae94
 8007d40:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	699a      	ldr	r2, [r3, #24]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0220 	orr.w	r2, r2, #32
 8007d52:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	699b      	ldr	r3, [r3, #24]
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	69db      	ldr	r3, [r3, #28]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d64:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a1b      	ldr	r3, [r3, #32]
 8007d6a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007d6c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	695b      	ldr	r3, [r3, #20]
 8007d74:	3b01      	subs	r3, #1
 8007d76:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007d7c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007d7e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d88:	d115      	bne.n	8007db6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d8e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d94:	3b01      	subs	r3, #1
 8007d96:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007d98:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007da2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	3b01      	subs	r3, #1
 8007dac:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007db2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007db4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00a      	beq.n	8007dd4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	430a      	orrs	r2, r1
 8007dd0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ddc:	4413      	add	r3, r2
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d011      	beq.n	8007e06 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007dea:	f023 0107 	bic.w	r1, r3, #7
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	3360      	adds	r3, #96	@ 0x60
 8007df6:	443b      	add	r3, r7
 8007df8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	430a      	orrs	r2, r1
 8007e02:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d011      	beq.n	8007e32 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007e16:	f023 0107 	bic.w	r1, r3, #7
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	3360      	adds	r3, #96	@ 0x60
 8007e22:	443b      	add	r3, r7
 8007e24:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d012      	beq.n	8007e60 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007e42:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	3360      	adds	r3, #96	@ 0x60
 8007e4e:	443b      	add	r3, r7
 8007e50:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007e54:	011a      	lsls	r2, r3, #4
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	430a      	orrs	r2, r1
 8007e5c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d012      	beq.n	8007e8e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007e70:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	3360      	adds	r3, #96	@ 0x60
 8007e7c:	443b      	add	r3, r7
 8007e7e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007e82:	021a      	lsls	r2, r3, #8
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	430a      	orrs	r2, r1
 8007e8a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a11      	ldr	r2, [pc, #68]	@ (8007ed8 <HAL_FDCAN_Init+0x3b8>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d107      	bne.n	8007ea8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	689a      	ldr	r2, [r3, #8]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f022 0203 	bic.w	r2, r2, #3
 8007ea6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fda9 	bl	8008a18 <FDCAN_CalcultateRamBlockAddresses>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007ecc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3760      	adds	r7, #96	@ 0x60
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	4000a000 	.word	0x4000a000

08007edc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007eec:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007eee:	7bfb      	ldrb	r3, [r7, #15]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d002      	beq.n	8007efa <HAL_FDCAN_ConfigFilter+0x1e>
 8007ef4:	7bfb      	ldrb	r3, [r7, #15]
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d157      	bne.n	8007faa <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d12b      	bne.n	8007f5a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	2b07      	cmp	r3, #7
 8007f08:	d10d      	bne.n	8007f26 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8007f16:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007f1c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8007f1e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8007f22:	617b      	str	r3, [r7, #20]
 8007f24:	e00e      	b.n	8007f44 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007f32:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8007f3a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007f40:	4313      	orrs	r3, r2
 8007f42:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	009b      	lsls	r3, r3, #2
 8007f4e:	4413      	add	r3, r2
 8007f50:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	601a      	str	r2, [r3, #0]
 8007f58:	e025      	b.n	8007fa6 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	075a      	lsls	r2, r3, #29
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	2b07      	cmp	r3, #7
 8007f6e:	d103      	bne.n	8007f78 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	699b      	ldr	r3, [r3, #24]
 8007f74:	613b      	str	r3, [r7, #16]
 8007f76:	e006      	b.n	8007f86 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	079a      	lsls	r2, r3, #30
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	00db      	lsls	r3, r3, #3
 8007f90:	4413      	add	r3, r2
 8007f92:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	e008      	b.n	8007fbc <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fb0:	f043 0202 	orr.w	r2, r3, #2
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
  }
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	371c      	adds	r7, #28
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d111      	bne.n	8008000 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2202      	movs	r2, #2
 8007fe0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	699a      	ldr	r2, [r3, #24]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f022 0201 	bic.w	r2, r2, #1
 8007ff2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	e008      	b.n	8008012 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008006:	f043 0204 	orr.w	r2, r3, #4
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
  }
}
 8008012:	4618      	mov	r0, r3
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr
	...

08008020 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8008020:	b480      	push	{r7}
 8008022:	b08b      	sub	sp, #44	@ 0x2c
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008038:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800803a:	7efb      	ldrb	r3, [r7, #27]
 800803c:	2b02      	cmp	r3, #2
 800803e:	f040 8149 	bne.w	80082d4 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b40      	cmp	r3, #64	@ 0x40
 8008046:	d14c      	bne.n	80080e2 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008050:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d109      	bne.n	800806c <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800805e:	f043 0220 	orr.w	r2, r3, #32
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	e13c      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008078:	2b00      	cmp	r3, #0
 800807a:	d109      	bne.n	8008090 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008082:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e12a      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008098:	0e1b      	lsrs	r3, r3, #24
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d10a      	bne.n	80080b8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80080aa:	0fdb      	lsrs	r3, r3, #31
 80080ac:	f003 0301 	and.w	r3, r3, #1
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d101      	bne.n	80080b8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80080b4:	2301      	movs	r3, #1
 80080b6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80080c0:	0a1b      	lsrs	r3, r3, #8
 80080c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	4413      	add	r3, r2
 80080ca:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080d4:	69f9      	ldr	r1, [r7, #28]
 80080d6:	fb01 f303 	mul.w	r3, r1, r3
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4413      	add	r3, r2
 80080de:	627b      	str	r3, [r7, #36]	@ 0x24
 80080e0:	e068      	b.n	80081b4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	2b41      	cmp	r3, #65	@ 0x41
 80080e6:	d14c      	bne.n	8008182 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80080f0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d109      	bne.n	800810c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80080fe:	f043 0220 	orr.w	r2, r3, #32
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e0ec      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008114:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008118:	2b00      	cmp	r3, #0
 800811a:	d109      	bne.n	8008130 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008122:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e0da      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008138:	0e1b      	lsrs	r3, r3, #24
 800813a:	f003 0301 	and.w	r3, r3, #1
 800813e:	2b01      	cmp	r3, #1
 8008140:	d10a      	bne.n	8008158 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800814a:	0fdb      	lsrs	r3, r3, #31
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8008154:	2301      	movs	r3, #1
 8008156:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008160:	0a1b      	lsrs	r3, r3, #8
 8008162:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008166:	69fa      	ldr	r2, [r7, #28]
 8008168:	4413      	add	r3, r2
 800816a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008174:	69f9      	ldr	r1, [r7, #28]
 8008176:	fb01 f303 	mul.w	r3, r1, r3
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	4413      	add	r3, r2
 800817e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008180:	e018      	b.n	80081b4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	429a      	cmp	r2, r3
 800818a:	d309      	bcc.n	80081a0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008192:	f043 0220 	orr.w	r2, r3, #32
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e0a2      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a8:	68b9      	ldr	r1, [r7, #8]
 80081aa:	fb01 f303 	mul.w	r3, r1, r3
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	4413      	add	r3, r2
 80081b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80081b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d107      	bne.n	80081d8 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80081c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	0c9b      	lsrs	r3, r3, #18
 80081ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	601a      	str	r2, [r3, #0]
 80081d6:	e005      	b.n	80081e4 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80081d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80081fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fe:	3304      	adds	r3, #4
 8008200:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8008202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	b29a      	uxth	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	0c1b      	lsrs	r3, r3, #16
 8008212:	f003 020f 	and.w	r2, r3, #15
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	0e1b      	lsrs	r3, r3, #24
 8008238:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	0fda      	lsrs	r2, r3, #31
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	3304      	adds	r3, #4
 800824e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8008250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008252:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8008254:	2300      	movs	r3, #0
 8008256:	623b      	str	r3, [r7, #32]
 8008258:	e00a      	b.n	8008270 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	6a3b      	ldr	r3, [r7, #32]
 800825e:	441a      	add	r2, r3
 8008260:	6839      	ldr	r1, [r7, #0]
 8008262:	6a3b      	ldr	r3, [r7, #32]
 8008264:	440b      	add	r3, r1
 8008266:	7812      	ldrb	r2, [r2, #0]
 8008268:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	3301      	adds	r3, #1
 800826e:	623b      	str	r3, [r7, #32]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	4a1f      	ldr	r2, [pc, #124]	@ (80082f4 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8008276:	5cd3      	ldrb	r3, [r2, r3]
 8008278:	461a      	mov	r2, r3
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	4293      	cmp	r3, r2
 800827e:	d3ec      	bcc.n	800825a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b40      	cmp	r3, #64	@ 0x40
 8008284:	d105      	bne.n	8008292 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8008290:	e01e      	b.n	80082d0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2b41      	cmp	r3, #65	@ 0x41
 8008296:	d105      	bne.n	80082a4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	69fa      	ldr	r2, [r7, #28]
 800829e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80082a2:	e015      	b.n	80082d0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b1f      	cmp	r3, #31
 80082a8:	d808      	bhi.n	80082bc <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2101      	movs	r1, #1
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	fa01 f202 	lsl.w	r2, r1, r2
 80082b6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80082ba:	e009      	b.n	80082d0 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f003 021f 	and.w	r2, r3, #31
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2101      	movs	r1, #1
 80082c8:	fa01 f202 	lsl.w	r2, r1, r2
 80082cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80082d0:	2300      	movs	r3, #0
 80082d2:	e008      	b.n	80082e6 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80082da:	f043 0208 	orr.w	r2, r3, #8
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
  }
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	372c      	adds	r7, #44	@ 0x2c
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop
 80082f4:	0801b434 	.word	0x0801b434

080082f8 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	2b40      	cmp	r3, #64	@ 0x40
 8008306:	d107      	bne.n	8008318 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008310:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	e006      	b.n	8008326 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008324:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8008326:	68fb      	ldr	r3, [r7, #12]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8008334:	b480      	push	{r7}
 8008336:	b087      	sub	sp, #28
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008346:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8008348:	7dfb      	ldrb	r3, [r7, #23]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d002      	beq.n	8008354 <HAL_FDCAN_ActivateNotification+0x20>
 800834e:	7dfb      	ldrb	r3, [r7, #23]
 8008350:	2b02      	cmp	r3, #2
 8008352:	d155      	bne.n	8008400 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	4013      	ands	r3, r2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d108      	bne.n	8008374 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f042 0201 	orr.w	r2, r2, #1
 8008370:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008372:	e014      	b.n	800839e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	4013      	ands	r3, r2
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	429a      	cmp	r2, r3
 8008382:	d108      	bne.n	8008396 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f042 0202 	orr.w	r2, r2, #2
 8008392:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008394:	e003      	b.n	800839e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2203      	movs	r2, #3
 800839c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d009      	beq.n	80083bc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	430a      	orrs	r2, r1
 80083b8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d009      	beq.n	80083da <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	430a      	orrs	r2, r1
 80083d6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	4b0f      	ldr	r3, [pc, #60]	@ (8008420 <HAL_FDCAN_ActivateNotification+0xec>)
 80083e4:	4013      	ands	r3, r2
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	6812      	ldr	r2, [r2, #0]
 80083ea:	430b      	orrs	r3, r1
 80083ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80083ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008424 <HAL_FDCAN_ActivateNotification+0xf0>)
 80083f0:	695a      	ldr	r2, [r3, #20]
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	0f9b      	lsrs	r3, r3, #30
 80083f6:	490b      	ldr	r1, [pc, #44]	@ (8008424 <HAL_FDCAN_ActivateNotification+0xf0>)
 80083f8:	4313      	orrs	r3, r2
 80083fa:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80083fc:	2300      	movs	r3, #0
 80083fe:	e008      	b.n	8008412 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008406:	f043 0202 	orr.w	r2, r3, #2
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
  }
}
 8008412:	4618      	mov	r0, r3
 8008414:	371c      	adds	r7, #28
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	3fcfffff 	.word	0x3fcfffff
 8008424:	4000a800 	.word	0x4000a800

08008428 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b096      	sub	sp, #88	@ 0x58
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8008430:	4b95      	ldr	r3, [pc, #596]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	079b      	lsls	r3, r3, #30
 8008436:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8008438:	4b93      	ldr	r3, [pc, #588]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	079b      	lsls	r3, r3, #30
 800843e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008440:	4013      	ands	r3, r2
 8008442:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800844a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800844e:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008456:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008458:	4013      	ands	r3, r2
 800845a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008462:	f003 030f 	and.w	r3, r3, #15
 8008466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800846e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008470:	4013      	ands	r3, r2
 8008472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800847a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800847e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008486:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008488:	4013      	ands	r3, r2
 800848a:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008492:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8008496:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800849e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084a0:	4013      	ands	r3, r2
 80084a2:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084aa:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80084ae:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084b8:	4013      	ands	r3, r2
 80084ba:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084ca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80084cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00f      	beq.n	80084f6 <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80084d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00a      	beq.n	80084f6 <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084e8:	651a      	str	r2, [r3, #80]	@ 0x50
 80084ea:	4b67      	ldr	r3, [pc, #412]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 80084ec:	2200      	movs	r2, #0
 80084ee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f000 fa44 	bl	800897e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80084f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d01c      	beq.n	800853a <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8008500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008506:	2b00      	cmp	r3, #0
 8008508:	d017      	beq.n	800853a <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008512:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800851c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800851e:	4013      	ands	r3, r2
 8008520:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800852a:	651a      	str	r2, [r3, #80]	@ 0x50
 800852c:	4b56      	ldr	r3, [pc, #344]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 800852e:	2200      	movs	r2, #0
 8008530:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008532:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f9f9 	bl	800892c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800853a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00d      	beq.n	800855c <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008546:	4b51      	ldr	r3, [pc, #324]	@ (800868c <HAL_FDCAN_IRQHandler+0x264>)
 8008548:	400b      	ands	r3, r1
 800854a:	6513      	str	r3, [r2, #80]	@ 0x50
 800854c:	4a4e      	ldr	r2, [pc, #312]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 800854e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008550:	0f9b      	lsrs	r3, r3, #30
 8008552:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8008554:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f9b2 	bl	80088c0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800855c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008568:	4b48      	ldr	r3, [pc, #288]	@ (800868c <HAL_FDCAN_IRQHandler+0x264>)
 800856a:	400b      	ands	r3, r1
 800856c:	6513      	str	r3, [r2, #80]	@ 0x50
 800856e:	4a46      	ldr	r2, [pc, #280]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 8008570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008572:	0f9b      	lsrs	r3, r3, #30
 8008574:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8008576:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f9ac 	bl	80088d6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800857e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008580:	2b00      	cmp	r3, #0
 8008582:	d00d      	beq.n	80085a0 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800858a:	4b40      	ldr	r3, [pc, #256]	@ (800868c <HAL_FDCAN_IRQHandler+0x264>)
 800858c:	400b      	ands	r3, r1
 800858e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008590:	4a3d      	ldr	r2, [pc, #244]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 8008592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008594:	0f9b      	lsrs	r3, r3, #30
 8008596:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8008598:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f00b fcc2 	bl	8013f24 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80085a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00d      	beq.n	80085c2 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80085ac:	4b37      	ldr	r3, [pc, #220]	@ (800868c <HAL_FDCAN_IRQHandler+0x264>)
 80085ae:	400b      	ands	r3, r1
 80085b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80085b2:	4a35      	ldr	r2, [pc, #212]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 80085b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085b6:	0f9b      	lsrs	r3, r3, #30
 80085b8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80085ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 f995 	bl	80088ec <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80085c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d00f      	beq.n	80085ec <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80085cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00a      	beq.n	80085ec <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085de:	651a      	str	r2, [r3, #80]	@ 0x50
 80085e0:	4b29      	ldr	r3, [pc, #164]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 f98b 	bl	8008902 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80085ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d01c      	beq.n	8008630 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80085f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d017      	beq.n	8008630 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008608:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008614:	4013      	ands	r3, r2
 8008616:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008620:	651a      	str	r2, [r3, #80]	@ 0x50
 8008622:	4b19      	ldr	r3, [pc, #100]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 8008624:	2200      	movs	r2, #0
 8008626:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008628:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f973 	bl	8008916 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8008630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008632:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00f      	beq.n	800865a <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800863a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800863c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00a      	beq.n	800865a <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800864c:	651a      	str	r2, [r3, #80]	@ 0x50
 800864e:	4b0e      	ldr	r3, [pc, #56]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 8008650:	2200      	movs	r2, #0
 8008652:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 f974 	bl	8008942 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800865a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800865c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d015      	beq.n	8008690 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8008664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008666:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d010      	beq.n	8008690 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8008676:	651a      	str	r2, [r3, #80]	@ 0x50
 8008678:	4b03      	ldr	r3, [pc, #12]	@ (8008688 <HAL_FDCAN_IRQHandler+0x260>)
 800867a:	2200      	movs	r2, #0
 800867c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 f969 	bl	8008956 <HAL_FDCAN_TimestampWraparoundCallback>
 8008684:	e004      	b.n	8008690 <HAL_FDCAN_IRQHandler+0x268>
 8008686:	bf00      	nop
 8008688:	4000a800 	.word	0x4000a800
 800868c:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8008690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008692:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00f      	beq.n	80086ba <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800869a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d00a      	beq.n	80086ba <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80086ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80086ae:	4b81      	ldr	r3, [pc, #516]	@ (80088b4 <HAL_FDCAN_IRQHandler+0x48c>)
 80086b0:	2200      	movs	r2, #0
 80086b2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 f958 	bl	800896a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80086ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d014      	beq.n	80086ee <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80086c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00f      	beq.n	80086ee <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80086d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80086d8:	4b76      	ldr	r3, [pc, #472]	@ (80088b4 <HAL_FDCAN_IRQHandler+0x48c>)
 80086da:	2200      	movs	r2, #0
 80086dc:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80086e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80086ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00d      	beq.n	8008710 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086fa:	4b6f      	ldr	r3, [pc, #444]	@ (80088b8 <HAL_FDCAN_IRQHandler+0x490>)
 80086fc:	400b      	ands	r3, r1
 80086fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8008700:	4a6c      	ldr	r2, [pc, #432]	@ (80088b4 <HAL_FDCAN_IRQHandler+0x48c>)
 8008702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008704:	0f9b      	lsrs	r3, r3, #30
 8008706:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8008708:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f94b 	bl	80089a6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008712:	2b00      	cmp	r3, #0
 8008714:	d011      	beq.n	800873a <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800871c:	4b66      	ldr	r3, [pc, #408]	@ (80088b8 <HAL_FDCAN_IRQHandler+0x490>)
 800871e:	400b      	ands	r3, r1
 8008720:	6513      	str	r3, [r2, #80]	@ 0x50
 8008722:	4a64      	ldr	r2, [pc, #400]	@ (80088b4 <HAL_FDCAN_IRQHandler+0x48c>)
 8008724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008726:	0f9b      	lsrs	r3, r3, #30
 8008728:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008732:	431a      	orrs	r2, r3
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a5f      	ldr	r2, [pc, #380]	@ (80088bc <HAL_FDCAN_IRQHandler+0x494>)
 8008740:	4293      	cmp	r3, r2
 8008742:	f040 80aa 	bne.w	800889a <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	f003 0303 	and.w	r3, r3, #3
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 80a2 	beq.w	800889a <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	6a1b      	ldr	r3, [r3, #32]
 800875c:	f003 030f 	and.w	r3, r3, #15
 8008760:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008768:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800876a:	4013      	ands	r3, r2
 800876c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	6a1b      	ldr	r3, [r3, #32]
 8008774:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008778:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008780:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008782:	4013      	ands	r3, r2
 8008784:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800879a:	4013      	ands	r3, r2
 800879c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80087a8:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b0:	6a3a      	ldr	r2, [r7, #32]
 80087b2:	4013      	ands	r3, r2
 80087b4:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	6a1b      	ldr	r3, [r3, #32]
 80087bc:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80087c0:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c8:	69fa      	ldr	r2, [r7, #28]
 80087ca:	4013      	ands	r3, r2
 80087cc:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d4:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80087de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d007      	beq.n	80087f4 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087ea:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80087ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 f8e4 	bl	80089bc <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80087f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d007      	beq.n	800880a <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008800:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8008802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f8e4 	bl	80089d2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008810:	2b00      	cmp	r3, #0
 8008812:	d019      	beq.n	8008848 <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800881a:	2b00      	cmp	r3, #0
 800881c:	d014      	beq.n	8008848 <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008824:	0c1b      	lsrs	r3, r3, #16
 8008826:	b29b      	uxth	r3, r3
 8008828:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008830:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008834:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2240      	movs	r2, #64	@ 0x40
 800883c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	6939      	ldr	r1, [r7, #16]
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f8d0 	bl	80089e8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8008848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884a:	2b00      	cmp	r3, #0
 800884c:	d007      	beq.n	800885e <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008854:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8008856:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f8d1 	bl	8008a00 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800885e:	6a3b      	ldr	r3, [r7, #32]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00b      	beq.n	800887c <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	6a3a      	ldr	r2, [r7, #32]
 800886a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008872:	6a3b      	ldr	r3, [r7, #32]
 8008874:	431a      	orrs	r2, r3
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00b      	beq.n	800889a <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	69fa      	ldr	r2, [r7, #28]
 8008888:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	431a      	orrs	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 f874 	bl	8008992 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80088aa:	bf00      	nop
 80088ac:	3758      	adds	r7, #88	@ 0x58
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	4000a800 	.word	0x4000a800
 80088b8:	3fcfffff 	.word	0x3fcfffff
 80088bc:	4000a000 	.word	0x4000a000

080088c0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80088ca:	bf00      	nop
 80088cc:	370c      	adds	r7, #12
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b083      	sub	sp, #12
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
 80088de:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80088f6:	bf00      	nop
 80088f8:	370c      	adds	r7, #12
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008902:	b480      	push	{r7}
 8008904:	b083      	sub	sp, #12
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800890a:	bf00      	nop
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008916:	b480      	push	{r7}
 8008918:	b083      	sub	sp, #12
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
 800891e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8008920:	bf00      	nop
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8008936:	bf00      	nop
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008942:	b480      	push	{r7}
 8008944:	b083      	sub	sp, #12
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr

0800896a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800896a:	b480      	push	{r7}
 800896c:	b083      	sub	sp, #12
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008972:	bf00      	nop
 8008974:	370c      	adds	r7, #12
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800897e:	b480      	push	{r7}
 8008980:	b083      	sub	sp, #12
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8008986:	bf00      	nop
 8008988:	370c      	adds	r7, #12
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr

08008992 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008992:	b480      	push	{r7}
 8008994:	b083      	sub	sp, #12
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800899a:	bf00      	nop
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b083      	sub	sp, #12
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
 80089ae:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80089b0:	bf00      	nop
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80089c6:	bf00      	nop
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b085      	sub	sp, #20
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	60b9      	str	r1, [r7, #8]
 80089f2:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80089f4:	bf00      	nop
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8008a0a:	bf00      	nop
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
	...

08008a18 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a24:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008a2e:	4ba7      	ldr	r3, [pc, #668]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a30:	4013      	ands	r3, r2
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	0091      	lsls	r1, r2, #2
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	6812      	ldr	r2, [r2, #0]
 8008a3a:	430b      	orrs	r3, r1
 8008a3c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a48:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a50:	041a      	lsls	r2, r3, #16
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	430a      	orrs	r2, r1
 8008a58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	4413      	add	r3, r2
 8008a64:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008a6e:	4b97      	ldr	r3, [pc, #604]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a70:	4013      	ands	r3, r2
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	0091      	lsls	r1, r2, #2
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	6812      	ldr	r2, [r2, #0]
 8008a7a:	430b      	orrs	r3, r1
 8008a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a88:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a90:	041a      	lsls	r2, r3, #16
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	430a      	orrs	r2, r1
 8008a98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa0:	005b      	lsls	r3, r3, #1
 8008aa2:	68ba      	ldr	r2, [r7, #8]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008ab0:	4b86      	ldr	r3, [pc, #536]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	0091      	lsls	r1, r2, #2
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	6812      	ldr	r2, [r2, #0]
 8008abc:	430b      	orrs	r3, r1
 8008abe:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008aca:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad2:	041a      	lsls	r2, r3, #16
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008ae6:	fb02 f303 	mul.w	r3, r2, r3
 8008aea:	68ba      	ldr	r2, [r7, #8]
 8008aec:	4413      	add	r3, r2
 8008aee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008af8:	4b74      	ldr	r3, [pc, #464]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008afa:	4013      	ands	r3, r2
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	0091      	lsls	r1, r2, #2
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	6812      	ldr	r2, [r2, #0]
 8008b04:	430b      	orrs	r3, r1
 8008b06:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008b12:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b1a:	041a      	lsls	r2, r3, #16
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	430a      	orrs	r2, r1
 8008b22:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008b2e:	fb02 f303 	mul.w	r3, r2, r3
 8008b32:	68ba      	ldr	r2, [r7, #8]
 8008b34:	4413      	add	r3, r2
 8008b36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8008b40:	4b62      	ldr	r3, [pc, #392]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008b42:	4013      	ands	r3, r2
 8008b44:	68ba      	ldr	r2, [r7, #8]
 8008b46:	0091      	lsls	r1, r2, #2
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	6812      	ldr	r2, [r2, #0]
 8008b4c:	430b      	orrs	r3, r1
 8008b4e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008b5a:	fb02 f303 	mul.w	r3, r2, r3
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	4413      	add	r3, r2
 8008b62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8008b6c:	4b57      	ldr	r3, [pc, #348]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008b6e:	4013      	ands	r3, r2
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	0091      	lsls	r1, r2, #2
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	6812      	ldr	r2, [r2, #0]
 8008b78:	430b      	orrs	r3, r1
 8008b7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b86:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b8e:	041a      	lsls	r2, r3, #16
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	430a      	orrs	r2, r1
 8008b96:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b9e:	005b      	lsls	r3, r3, #1
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008bae:	4b47      	ldr	r3, [pc, #284]	@ (8008ccc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	68ba      	ldr	r2, [r7, #8]
 8008bb4:	0091      	lsls	r1, r2, #2
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	6812      	ldr	r2, [r2, #0]
 8008bba:	430b      	orrs	r3, r1
 8008bbc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008bc8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bd0:	041a      	lsls	r2, r3, #16
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008be4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bec:	061a      	lsls	r2, r3, #24
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	430a      	orrs	r2, r1
 8008bf4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bfc:	4b34      	ldr	r3, [pc, #208]	@ (8008cd0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008bfe:	4413      	add	r3, r2
 8008c00:	009a      	lsls	r2, r3, #2
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	441a      	add	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c1e:	00db      	lsls	r3, r3, #3
 8008c20:	441a      	add	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c2e:	6879      	ldr	r1, [r7, #4]
 8008c30:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8008c32:	fb01 f303 	mul.w	r3, r1, r3
 8008c36:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008c38:	441a      	add	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c46:	6879      	ldr	r1, [r7, #4]
 8008c48:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8008c4a:	fb01 f303 	mul.w	r3, r1, r3
 8008c4e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008c50:	441a      	add	r2, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8008c62:	fb01 f303 	mul.w	r3, r1, r3
 8008c66:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008c68:	441a      	add	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c7a:	00db      	lsls	r3, r3, #3
 8008c7c:	441a      	add	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c8e:	6879      	ldr	r1, [r7, #4]
 8008c90:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008c92:	fb01 f303 	mul.w	r3, r1, r3
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	441a      	add	r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008caa:	6879      	ldr	r1, [r7, #4]
 8008cac:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008cae:	fb01 f303 	mul.w	r3, r1, r3
 8008cb2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008cb4:	441a      	add	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cc2:	4a04      	ldr	r2, [pc, #16]	@ (8008cd4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d915      	bls.n	8008cf4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008cc8:	e006      	b.n	8008cd8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008cca:	bf00      	nop
 8008ccc:	ffff0003 	.word	0xffff0003
 8008cd0:	10002b00 	.word	0x10002b00
 8008cd4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008cde:	f043 0220 	orr.w	r2, r3, #32
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2203      	movs	r2, #3
 8008cec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e010      	b.n	8008d16 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	e005      	b.n	8008d08 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	3304      	adds	r3, #4
 8008d06:	60fb      	str	r3, [r7, #12]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d3f3      	bcc.n	8008cfc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop

08008d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b089      	sub	sp, #36	@ 0x24
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008d32:	4b86      	ldr	r3, [pc, #536]	@ (8008f4c <HAL_GPIO_Init+0x228>)
 8008d34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d36:	e18c      	b.n	8009052 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	fa01 f303 	lsl.w	r3, r1, r3
 8008d44:	4013      	ands	r3, r2
 8008d46:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	f000 817e 	beq.w	800904c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	f003 0303 	and.w	r3, r3, #3
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d005      	beq.n	8008d68 <HAL_GPIO_Init+0x44>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f003 0303 	and.w	r3, r3, #3
 8008d64:	2b02      	cmp	r3, #2
 8008d66:	d130      	bne.n	8008dca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	005b      	lsls	r3, r3, #1
 8008d72:	2203      	movs	r2, #3
 8008d74:	fa02 f303 	lsl.w	r3, r2, r3
 8008d78:	43db      	mvns	r3, r3
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	68da      	ldr	r2, [r3, #12]
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	005b      	lsls	r3, r3, #1
 8008d88:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	69ba      	ldr	r2, [r7, #24]
 8008d96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008d9e:	2201      	movs	r2, #1
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	fa02 f303 	lsl.w	r3, r2, r3
 8008da6:	43db      	mvns	r3, r3
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	4013      	ands	r3, r2
 8008dac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	091b      	lsrs	r3, r3, #4
 8008db4:	f003 0201 	and.w	r2, r3, #1
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	69ba      	ldr	r2, [r7, #24]
 8008dc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f003 0303 	and.w	r3, r3, #3
 8008dd2:	2b03      	cmp	r3, #3
 8008dd4:	d017      	beq.n	8008e06 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	005b      	lsls	r3, r3, #1
 8008de0:	2203      	movs	r2, #3
 8008de2:	fa02 f303 	lsl.w	r3, r2, r3
 8008de6:	43db      	mvns	r3, r3
 8008de8:	69ba      	ldr	r2, [r7, #24]
 8008dea:	4013      	ands	r3, r2
 8008dec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	689a      	ldr	r2, [r3, #8]
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	005b      	lsls	r3, r3, #1
 8008df6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfa:	69ba      	ldr	r2, [r7, #24]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	69ba      	ldr	r2, [r7, #24]
 8008e04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	f003 0303 	and.w	r3, r3, #3
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d123      	bne.n	8008e5a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	08da      	lsrs	r2, r3, #3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	3208      	adds	r2, #8
 8008e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	f003 0307 	and.w	r3, r3, #7
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	220f      	movs	r2, #15
 8008e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e2e:	43db      	mvns	r3, r3
 8008e30:	69ba      	ldr	r2, [r7, #24]
 8008e32:	4013      	ands	r3, r2
 8008e34:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	691a      	ldr	r2, [r3, #16]
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	f003 0307 	and.w	r3, r3, #7
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	fa02 f303 	lsl.w	r3, r2, r3
 8008e46:	69ba      	ldr	r2, [r7, #24]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	08da      	lsrs	r2, r3, #3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	3208      	adds	r2, #8
 8008e54:	69b9      	ldr	r1, [r7, #24]
 8008e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	005b      	lsls	r3, r3, #1
 8008e64:	2203      	movs	r2, #3
 8008e66:	fa02 f303 	lsl.w	r3, r2, r3
 8008e6a:	43db      	mvns	r3, r3
 8008e6c:	69ba      	ldr	r2, [r7, #24]
 8008e6e:	4013      	ands	r3, r2
 8008e70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	f003 0203 	and.w	r2, r3, #3
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	005b      	lsls	r3, r3, #1
 8008e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f000 80d8 	beq.w	800904c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8008f50 <HAL_GPIO_Init+0x22c>)
 8008e9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ea2:	4a2b      	ldr	r2, [pc, #172]	@ (8008f50 <HAL_GPIO_Init+0x22c>)
 8008ea4:	f043 0302 	orr.w	r3, r3, #2
 8008ea8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008eac:	4b28      	ldr	r3, [pc, #160]	@ (8008f50 <HAL_GPIO_Init+0x22c>)
 8008eae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008eb2:	f003 0302 	and.w	r3, r3, #2
 8008eb6:	60fb      	str	r3, [r7, #12]
 8008eb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008eba:	4a26      	ldr	r2, [pc, #152]	@ (8008f54 <HAL_GPIO_Init+0x230>)
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	089b      	lsrs	r3, r3, #2
 8008ec0:	3302      	adds	r3, #2
 8008ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	f003 0303 	and.w	r3, r3, #3
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	220f      	movs	r2, #15
 8008ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed6:	43db      	mvns	r3, r3
 8008ed8:	69ba      	ldr	r2, [r7, #24]
 8008eda:	4013      	ands	r3, r2
 8008edc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f58 <HAL_GPIO_Init+0x234>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d04a      	beq.n	8008f7c <HAL_GPIO_Init+0x258>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f5c <HAL_GPIO_Init+0x238>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d02b      	beq.n	8008f46 <HAL_GPIO_Init+0x222>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8008f60 <HAL_GPIO_Init+0x23c>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d025      	beq.n	8008f42 <HAL_GPIO_Init+0x21e>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8008f64 <HAL_GPIO_Init+0x240>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d01f      	beq.n	8008f3e <HAL_GPIO_Init+0x21a>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a19      	ldr	r2, [pc, #100]	@ (8008f68 <HAL_GPIO_Init+0x244>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d019      	beq.n	8008f3a <HAL_GPIO_Init+0x216>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a18      	ldr	r2, [pc, #96]	@ (8008f6c <HAL_GPIO_Init+0x248>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d013      	beq.n	8008f36 <HAL_GPIO_Init+0x212>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a17      	ldr	r2, [pc, #92]	@ (8008f70 <HAL_GPIO_Init+0x24c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d00d      	beq.n	8008f32 <HAL_GPIO_Init+0x20e>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a16      	ldr	r2, [pc, #88]	@ (8008f74 <HAL_GPIO_Init+0x250>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d007      	beq.n	8008f2e <HAL_GPIO_Init+0x20a>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a15      	ldr	r2, [pc, #84]	@ (8008f78 <HAL_GPIO_Init+0x254>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d101      	bne.n	8008f2a <HAL_GPIO_Init+0x206>
 8008f26:	2309      	movs	r3, #9
 8008f28:	e029      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f2a:	230a      	movs	r3, #10
 8008f2c:	e027      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f2e:	2307      	movs	r3, #7
 8008f30:	e025      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f32:	2306      	movs	r3, #6
 8008f34:	e023      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f36:	2305      	movs	r3, #5
 8008f38:	e021      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f3a:	2304      	movs	r3, #4
 8008f3c:	e01f      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f3e:	2303      	movs	r3, #3
 8008f40:	e01d      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f42:	2302      	movs	r3, #2
 8008f44:	e01b      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f46:	2301      	movs	r3, #1
 8008f48:	e019      	b.n	8008f7e <HAL_GPIO_Init+0x25a>
 8008f4a:	bf00      	nop
 8008f4c:	58000080 	.word	0x58000080
 8008f50:	58024400 	.word	0x58024400
 8008f54:	58000400 	.word	0x58000400
 8008f58:	58020000 	.word	0x58020000
 8008f5c:	58020400 	.word	0x58020400
 8008f60:	58020800 	.word	0x58020800
 8008f64:	58020c00 	.word	0x58020c00
 8008f68:	58021000 	.word	0x58021000
 8008f6c:	58021400 	.word	0x58021400
 8008f70:	58021800 	.word	0x58021800
 8008f74:	58021c00 	.word	0x58021c00
 8008f78:	58022400 	.word	0x58022400
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	69fa      	ldr	r2, [r7, #28]
 8008f80:	f002 0203 	and.w	r2, r2, #3
 8008f84:	0092      	lsls	r2, r2, #2
 8008f86:	4093      	lsls	r3, r2
 8008f88:	69ba      	ldr	r2, [r7, #24]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f8e:	4938      	ldr	r1, [pc, #224]	@ (8009070 <HAL_GPIO_Init+0x34c>)
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	089b      	lsrs	r3, r3, #2
 8008f94:	3302      	adds	r3, #2
 8008f96:	69ba      	ldr	r2, [r7, #24]
 8008f98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	43db      	mvns	r3, r3
 8008fa8:	69ba      	ldr	r2, [r7, #24]
 8008faa:	4013      	ands	r3, r2
 8008fac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d003      	beq.n	8008fc2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008fba:	69ba      	ldr	r2, [r7, #24]
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008fc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008fca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	43db      	mvns	r3, r3
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	4013      	ands	r3, r2
 8008fda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d003      	beq.n	8008ff0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008ff0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ff4:	69bb      	ldr	r3, [r7, #24]
 8008ff6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	43db      	mvns	r3, r3
 8009002:	69ba      	ldr	r2, [r7, #24]
 8009004:	4013      	ands	r3, r2
 8009006:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d003      	beq.n	800901c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8009014:	69ba      	ldr	r2, [r7, #24]
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	4313      	orrs	r3, r2
 800901a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	69ba      	ldr	r2, [r7, #24]
 8009020:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	43db      	mvns	r3, r3
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	4013      	ands	r3, r2
 8009030:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d003      	beq.n	8009046 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800903e:	69ba      	ldr	r2, [r7, #24]
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	4313      	orrs	r3, r2
 8009044:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800904c:	69fb      	ldr	r3, [r7, #28]
 800904e:	3301      	adds	r3, #1
 8009050:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	f47f ae6b 	bne.w	8008d38 <HAL_GPIO_Init+0x14>
  }
}
 8009062:	bf00      	nop
 8009064:	bf00      	nop
 8009066:	3724      	adds	r7, #36	@ 0x24
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr
 8009070:	58000400 	.word	0x58000400

08009074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	807b      	strh	r3, [r7, #2]
 8009080:	4613      	mov	r3, r2
 8009082:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009084:	787b      	ldrb	r3, [r7, #1]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d003      	beq.n	8009092 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800908a:	887a      	ldrh	r2, [r7, #2]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009090:	e003      	b.n	800909a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009092:	887b      	ldrh	r3, [r7, #2]
 8009094:	041a      	lsls	r2, r3, #16
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	619a      	str	r2, [r3, #24]
}
 800909a:	bf00      	nop
 800909c:	370c      	adds	r7, #12
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr

080090a6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b082      	sub	sp, #8
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	4603      	mov	r3, r0
 80090ae:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80090b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80090b8:	88fb      	ldrh	r3, [r7, #6]
 80090ba:	4013      	ands	r3, r2
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d008      	beq.n	80090d2 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80090c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090c4:	88fb      	ldrh	r3, [r7, #6]
 80090c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80090ca:	88fb      	ldrh	r3, [r7, #6]
 80090cc:	4618      	mov	r0, r3
 80090ce:	f000 f804 	bl	80090da <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80090d2:	bf00      	nop
 80090d4:	3708      	adds	r7, #8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}

080090da <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80090da:	b480      	push	{r7}
 80090dc:	b083      	sub	sp, #12
 80090de:	af00      	add	r7, sp, #0
 80090e0:	4603      	mov	r3, r0
 80090e2:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d101      	bne.n	8009102 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80090fe:	2301      	movs	r3, #1
 8009100:	e08b      	b.n	800921a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009108:	b2db      	uxtb	r3, r3
 800910a:	2b00      	cmp	r3, #0
 800910c:	d106      	bne.n	800911c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f7f8 f8b0 	bl	800127c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2224      	movs	r2, #36	@ 0x24
 8009120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f022 0201 	bic.w	r2, r2, #1
 8009132:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	685a      	ldr	r2, [r3, #4]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009140:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	689a      	ldr	r2, [r3, #8]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009150:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	68db      	ldr	r3, [r3, #12]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d107      	bne.n	800916a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	689a      	ldr	r2, [r3, #8]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009166:	609a      	str	r2, [r3, #8]
 8009168:	e006      	b.n	8009178 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	689a      	ldr	r2, [r3, #8]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009176:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	2b02      	cmp	r3, #2
 800917e:	d108      	bne.n	8009192 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800918e:	605a      	str	r2, [r3, #4]
 8009190:	e007      	b.n	80091a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	685a      	ldr	r2, [r3, #4]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80091a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	6859      	ldr	r1, [r3, #4]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009224 <HAL_I2C_Init+0x134>)
 80091ae:	430b      	orrs	r3, r1
 80091b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68da      	ldr	r2, [r3, #12]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	691a      	ldr	r2, [r3, #16]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	699b      	ldr	r3, [r3, #24]
 80091d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	430a      	orrs	r2, r1
 80091da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	69d9      	ldr	r1, [r3, #28]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a1a      	ldr	r2, [r3, #32]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	430a      	orrs	r2, r1
 80091ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0201 	orr.w	r2, r2, #1
 80091fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2220      	movs	r2, #32
 8009206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2200      	movs	r2, #0
 800920e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	3708      	adds	r7, #8
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	02008000 	.word	0x02008000

08009228 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009238:	b2db      	uxtb	r3, r3
 800923a:	2b20      	cmp	r3, #32
 800923c:	d138      	bne.n	80092b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009244:	2b01      	cmp	r3, #1
 8009246:	d101      	bne.n	800924c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009248:	2302      	movs	r3, #2
 800924a:	e032      	b.n	80092b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2224      	movs	r2, #36	@ 0x24
 8009258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f022 0201 	bic.w	r2, r2, #1
 800926a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800927a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6819      	ldr	r1, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	683a      	ldr	r2, [r7, #0]
 8009288:	430a      	orrs	r2, r1
 800928a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f042 0201 	orr.w	r2, r2, #1
 800929a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2220      	movs	r2, #32
 80092a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80092ac:	2300      	movs	r3, #0
 80092ae:	e000      	b.n	80092b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80092b0:	2302      	movs	r3, #2
  }
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	370c      	adds	r7, #12
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr

080092be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80092be:	b480      	push	{r7}
 80092c0:	b085      	sub	sp, #20
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
 80092c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	2b20      	cmp	r3, #32
 80092d2:	d139      	bne.n	8009348 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d101      	bne.n	80092e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80092de:	2302      	movs	r3, #2
 80092e0:	e033      	b.n	800934a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2201      	movs	r2, #1
 80092e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2224      	movs	r2, #36	@ 0x24
 80092ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f022 0201 	bic.w	r2, r2, #1
 8009300:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009310:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	021b      	lsls	r3, r3, #8
 8009316:	68fa      	ldr	r2, [r7, #12]
 8009318:	4313      	orrs	r3, r2
 800931a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f042 0201 	orr.w	r2, r2, #1
 8009332:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2220      	movs	r2, #32
 8009338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009344:	2300      	movs	r3, #0
 8009346:	e000      	b.n	800934a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009348:	2302      	movs	r3, #2
  }
}
 800934a:	4618      	mov	r0, r3
 800934c:	3714      	adds	r7, #20
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
	...

08009358 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009360:	4b19      	ldr	r3, [pc, #100]	@ (80093c8 <HAL_PWREx_ConfigSupply+0x70>)
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	f003 0304 	and.w	r3, r3, #4
 8009368:	2b04      	cmp	r3, #4
 800936a:	d00a      	beq.n	8009382 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800936c:	4b16      	ldr	r3, [pc, #88]	@ (80093c8 <HAL_PWREx_ConfigSupply+0x70>)
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	f003 0307 	and.w	r3, r3, #7
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	429a      	cmp	r2, r3
 8009378:	d001      	beq.n	800937e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	e01f      	b.n	80093be <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800937e:	2300      	movs	r3, #0
 8009380:	e01d      	b.n	80093be <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009382:	4b11      	ldr	r3, [pc, #68]	@ (80093c8 <HAL_PWREx_ConfigSupply+0x70>)
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	f023 0207 	bic.w	r2, r3, #7
 800938a:	490f      	ldr	r1, [pc, #60]	@ (80093c8 <HAL_PWREx_ConfigSupply+0x70>)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4313      	orrs	r3, r2
 8009390:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009392:	f7f9 fe77 	bl	8003084 <HAL_GetTick>
 8009396:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009398:	e009      	b.n	80093ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800939a:	f7f9 fe73 	bl	8003084 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80093a8:	d901      	bls.n	80093ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e007      	b.n	80093be <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80093ae:	4b06      	ldr	r3, [pc, #24]	@ (80093c8 <HAL_PWREx_ConfigSupply+0x70>)
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093ba:	d1ee      	bne.n	800939a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3710      	adds	r7, #16
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	58024800 	.word	0x58024800

080093cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b08c      	sub	sp, #48	@ 0x30
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e3c8      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f000 8087 	beq.w	80094fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093ec:	4b88      	ldr	r3, [pc, #544]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80093f6:	4b86      	ldr	r3, [pc, #536]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80093f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80093fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093fe:	2b10      	cmp	r3, #16
 8009400:	d007      	beq.n	8009412 <HAL_RCC_OscConfig+0x46>
 8009402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009404:	2b18      	cmp	r3, #24
 8009406:	d110      	bne.n	800942a <HAL_RCC_OscConfig+0x5e>
 8009408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940a:	f003 0303 	and.w	r3, r3, #3
 800940e:	2b02      	cmp	r3, #2
 8009410:	d10b      	bne.n	800942a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009412:	4b7f      	ldr	r3, [pc, #508]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800941a:	2b00      	cmp	r3, #0
 800941c:	d06c      	beq.n	80094f8 <HAL_RCC_OscConfig+0x12c>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d168      	bne.n	80094f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	e3a2      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009432:	d106      	bne.n	8009442 <HAL_RCC_OscConfig+0x76>
 8009434:	4b76      	ldr	r3, [pc, #472]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a75      	ldr	r2, [pc, #468]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800943a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800943e:	6013      	str	r3, [r2, #0]
 8009440:	e02e      	b.n	80094a0 <HAL_RCC_OscConfig+0xd4>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10c      	bne.n	8009464 <HAL_RCC_OscConfig+0x98>
 800944a:	4b71      	ldr	r3, [pc, #452]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a70      	ldr	r2, [pc, #448]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009454:	6013      	str	r3, [r2, #0]
 8009456:	4b6e      	ldr	r3, [pc, #440]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a6d      	ldr	r2, [pc, #436]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800945c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009460:	6013      	str	r3, [r2, #0]
 8009462:	e01d      	b.n	80094a0 <HAL_RCC_OscConfig+0xd4>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800946c:	d10c      	bne.n	8009488 <HAL_RCC_OscConfig+0xbc>
 800946e:	4b68      	ldr	r3, [pc, #416]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a67      	ldr	r2, [pc, #412]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009478:	6013      	str	r3, [r2, #0]
 800947a:	4b65      	ldr	r3, [pc, #404]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a64      	ldr	r2, [pc, #400]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009484:	6013      	str	r3, [r2, #0]
 8009486:	e00b      	b.n	80094a0 <HAL_RCC_OscConfig+0xd4>
 8009488:	4b61      	ldr	r3, [pc, #388]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a60      	ldr	r2, [pc, #384]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800948e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009492:	6013      	str	r3, [r2, #0]
 8009494:	4b5e      	ldr	r3, [pc, #376]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a5d      	ldr	r2, [pc, #372]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800949a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800949e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d013      	beq.n	80094d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a8:	f7f9 fdec 	bl	8003084 <HAL_GetTick>
 80094ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80094ae:	e008      	b.n	80094c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094b0:	f7f9 fde8 	bl	8003084 <HAL_GetTick>
 80094b4:	4602      	mov	r2, r0
 80094b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b8:	1ad3      	subs	r3, r2, r3
 80094ba:	2b64      	cmp	r3, #100	@ 0x64
 80094bc:	d901      	bls.n	80094c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80094be:	2303      	movs	r3, #3
 80094c0:	e356      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80094c2:	4b53      	ldr	r3, [pc, #332]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d0f0      	beq.n	80094b0 <HAL_RCC_OscConfig+0xe4>
 80094ce:	e014      	b.n	80094fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094d0:	f7f9 fdd8 	bl	8003084 <HAL_GetTick>
 80094d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80094d6:	e008      	b.n	80094ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094d8:	f7f9 fdd4 	bl	8003084 <HAL_GetTick>
 80094dc:	4602      	mov	r2, r0
 80094de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	2b64      	cmp	r3, #100	@ 0x64
 80094e4:	d901      	bls.n	80094ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80094e6:	2303      	movs	r3, #3
 80094e8:	e342      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80094ea:	4b49      	ldr	r3, [pc, #292]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1f0      	bne.n	80094d8 <HAL_RCC_OscConfig+0x10c>
 80094f6:	e000      	b.n	80094fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f003 0302 	and.w	r3, r3, #2
 8009502:	2b00      	cmp	r3, #0
 8009504:	f000 808c 	beq.w	8009620 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009508:	4b41      	ldr	r3, [pc, #260]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009510:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009512:	4b3f      	ldr	r3, [pc, #252]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009516:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009518:	6a3b      	ldr	r3, [r7, #32]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d007      	beq.n	800952e <HAL_RCC_OscConfig+0x162>
 800951e:	6a3b      	ldr	r3, [r7, #32]
 8009520:	2b18      	cmp	r3, #24
 8009522:	d137      	bne.n	8009594 <HAL_RCC_OscConfig+0x1c8>
 8009524:	69fb      	ldr	r3, [r7, #28]
 8009526:	f003 0303 	and.w	r3, r3, #3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d132      	bne.n	8009594 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800952e:	4b38      	ldr	r3, [pc, #224]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f003 0304 	and.w	r3, r3, #4
 8009536:	2b00      	cmp	r3, #0
 8009538:	d005      	beq.n	8009546 <HAL_RCC_OscConfig+0x17a>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d101      	bne.n	8009546 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	e314      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009546:	4b32      	ldr	r3, [pc, #200]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f023 0219 	bic.w	r2, r3, #25
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	492f      	ldr	r1, [pc, #188]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009554:	4313      	orrs	r3, r2
 8009556:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009558:	f7f9 fd94 	bl	8003084 <HAL_GetTick>
 800955c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800955e:	e008      	b.n	8009572 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009560:	f7f9 fd90 	bl	8003084 <HAL_GetTick>
 8009564:	4602      	mov	r2, r0
 8009566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	2b02      	cmp	r3, #2
 800956c:	d901      	bls.n	8009572 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800956e:	2303      	movs	r3, #3
 8009570:	e2fe      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009572:	4b27      	ldr	r3, [pc, #156]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 0304 	and.w	r3, r3, #4
 800957a:	2b00      	cmp	r3, #0
 800957c:	d0f0      	beq.n	8009560 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800957e:	4b24      	ldr	r3, [pc, #144]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	061b      	lsls	r3, r3, #24
 800958c:	4920      	ldr	r1, [pc, #128]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800958e:	4313      	orrs	r3, r2
 8009590:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009592:	e045      	b.n	8009620 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d026      	beq.n	80095ea <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800959c:	4b1c      	ldr	r3, [pc, #112]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f023 0219 	bic.w	r2, r3, #25
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	4919      	ldr	r1, [pc, #100]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095aa:	4313      	orrs	r3, r2
 80095ac:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ae:	f7f9 fd69 	bl	8003084 <HAL_GetTick>
 80095b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095b4:	e008      	b.n	80095c8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095b6:	f7f9 fd65 	bl	8003084 <HAL_GetTick>
 80095ba:	4602      	mov	r2, r0
 80095bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095be:	1ad3      	subs	r3, r2, r3
 80095c0:	2b02      	cmp	r3, #2
 80095c2:	d901      	bls.n	80095c8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e2d3      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095c8:	4b11      	ldr	r3, [pc, #68]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 0304 	and.w	r3, r3, #4
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d0f0      	beq.n	80095b6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	061b      	lsls	r3, r3, #24
 80095e2:	490b      	ldr	r1, [pc, #44]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095e4:	4313      	orrs	r3, r2
 80095e6:	604b      	str	r3, [r1, #4]
 80095e8:	e01a      	b.n	8009620 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80095ea:	4b09      	ldr	r3, [pc, #36]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a08      	ldr	r2, [pc, #32]	@ (8009610 <HAL_RCC_OscConfig+0x244>)
 80095f0:	f023 0301 	bic.w	r3, r3, #1
 80095f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095f6:	f7f9 fd45 	bl	8003084 <HAL_GetTick>
 80095fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80095fc:	e00a      	b.n	8009614 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095fe:	f7f9 fd41 	bl	8003084 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	2b02      	cmp	r3, #2
 800960a:	d903      	bls.n	8009614 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e2af      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
 8009610:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009614:	4b96      	ldr	r3, [pc, #600]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f003 0304 	and.w	r3, r3, #4
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1ee      	bne.n	80095fe <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 0310 	and.w	r3, r3, #16
 8009628:	2b00      	cmp	r3, #0
 800962a:	d06a      	beq.n	8009702 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800962c:	4b90      	ldr	r3, [pc, #576]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009634:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009636:	4b8e      	ldr	r3, [pc, #568]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800963a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	2b08      	cmp	r3, #8
 8009640:	d007      	beq.n	8009652 <HAL_RCC_OscConfig+0x286>
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	2b18      	cmp	r3, #24
 8009646:	d11b      	bne.n	8009680 <HAL_RCC_OscConfig+0x2b4>
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	f003 0303 	and.w	r3, r3, #3
 800964e:	2b01      	cmp	r3, #1
 8009650:	d116      	bne.n	8009680 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009652:	4b87      	ldr	r3, [pc, #540]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800965a:	2b00      	cmp	r3, #0
 800965c:	d005      	beq.n	800966a <HAL_RCC_OscConfig+0x29e>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	69db      	ldr	r3, [r3, #28]
 8009662:	2b80      	cmp	r3, #128	@ 0x80
 8009664:	d001      	beq.n	800966a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	e282      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800966a:	4b81      	ldr	r3, [pc, #516]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a1b      	ldr	r3, [r3, #32]
 8009676:	061b      	lsls	r3, r3, #24
 8009678:	497d      	ldr	r1, [pc, #500]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800967a:	4313      	orrs	r3, r2
 800967c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800967e:	e040      	b.n	8009702 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	69db      	ldr	r3, [r3, #28]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d023      	beq.n	80096d0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009688:	4b79      	ldr	r3, [pc, #484]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a78      	ldr	r2, [pc, #480]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800968e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009694:	f7f9 fcf6 	bl	8003084 <HAL_GetTick>
 8009698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800969a:	e008      	b.n	80096ae <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800969c:	f7f9 fcf2 	bl	8003084 <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d901      	bls.n	80096ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80096aa:	2303      	movs	r3, #3
 80096ac:	e260      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80096ae:	4b70      	ldr	r3, [pc, #448]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d0f0      	beq.n	800969c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80096ba:	4b6d      	ldr	r3, [pc, #436]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	061b      	lsls	r3, r3, #24
 80096c8:	4969      	ldr	r1, [pc, #420]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096ca:	4313      	orrs	r3, r2
 80096cc:	60cb      	str	r3, [r1, #12]
 80096ce:	e018      	b.n	8009702 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80096d0:	4b67      	ldr	r3, [pc, #412]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a66      	ldr	r2, [pc, #408]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096dc:	f7f9 fcd2 	bl	8003084 <HAL_GetTick>
 80096e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80096e2:	e008      	b.n	80096f6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80096e4:	f7f9 fcce 	bl	8003084 <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	d901      	bls.n	80096f6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e23c      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80096f6:	4b5e      	ldr	r3, [pc, #376]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1f0      	bne.n	80096e4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f003 0308 	and.w	r3, r3, #8
 800970a:	2b00      	cmp	r3, #0
 800970c:	d036      	beq.n	800977c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	695b      	ldr	r3, [r3, #20]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d019      	beq.n	800974a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009716:	4b56      	ldr	r3, [pc, #344]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800971a:	4a55      	ldr	r2, [pc, #340]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800971c:	f043 0301 	orr.w	r3, r3, #1
 8009720:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009722:	f7f9 fcaf 	bl	8003084 <HAL_GetTick>
 8009726:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009728:	e008      	b.n	800973c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800972a:	f7f9 fcab 	bl	8003084 <HAL_GetTick>
 800972e:	4602      	mov	r2, r0
 8009730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009732:	1ad3      	subs	r3, r2, r3
 8009734:	2b02      	cmp	r3, #2
 8009736:	d901      	bls.n	800973c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009738:	2303      	movs	r3, #3
 800973a:	e219      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800973c:	4b4c      	ldr	r3, [pc, #304]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800973e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009740:	f003 0302 	and.w	r3, r3, #2
 8009744:	2b00      	cmp	r3, #0
 8009746:	d0f0      	beq.n	800972a <HAL_RCC_OscConfig+0x35e>
 8009748:	e018      	b.n	800977c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800974a:	4b49      	ldr	r3, [pc, #292]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800974c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800974e:	4a48      	ldr	r2, [pc, #288]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009750:	f023 0301 	bic.w	r3, r3, #1
 8009754:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009756:	f7f9 fc95 	bl	8003084 <HAL_GetTick>
 800975a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800975c:	e008      	b.n	8009770 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800975e:	f7f9 fc91 	bl	8003084 <HAL_GetTick>
 8009762:	4602      	mov	r2, r0
 8009764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	2b02      	cmp	r3, #2
 800976a:	d901      	bls.n	8009770 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800976c:	2303      	movs	r3, #3
 800976e:	e1ff      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009770:	4b3f      	ldr	r3, [pc, #252]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009772:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009774:	f003 0302 	and.w	r3, r3, #2
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1f0      	bne.n	800975e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f003 0320 	and.w	r3, r3, #32
 8009784:	2b00      	cmp	r3, #0
 8009786:	d036      	beq.n	80097f6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d019      	beq.n	80097c4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009790:	4b37      	ldr	r3, [pc, #220]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a36      	ldr	r2, [pc, #216]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009796:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800979a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800979c:	f7f9 fc72 	bl	8003084 <HAL_GetTick>
 80097a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80097a2:	e008      	b.n	80097b6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097a4:	f7f9 fc6e 	bl	8003084 <HAL_GetTick>
 80097a8:	4602      	mov	r2, r0
 80097aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ac:	1ad3      	subs	r3, r2, r3
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d901      	bls.n	80097b6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e1dc      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80097b6:	4b2e      	ldr	r3, [pc, #184]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d0f0      	beq.n	80097a4 <HAL_RCC_OscConfig+0x3d8>
 80097c2:	e018      	b.n	80097f6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80097c4:	4b2a      	ldr	r3, [pc, #168]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a29      	ldr	r2, [pc, #164]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80097ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097ce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80097d0:	f7f9 fc58 	bl	8003084 <HAL_GetTick>
 80097d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80097d6:	e008      	b.n	80097ea <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097d8:	f7f9 fc54 	bl	8003084 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	d901      	bls.n	80097ea <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80097e6:	2303      	movs	r3, #3
 80097e8:	e1c2      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80097ea:	4b21      	ldr	r3, [pc, #132]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d1f0      	bne.n	80097d8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f003 0304 	and.w	r3, r3, #4
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f000 8086 	beq.w	8009910 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009804:	4b1b      	ldr	r3, [pc, #108]	@ (8009874 <HAL_RCC_OscConfig+0x4a8>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a1a      	ldr	r2, [pc, #104]	@ (8009874 <HAL_RCC_OscConfig+0x4a8>)
 800980a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800980e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009810:	f7f9 fc38 	bl	8003084 <HAL_GetTick>
 8009814:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009816:	e008      	b.n	800982a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009818:	f7f9 fc34 	bl	8003084 <HAL_GetTick>
 800981c:	4602      	mov	r2, r0
 800981e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	2b64      	cmp	r3, #100	@ 0x64
 8009824:	d901      	bls.n	800982a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009826:	2303      	movs	r3, #3
 8009828:	e1a2      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800982a:	4b12      	ldr	r3, [pc, #72]	@ (8009874 <HAL_RCC_OscConfig+0x4a8>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009832:	2b00      	cmp	r3, #0
 8009834:	d0f0      	beq.n	8009818 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	2b01      	cmp	r3, #1
 800983c:	d106      	bne.n	800984c <HAL_RCC_OscConfig+0x480>
 800983e:	4b0c      	ldr	r3, [pc, #48]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009842:	4a0b      	ldr	r2, [pc, #44]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009844:	f043 0301 	orr.w	r3, r3, #1
 8009848:	6713      	str	r3, [r2, #112]	@ 0x70
 800984a:	e032      	b.n	80098b2 <HAL_RCC_OscConfig+0x4e6>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d111      	bne.n	8009878 <HAL_RCC_OscConfig+0x4ac>
 8009854:	4b06      	ldr	r3, [pc, #24]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009858:	4a05      	ldr	r2, [pc, #20]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 800985a:	f023 0301 	bic.w	r3, r3, #1
 800985e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009860:	4b03      	ldr	r3, [pc, #12]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009864:	4a02      	ldr	r2, [pc, #8]	@ (8009870 <HAL_RCC_OscConfig+0x4a4>)
 8009866:	f023 0304 	bic.w	r3, r3, #4
 800986a:	6713      	str	r3, [r2, #112]	@ 0x70
 800986c:	e021      	b.n	80098b2 <HAL_RCC_OscConfig+0x4e6>
 800986e:	bf00      	nop
 8009870:	58024400 	.word	0x58024400
 8009874:	58024800 	.word	0x58024800
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	2b05      	cmp	r3, #5
 800987e:	d10c      	bne.n	800989a <HAL_RCC_OscConfig+0x4ce>
 8009880:	4b83      	ldr	r3, [pc, #524]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009884:	4a82      	ldr	r2, [pc, #520]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009886:	f043 0304 	orr.w	r3, r3, #4
 800988a:	6713      	str	r3, [r2, #112]	@ 0x70
 800988c:	4b80      	ldr	r3, [pc, #512]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 800988e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009890:	4a7f      	ldr	r2, [pc, #508]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009892:	f043 0301 	orr.w	r3, r3, #1
 8009896:	6713      	str	r3, [r2, #112]	@ 0x70
 8009898:	e00b      	b.n	80098b2 <HAL_RCC_OscConfig+0x4e6>
 800989a:	4b7d      	ldr	r3, [pc, #500]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 800989c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800989e:	4a7c      	ldr	r2, [pc, #496]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80098a0:	f023 0301 	bic.w	r3, r3, #1
 80098a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80098a6:	4b7a      	ldr	r3, [pc, #488]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80098a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098aa:	4a79      	ldr	r2, [pc, #484]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80098ac:	f023 0304 	bic.w	r3, r3, #4
 80098b0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d015      	beq.n	80098e6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098ba:	f7f9 fbe3 	bl	8003084 <HAL_GetTick>
 80098be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098c0:	e00a      	b.n	80098d8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098c2:	f7f9 fbdf 	bl	8003084 <HAL_GetTick>
 80098c6:	4602      	mov	r2, r0
 80098c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ca:	1ad3      	subs	r3, r2, r3
 80098cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e14b      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098d8:	4b6d      	ldr	r3, [pc, #436]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80098da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098dc:	f003 0302 	and.w	r3, r3, #2
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d0ee      	beq.n	80098c2 <HAL_RCC_OscConfig+0x4f6>
 80098e4:	e014      	b.n	8009910 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098e6:	f7f9 fbcd 	bl	8003084 <HAL_GetTick>
 80098ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80098ec:	e00a      	b.n	8009904 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098ee:	f7f9 fbc9 	bl	8003084 <HAL_GetTick>
 80098f2:	4602      	mov	r2, r0
 80098f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f6:	1ad3      	subs	r3, r2, r3
 80098f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d901      	bls.n	8009904 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009900:	2303      	movs	r3, #3
 8009902:	e135      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009904:	4b62      	ldr	r3, [pc, #392]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009908:	f003 0302 	and.w	r3, r3, #2
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1ee      	bne.n	80098ee <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009914:	2b00      	cmp	r3, #0
 8009916:	f000 812a 	beq.w	8009b6e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800991a:	4b5d      	ldr	r3, [pc, #372]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009922:	2b18      	cmp	r3, #24
 8009924:	f000 80ba 	beq.w	8009a9c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800992c:	2b02      	cmp	r3, #2
 800992e:	f040 8095 	bne.w	8009a5c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009932:	4b57      	ldr	r3, [pc, #348]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a56      	ldr	r2, [pc, #344]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009938:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800993c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800993e:	f7f9 fba1 	bl	8003084 <HAL_GetTick>
 8009942:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009944:	e008      	b.n	8009958 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009946:	f7f9 fb9d 	bl	8003084 <HAL_GetTick>
 800994a:	4602      	mov	r2, r0
 800994c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800994e:	1ad3      	subs	r3, r2, r3
 8009950:	2b02      	cmp	r3, #2
 8009952:	d901      	bls.n	8009958 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009954:	2303      	movs	r3, #3
 8009956:	e10b      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009958:	4b4d      	ldr	r3, [pc, #308]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1f0      	bne.n	8009946 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009964:	4b4a      	ldr	r3, [pc, #296]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009966:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009968:	4b4a      	ldr	r3, [pc, #296]	@ (8009a94 <HAL_RCC_OscConfig+0x6c8>)
 800996a:	4013      	ands	r3, r2
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009974:	0112      	lsls	r2, r2, #4
 8009976:	430a      	orrs	r2, r1
 8009978:	4945      	ldr	r1, [pc, #276]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 800997a:	4313      	orrs	r3, r2
 800997c:	628b      	str	r3, [r1, #40]	@ 0x28
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009982:	3b01      	subs	r3, #1
 8009984:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800998c:	3b01      	subs	r3, #1
 800998e:	025b      	lsls	r3, r3, #9
 8009990:	b29b      	uxth	r3, r3
 8009992:	431a      	orrs	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009998:	3b01      	subs	r3, #1
 800999a:	041b      	lsls	r3, r3, #16
 800999c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80099a0:	431a      	orrs	r2, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a6:	3b01      	subs	r3, #1
 80099a8:	061b      	lsls	r3, r3, #24
 80099aa:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80099ae:	4938      	ldr	r1, [pc, #224]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099b0:	4313      	orrs	r3, r2
 80099b2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80099b4:	4b36      	ldr	r3, [pc, #216]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b8:	4a35      	ldr	r2, [pc, #212]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099ba:	f023 0301 	bic.w	r3, r3, #1
 80099be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80099c0:	4b33      	ldr	r3, [pc, #204]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099c4:	4b34      	ldr	r3, [pc, #208]	@ (8009a98 <HAL_RCC_OscConfig+0x6cc>)
 80099c6:	4013      	ands	r3, r2
 80099c8:	687a      	ldr	r2, [r7, #4]
 80099ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80099cc:	00d2      	lsls	r2, r2, #3
 80099ce:	4930      	ldr	r1, [pc, #192]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099d0:	4313      	orrs	r3, r2
 80099d2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80099d4:	4b2e      	ldr	r3, [pc, #184]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d8:	f023 020c 	bic.w	r2, r3, #12
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e0:	492b      	ldr	r1, [pc, #172]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099e2:	4313      	orrs	r3, r2
 80099e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80099e6:	4b2a      	ldr	r3, [pc, #168]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ea:	f023 0202 	bic.w	r2, r3, #2
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099f2:	4927      	ldr	r1, [pc, #156]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80099f8:	4b25      	ldr	r3, [pc, #148]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fc:	4a24      	ldr	r2, [pc, #144]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 80099fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a04:	4b22      	ldr	r3, [pc, #136]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a08:	4a21      	ldr	r2, [pc, #132]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009a10:	4b1f      	ldr	r3, [pc, #124]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a14:	4a1e      	ldr	r2, [pc, #120]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a20:	4a1b      	ldr	r2, [pc, #108]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a22:	f043 0301 	orr.w	r3, r3, #1
 8009a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a28:	4b19      	ldr	r3, [pc, #100]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a18      	ldr	r2, [pc, #96]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a34:	f7f9 fb26 	bl	8003084 <HAL_GetTick>
 8009a38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a3a:	e008      	b.n	8009a4e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a3c:	f7f9 fb22 	bl	8003084 <HAL_GetTick>
 8009a40:	4602      	mov	r2, r0
 8009a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d901      	bls.n	8009a4e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009a4a:	2303      	movs	r3, #3
 8009a4c:	e090      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a4e:	4b10      	ldr	r3, [pc, #64]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d0f0      	beq.n	8009a3c <HAL_RCC_OscConfig+0x670>
 8009a5a:	e088      	b.n	8009b6e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a0b      	ldr	r2, [pc, #44]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a68:	f7f9 fb0c 	bl	8003084 <HAL_GetTick>
 8009a6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a6e:	e008      	b.n	8009a82 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a70:	f7f9 fb08 	bl	8003084 <HAL_GetTick>
 8009a74:	4602      	mov	r2, r0
 8009a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a78:	1ad3      	subs	r3, r2, r3
 8009a7a:	2b02      	cmp	r3, #2
 8009a7c:	d901      	bls.n	8009a82 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e076      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a82:	4b03      	ldr	r3, [pc, #12]	@ (8009a90 <HAL_RCC_OscConfig+0x6c4>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d1f0      	bne.n	8009a70 <HAL_RCC_OscConfig+0x6a4>
 8009a8e:	e06e      	b.n	8009b6e <HAL_RCC_OscConfig+0x7a2>
 8009a90:	58024400 	.word	0x58024400
 8009a94:	fffffc0c 	.word	0xfffffc0c
 8009a98:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009a9c:	4b36      	ldr	r3, [pc, #216]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009aa2:	4b35      	ldr	r3, [pc, #212]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aa6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d031      	beq.n	8009b14 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	f003 0203 	and.w	r2, r3, #3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d12a      	bne.n	8009b14 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	091b      	lsrs	r3, r3, #4
 8009ac2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d122      	bne.n	8009b14 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d11a      	bne.n	8009b14 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	0a5b      	lsrs	r3, r3, #9
 8009ae2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d111      	bne.n	8009b14 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	0c1b      	lsrs	r3, r3, #16
 8009af4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d108      	bne.n	8009b14 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	0e1b      	lsrs	r3, r3, #24
 8009b06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b0e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d001      	beq.n	8009b18 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009b14:	2301      	movs	r3, #1
 8009b16:	e02b      	b.n	8009b70 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009b18:	4b17      	ldr	r3, [pc, #92]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b1c:	08db      	lsrs	r3, r3, #3
 8009b1e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b22:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b28:	693a      	ldr	r2, [r7, #16]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d01f      	beq.n	8009b6e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009b2e:	4b12      	ldr	r3, [pc, #72]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b32:	4a11      	ldr	r2, [pc, #68]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b34:	f023 0301 	bic.w	r3, r3, #1
 8009b38:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009b3a:	f7f9 faa3 	bl	8003084 <HAL_GetTick>
 8009b3e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009b40:	bf00      	nop
 8009b42:	f7f9 fa9f 	bl	8003084 <HAL_GetTick>
 8009b46:	4602      	mov	r2, r0
 8009b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d0f9      	beq.n	8009b42 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b52:	4b0a      	ldr	r3, [pc, #40]	@ (8009b7c <HAL_RCC_OscConfig+0x7b0>)
 8009b54:	4013      	ands	r3, r2
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009b5a:	00d2      	lsls	r2, r2, #3
 8009b5c:	4906      	ldr	r1, [pc, #24]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009b62:	4b05      	ldr	r3, [pc, #20]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b66:	4a04      	ldr	r2, [pc, #16]	@ (8009b78 <HAL_RCC_OscConfig+0x7ac>)
 8009b68:	f043 0301 	orr.w	r3, r3, #1
 8009b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3730      	adds	r7, #48	@ 0x30
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	58024400 	.word	0x58024400
 8009b7c:	ffff0007 	.word	0xffff0007

08009b80 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b086      	sub	sp, #24
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d101      	bne.n	8009b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	e19c      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b94:	4b8a      	ldr	r3, [pc, #552]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 030f 	and.w	r3, r3, #15
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d910      	bls.n	8009bc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ba2:	4b87      	ldr	r3, [pc, #540]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f023 020f 	bic.w	r2, r3, #15
 8009baa:	4985      	ldr	r1, [pc, #532]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bb2:	4b83      	ldr	r3, [pc, #524]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f003 030f 	and.w	r3, r3, #15
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d001      	beq.n	8009bc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	e184      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f003 0304 	and.w	r3, r3, #4
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d010      	beq.n	8009bf2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	691a      	ldr	r2, [r3, #16]
 8009bd4:	4b7b      	ldr	r3, [pc, #492]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d908      	bls.n	8009bf2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009be0:	4b78      	ldr	r3, [pc, #480]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009be2:	699b      	ldr	r3, [r3, #24]
 8009be4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	691b      	ldr	r3, [r3, #16]
 8009bec:	4975      	ldr	r1, [pc, #468]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f003 0308 	and.w	r3, r3, #8
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d010      	beq.n	8009c20 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695a      	ldr	r2, [r3, #20]
 8009c02:	4b70      	ldr	r3, [pc, #448]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c04:	69db      	ldr	r3, [r3, #28]
 8009c06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d908      	bls.n	8009c20 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009c0e:	4b6d      	ldr	r3, [pc, #436]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c10:	69db      	ldr	r3, [r3, #28]
 8009c12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	695b      	ldr	r3, [r3, #20]
 8009c1a:	496a      	ldr	r1, [pc, #424]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f003 0310 	and.w	r3, r3, #16
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d010      	beq.n	8009c4e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	699a      	ldr	r2, [r3, #24]
 8009c30:	4b64      	ldr	r3, [pc, #400]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c32:	69db      	ldr	r3, [r3, #28]
 8009c34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d908      	bls.n	8009c4e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009c3c:	4b61      	ldr	r3, [pc, #388]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c3e:	69db      	ldr	r3, [r3, #28]
 8009c40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	495e      	ldr	r1, [pc, #376]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f003 0320 	and.w	r3, r3, #32
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d010      	beq.n	8009c7c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	69da      	ldr	r2, [r3, #28]
 8009c5e:	4b59      	ldr	r3, [pc, #356]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c60:	6a1b      	ldr	r3, [r3, #32]
 8009c62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d908      	bls.n	8009c7c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009c6a:	4b56      	ldr	r3, [pc, #344]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c6c:	6a1b      	ldr	r3, [r3, #32]
 8009c6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	4953      	ldr	r1, [pc, #332]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f003 0302 	and.w	r3, r3, #2
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d010      	beq.n	8009caa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68da      	ldr	r2, [r3, #12]
 8009c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	f003 030f 	and.w	r3, r3, #15
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d908      	bls.n	8009caa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c98:	4b4a      	ldr	r3, [pc, #296]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009c9a:	699b      	ldr	r3, [r3, #24]
 8009c9c:	f023 020f 	bic.w	r2, r3, #15
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	4947      	ldr	r1, [pc, #284]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d055      	beq.n	8009d62 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009cb6:	4b43      	ldr	r3, [pc, #268]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009cb8:	699b      	ldr	r3, [r3, #24]
 8009cba:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	4940      	ldr	r1, [pc, #256]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d107      	bne.n	8009ce0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d121      	bne.n	8009d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e0f6      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	2b03      	cmp	r3, #3
 8009ce6:	d107      	bne.n	8009cf8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ce8:	4b36      	ldr	r3, [pc, #216]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d115      	bne.n	8009d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	e0ea      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d107      	bne.n	8009d10 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009d00:	4b30      	ldr	r3, [pc, #192]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d109      	bne.n	8009d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e0de      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d10:	4b2c      	ldr	r3, [pc, #176]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f003 0304 	and.w	r3, r3, #4
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e0d6      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009d20:	4b28      	ldr	r3, [pc, #160]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d22:	691b      	ldr	r3, [r3, #16]
 8009d24:	f023 0207 	bic.w	r2, r3, #7
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	4925      	ldr	r1, [pc, #148]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d32:	f7f9 f9a7 	bl	8003084 <HAL_GetTick>
 8009d36:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d38:	e00a      	b.n	8009d50 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d3a:	f7f9 f9a3 	bl	8003084 <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d901      	bls.n	8009d50 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009d4c:	2303      	movs	r3, #3
 8009d4e:	e0be      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d50:	4b1c      	ldr	r3, [pc, #112]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	00db      	lsls	r3, r3, #3
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d1eb      	bne.n	8009d3a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 0302 	and.w	r3, r3, #2
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d010      	beq.n	8009d90 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	68da      	ldr	r2, [r3, #12]
 8009d72:	4b14      	ldr	r3, [pc, #80]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d74:	699b      	ldr	r3, [r3, #24]
 8009d76:	f003 030f 	and.w	r3, r3, #15
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d208      	bcs.n	8009d90 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d7e:	4b11      	ldr	r3, [pc, #68]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d80:	699b      	ldr	r3, [r3, #24]
 8009d82:	f023 020f 	bic.w	r2, r3, #15
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	68db      	ldr	r3, [r3, #12]
 8009d8a:	490e      	ldr	r1, [pc, #56]	@ (8009dc4 <HAL_RCC_ClockConfig+0x244>)
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009d90:	4b0b      	ldr	r3, [pc, #44]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 030f 	and.w	r3, r3, #15
 8009d98:	683a      	ldr	r2, [r7, #0]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d214      	bcs.n	8009dc8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d9e:	4b08      	ldr	r3, [pc, #32]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f023 020f 	bic.w	r2, r3, #15
 8009da6:	4906      	ldr	r1, [pc, #24]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dae:	4b04      	ldr	r3, [pc, #16]	@ (8009dc0 <HAL_RCC_ClockConfig+0x240>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f003 030f 	and.w	r3, r3, #15
 8009db6:	683a      	ldr	r2, [r7, #0]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d005      	beq.n	8009dc8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e086      	b.n	8009ece <HAL_RCC_ClockConfig+0x34e>
 8009dc0:	52002000 	.word	0x52002000
 8009dc4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 0304 	and.w	r3, r3, #4
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d010      	beq.n	8009df6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	691a      	ldr	r2, [r3, #16]
 8009dd8:	4b3f      	ldr	r3, [pc, #252]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009dda:	699b      	ldr	r3, [r3, #24]
 8009ddc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d208      	bcs.n	8009df6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009de4:	4b3c      	ldr	r3, [pc, #240]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009de6:	699b      	ldr	r3, [r3, #24]
 8009de8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	4939      	ldr	r1, [pc, #228]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009df2:	4313      	orrs	r3, r2
 8009df4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f003 0308 	and.w	r3, r3, #8
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d010      	beq.n	8009e24 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	695a      	ldr	r2, [r3, #20]
 8009e06:	4b34      	ldr	r3, [pc, #208]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e08:	69db      	ldr	r3, [r3, #28]
 8009e0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d208      	bcs.n	8009e24 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009e12:	4b31      	ldr	r3, [pc, #196]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e14:	69db      	ldr	r3, [r3, #28]
 8009e16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	695b      	ldr	r3, [r3, #20]
 8009e1e:	492e      	ldr	r1, [pc, #184]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e20:	4313      	orrs	r3, r2
 8009e22:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 0310 	and.w	r3, r3, #16
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d010      	beq.n	8009e52 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	699a      	ldr	r2, [r3, #24]
 8009e34:	4b28      	ldr	r3, [pc, #160]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e36:	69db      	ldr	r3, [r3, #28]
 8009e38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d208      	bcs.n	8009e52 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009e40:	4b25      	ldr	r3, [pc, #148]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e42:	69db      	ldr	r3, [r3, #28]
 8009e44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	699b      	ldr	r3, [r3, #24]
 8009e4c:	4922      	ldr	r1, [pc, #136]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f003 0320 	and.w	r3, r3, #32
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d010      	beq.n	8009e80 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	69da      	ldr	r2, [r3, #28]
 8009e62:	4b1d      	ldr	r3, [pc, #116]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e64:	6a1b      	ldr	r3, [r3, #32]
 8009e66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d208      	bcs.n	8009e80 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e70:	6a1b      	ldr	r3, [r3, #32]
 8009e72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	69db      	ldr	r3, [r3, #28]
 8009e7a:	4917      	ldr	r1, [pc, #92]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009e80:	f000 f834 	bl	8009eec <HAL_RCC_GetSysClockFreq>
 8009e84:	4602      	mov	r2, r0
 8009e86:	4b14      	ldr	r3, [pc, #80]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009e88:	699b      	ldr	r3, [r3, #24]
 8009e8a:	0a1b      	lsrs	r3, r3, #8
 8009e8c:	f003 030f 	and.w	r3, r3, #15
 8009e90:	4912      	ldr	r1, [pc, #72]	@ (8009edc <HAL_RCC_ClockConfig+0x35c>)
 8009e92:	5ccb      	ldrb	r3, [r1, r3]
 8009e94:	f003 031f 	and.w	r3, r3, #31
 8009e98:	fa22 f303 	lsr.w	r3, r2, r3
 8009e9c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8009ed8 <HAL_RCC_ClockConfig+0x358>)
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	f003 030f 	and.w	r3, r3, #15
 8009ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8009edc <HAL_RCC_ClockConfig+0x35c>)
 8009ea8:	5cd3      	ldrb	r3, [r2, r3]
 8009eaa:	f003 031f 	and.w	r3, r3, #31
 8009eae:	693a      	ldr	r2, [r7, #16]
 8009eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8009eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8009ee0 <HAL_RCC_ClockConfig+0x360>)
 8009eb6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8009ee4 <HAL_RCC_ClockConfig+0x364>)
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8009ee8 <HAL_RCC_ClockConfig+0x368>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7f7 fd06 	bl	80018d4 <HAL_InitTick>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3718      	adds	r7, #24
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	58024400 	.word	0x58024400
 8009edc:	0801b41c 	.word	0x0801b41c
 8009ee0:	24000004 	.word	0x24000004
 8009ee4:	24000000 	.word	0x24000000
 8009ee8:	24000008 	.word	0x24000008

08009eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b089      	sub	sp, #36	@ 0x24
 8009ef0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009ef2:	4bb3      	ldr	r3, [pc, #716]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ef4:	691b      	ldr	r3, [r3, #16]
 8009ef6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009efa:	2b18      	cmp	r3, #24
 8009efc:	f200 8155 	bhi.w	800a1aa <HAL_RCC_GetSysClockFreq+0x2be>
 8009f00:	a201      	add	r2, pc, #4	@ (adr r2, 8009f08 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f06:	bf00      	nop
 8009f08:	08009f6d 	.word	0x08009f6d
 8009f0c:	0800a1ab 	.word	0x0800a1ab
 8009f10:	0800a1ab 	.word	0x0800a1ab
 8009f14:	0800a1ab 	.word	0x0800a1ab
 8009f18:	0800a1ab 	.word	0x0800a1ab
 8009f1c:	0800a1ab 	.word	0x0800a1ab
 8009f20:	0800a1ab 	.word	0x0800a1ab
 8009f24:	0800a1ab 	.word	0x0800a1ab
 8009f28:	08009f93 	.word	0x08009f93
 8009f2c:	0800a1ab 	.word	0x0800a1ab
 8009f30:	0800a1ab 	.word	0x0800a1ab
 8009f34:	0800a1ab 	.word	0x0800a1ab
 8009f38:	0800a1ab 	.word	0x0800a1ab
 8009f3c:	0800a1ab 	.word	0x0800a1ab
 8009f40:	0800a1ab 	.word	0x0800a1ab
 8009f44:	0800a1ab 	.word	0x0800a1ab
 8009f48:	08009f99 	.word	0x08009f99
 8009f4c:	0800a1ab 	.word	0x0800a1ab
 8009f50:	0800a1ab 	.word	0x0800a1ab
 8009f54:	0800a1ab 	.word	0x0800a1ab
 8009f58:	0800a1ab 	.word	0x0800a1ab
 8009f5c:	0800a1ab 	.word	0x0800a1ab
 8009f60:	0800a1ab 	.word	0x0800a1ab
 8009f64:	0800a1ab 	.word	0x0800a1ab
 8009f68:	08009f9f 	.word	0x08009f9f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f6c:	4b94      	ldr	r3, [pc, #592]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f003 0320 	and.w	r3, r3, #32
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d009      	beq.n	8009f8c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f78:	4b91      	ldr	r3, [pc, #580]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	08db      	lsrs	r3, r3, #3
 8009f7e:	f003 0303 	and.w	r3, r3, #3
 8009f82:	4a90      	ldr	r2, [pc, #576]	@ (800a1c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009f84:	fa22 f303 	lsr.w	r3, r2, r3
 8009f88:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009f8a:	e111      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009f8c:	4b8d      	ldr	r3, [pc, #564]	@ (800a1c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009f8e:	61bb      	str	r3, [r7, #24]
      break;
 8009f90:	e10e      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009f92:	4b8d      	ldr	r3, [pc, #564]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009f94:	61bb      	str	r3, [r7, #24]
      break;
 8009f96:	e10b      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009f98:	4b8c      	ldr	r3, [pc, #560]	@ (800a1cc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009f9a:	61bb      	str	r3, [r7, #24]
      break;
 8009f9c:	e108      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f9e:	4b88      	ldr	r3, [pc, #544]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa2:	f003 0303 	and.w	r3, r3, #3
 8009fa6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009fa8:	4b85      	ldr	r3, [pc, #532]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fac:	091b      	lsrs	r3, r3, #4
 8009fae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009fb2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009fb4:	4b82      	ldr	r3, [pc, #520]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb8:	f003 0301 	and.w	r3, r3, #1
 8009fbc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009fbe:	4b80      	ldr	r3, [pc, #512]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fc2:	08db      	lsrs	r3, r3, #3
 8009fc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	fb02 f303 	mul.w	r3, r2, r3
 8009fce:	ee07 3a90 	vmov	s15, r3
 8009fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fd6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 80e1 	beq.w	800a1a4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	f000 8083 	beq.w	800a0f0 <HAL_RCC_GetSysClockFreq+0x204>
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	f200 80a1 	bhi.w	800a134 <HAL_RCC_GetSysClockFreq+0x248>
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d003      	beq.n	800a000 <HAL_RCC_GetSysClockFreq+0x114>
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d056      	beq.n	800a0ac <HAL_RCC_GetSysClockFreq+0x1c0>
 8009ffe:	e099      	b.n	800a134 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a000:	4b6f      	ldr	r3, [pc, #444]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 0320 	and.w	r3, r3, #32
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d02d      	beq.n	800a068 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a00c:	4b6c      	ldr	r3, [pc, #432]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	08db      	lsrs	r3, r3, #3
 800a012:	f003 0303 	and.w	r3, r3, #3
 800a016:	4a6b      	ldr	r2, [pc, #428]	@ (800a1c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a018:	fa22 f303 	lsr.w	r3, r2, r3
 800a01c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	ee07 3a90 	vmov	s15, r3
 800a024:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	ee07 3a90 	vmov	s15, r3
 800a02e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a036:	4b62      	ldr	r3, [pc, #392]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a03a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a03e:	ee07 3a90 	vmov	s15, r3
 800a042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a046:	ed97 6a02 	vldr	s12, [r7, #8]
 800a04a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a1d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a04e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a05a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a05e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a062:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a066:	e087      	b.n	800a178 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	ee07 3a90 	vmov	s15, r3
 800a06e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a072:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a1d4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a07a:	4b51      	ldr	r3, [pc, #324]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a07e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a082:	ee07 3a90 	vmov	s15, r3
 800a086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a08a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a08e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a1d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a09a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a09e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a0aa:	e065      	b.n	800a178 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	ee07 3a90 	vmov	s15, r3
 800a0b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a1d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a0ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0be:	4b40      	ldr	r3, [pc, #256]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c6:	ee07 3a90 	vmov	s15, r3
 800a0ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0d2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a1d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a0d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a0ee:	e043      	b.n	800a178 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	ee07 3a90 	vmov	s15, r3
 800a0f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0fa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a1dc <HAL_RCC_GetSysClockFreq+0x2f0>
 800a0fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a102:	4b2f      	ldr	r3, [pc, #188]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10a:	ee07 3a90 	vmov	s15, r3
 800a10e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a112:	ed97 6a02 	vldr	s12, [r7, #8]
 800a116:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a1d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a11a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a11e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a12a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a12e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a132:	e021      	b.n	800a178 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	ee07 3a90 	vmov	s15, r3
 800a13a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a13e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a1d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a146:	4b1e      	ldr	r3, [pc, #120]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a14a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a14e:	ee07 3a90 	vmov	s15, r3
 800a152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a156:	ed97 6a02 	vldr	s12, [r7, #8]
 800a15a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a1d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a15e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a16a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a16e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a172:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a176:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a178:	4b11      	ldr	r3, [pc, #68]	@ (800a1c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a17a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a17c:	0a5b      	lsrs	r3, r3, #9
 800a17e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a182:	3301      	adds	r3, #1
 800a184:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	ee07 3a90 	vmov	s15, r3
 800a18c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a190:	edd7 6a07 	vldr	s13, [r7, #28]
 800a194:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a19c:	ee17 3a90 	vmov	r3, s15
 800a1a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a1a2:	e005      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	61bb      	str	r3, [r7, #24]
      break;
 800a1a8:	e002      	b.n	800a1b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a1aa:	4b07      	ldr	r3, [pc, #28]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a1ac:	61bb      	str	r3, [r7, #24]
      break;
 800a1ae:	bf00      	nop
  }

  return sysclockfreq;
 800a1b0:	69bb      	ldr	r3, [r7, #24]
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3724      	adds	r7, #36	@ 0x24
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	58024400 	.word	0x58024400
 800a1c4:	03d09000 	.word	0x03d09000
 800a1c8:	003d0900 	.word	0x003d0900
 800a1cc:	02625a00 	.word	0x02625a00
 800a1d0:	46000000 	.word	0x46000000
 800a1d4:	4c742400 	.word	0x4c742400
 800a1d8:	4a742400 	.word	0x4a742400
 800a1dc:	4c189680 	.word	0x4c189680

0800a1e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b082      	sub	sp, #8
 800a1e4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a1e6:	f7ff fe81 	bl	8009eec <HAL_RCC_GetSysClockFreq>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	4b10      	ldr	r3, [pc, #64]	@ (800a230 <HAL_RCC_GetHCLKFreq+0x50>)
 800a1ee:	699b      	ldr	r3, [r3, #24]
 800a1f0:	0a1b      	lsrs	r3, r3, #8
 800a1f2:	f003 030f 	and.w	r3, r3, #15
 800a1f6:	490f      	ldr	r1, [pc, #60]	@ (800a234 <HAL_RCC_GetHCLKFreq+0x54>)
 800a1f8:	5ccb      	ldrb	r3, [r1, r3]
 800a1fa:	f003 031f 	and.w	r3, r3, #31
 800a1fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a202:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a204:	4b0a      	ldr	r3, [pc, #40]	@ (800a230 <HAL_RCC_GetHCLKFreq+0x50>)
 800a206:	699b      	ldr	r3, [r3, #24]
 800a208:	f003 030f 	and.w	r3, r3, #15
 800a20c:	4a09      	ldr	r2, [pc, #36]	@ (800a234 <HAL_RCC_GetHCLKFreq+0x54>)
 800a20e:	5cd3      	ldrb	r3, [r2, r3]
 800a210:	f003 031f 	and.w	r3, r3, #31
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	fa22 f303 	lsr.w	r3, r2, r3
 800a21a:	4a07      	ldr	r2, [pc, #28]	@ (800a238 <HAL_RCC_GetHCLKFreq+0x58>)
 800a21c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a21e:	4a07      	ldr	r2, [pc, #28]	@ (800a23c <HAL_RCC_GetHCLKFreq+0x5c>)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a224:	4b04      	ldr	r3, [pc, #16]	@ (800a238 <HAL_RCC_GetHCLKFreq+0x58>)
 800a226:	681b      	ldr	r3, [r3, #0]
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3708      	adds	r7, #8
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	58024400 	.word	0x58024400
 800a234:	0801b41c 	.word	0x0801b41c
 800a238:	24000004 	.word	0x24000004
 800a23c:	24000000 	.word	0x24000000

0800a240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a244:	f7ff ffcc 	bl	800a1e0 <HAL_RCC_GetHCLKFreq>
 800a248:	4602      	mov	r2, r0
 800a24a:	4b06      	ldr	r3, [pc, #24]	@ (800a264 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	091b      	lsrs	r3, r3, #4
 800a250:	f003 0307 	and.w	r3, r3, #7
 800a254:	4904      	ldr	r1, [pc, #16]	@ (800a268 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a256:	5ccb      	ldrb	r3, [r1, r3]
 800a258:	f003 031f 	and.w	r3, r3, #31
 800a25c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a260:	4618      	mov	r0, r3
 800a262:	bd80      	pop	{r7, pc}
 800a264:	58024400 	.word	0x58024400
 800a268:	0801b41c 	.word	0x0801b41c

0800a26c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a270:	f7ff ffb6 	bl	800a1e0 <HAL_RCC_GetHCLKFreq>
 800a274:	4602      	mov	r2, r0
 800a276:	4b06      	ldr	r3, [pc, #24]	@ (800a290 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a278:	69db      	ldr	r3, [r3, #28]
 800a27a:	0a1b      	lsrs	r3, r3, #8
 800a27c:	f003 0307 	and.w	r3, r3, #7
 800a280:	4904      	ldr	r1, [pc, #16]	@ (800a294 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a282:	5ccb      	ldrb	r3, [r1, r3]
 800a284:	f003 031f 	and.w	r3, r3, #31
 800a288:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	58024400 	.word	0x58024400
 800a294:	0801b41c 	.word	0x0801b41c

0800a298 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	223f      	movs	r2, #63	@ 0x3f
 800a2a6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a2a8:	4b1a      	ldr	r3, [pc, #104]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	f003 0207 	and.w	r2, r3, #7
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a2b4:	4b17      	ldr	r3, [pc, #92]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2b6:	699b      	ldr	r3, [r3, #24]
 800a2b8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a2c0:	4b14      	ldr	r3, [pc, #80]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2c2:	699b      	ldr	r3, [r3, #24]
 800a2c4:	f003 020f 	and.w	r2, r3, #15
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a2cc:	4b11      	ldr	r3, [pc, #68]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a2d8:	4b0e      	ldr	r3, [pc, #56]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2da:	69db      	ldr	r3, [r3, #28]
 800a2dc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a2e4:	4b0b      	ldr	r3, [pc, #44]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2e6:	69db      	ldr	r3, [r3, #28]
 800a2e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a2f0:	4b08      	ldr	r3, [pc, #32]	@ (800a314 <HAL_RCC_GetClockConfig+0x7c>)
 800a2f2:	6a1b      	ldr	r3, [r3, #32]
 800a2f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a2fc:	4b06      	ldr	r3, [pc, #24]	@ (800a318 <HAL_RCC_GetClockConfig+0x80>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 020f 	and.w	r2, r3, #15
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	601a      	str	r2, [r3, #0]
}
 800a308:	bf00      	nop
 800a30a:	370c      	adds	r7, #12
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr
 800a314:	58024400 	.word	0x58024400
 800a318:	52002000 	.word	0x52002000

0800a31c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a31c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a320:	b0c6      	sub	sp, #280	@ 0x118
 800a322:	af00      	add	r7, sp, #0
 800a324:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a328:	2300      	movs	r3, #0
 800a32a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a32e:	2300      	movs	r3, #0
 800a330:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a340:	2500      	movs	r5, #0
 800a342:	ea54 0305 	orrs.w	r3, r4, r5
 800a346:	d049      	beq.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a34c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a34e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a352:	d02f      	beq.n	800a3b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a354:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a358:	d828      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a35a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a35e:	d01a      	beq.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a364:	d822      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a366:	2b00      	cmp	r3, #0
 800a368:	d003      	beq.n	800a372 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a36a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a36e:	d007      	beq.n	800a380 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a370:	e01c      	b.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a372:	4bab      	ldr	r3, [pc, #684]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a376:	4aaa      	ldr	r2, [pc, #680]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a37c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a37e:	e01a      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a384:	3308      	adds	r3, #8
 800a386:	2102      	movs	r1, #2
 800a388:	4618      	mov	r0, r3
 800a38a:	f002 fa49 	bl	800c820 <RCCEx_PLL2_Config>
 800a38e:	4603      	mov	r3, r0
 800a390:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a394:	e00f      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a39a:	3328      	adds	r3, #40	@ 0x28
 800a39c:	2102      	movs	r1, #2
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f002 faf0 	bl	800c984 <RCCEx_PLL3_Config>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a3aa:	e004      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a3b2:	e000      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a3b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d10a      	bne.n	800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a3be:	4b98      	ldr	r3, [pc, #608]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a3c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3cc:	4a94      	ldr	r2, [pc, #592]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3ce:	430b      	orrs	r3, r1
 800a3d0:	6513      	str	r3, [r2, #80]	@ 0x50
 800a3d2:	e003      	b.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a3dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a3e8:	f04f 0900 	mov.w	r9, #0
 800a3ec:	ea58 0309 	orrs.w	r3, r8, r9
 800a3f0:	d047      	beq.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a3f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f8:	2b04      	cmp	r3, #4
 800a3fa:	d82a      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a3fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a404 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a419 	.word	0x0800a419
 800a408:	0800a427 	.word	0x0800a427
 800a40c:	0800a43d 	.word	0x0800a43d
 800a410:	0800a45b 	.word	0x0800a45b
 800a414:	0800a45b 	.word	0x0800a45b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a418:	4b81      	ldr	r3, [pc, #516]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a41a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41c:	4a80      	ldr	r2, [pc, #512]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a41e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a422:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a424:	e01a      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a42a:	3308      	adds	r3, #8
 800a42c:	2100      	movs	r1, #0
 800a42e:	4618      	mov	r0, r3
 800a430:	f002 f9f6 	bl	800c820 <RCCEx_PLL2_Config>
 800a434:	4603      	mov	r3, r0
 800a436:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a43a:	e00f      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a43c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a440:	3328      	adds	r3, #40	@ 0x28
 800a442:	2100      	movs	r1, #0
 800a444:	4618      	mov	r0, r3
 800a446:	f002 fa9d 	bl	800c984 <RCCEx_PLL3_Config>
 800a44a:	4603      	mov	r3, r0
 800a44c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a450:	e004      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a458:	e000      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a45a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a45c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a460:	2b00      	cmp	r3, #0
 800a462:	d10a      	bne.n	800a47a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a464:	4b6e      	ldr	r3, [pc, #440]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a468:	f023 0107 	bic.w	r1, r3, #7
 800a46c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a472:	4a6b      	ldr	r2, [pc, #428]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a474:	430b      	orrs	r3, r1
 800a476:	6513      	str	r3, [r2, #80]	@ 0x50
 800a478:	e003      	b.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a47a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a47e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800a48e:	f04f 0b00 	mov.w	fp, #0
 800a492:	ea5a 030b 	orrs.w	r3, sl, fp
 800a496:	d05b      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a49c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a4a0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a4a4:	d03b      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a4a6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a4aa:	d834      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4b0:	d037      	beq.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a4b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4b6:	d82e      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4bc:	d033      	beq.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a4be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4c2:	d828      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4c8:	d01a      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a4ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4ce:	d822      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d003      	beq.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a4d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a4d8:	d007      	beq.n	800a4ea <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a4da:	e01c      	b.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4dc:	4b50      	ldr	r3, [pc, #320]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e0:	4a4f      	ldr	r2, [pc, #316]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4e8:	e01e      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ee:	3308      	adds	r3, #8
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f002 f994 	bl	800c820 <RCCEx_PLL2_Config>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a4fe:	e013      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a504:	3328      	adds	r3, #40	@ 0x28
 800a506:	2100      	movs	r1, #0
 800a508:	4618      	mov	r0, r3
 800a50a:	f002 fa3b 	bl	800c984 <RCCEx_PLL3_Config>
 800a50e:	4603      	mov	r3, r0
 800a510:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a514:	e008      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a516:	2301      	movs	r3, #1
 800a518:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a51c:	e004      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a51e:	bf00      	nop
 800a520:	e002      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a522:	bf00      	nop
 800a524:	e000      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a526:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a528:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10b      	bne.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a530:	4b3b      	ldr	r3, [pc, #236]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a534:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a53c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a540:	4a37      	ldr	r2, [pc, #220]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a542:	430b      	orrs	r3, r1
 800a544:	6593      	str	r3, [r2, #88]	@ 0x58
 800a546:	e003      	b.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a548:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a54c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a558:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a55c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a560:	2300      	movs	r3, #0
 800a562:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a566:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a56a:	460b      	mov	r3, r1
 800a56c:	4313      	orrs	r3, r2
 800a56e:	d05d      	beq.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a574:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a578:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a57c:	d03b      	beq.n	800a5f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800a57e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a582:	d834      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a584:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a588:	d037      	beq.n	800a5fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800a58a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a58e:	d82e      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a590:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a594:	d033      	beq.n	800a5fe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800a596:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a59a:	d828      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a59c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5a0:	d01a      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800a5a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5a6:	d822      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d003      	beq.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a5ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5b0:	d007      	beq.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a5b2:	e01c      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5b4:	4b1a      	ldr	r3, [pc, #104]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b8:	4a19      	ldr	r2, [pc, #100]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5c0:	e01e      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5c6:	3308      	adds	r3, #8
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f002 f928 	bl	800c820 <RCCEx_PLL2_Config>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a5d6:	e013      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5dc:	3328      	adds	r3, #40	@ 0x28
 800a5de:	2100      	movs	r1, #0
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f002 f9cf 	bl	800c984 <RCCEx_PLL3_Config>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5ec:	e008      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a5f4:	e004      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5f6:	bf00      	nop
 800a5f8:	e002      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5fa:	bf00      	nop
 800a5fc:	e000      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a600:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10d      	bne.n	800a624 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a608:	4b05      	ldr	r3, [pc, #20]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a60a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a60c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a614:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a618:	4a01      	ldr	r2, [pc, #4]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a61a:	430b      	orrs	r3, r1
 800a61c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a61e:	e005      	b.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x310>
 800a620:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a624:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a628:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a638:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a63c:	2300      	movs	r3, #0
 800a63e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a642:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a646:	460b      	mov	r3, r1
 800a648:	4313      	orrs	r3, r2
 800a64a:	d03a      	beq.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800a64c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a652:	2b30      	cmp	r3, #48	@ 0x30
 800a654:	d01f      	beq.n	800a696 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800a656:	2b30      	cmp	r3, #48	@ 0x30
 800a658:	d819      	bhi.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a65a:	2b20      	cmp	r3, #32
 800a65c:	d00c      	beq.n	800a678 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800a65e:	2b20      	cmp	r3, #32
 800a660:	d815      	bhi.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a662:	2b00      	cmp	r3, #0
 800a664:	d019      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a666:	2b10      	cmp	r3, #16
 800a668:	d111      	bne.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a66a:	4baa      	ldr	r3, [pc, #680]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a66c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a66e:	4aa9      	ldr	r2, [pc, #676]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a674:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a676:	e011      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a67c:	3308      	adds	r3, #8
 800a67e:	2102      	movs	r1, #2
 800a680:	4618      	mov	r0, r3
 800a682:	f002 f8cd 	bl	800c820 <RCCEx_PLL2_Config>
 800a686:	4603      	mov	r3, r0
 800a688:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a68c:	e006      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a694:	e002      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a696:	bf00      	nop
 800a698:	e000      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a69a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a69c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d10a      	bne.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a6a4:	4b9b      	ldr	r3, [pc, #620]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a6ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b2:	4a98      	ldr	r2, [pc, #608]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6b4:	430b      	orrs	r3, r1
 800a6b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a6b8:	e003      	b.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a6c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a6ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a6d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a6dc:	460b      	mov	r3, r1
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	d051      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6ec:	d035      	beq.n	800a75a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800a6ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6f2:	d82e      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a6f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6f8:	d031      	beq.n	800a75e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800a6fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6fe:	d828      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a704:	d01a      	beq.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800a706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a70a:	d822      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d003      	beq.n	800a718 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800a710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a714:	d007      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a716:	e01c      	b.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a718:	4b7e      	ldr	r3, [pc, #504]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a71a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a71c:	4a7d      	ldr	r2, [pc, #500]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a71e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a722:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a724:	e01c      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a72a:	3308      	adds	r3, #8
 800a72c:	2100      	movs	r1, #0
 800a72e:	4618      	mov	r0, r3
 800a730:	f002 f876 	bl	800c820 <RCCEx_PLL2_Config>
 800a734:	4603      	mov	r3, r0
 800a736:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a73a:	e011      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a740:	3328      	adds	r3, #40	@ 0x28
 800a742:	2100      	movs	r1, #0
 800a744:	4618      	mov	r0, r3
 800a746:	f002 f91d 	bl	800c984 <RCCEx_PLL3_Config>
 800a74a:	4603      	mov	r3, r0
 800a74c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a750:	e006      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a752:	2301      	movs	r3, #1
 800a754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a758:	e002      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a75a:	bf00      	nop
 800a75c:	e000      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a75e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a764:	2b00      	cmp	r3, #0
 800a766:	d10a      	bne.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a768:	4b6a      	ldr	r3, [pc, #424]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a76a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a76c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a776:	4a67      	ldr	r2, [pc, #412]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a778:	430b      	orrs	r3, r1
 800a77a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a77c:	e003      	b.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a77e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a782:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a792:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a796:	2300      	movs	r3, #0
 800a798:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a79c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	d053      	beq.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a7a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7b0:	d033      	beq.n	800a81a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800a7b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7b6:	d82c      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7bc:	d02f      	beq.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800a7be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7c2:	d826      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7c8:	d02b      	beq.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800a7ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7ce:	d820      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7d4:	d012      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800a7d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7da:	d81a      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d022      	beq.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800a7e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7e4:	d115      	bne.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a7e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ea:	3308      	adds	r3, #8
 800a7ec:	2101      	movs	r1, #1
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f002 f816 	bl	800c820 <RCCEx_PLL2_Config>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a7fa:	e015      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a800:	3328      	adds	r3, #40	@ 0x28
 800a802:	2101      	movs	r1, #1
 800a804:	4618      	mov	r0, r3
 800a806:	f002 f8bd 	bl	800c984 <RCCEx_PLL3_Config>
 800a80a:	4603      	mov	r3, r0
 800a80c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a810:	e00a      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a818:	e006      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a81a:	bf00      	nop
 800a81c:	e004      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a81e:	bf00      	nop
 800a820:	e002      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a822:	bf00      	nop
 800a824:	e000      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a826:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d10a      	bne.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a830:	4b38      	ldr	r3, [pc, #224]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a834:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a83c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a83e:	4a35      	ldr	r2, [pc, #212]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a840:	430b      	orrs	r3, r1
 800a842:	6513      	str	r3, [r2, #80]	@ 0x50
 800a844:	e003      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a846:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a84a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a84e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a85a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a85e:	2300      	movs	r3, #0
 800a860:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a864:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a868:	460b      	mov	r3, r1
 800a86a:	4313      	orrs	r3, r2
 800a86c:	d058      	beq.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a872:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a876:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a87a:	d033      	beq.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800a87c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a880:	d82c      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a886:	d02f      	beq.n	800a8e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800a888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a88c:	d826      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a88e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a892:	d02b      	beq.n	800a8ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800a894:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a898:	d820      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a89a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a89e:	d012      	beq.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800a8a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8a4:	d81a      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d022      	beq.n	800a8f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a8aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8ae:	d115      	bne.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8b4:	3308      	adds	r3, #8
 800a8b6:	2101      	movs	r1, #1
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f001 ffb1 	bl	800c820 <RCCEx_PLL2_Config>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8c4:	e015      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8ca:	3328      	adds	r3, #40	@ 0x28
 800a8cc:	2101      	movs	r1, #1
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f002 f858 	bl	800c984 <RCCEx_PLL3_Config>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8da:	e00a      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a8e2:	e006      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8e4:	bf00      	nop
 800a8e6:	e004      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8e8:	bf00      	nop
 800a8ea:	e002      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8ec:	bf00      	nop
 800a8ee:	e000      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10e      	bne.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a8fa:	4b06      	ldr	r3, [pc, #24]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a8fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a906:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a90a:	4a02      	ldr	r2, [pc, #8]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a90c:	430b      	orrs	r3, r1
 800a90e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a910:	e006      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800a912:	bf00      	nop
 800a914:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a91c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a928:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a92c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a930:	2300      	movs	r3, #0
 800a932:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a936:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a93a:	460b      	mov	r3, r1
 800a93c:	4313      	orrs	r3, r2
 800a93e:	d037      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a946:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a94a:	d00e      	beq.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800a94c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a950:	d816      	bhi.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a952:	2b00      	cmp	r3, #0
 800a954:	d018      	beq.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800a956:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a95a:	d111      	bne.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a95c:	4bc4      	ldr	r3, [pc, #784]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a960:	4ac3      	ldr	r2, [pc, #780]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a962:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a966:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a968:	e00f      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a96a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a96e:	3308      	adds	r3, #8
 800a970:	2101      	movs	r1, #1
 800a972:	4618      	mov	r0, r3
 800a974:	f001 ff54 	bl	800c820 <RCCEx_PLL2_Config>
 800a978:	4603      	mov	r3, r0
 800a97a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a97e:	e004      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a986:	e000      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800a988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a98a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10a      	bne.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a992:	4bb7      	ldr	r3, [pc, #732]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a996:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a99a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a99e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9a0:	4ab3      	ldr	r2, [pc, #716]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9a2:	430b      	orrs	r3, r1
 800a9a4:	6513      	str	r3, [r2, #80]	@ 0x50
 800a9a6:	e003      	b.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a9b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a9bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a9c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	d039      	beq.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d81c      	bhi.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800a9da:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800aa1d 	.word	0x0800aa1d
 800a9e4:	0800a9f1 	.word	0x0800a9f1
 800a9e8:	0800a9ff 	.word	0x0800a9ff
 800a9ec:	0800aa1d 	.word	0x0800aa1d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9f0:	4b9f      	ldr	r3, [pc, #636]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f4:	4a9e      	ldr	r2, [pc, #632]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a9fc:	e00f      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa02:	3308      	adds	r3, #8
 800aa04:	2102      	movs	r1, #2
 800aa06:	4618      	mov	r0, r3
 800aa08:	f001 ff0a 	bl	800c820 <RCCEx_PLL2_Config>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aa12:	e004      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa1a:	e000      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aa1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10a      	bne.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aa26:	4b92      	ldr	r3, [pc, #584]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa2a:	f023 0103 	bic.w	r1, r3, #3
 800aa2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa34:	4a8e      	ldr	r2, [pc, #568]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa36:	430b      	orrs	r3, r1
 800aa38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aa3a:	e003      	b.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aa44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800aa50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa54:	2300      	movs	r3, #0
 800aa56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aa5a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4313      	orrs	r3, r2
 800aa62:	f000 8099 	beq.w	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa66:	4b83      	ldr	r3, [pc, #524]	@ (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a82      	ldr	r2, [pc, #520]	@ (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aa72:	f7f8 fb07 	bl	8003084 <HAL_GetTick>
 800aa76:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa7a:	e00b      	b.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa7c:	f7f8 fb02 	bl	8003084 <HAL_GetTick>
 800aa80:	4602      	mov	r2, r0
 800aa82:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	2b64      	cmp	r3, #100	@ 0x64
 800aa8a:	d903      	bls.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa92:	e005      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa94:	4b77      	ldr	r3, [pc, #476]	@ (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d0ed      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d173      	bne.n	800ab90 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800aaa8:	4b71      	ldr	r3, [pc, #452]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaaa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800aaac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aab0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aab4:	4053      	eors	r3, r2
 800aab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d015      	beq.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aabe:	4b6c      	ldr	r3, [pc, #432]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aac6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aaca:	4b69      	ldr	r3, [pc, #420]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aacc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aace:	4a68      	ldr	r2, [pc, #416]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aad4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aad6:	4b66      	ldr	r3, [pc, #408]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aada:	4a65      	ldr	r2, [pc, #404]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aadc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aae0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800aae2:	4a63      	ldr	r2, [pc, #396]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aae8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800aaea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aaf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaf6:	d118      	bne.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaf8:	f7f8 fac4 	bl	8003084 <HAL_GetTick>
 800aafc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab00:	e00d      	b.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab02:	f7f8 fabf 	bl	8003084 <HAL_GetTick>
 800ab06:	4602      	mov	r2, r0
 800ab08:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800ab0c:	1ad2      	subs	r2, r2, r3
 800ab0e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d903      	bls.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ab16:	2303      	movs	r3, #3
 800ab18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800ab1c:	e005      	b.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab1e:	4b54      	ldr	r3, [pc, #336]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab22:	f003 0302 	and.w	r3, r3, #2
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d0eb      	beq.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ab2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d129      	bne.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab42:	d10e      	bne.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ab44:	4b4a      	ldr	r3, [pc, #296]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ab4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab54:	091a      	lsrs	r2, r3, #4
 800ab56:	4b48      	ldr	r3, [pc, #288]	@ (800ac78 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ab58:	4013      	ands	r3, r2
 800ab5a:	4a45      	ldr	r2, [pc, #276]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab5c:	430b      	orrs	r3, r1
 800ab5e:	6113      	str	r3, [r2, #16]
 800ab60:	e005      	b.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ab62:	4b43      	ldr	r3, [pc, #268]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	4a42      	ldr	r2, [pc, #264]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ab6c:	6113      	str	r3, [r2, #16]
 800ab6e:	4b40      	ldr	r3, [pc, #256]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab70:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ab72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab7e:	4a3c      	ldr	r2, [pc, #240]	@ (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab80:	430b      	orrs	r3, r1
 800ab82:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab84:	e008      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ab86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800ab8e:	e003      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ab98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba0:	f002 0301 	and.w	r3, r2, #1
 800aba4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aba8:	2300      	movs	r3, #0
 800abaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800abae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800abb2:	460b      	mov	r3, r1
 800abb4:	4313      	orrs	r3, r2
 800abb6:	f000 808f 	beq.w	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800abba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abc0:	2b28      	cmp	r3, #40	@ 0x28
 800abc2:	d871      	bhi.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800abc4:	a201      	add	r2, pc, #4	@ (adr r2, 800abcc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800abc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abca:	bf00      	nop
 800abcc:	0800acb1 	.word	0x0800acb1
 800abd0:	0800aca9 	.word	0x0800aca9
 800abd4:	0800aca9 	.word	0x0800aca9
 800abd8:	0800aca9 	.word	0x0800aca9
 800abdc:	0800aca9 	.word	0x0800aca9
 800abe0:	0800aca9 	.word	0x0800aca9
 800abe4:	0800aca9 	.word	0x0800aca9
 800abe8:	0800aca9 	.word	0x0800aca9
 800abec:	0800ac7d 	.word	0x0800ac7d
 800abf0:	0800aca9 	.word	0x0800aca9
 800abf4:	0800aca9 	.word	0x0800aca9
 800abf8:	0800aca9 	.word	0x0800aca9
 800abfc:	0800aca9 	.word	0x0800aca9
 800ac00:	0800aca9 	.word	0x0800aca9
 800ac04:	0800aca9 	.word	0x0800aca9
 800ac08:	0800aca9 	.word	0x0800aca9
 800ac0c:	0800ac93 	.word	0x0800ac93
 800ac10:	0800aca9 	.word	0x0800aca9
 800ac14:	0800aca9 	.word	0x0800aca9
 800ac18:	0800aca9 	.word	0x0800aca9
 800ac1c:	0800aca9 	.word	0x0800aca9
 800ac20:	0800aca9 	.word	0x0800aca9
 800ac24:	0800aca9 	.word	0x0800aca9
 800ac28:	0800aca9 	.word	0x0800aca9
 800ac2c:	0800acb1 	.word	0x0800acb1
 800ac30:	0800aca9 	.word	0x0800aca9
 800ac34:	0800aca9 	.word	0x0800aca9
 800ac38:	0800aca9 	.word	0x0800aca9
 800ac3c:	0800aca9 	.word	0x0800aca9
 800ac40:	0800aca9 	.word	0x0800aca9
 800ac44:	0800aca9 	.word	0x0800aca9
 800ac48:	0800aca9 	.word	0x0800aca9
 800ac4c:	0800acb1 	.word	0x0800acb1
 800ac50:	0800aca9 	.word	0x0800aca9
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800aca9 	.word	0x0800aca9
 800ac5c:	0800aca9 	.word	0x0800aca9
 800ac60:	0800aca9 	.word	0x0800aca9
 800ac64:	0800aca9 	.word	0x0800aca9
 800ac68:	0800aca9 	.word	0x0800aca9
 800ac6c:	0800acb1 	.word	0x0800acb1
 800ac70:	58024400 	.word	0x58024400
 800ac74:	58024800 	.word	0x58024800
 800ac78:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac80:	3308      	adds	r3, #8
 800ac82:	2101      	movs	r1, #1
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 fdcb 	bl	800c820 <RCCEx_PLL2_Config>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ac90:	e00f      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac96:	3328      	adds	r3, #40	@ 0x28
 800ac98:	2101      	movs	r1, #1
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f001 fe72 	bl	800c984 <RCCEx_PLL3_Config>
 800aca0:	4603      	mov	r3, r0
 800aca2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800aca6:	e004      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800acae:	e000      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800acb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d10a      	bne.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800acba:	4bbf      	ldr	r3, [pc, #764]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acbe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800acc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800acc8:	4abb      	ldr	r2, [pc, #748]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acca:	430b      	orrs	r3, r1
 800accc:	6553      	str	r3, [r2, #84]	@ 0x54
 800acce:	e003      	b.n	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800acd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace0:	f002 0302 	and.w	r3, r2, #2
 800ace4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ace8:	2300      	movs	r3, #0
 800acea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800acee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800acf2:	460b      	mov	r3, r1
 800acf4:	4313      	orrs	r3, r2
 800acf6:	d041      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800acf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acfe:	2b05      	cmp	r3, #5
 800ad00:	d824      	bhi.n	800ad4c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ad02:	a201      	add	r2, pc, #4	@ (adr r2, 800ad08 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ad04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad08:	0800ad55 	.word	0x0800ad55
 800ad0c:	0800ad21 	.word	0x0800ad21
 800ad10:	0800ad37 	.word	0x0800ad37
 800ad14:	0800ad55 	.word	0x0800ad55
 800ad18:	0800ad55 	.word	0x0800ad55
 800ad1c:	0800ad55 	.word	0x0800ad55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad24:	3308      	adds	r3, #8
 800ad26:	2101      	movs	r1, #1
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f001 fd79 	bl	800c820 <RCCEx_PLL2_Config>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad34:	e00f      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad3a:	3328      	adds	r3, #40	@ 0x28
 800ad3c:	2101      	movs	r1, #1
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f001 fe20 	bl	800c984 <RCCEx_PLL3_Config>
 800ad44:	4603      	mov	r3, r0
 800ad46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad4a:	e004      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad52:	e000      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ad54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10a      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ad5e:	4b96      	ldr	r3, [pc, #600]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad62:	f023 0107 	bic.w	r1, r3, #7
 800ad66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad6c:	4a92      	ldr	r2, [pc, #584]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad6e:	430b      	orrs	r3, r1
 800ad70:	6553      	str	r3, [r2, #84]	@ 0x54
 800ad72:	e003      	b.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	f002 0304 	and.w	r3, r2, #4
 800ad88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ad92:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ad96:	460b      	mov	r3, r1
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	d044      	beq.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ad9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ada0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ada4:	2b05      	cmp	r3, #5
 800ada6:	d825      	bhi.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ada8:	a201      	add	r2, pc, #4	@ (adr r2, 800adb0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800adaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adae:	bf00      	nop
 800adb0:	0800adfd 	.word	0x0800adfd
 800adb4:	0800adc9 	.word	0x0800adc9
 800adb8:	0800addf 	.word	0x0800addf
 800adbc:	0800adfd 	.word	0x0800adfd
 800adc0:	0800adfd 	.word	0x0800adfd
 800adc4:	0800adfd 	.word	0x0800adfd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adcc:	3308      	adds	r3, #8
 800adce:	2101      	movs	r1, #1
 800add0:	4618      	mov	r0, r3
 800add2:	f001 fd25 	bl	800c820 <RCCEx_PLL2_Config>
 800add6:	4603      	mov	r3, r0
 800add8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800addc:	e00f      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800adde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ade2:	3328      	adds	r3, #40	@ 0x28
 800ade4:	2101      	movs	r1, #1
 800ade6:	4618      	mov	r0, r3
 800ade8:	f001 fdcc 	bl	800c984 <RCCEx_PLL3_Config>
 800adec:	4603      	mov	r3, r0
 800adee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800adf2:	e004      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800adf4:	2301      	movs	r3, #1
 800adf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800adfa:	e000      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800adfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10b      	bne.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ae06:	4b6c      	ldr	r3, [pc, #432]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae0a:	f023 0107 	bic.w	r1, r3, #7
 800ae0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae16:	4a68      	ldr	r2, [pc, #416]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae18:	430b      	orrs	r3, r1
 800ae1a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae1c:	e003      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae22:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ae26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2e:	f002 0320 	and.w	r3, r2, #32
 800ae32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ae36:	2300      	movs	r3, #0
 800ae38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ae3c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ae40:	460b      	mov	r3, r1
 800ae42:	4313      	orrs	r3, r2
 800ae44:	d055      	beq.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae52:	d033      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800ae54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae58:	d82c      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae5e:	d02f      	beq.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800ae60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae64:	d826      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae6a:	d02b      	beq.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800ae6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae70:	d820      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae76:	d012      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800ae78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae7c:	d81a      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d022      	beq.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800ae82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae86:	d115      	bne.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae8c:	3308      	adds	r3, #8
 800ae8e:	2100      	movs	r1, #0
 800ae90:	4618      	mov	r0, r3
 800ae92:	f001 fcc5 	bl	800c820 <RCCEx_PLL2_Config>
 800ae96:	4603      	mov	r3, r0
 800ae98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ae9c:	e015      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ae9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aea2:	3328      	adds	r3, #40	@ 0x28
 800aea4:	2102      	movs	r1, #2
 800aea6:	4618      	mov	r0, r3
 800aea8:	f001 fd6c 	bl	800c984 <RCCEx_PLL3_Config>
 800aeac:	4603      	mov	r3, r0
 800aeae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aeb2:	e00a      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aeba:	e006      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aebc:	bf00      	nop
 800aebe:	e004      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec0:	bf00      	nop
 800aec2:	e002      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec4:	bf00      	nop
 800aec6:	e000      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aeca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10b      	bne.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aed2:	4b39      	ldr	r3, [pc, #228]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800aed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800aeda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aede:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aee2:	4a35      	ldr	r2, [pc, #212]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800aee4:	430b      	orrs	r3, r1
 800aee6:	6553      	str	r3, [r2, #84]	@ 0x54
 800aee8:	e003      	b.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aeee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800aef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800aefe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800af02:	2300      	movs	r3, #0
 800af04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800af08:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800af0c:	460b      	mov	r3, r1
 800af0e:	4313      	orrs	r3, r2
 800af10:	d058      	beq.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800af12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800af1a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800af1e:	d033      	beq.n	800af88 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800af20:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800af24:	d82c      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af2a:	d02f      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800af2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af30:	d826      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af36:	d02b      	beq.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800af38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af3c:	d820      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af42:	d012      	beq.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800af44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af48:	d81a      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d022      	beq.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800af4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af52:	d115      	bne.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af58:	3308      	adds	r3, #8
 800af5a:	2100      	movs	r1, #0
 800af5c:	4618      	mov	r0, r3
 800af5e:	f001 fc5f 	bl	800c820 <RCCEx_PLL2_Config>
 800af62:	4603      	mov	r3, r0
 800af64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af68:	e015      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af6e:	3328      	adds	r3, #40	@ 0x28
 800af70:	2102      	movs	r1, #2
 800af72:	4618      	mov	r0, r3
 800af74:	f001 fd06 	bl	800c984 <RCCEx_PLL3_Config>
 800af78:	4603      	mov	r3, r0
 800af7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af7e:	e00a      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800af86:	e006      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af88:	bf00      	nop
 800af8a:	e004      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af8c:	bf00      	nop
 800af8e:	e002      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af90:	bf00      	nop
 800af92:	e000      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10e      	bne.n	800afbc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800af9e:	4b06      	ldr	r3, [pc, #24]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afa2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800afa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800afae:	4a02      	ldr	r2, [pc, #8]	@ (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afb0:	430b      	orrs	r3, r1
 800afb2:	6593      	str	r3, [r2, #88]	@ 0x58
 800afb4:	e006      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800afb6:	bf00      	nop
 800afb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afc0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800afc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afcc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800afd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800afd4:	2300      	movs	r3, #0
 800afd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800afda:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800afde:	460b      	mov	r3, r1
 800afe0:	4313      	orrs	r3, r2
 800afe2:	d055      	beq.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800afe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800aff0:	d033      	beq.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800aff2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800aff6:	d82c      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800aff8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800affc:	d02f      	beq.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800affe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b002:	d826      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b004:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b008:	d02b      	beq.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b00a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b00e:	d820      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b010:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b014:	d012      	beq.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b016:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b01a:	d81a      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d022      	beq.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b024:	d115      	bne.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b02a:	3308      	adds	r3, #8
 800b02c:	2100      	movs	r1, #0
 800b02e:	4618      	mov	r0, r3
 800b030:	f001 fbf6 	bl	800c820 <RCCEx_PLL2_Config>
 800b034:	4603      	mov	r3, r0
 800b036:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b03a:	e015      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b03c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b040:	3328      	adds	r3, #40	@ 0x28
 800b042:	2102      	movs	r1, #2
 800b044:	4618      	mov	r0, r3
 800b046:	f001 fc9d 	bl	800c984 <RCCEx_PLL3_Config>
 800b04a:	4603      	mov	r3, r0
 800b04c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b050:	e00a      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b052:	2301      	movs	r3, #1
 800b054:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b058:	e006      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b05a:	bf00      	nop
 800b05c:	e004      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b05e:	bf00      	nop
 800b060:	e002      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b062:	bf00      	nop
 800b064:	e000      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b066:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b068:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10b      	bne.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b070:	4ba0      	ldr	r3, [pc, #640]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b074:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b07c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b080:	4a9c      	ldr	r2, [pc, #624]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b082:	430b      	orrs	r3, r1
 800b084:	6593      	str	r3, [r2, #88]	@ 0x58
 800b086:	e003      	b.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b088:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b08c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b090:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b098:	f002 0308 	and.w	r3, r2, #8
 800b09c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b0a6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b0aa:	460b      	mov	r3, r1
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	d01e      	beq.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b0b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0bc:	d10c      	bne.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0c2:	3328      	adds	r3, #40	@ 0x28
 800b0c4:	2102      	movs	r1, #2
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f001 fc5c 	bl	800c984 <RCCEx_PLL3_Config>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b0d8:	4b86      	ldr	r3, [pc, #536]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0dc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b0e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0e8:	4a82      	ldr	r2, [pc, #520]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0ea:	430b      	orrs	r3, r1
 800b0ec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b0ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f6:	f002 0310 	and.w	r3, r2, #16
 800b0fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0fe:	2300      	movs	r3, #0
 800b100:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b104:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b108:	460b      	mov	r3, r1
 800b10a:	4313      	orrs	r3, r2
 800b10c:	d01e      	beq.n	800b14c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b10e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b11a:	d10c      	bne.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b11c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b120:	3328      	adds	r3, #40	@ 0x28
 800b122:	2102      	movs	r1, #2
 800b124:	4618      	mov	r0, r3
 800b126:	f001 fc2d 	bl	800c984 <RCCEx_PLL3_Config>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d002      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b136:	4b6f      	ldr	r3, [pc, #444]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b13a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b13e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b142:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b146:	4a6b      	ldr	r2, [pc, #428]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b148:	430b      	orrs	r3, r1
 800b14a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b14c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b158:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b15a:	2300      	movs	r3, #0
 800b15c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b15e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b162:	460b      	mov	r3, r1
 800b164:	4313      	orrs	r3, r2
 800b166:	d03e      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b168:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b16c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b170:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b174:	d022      	beq.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b17a:	d81b      	bhi.n	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d003      	beq.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b184:	d00b      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b186:	e015      	b.n	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b18c:	3308      	adds	r3, #8
 800b18e:	2100      	movs	r1, #0
 800b190:	4618      	mov	r0, r3
 800b192:	f001 fb45 	bl	800c820 <RCCEx_PLL2_Config>
 800b196:	4603      	mov	r3, r0
 800b198:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b19c:	e00f      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1a2:	3328      	adds	r3, #40	@ 0x28
 800b1a4:	2102      	movs	r1, #2
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f001 fbec 	bl	800c984 <RCCEx_PLL3_Config>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b1b2:	e004      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b1ba:	e000      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b1bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10b      	bne.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b1c6:	4b4b      	ldr	r3, [pc, #300]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b1ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b1d6:	4a47      	ldr	r2, [pc, #284]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1d8:	430b      	orrs	r3, r1
 800b1da:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1dc:	e003      	b.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b1e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b1f2:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800b1f8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	4313      	orrs	r3, r2
 800b200:	d03b      	beq.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b20a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b20e:	d01f      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b210:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b214:	d818      	bhi.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b21a:	d003      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b21c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b220:	d007      	beq.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b222:	e011      	b.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b224:	4b33      	ldr	r3, [pc, #204]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b228:	4a32      	ldr	r2, [pc, #200]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b22a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b22e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b230:	e00f      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b236:	3328      	adds	r3, #40	@ 0x28
 800b238:	2101      	movs	r1, #1
 800b23a:	4618      	mov	r0, r3
 800b23c:	f001 fba2 	bl	800c984 <RCCEx_PLL3_Config>
 800b240:	4603      	mov	r3, r0
 800b242:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b246:	e004      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b248:	2301      	movs	r3, #1
 800b24a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b24e:	e000      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b250:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b252:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b256:	2b00      	cmp	r3, #0
 800b258:	d10b      	bne.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b25a:	4b26      	ldr	r3, [pc, #152]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b25c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b25e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b26a:	4a22      	ldr	r2, [pc, #136]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b26c:	430b      	orrs	r3, r1
 800b26e:	6553      	str	r3, [r2, #84]	@ 0x54
 800b270:	e003      	b.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b272:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b276:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b27a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b282:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b286:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b288:	2300      	movs	r3, #0
 800b28a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b28c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b290:	460b      	mov	r3, r1
 800b292:	4313      	orrs	r3, r2
 800b294:	d034      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b29a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d003      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b2a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2a4:	d007      	beq.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b2a6:	e011      	b.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2a8:	4b12      	ldr	r3, [pc, #72]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2ac:	4a11      	ldr	r2, [pc, #68]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2b4:	e00e      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b2b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ba:	3308      	adds	r3, #8
 800b2bc:	2102      	movs	r1, #2
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f001 faae 	bl	800c820 <RCCEx_PLL2_Config>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2ca:	e003      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b2d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10d      	bne.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b2dc:	4b05      	ldr	r3, [pc, #20]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2ea:	4a02      	ldr	r2, [pc, #8]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ec:	430b      	orrs	r3, r1
 800b2ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b2f0:	e006      	b.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b2f2:	bf00      	nop
 800b2f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b30c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b30e:	2300      	movs	r3, #0
 800b310:	667b      	str	r3, [r7, #100]	@ 0x64
 800b312:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b316:	460b      	mov	r3, r1
 800b318:	4313      	orrs	r3, r2
 800b31a:	d00c      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b31c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b320:	3328      	adds	r3, #40	@ 0x28
 800b322:	2102      	movs	r1, #2
 800b324:	4618      	mov	r0, r3
 800b326:	f001 fb2d 	bl	800c984 <RCCEx_PLL3_Config>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d002      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b342:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b344:	2300      	movs	r3, #0
 800b346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b348:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b34c:	460b      	mov	r3, r1
 800b34e:	4313      	orrs	r3, r2
 800b350:	d036      	beq.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b358:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b35c:	d018      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b35e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b362:	d811      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b364:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b368:	d014      	beq.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b36a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b36e:	d80b      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b370:	2b00      	cmp	r3, #0
 800b372:	d011      	beq.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b378:	d106      	bne.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b37a:	4bb7      	ldr	r3, [pc, #732]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37e:	4ab6      	ldr	r2, [pc, #728]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b384:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b386:	e008      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b38e:	e004      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b390:	bf00      	nop
 800b392:	e002      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b394:	bf00      	nop
 800b396:	e000      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b39a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d10a      	bne.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b3a2:	4bad      	ldr	r3, [pc, #692]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b3b0:	4aa9      	ldr	r2, [pc, #676]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3b2:	430b      	orrs	r3, r1
 800b3b4:	6553      	str	r3, [r2, #84]	@ 0x54
 800b3b6:	e003      	b.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b3bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b3c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b3cc:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b3d2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	d009      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b3dc:	4b9e      	ldr	r3, [pc, #632]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b3e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ea:	4a9b      	ldr	r2, [pc, #620]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3ec:	430b      	orrs	r3, r1
 800b3ee:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b3fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3fe:	2300      	movs	r3, #0
 800b400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b402:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b406:	460b      	mov	r3, r1
 800b408:	4313      	orrs	r3, r2
 800b40a:	d009      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b40c:	4b92      	ldr	r3, [pc, #584]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b40e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b410:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b418:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b41a:	4a8f      	ldr	r2, [pc, #572]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b41c:	430b      	orrs	r3, r1
 800b41e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b42c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b42e:	2300      	movs	r3, #0
 800b430:	647b      	str	r3, [r7, #68]	@ 0x44
 800b432:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b436:	460b      	mov	r3, r1
 800b438:	4313      	orrs	r3, r2
 800b43a:	d00e      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b43c:	4b86      	ldr	r3, [pc, #536]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	4a85      	ldr	r2, [pc, #532]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b442:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b446:	6113      	str	r3, [r2, #16]
 800b448:	4b83      	ldr	r3, [pc, #524]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b44a:	6919      	ldr	r1, [r3, #16]
 800b44c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b450:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b454:	4a80      	ldr	r2, [pc, #512]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b456:	430b      	orrs	r3, r1
 800b458:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b45a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b462:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b466:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b468:	2300      	movs	r3, #0
 800b46a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b46c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b470:	460b      	mov	r3, r1
 800b472:	4313      	orrs	r3, r2
 800b474:	d009      	beq.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b476:	4b78      	ldr	r3, [pc, #480]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b47a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b47e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b484:	4a74      	ldr	r2, [pc, #464]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b486:	430b      	orrs	r3, r1
 800b488:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b48a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b492:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b496:	633b      	str	r3, [r7, #48]	@ 0x30
 800b498:	2300      	movs	r3, #0
 800b49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b49c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	d00a      	beq.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b4a6:	4b6c      	ldr	r3, [pc, #432]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4aa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b4ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4b6:	4a68      	ldr	r2, [pc, #416]	@ (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b4bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b4c8:	f003 0301 	and.w	r3, r3, #1
 800b4cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b4d2:	460b      	mov	r3, r1
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	d011      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4dc:	3308      	adds	r3, #8
 800b4de:	2100      	movs	r1, #0
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f001 f99d 	bl	800c820 <RCCEx_PLL2_Config>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b4ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d003      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b4fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	2100      	movs	r1, #0
 800b506:	6239      	str	r1, [r7, #32]
 800b508:	f003 0302 	and.w	r3, r3, #2
 800b50c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b50e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b512:	460b      	mov	r3, r1
 800b514:	4313      	orrs	r3, r2
 800b516:	d011      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b51c:	3308      	adds	r3, #8
 800b51e:	2101      	movs	r1, #1
 800b520:	4618      	mov	r0, r3
 800b522:	f001 f97d 	bl	800c820 <RCCEx_PLL2_Config>
 800b526:	4603      	mov	r3, r0
 800b528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b52c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b530:	2b00      	cmp	r3, #0
 800b532:	d003      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	2100      	movs	r1, #0
 800b546:	61b9      	str	r1, [r7, #24]
 800b548:	f003 0304 	and.w	r3, r3, #4
 800b54c:	61fb      	str	r3, [r7, #28]
 800b54e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b552:	460b      	mov	r3, r1
 800b554:	4313      	orrs	r3, r2
 800b556:	d011      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b55c:	3308      	adds	r3, #8
 800b55e:	2102      	movs	r1, #2
 800b560:	4618      	mov	r0, r3
 800b562:	f001 f95d 	bl	800c820 <RCCEx_PLL2_Config>
 800b566:	4603      	mov	r3, r0
 800b568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b56c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b570:	2b00      	cmp	r3, #0
 800b572:	d003      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b578:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	2100      	movs	r1, #0
 800b586:	6139      	str	r1, [r7, #16]
 800b588:	f003 0308 	and.w	r3, r3, #8
 800b58c:	617b      	str	r3, [r7, #20]
 800b58e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b592:	460b      	mov	r3, r1
 800b594:	4313      	orrs	r3, r2
 800b596:	d011      	beq.n	800b5bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b59c:	3328      	adds	r3, #40	@ 0x28
 800b59e:	2100      	movs	r1, #0
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f001 f9ef 	bl	800c984 <RCCEx_PLL3_Config>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800b5ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d003      	beq.n	800b5bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b5bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	60b9      	str	r1, [r7, #8]
 800b5c8:	f003 0310 	and.w	r3, r3, #16
 800b5cc:	60fb      	str	r3, [r7, #12]
 800b5ce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	d011      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5dc:	3328      	adds	r3, #40	@ 0x28
 800b5de:	2101      	movs	r1, #1
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f001 f9cf 	bl	800c984 <RCCEx_PLL3_Config>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b5ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d003      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	2100      	movs	r1, #0
 800b606:	6039      	str	r1, [r7, #0]
 800b608:	f003 0320 	and.w	r3, r3, #32
 800b60c:	607b      	str	r3, [r7, #4]
 800b60e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b612:	460b      	mov	r3, r1
 800b614:	4313      	orrs	r3, r2
 800b616:	d011      	beq.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b61c:	3328      	adds	r3, #40	@ 0x28
 800b61e:	2102      	movs	r1, #2
 800b620:	4618      	mov	r0, r3
 800b622:	f001 f9af 	bl	800c984 <RCCEx_PLL3_Config>
 800b626:	4603      	mov	r3, r0
 800b628:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b62c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b630:	2b00      	cmp	r3, #0
 800b632:	d003      	beq.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b634:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b638:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800b63c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800b644:	2300      	movs	r3, #0
 800b646:	e000      	b.n	800b64a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800b650:	46bd      	mov	sp, r7
 800b652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b656:	bf00      	nop
 800b658:	58024400 	.word	0x58024400

0800b65c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b090      	sub	sp, #64	@ 0x40
 800b660:	af00      	add	r7, sp, #0
 800b662:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b666:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b66a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b66e:	430b      	orrs	r3, r1
 800b670:	f040 8094 	bne.w	800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b674:	4b9b      	ldr	r3, [pc, #620]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b678:	f003 0307 	and.w	r3, r3, #7
 800b67c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b680:	2b04      	cmp	r3, #4
 800b682:	f200 8087 	bhi.w	800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b686:	a201      	add	r2, pc, #4	@ (adr r2, 800b68c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b68c:	0800b6a1 	.word	0x0800b6a1
 800b690:	0800b6c9 	.word	0x0800b6c9
 800b694:	0800b6f1 	.word	0x0800b6f1
 800b698:	0800b78d 	.word	0x0800b78d
 800b69c:	0800b719 	.word	0x0800b719
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b6a0:	4b90      	ldr	r3, [pc, #576]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b6ac:	d108      	bne.n	800b6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b6ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f000 ff62 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6bc:	f000 bc93 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6c4:	f000 bc8f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b6c8:	4b86      	ldr	r3, [pc, #536]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b6d4:	d108      	bne.n	800b6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6d6:	f107 0318 	add.w	r3, r7, #24
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f000 fca6 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6e4:	f000 bc7f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6ec:	f000 bc7b 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b6f0:	4b7c      	ldr	r3, [pc, #496]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6fc:	d108      	bne.n	800b710 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6fe:	f107 030c 	add.w	r3, r7, #12
 800b702:	4618      	mov	r0, r3
 800b704:	f000 fde6 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b70c:	f000 bc6b 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b710:	2300      	movs	r3, #0
 800b712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b714:	f000 bc67 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b718:	4b72      	ldr	r3, [pc, #456]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b71a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b71c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b720:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b722:	4b70      	ldr	r3, [pc, #448]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f003 0304 	and.w	r3, r3, #4
 800b72a:	2b04      	cmp	r3, #4
 800b72c:	d10c      	bne.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b730:	2b00      	cmp	r3, #0
 800b732:	d109      	bne.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b734:	4b6b      	ldr	r3, [pc, #428]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	08db      	lsrs	r3, r3, #3
 800b73a:	f003 0303 	and.w	r3, r3, #3
 800b73e:	4a6a      	ldr	r2, [pc, #424]	@ (800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b740:	fa22 f303 	lsr.w	r3, r2, r3
 800b744:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b746:	e01f      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b748:	4b66      	ldr	r3, [pc, #408]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b754:	d106      	bne.n	800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b758:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b75c:	d102      	bne.n	800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b75e:	4b63      	ldr	r3, [pc, #396]	@ (800b8ec <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b760:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b762:	e011      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b764:	4b5f      	ldr	r3, [pc, #380]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b76c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b770:	d106      	bne.n	800b780 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b778:	d102      	bne.n	800b780 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b77a:	4b5d      	ldr	r3, [pc, #372]	@ (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b77c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b77e:	e003      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b780:	2300      	movs	r3, #0
 800b782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b784:	f000 bc2f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b788:	f000 bc2d 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b78c:	4b59      	ldr	r3, [pc, #356]	@ (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b790:	f000 bc29 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b794:	2300      	movs	r3, #0
 800b796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b798:	f000 bc25 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b79c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7a0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800b7a4:	430b      	orrs	r3, r1
 800b7a6:	f040 80a7 	bne.w	800b8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800b7aa:	4b4e      	ldr	r3, [pc, #312]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7ae:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800b7b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7ba:	d054      	beq.n	800b866 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800b7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7c2:	f200 808b 	bhi.w	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7cc:	f000 8083 	beq.w	800b8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800b7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7d6:	f200 8081 	bhi.w	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7e0:	d02f      	beq.n	800b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7e8:	d878      	bhi.n	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d004      	beq.n	800b7fa <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7f6:	d012      	beq.n	800b81e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800b7f8:	e070      	b.n	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b7fa:	4b3a      	ldr	r3, [pc, #232]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b802:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b806:	d107      	bne.n	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b808:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b80c:	4618      	mov	r0, r3
 800b80e:	f000 feb5 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b816:	e3e6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b818:	2300      	movs	r3, #0
 800b81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b81c:	e3e3      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b81e:	4b31      	ldr	r3, [pc, #196]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b826:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b82a:	d107      	bne.n	800b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b82c:	f107 0318 	add.w	r3, r7, #24
 800b830:	4618      	mov	r0, r3
 800b832:	f000 fbfb 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b836:	69bb      	ldr	r3, [r7, #24]
 800b838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b83a:	e3d4      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b83c:	2300      	movs	r3, #0
 800b83e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b840:	e3d1      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b842:	4b28      	ldr	r3, [pc, #160]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b84a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b84e:	d107      	bne.n	800b860 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b850:	f107 030c 	add.w	r3, r7, #12
 800b854:	4618      	mov	r0, r3
 800b856:	f000 fd3d 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b85e:	e3c2      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b860:	2300      	movs	r3, #0
 800b862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b864:	e3bf      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b866:	4b1f      	ldr	r3, [pc, #124]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b86a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b86e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b870:	4b1c      	ldr	r3, [pc, #112]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f003 0304 	and.w	r3, r3, #4
 800b878:	2b04      	cmp	r3, #4
 800b87a:	d10c      	bne.n	800b896 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800b87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d109      	bne.n	800b896 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b882:	4b18      	ldr	r3, [pc, #96]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	08db      	lsrs	r3, r3, #3
 800b888:	f003 0303 	and.w	r3, r3, #3
 800b88c:	4a16      	ldr	r2, [pc, #88]	@ (800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b88e:	fa22 f303 	lsr.w	r3, r2, r3
 800b892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b894:	e01e      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b896:	4b13      	ldr	r3, [pc, #76]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b89e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8a2:	d106      	bne.n	800b8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800b8a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8aa:	d102      	bne.n	800b8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b8ac:	4b0f      	ldr	r3, [pc, #60]	@ (800b8ec <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8b0:	e010      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8be:	d106      	bne.n	800b8ce <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800b8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8c6:	d102      	bne.n	800b8ce <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b8c8:	4b09      	ldr	r3, [pc, #36]	@ (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8cc:	e002      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b8d2:	e388      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b8d4:	e387      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b8d6:	4b07      	ldr	r3, [pc, #28]	@ (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8da:	e384      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8e0:	e381      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b8e2:	bf00      	nop
 800b8e4:	58024400 	.word	0x58024400
 800b8e8:	03d09000 	.word	0x03d09000
 800b8ec:	003d0900 	.word	0x003d0900
 800b8f0:	02625a00 	.word	0x02625a00
 800b8f4:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b8f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8fc:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b900:	430b      	orrs	r3, r1
 800b902:	f040 809c 	bne.w	800ba3e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b906:	4b9e      	ldr	r3, [pc, #632]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b90a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b90e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b912:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b916:	d054      	beq.n	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800b918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b91a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b91e:	f200 808b 	bhi.w	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b924:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b928:	f000 8083 	beq.w	800ba32 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800b92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b92e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b932:	f200 8081 	bhi.w	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b938:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b93c:	d02f      	beq.n	800b99e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800b93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b940:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b944:	d878      	bhi.n	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d004      	beq.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800b94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b94e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b952:	d012      	beq.n	800b97a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800b954:	e070      	b.n	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b956:	4b8a      	ldr	r3, [pc, #552]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b95e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b962:	d107      	bne.n	800b974 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b968:	4618      	mov	r0, r3
 800b96a:	f000 fe07 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b96e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b970:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b972:	e338      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b974:	2300      	movs	r3, #0
 800b976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b978:	e335      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b97a:	4b81      	ldr	r3, [pc, #516]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b982:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b986:	d107      	bne.n	800b998 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b988:	f107 0318 	add.w	r3, r7, #24
 800b98c:	4618      	mov	r0, r3
 800b98e:	f000 fb4d 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b996:	e326      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b99c:	e323      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b99e:	4b78      	ldr	r3, [pc, #480]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9aa:	d107      	bne.n	800b9bc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9ac:	f107 030c 	add.w	r3, r7, #12
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f000 fc8f 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9ba:	e314      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9c0:	e311      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9c2:	4b6f      	ldr	r3, [pc, #444]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b9ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9cc:	4b6c      	ldr	r3, [pc, #432]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0304 	and.w	r3, r3, #4
 800b9d4:	2b04      	cmp	r3, #4
 800b9d6:	d10c      	bne.n	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800b9d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d109      	bne.n	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9de:	4b68      	ldr	r3, [pc, #416]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	08db      	lsrs	r3, r3, #3
 800b9e4:	f003 0303 	and.w	r3, r3, #3
 800b9e8:	4a66      	ldr	r2, [pc, #408]	@ (800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b9ea:	fa22 f303 	lsr.w	r3, r2, r3
 800b9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9f0:	e01e      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9f2:	4b63      	ldr	r3, [pc, #396]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9fe:	d106      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ba00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba06:	d102      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ba08:	4b5f      	ldr	r3, [pc, #380]	@ (800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ba0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba0c:	e010      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba0e:	4b5c      	ldr	r3, [pc, #368]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba1a:	d106      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ba1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba22:	d102      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ba24:	4b59      	ldr	r3, [pc, #356]	@ (800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ba26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba28:	e002      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ba2e:	e2da      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ba30:	e2d9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ba32:	4b57      	ldr	r3, [pc, #348]	@ (800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ba34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba36:	e2d6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba3c:	e2d3      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ba3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba42:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ba46:	430b      	orrs	r3, r1
 800ba48:	f040 80a7 	bne.w	800bb9a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ba4c:	4b4c      	ldr	r3, [pc, #304]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba50:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ba54:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ba56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba5c:	d055      	beq.n	800bb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ba5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba64:	f200 8096 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba6a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba6e:	f000 8084 	beq.w	800bb7a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ba72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba78:	f200 808c 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba82:	d030      	beq.n	800bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ba84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba8a:	f200 8083 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d004      	beq.n	800ba9e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ba94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba9a:	d012      	beq.n	800bac2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800ba9c:	e07a      	b.n	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ba9e:	4b38      	ldr	r3, [pc, #224]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baa6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800baaa:	d107      	bne.n	800babc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800baac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bab0:	4618      	mov	r0, r3
 800bab2:	f000 fd63 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800baba:	e294      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800babc:	2300      	movs	r3, #0
 800babe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bac0:	e291      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bac2:	4b2f      	ldr	r3, [pc, #188]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800baca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bace:	d107      	bne.n	800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bad0:	f107 0318 	add.w	r3, r7, #24
 800bad4:	4618      	mov	r0, r3
 800bad6:	f000 faa9 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bada:	69bb      	ldr	r3, [r7, #24]
 800badc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bade:	e282      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bae0:	2300      	movs	r3, #0
 800bae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae4:	e27f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bae6:	4b26      	ldr	r3, [pc, #152]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800baee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800baf2:	d107      	bne.n	800bb04 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baf4:	f107 030c 	add.w	r3, r7, #12
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 fbeb 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb02:	e270      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb04:	2300      	movs	r3, #0
 800bb06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb08:	e26d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb0a:	4b1d      	ldr	r3, [pc, #116]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bb12:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb14:	4b1a      	ldr	r3, [pc, #104]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 0304 	and.w	r3, r3, #4
 800bb1c:	2b04      	cmp	r3, #4
 800bb1e:	d10c      	bne.n	800bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bb20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d109      	bne.n	800bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb26:	4b16      	ldr	r3, [pc, #88]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	08db      	lsrs	r3, r3, #3
 800bb2c:	f003 0303 	and.w	r3, r3, #3
 800bb30:	4a14      	ldr	r2, [pc, #80]	@ (800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bb32:	fa22 f303 	lsr.w	r3, r2, r3
 800bb36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb38:	e01e      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb3a:	4b11      	ldr	r3, [pc, #68]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb46:	d106      	bne.n	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bb48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb4e:	d102      	bne.n	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb50:	4b0d      	ldr	r3, [pc, #52]	@ (800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bb52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb54:	e010      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb56:	4b0a      	ldr	r3, [pc, #40]	@ (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb62:	d106      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800bb64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb6a:	d102      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb6c:	4b07      	ldr	r3, [pc, #28]	@ (800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb70:	e002      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb72:	2300      	movs	r3, #0
 800bb74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bb76:	e236      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb78:	e235      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb7a:	4b05      	ldr	r3, [pc, #20]	@ (800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bb7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb7e:	e232      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb80:	58024400 	.word	0x58024400
 800bb84:	03d09000 	.word	0x03d09000
 800bb88:	003d0900 	.word	0x003d0900
 800bb8c:	02625a00 	.word	0x02625a00
 800bb90:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800bb94:	2300      	movs	r3, #0
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb98:	e225      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bb9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb9e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800bba2:	430b      	orrs	r3, r1
 800bba4:	f040 8085 	bne.w	800bcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bba8:	4b9c      	ldr	r3, [pc, #624]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bbaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbac:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bbb0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800bbb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbb8:	d06b      	beq.n	800bc92 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800bbba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbc0:	d874      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbc8:	d056      	beq.n	800bc78 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800bbca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbcc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbd0:	d86c      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bbd8:	d03b      	beq.n	800bc52 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800bbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbdc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bbe0:	d864      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbe4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bbe8:	d021      	beq.n	800bc2e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800bbea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bbf0:	d85c      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d004      	beq.n	800bc02 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800bbf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbfe:	d004      	beq.n	800bc0a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800bc00:	e054      	b.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bc02:	f7fe fb1d 	bl	800a240 <HAL_RCC_GetPCLK1Freq>
 800bc06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc08:	e1ed      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc0a:	4b84      	ldr	r3, [pc, #528]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc16:	d107      	bne.n	800bc28 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc18:	f107 0318 	add.w	r3, r7, #24
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f000 fa05 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc22:	69fb      	ldr	r3, [r7, #28]
 800bc24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc26:	e1de      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc2c:	e1db      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc2e:	4b7b      	ldr	r3, [pc, #492]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc3a:	d107      	bne.n	800bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc3c:	f107 030c 	add.w	r3, r7, #12
 800bc40:	4618      	mov	r0, r3
 800bc42:	f000 fb47 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc4a:	e1cc      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc50:	e1c9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc52:	4b72      	ldr	r3, [pc, #456]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f003 0304 	and.w	r3, r3, #4
 800bc5a:	2b04      	cmp	r3, #4
 800bc5c:	d109      	bne.n	800bc72 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc5e:	4b6f      	ldr	r3, [pc, #444]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	08db      	lsrs	r3, r3, #3
 800bc64:	f003 0303 	and.w	r3, r3, #3
 800bc68:	4a6d      	ldr	r2, [pc, #436]	@ (800be20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bc6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc70:	e1b9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc72:	2300      	movs	r3, #0
 800bc74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc76:	e1b6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bc78:	4b68      	ldr	r3, [pc, #416]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc84:	d102      	bne.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800bc86:	4b67      	ldr	r3, [pc, #412]	@ (800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc8a:	e1ac      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc90:	e1a9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bc92:	4b62      	ldr	r3, [pc, #392]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc9e:	d102      	bne.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800bca0:	4b61      	ldr	r3, [pc, #388]	@ (800be28 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bca4:	e19f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bca6:	2300      	movs	r3, #0
 800bca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcaa:	e19c      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bcac:	2300      	movs	r3, #0
 800bcae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcb0:	e199      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bcb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcb6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800bcba:	430b      	orrs	r3, r1
 800bcbc:	d173      	bne.n	800bda6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bcbe:	4b57      	ldr	r3, [pc, #348]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bcc6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bcc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcce:	d02f      	beq.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800bcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcd6:	d863      	bhi.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800bcd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d004      	beq.n	800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800bcde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bce4:	d012      	beq.n	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800bce6:	e05b      	b.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bce8:	4b4c      	ldr	r3, [pc, #304]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bcf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bcf4:	d107      	bne.n	800bd06 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcf6:	f107 0318 	add.w	r3, r7, #24
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 f996 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd04:	e16f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd06:	2300      	movs	r3, #0
 800bd08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd0a:	e16c      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd0c:	4b43      	ldr	r3, [pc, #268]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd18:	d107      	bne.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd1a:	f107 030c 	add.w	r3, r7, #12
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 fad8 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd28:	e15d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd2e:	e15a      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd30:	4b3a      	ldr	r3, [pc, #232]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bd38:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd3a:	4b38      	ldr	r3, [pc, #224]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 0304 	and.w	r3, r3, #4
 800bd42:	2b04      	cmp	r3, #4
 800bd44:	d10c      	bne.n	800bd60 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800bd46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d109      	bne.n	800bd60 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd4c:	4b33      	ldr	r3, [pc, #204]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	08db      	lsrs	r3, r3, #3
 800bd52:	f003 0303 	and.w	r3, r3, #3
 800bd56:	4a32      	ldr	r2, [pc, #200]	@ (800be20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bd58:	fa22 f303 	lsr.w	r3, r2, r3
 800bd5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd5e:	e01e      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd60:	4b2e      	ldr	r3, [pc, #184]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd6c:	d106      	bne.n	800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800bd6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd74:	d102      	bne.n	800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd76:	4b2b      	ldr	r3, [pc, #172]	@ (800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bd78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd7a:	e010      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd7c:	4b27      	ldr	r3, [pc, #156]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd88:	d106      	bne.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800bd8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd90:	d102      	bne.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd92:	4b25      	ldr	r3, [pc, #148]	@ (800be28 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bd94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd96:	e002      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bd9c:	e123      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd9e:	e122      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bda0:	2300      	movs	r3, #0
 800bda2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bda4:	e11f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bda6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdaa:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800bdae:	430b      	orrs	r3, r1
 800bdb0:	d13c      	bne.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800bdb2:	4b1a      	ldr	r3, [pc, #104]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bdba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bdbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d004      	beq.n	800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800bdc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdc8:	d012      	beq.n	800bdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800bdca:	e023      	b.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdcc:	4b13      	ldr	r3, [pc, #76]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bdd8:	d107      	bne.n	800bdea <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bdde:	4618      	mov	r0, r3
 800bde0:	f000 fbcc 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bde8:	e0fd      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bdea:	2300      	movs	r3, #0
 800bdec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdee:	e0fa      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	@ (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bdf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdfc:	d107      	bne.n	800be0e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdfe:	f107 0318 	add.w	r3, r7, #24
 800be02:	4618      	mov	r0, r3
 800be04:	f000 f912 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be0c:	e0eb      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be0e:	2300      	movs	r3, #0
 800be10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be12:	e0e8      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be18:	e0e5      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be1a:	bf00      	nop
 800be1c:	58024400 	.word	0x58024400
 800be20:	03d09000 	.word	0x03d09000
 800be24:	003d0900 	.word	0x003d0900
 800be28:	02625a00 	.word	0x02625a00
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800be2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be30:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800be34:	430b      	orrs	r3, r1
 800be36:	f040 8085 	bne.w	800bf44 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800be3a:	4b6d      	ldr	r3, [pc, #436]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be3e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800be42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800be44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be4a:	d06b      	beq.n	800bf24 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800be4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be52:	d874      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be5a:	d056      	beq.n	800bf0a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800be5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be62:	d86c      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be6a:	d03b      	beq.n	800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800be6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be72:	d864      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be7a:	d021      	beq.n	800bec0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800be7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be82:	d85c      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be86:	2b00      	cmp	r3, #0
 800be88:	d004      	beq.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800be8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be90:	d004      	beq.n	800be9c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800be92:	e054      	b.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800be94:	f000 f8b4 	bl	800c000 <HAL_RCCEx_GetD3PCLK1Freq>
 800be98:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be9a:	e0a4      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be9c:	4b54      	ldr	r3, [pc, #336]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bea8:	d107      	bne.n	800beba <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800beaa:	f107 0318 	add.w	r3, r7, #24
 800beae:	4618      	mov	r0, r3
 800beb0:	f000 f8bc 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800beb4:	69fb      	ldr	r3, [r7, #28]
 800beb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beb8:	e095      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800beba:	2300      	movs	r3, #0
 800bebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bebe:	e092      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bec0:	4b4b      	ldr	r3, [pc, #300]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bec8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800becc:	d107      	bne.n	800bede <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bece:	f107 030c 	add.w	r3, r7, #12
 800bed2:	4618      	mov	r0, r3
 800bed4:	f000 f9fe 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bedc:	e083      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bede:	2300      	movs	r3, #0
 800bee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bee2:	e080      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bee4:	4b42      	ldr	r3, [pc, #264]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f003 0304 	and.w	r3, r3, #4
 800beec:	2b04      	cmp	r3, #4
 800beee:	d109      	bne.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bef0:	4b3f      	ldr	r3, [pc, #252]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	08db      	lsrs	r3, r3, #3
 800bef6:	f003 0303 	and.w	r3, r3, #3
 800befa:	4a3e      	ldr	r2, [pc, #248]	@ (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800befc:	fa22 f303 	lsr.w	r3, r2, r3
 800bf00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf02:	e070      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf04:	2300      	movs	r3, #0
 800bf06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf08:	e06d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bf0a:	4b39      	ldr	r3, [pc, #228]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf16:	d102      	bne.n	800bf1e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800bf18:	4b37      	ldr	r3, [pc, #220]	@ (800bff8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800bf1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf1c:	e063      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf22:	e060      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf24:	4b32      	ldr	r3, [pc, #200]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf30:	d102      	bne.n	800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800bf32:	4b32      	ldr	r3, [pc, #200]	@ (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf36:	e056      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf3c:	e053      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf42:	e050      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bf44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf48:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800bf4c:	430b      	orrs	r3, r1
 800bf4e:	d148      	bne.n	800bfe2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bf50:	4b27      	ldr	r3, [pc, #156]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf54:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bf58:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bf5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf60:	d02a      	beq.n	800bfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800bf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf68:	d838      	bhi.n	800bfdc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800bf6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d004      	beq.n	800bf7a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800bf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf76:	d00d      	beq.n	800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800bf78:	e030      	b.n	800bfdc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf7a:	4b1d      	ldr	r3, [pc, #116]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf86:	d102      	bne.n	800bf8e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800bf88:	4b1c      	ldr	r3, [pc, #112]	@ (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf8c:	e02b      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf92:	e028      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf94:	4b16      	ldr	r3, [pc, #88]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bfa0:	d107      	bne.n	800bfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bfa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f000 fae8 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bfac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfb0:	e019      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfb6:	e016      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bfb8:	4b0d      	ldr	r3, [pc, #52]	@ (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bfc4:	d107      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfc6:	f107 0318 	add.w	r3, r7, #24
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f000 f82e 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bfd0:	69fb      	ldr	r3, [r7, #28]
 800bfd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfd4:	e007      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfda:	e004      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfe0:	e001      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800bfe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3740      	adds	r7, #64	@ 0x40
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	58024400 	.word	0x58024400
 800bff4:	03d09000 	.word	0x03d09000
 800bff8:	003d0900 	.word	0x003d0900
 800bffc:	02625a00 	.word	0x02625a00

0800c000 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c004:	f7fe f8ec 	bl	800a1e0 <HAL_RCC_GetHCLKFreq>
 800c008:	4602      	mov	r2, r0
 800c00a:	4b06      	ldr	r3, [pc, #24]	@ (800c024 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c00c:	6a1b      	ldr	r3, [r3, #32]
 800c00e:	091b      	lsrs	r3, r3, #4
 800c010:	f003 0307 	and.w	r3, r3, #7
 800c014:	4904      	ldr	r1, [pc, #16]	@ (800c028 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c016:	5ccb      	ldrb	r3, [r1, r3]
 800c018:	f003 031f 	and.w	r3, r3, #31
 800c01c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c020:	4618      	mov	r0, r3
 800c022:	bd80      	pop	{r7, pc}
 800c024:	58024400 	.word	0x58024400
 800c028:	0801b41c 	.word	0x0801b41c

0800c02c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b089      	sub	sp, #36	@ 0x24
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c034:	4ba1      	ldr	r3, [pc, #644]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c038:	f003 0303 	and.w	r3, r3, #3
 800c03c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c03e:	4b9f      	ldr	r3, [pc, #636]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c042:	0b1b      	lsrs	r3, r3, #12
 800c044:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c048:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c04a:	4b9c      	ldr	r3, [pc, #624]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c04e:	091b      	lsrs	r3, r3, #4
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c056:	4b99      	ldr	r3, [pc, #612]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c05a:	08db      	lsrs	r3, r3, #3
 800c05c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c060:	693a      	ldr	r2, [r7, #16]
 800c062:	fb02 f303 	mul.w	r3, r2, r3
 800c066:	ee07 3a90 	vmov	s15, r3
 800c06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c06e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	2b00      	cmp	r3, #0
 800c076:	f000 8111 	beq.w	800c29c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c07a:	69bb      	ldr	r3, [r7, #24]
 800c07c:	2b02      	cmp	r3, #2
 800c07e:	f000 8083 	beq.w	800c188 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c082:	69bb      	ldr	r3, [r7, #24]
 800c084:	2b02      	cmp	r3, #2
 800c086:	f200 80a1 	bhi.w	800c1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d003      	beq.n	800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c090:	69bb      	ldr	r3, [r7, #24]
 800c092:	2b01      	cmp	r3, #1
 800c094:	d056      	beq.n	800c144 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c096:	e099      	b.n	800c1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c098:	4b88      	ldr	r3, [pc, #544]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0320 	and.w	r3, r3, #32
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d02d      	beq.n	800c100 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0a4:	4b85      	ldr	r3, [pc, #532]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	08db      	lsrs	r3, r3, #3
 800c0aa:	f003 0303 	and.w	r3, r3, #3
 800c0ae:	4a84      	ldr	r2, [pc, #528]	@ (800c2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800c0b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	ee07 3a90 	vmov	s15, r3
 800c0bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	ee07 3a90 	vmov	s15, r3
 800c0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0ce:	4b7b      	ldr	r3, [pc, #492]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0d6:	ee07 3a90 	vmov	s15, r3
 800c0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c0e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c0fe:	e087      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	ee07 3a90 	vmov	s15, r3
 800c106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c10a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c2c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c10e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c112:	4b6a      	ldr	r3, [pc, #424]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c11a:	ee07 3a90 	vmov	s15, r3
 800c11e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c122:	ed97 6a03 	vldr	s12, [r7, #12]
 800c126:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c12a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c12e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c132:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c13e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c142:	e065      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	ee07 3a90 	vmov	s15, r3
 800c14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c14e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c156:	4b59      	ldr	r3, [pc, #356]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c15e:	ee07 3a90 	vmov	s15, r3
 800c162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c166:	ed97 6a03 	vldr	s12, [r7, #12]
 800c16a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c16e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c176:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c17a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c17e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c186:	e043      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	ee07 3a90 	vmov	s15, r3
 800c18e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c192:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c19a:	4b48      	ldr	r3, [pc, #288]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c19e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1a2:	ee07 3a90 	vmov	s15, r3
 800c1a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1ca:	e021      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	ee07 3a90 	vmov	s15, r3
 800c1d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c1da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1de:	4b37      	ldr	r3, [pc, #220]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1e6:	ee07 3a90 	vmov	s15, r3
 800c1ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c20a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c20e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c210:	4b2a      	ldr	r3, [pc, #168]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c214:	0a5b      	lsrs	r3, r3, #9
 800c216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c21a:	ee07 3a90 	vmov	s15, r3
 800c21e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c222:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c226:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c22a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c22e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c236:	ee17 2a90 	vmov	r2, s15
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c23e:	4b1f      	ldr	r3, [pc, #124]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c242:	0c1b      	lsrs	r3, r3, #16
 800c244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c248:	ee07 3a90 	vmov	s15, r3
 800c24c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c250:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c254:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c258:	edd7 6a07 	vldr	s13, [r7, #28]
 800c25c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c264:	ee17 2a90 	vmov	r2, s15
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c26c:	4b13      	ldr	r3, [pc, #76]	@ (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c26e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c270:	0e1b      	lsrs	r3, r3, #24
 800c272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c276:	ee07 3a90 	vmov	s15, r3
 800c27a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c27e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c282:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c286:	edd7 6a07 	vldr	s13, [r7, #28]
 800c28a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c28e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c292:	ee17 2a90 	vmov	r2, s15
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c29a:	e008      	b.n	800c2ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	609a      	str	r2, [r3, #8]
}
 800c2ae:	bf00      	nop
 800c2b0:	3724      	adds	r7, #36	@ 0x24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr
 800c2ba:	bf00      	nop
 800c2bc:	58024400 	.word	0x58024400
 800c2c0:	03d09000 	.word	0x03d09000
 800c2c4:	46000000 	.word	0x46000000
 800c2c8:	4c742400 	.word	0x4c742400
 800c2cc:	4a742400 	.word	0x4a742400
 800c2d0:	4c189680 	.word	0x4c189680

0800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b089      	sub	sp, #36	@ 0x24
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c2dc:	4ba1      	ldr	r3, [pc, #644]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2e0:	f003 0303 	and.w	r3, r3, #3
 800c2e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c2e6:	4b9f      	ldr	r3, [pc, #636]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2ea:	0d1b      	lsrs	r3, r3, #20
 800c2ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c2f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c2f2:	4b9c      	ldr	r3, [pc, #624]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2f6:	0a1b      	lsrs	r3, r3, #8
 800c2f8:	f003 0301 	and.w	r3, r3, #1
 800c2fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c2fe:	4b99      	ldr	r3, [pc, #612]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c302:	08db      	lsrs	r3, r3, #3
 800c304:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c308:	693a      	ldr	r2, [r7, #16]
 800c30a:	fb02 f303 	mul.w	r3, r2, r3
 800c30e:	ee07 3a90 	vmov	s15, r3
 800c312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c316:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f000 8111 	beq.w	800c544 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c322:	69bb      	ldr	r3, [r7, #24]
 800c324:	2b02      	cmp	r3, #2
 800c326:	f000 8083 	beq.w	800c430 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c32a:	69bb      	ldr	r3, [r7, #24]
 800c32c:	2b02      	cmp	r3, #2
 800c32e:	f200 80a1 	bhi.w	800c474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c332:	69bb      	ldr	r3, [r7, #24]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d003      	beq.n	800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c338:	69bb      	ldr	r3, [r7, #24]
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d056      	beq.n	800c3ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c33e:	e099      	b.n	800c474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c340:	4b88      	ldr	r3, [pc, #544]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 0320 	and.w	r3, r3, #32
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d02d      	beq.n	800c3a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c34c:	4b85      	ldr	r3, [pc, #532]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	08db      	lsrs	r3, r3, #3
 800c352:	f003 0303 	and.w	r3, r3, #3
 800c356:	4a84      	ldr	r2, [pc, #528]	@ (800c568 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c358:	fa22 f303 	lsr.w	r3, r2, r3
 800c35c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	ee07 3a90 	vmov	s15, r3
 800c364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	ee07 3a90 	vmov	s15, r3
 800c36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c376:	4b7b      	ldr	r3, [pc, #492]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c37a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c37e:	ee07 3a90 	vmov	s15, r3
 800c382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c386:	ed97 6a03 	vldr	s12, [r7, #12]
 800c38a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c38e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c396:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c39a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c39e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c3a6:	e087      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	ee07 3a90 	vmov	s15, r3
 800c3ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c570 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c3b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3ba:	4b6a      	ldr	r3, [pc, #424]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3c2:	ee07 3a90 	vmov	s15, r3
 800c3c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c3d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c3ea:	e065      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	ee07 3a90 	vmov	s15, r3
 800c3f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c3fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3fe:	4b59      	ldr	r3, [pc, #356]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c406:	ee07 3a90 	vmov	s15, r3
 800c40a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c40e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c412:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c41a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c41e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c42a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c42e:	e043      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	ee07 3a90 	vmov	s15, r3
 800c436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c43a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c578 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c43e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c442:	4b48      	ldr	r3, [pc, #288]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c44a:	ee07 3a90 	vmov	s15, r3
 800c44e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c452:	ed97 6a03 	vldr	s12, [r7, #12]
 800c456:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c45a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c45e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c462:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c46a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c46e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c472:	e021      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	ee07 3a90 	vmov	s15, r3
 800c47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c47e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c486:	4b37      	ldr	r3, [pc, #220]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c48a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c48e:	ee07 3a90 	vmov	s15, r3
 800c492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c496:	ed97 6a03 	vldr	s12, [r7, #12]
 800c49a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c49e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c4b8:	4b2a      	ldr	r3, [pc, #168]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4bc:	0a5b      	lsrs	r3, r3, #9
 800c4be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4c2:	ee07 3a90 	vmov	s15, r3
 800c4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c4de:	ee17 2a90 	vmov	r2, s15
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c4e6:	4b1f      	ldr	r3, [pc, #124]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4ea:	0c1b      	lsrs	r3, r3, #16
 800c4ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4f0:	ee07 3a90 	vmov	s15, r3
 800c4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c500:	edd7 6a07 	vldr	s13, [r7, #28]
 800c504:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c508:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c50c:	ee17 2a90 	vmov	r2, s15
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c514:	4b13      	ldr	r3, [pc, #76]	@ (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c518:	0e1b      	lsrs	r3, r3, #24
 800c51a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c51e:	ee07 3a90 	vmov	s15, r3
 800c522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c526:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c52a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c52e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c53a:	ee17 2a90 	vmov	r2, s15
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c542:	e008      	b.n	800c556 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2200      	movs	r2, #0
 800c548:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2200      	movs	r2, #0
 800c554:	609a      	str	r2, [r3, #8]
}
 800c556:	bf00      	nop
 800c558:	3724      	adds	r7, #36	@ 0x24
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	58024400 	.word	0x58024400
 800c568:	03d09000 	.word	0x03d09000
 800c56c:	46000000 	.word	0x46000000
 800c570:	4c742400 	.word	0x4c742400
 800c574:	4a742400 	.word	0x4a742400
 800c578:	4c189680 	.word	0x4c189680

0800c57c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b089      	sub	sp, #36	@ 0x24
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c584:	4ba0      	ldr	r3, [pc, #640]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c588:	f003 0303 	and.w	r3, r3, #3
 800c58c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c58e:	4b9e      	ldr	r3, [pc, #632]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c592:	091b      	lsrs	r3, r3, #4
 800c594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c598:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c59a:	4b9b      	ldr	r3, [pc, #620]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c59c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c59e:	f003 0301 	and.w	r3, r3, #1
 800c5a2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c5a4:	4b98      	ldr	r3, [pc, #608]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5a8:	08db      	lsrs	r3, r3, #3
 800c5aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5ae:	693a      	ldr	r2, [r7, #16]
 800c5b0:	fb02 f303 	mul.w	r3, r2, r3
 800c5b4:	ee07 3a90 	vmov	s15, r3
 800c5b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5bc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f000 8111 	beq.w	800c7ea <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	2b02      	cmp	r3, #2
 800c5cc:	f000 8083 	beq.w	800c6d6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c5d0:	69bb      	ldr	r3, [r7, #24]
 800c5d2:	2b02      	cmp	r3, #2
 800c5d4:	f200 80a1 	bhi.w	800c71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c5d8:	69bb      	ldr	r3, [r7, #24]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d003      	beq.n	800c5e6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c5de:	69bb      	ldr	r3, [r7, #24]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d056      	beq.n	800c692 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c5e4:	e099      	b.n	800c71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c5e6:	4b88      	ldr	r3, [pc, #544]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f003 0320 	and.w	r3, r3, #32
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d02d      	beq.n	800c64e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5f2:	4b85      	ldr	r3, [pc, #532]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	08db      	lsrs	r3, r3, #3
 800c5f8:	f003 0303 	and.w	r3, r3, #3
 800c5fc:	4a83      	ldr	r2, [pc, #524]	@ (800c80c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c5fe:	fa22 f303 	lsr.w	r3, r2, r3
 800c602:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	ee07 3a90 	vmov	s15, r3
 800c60a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	ee07 3a90 	vmov	s15, r3
 800c614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c61c:	4b7a      	ldr	r3, [pc, #488]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c61e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c624:	ee07 3a90 	vmov	s15, r3
 800c628:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c62c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c630:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c634:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c638:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c63c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c644:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c648:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c64c:	e087      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	ee07 3a90 	vmov	s15, r3
 800c654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c658:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800c814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c65c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c660:	4b69      	ldr	r3, [pc, #420]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c668:	ee07 3a90 	vmov	s15, r3
 800c66c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c670:	ed97 6a03 	vldr	s12, [r7, #12]
 800c674:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c678:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c67c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c680:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c684:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c68c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c690:	e065      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	ee07 3a90 	vmov	s15, r3
 800c698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c69c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800c818 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c6a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6a4:	4b58      	ldr	r3, [pc, #352]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ac:	ee07 3a90 	vmov	s15, r3
 800c6b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6b4:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6b8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c6bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6d4:	e043      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	ee07 3a90 	vmov	s15, r3
 800c6dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6e0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c81c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c6e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6e8:	4b47      	ldr	r3, [pc, #284]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6f0:	ee07 3a90 	vmov	s15, r3
 800c6f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6f8:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6fc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c700:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c704:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c708:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c70c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c710:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c714:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c718:	e021      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c71a:	697b      	ldr	r3, [r7, #20]
 800c71c:	ee07 3a90 	vmov	s15, r3
 800c720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c724:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800c814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c728:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c72c:	4b36      	ldr	r3, [pc, #216]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c72e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c734:	ee07 3a90 	vmov	s15, r3
 800c738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c73c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c740:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c744:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c748:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c74c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c750:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c754:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c758:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c75c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c75e:	4b2a      	ldr	r3, [pc, #168]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c762:	0a5b      	lsrs	r3, r3, #9
 800c764:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c768:	ee07 3a90 	vmov	s15, r3
 800c76c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c770:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c774:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c778:	edd7 6a07 	vldr	s13, [r7, #28]
 800c77c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c784:	ee17 2a90 	vmov	r2, s15
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c78c:	4b1e      	ldr	r3, [pc, #120]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c78e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c790:	0c1b      	lsrs	r3, r3, #16
 800c792:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c796:	ee07 3a90 	vmov	s15, r3
 800c79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c79e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c7a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7b2:	ee17 2a90 	vmov	r2, s15
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c7ba:	4b13      	ldr	r3, [pc, #76]	@ (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7be:	0e1b      	lsrs	r3, r3, #24
 800c7c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7c4:	ee07 3a90 	vmov	s15, r3
 800c7c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c7d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7e0:	ee17 2a90 	vmov	r2, s15
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c7e8:	e008      	b.n	800c7fc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	609a      	str	r2, [r3, #8]
}
 800c7fc:	bf00      	nop
 800c7fe:	3724      	adds	r7, #36	@ 0x24
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr
 800c808:	58024400 	.word	0x58024400
 800c80c:	03d09000 	.word	0x03d09000
 800c810:	46000000 	.word	0x46000000
 800c814:	4c742400 	.word	0x4c742400
 800c818:	4a742400 	.word	0x4a742400
 800c81c:	4c189680 	.word	0x4c189680

0800c820 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c82a:	2300      	movs	r3, #0
 800c82c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c82e:	4b53      	ldr	r3, [pc, #332]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c832:	f003 0303 	and.w	r3, r3, #3
 800c836:	2b03      	cmp	r3, #3
 800c838:	d101      	bne.n	800c83e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c83a:	2301      	movs	r3, #1
 800c83c:	e099      	b.n	800c972 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c83e:	4b4f      	ldr	r3, [pc, #316]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4a4e      	ldr	r2, [pc, #312]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c844:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c848:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c84a:	f7f6 fc1b 	bl	8003084 <HAL_GetTick>
 800c84e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c850:	e008      	b.n	800c864 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c852:	f7f6 fc17 	bl	8003084 <HAL_GetTick>
 800c856:	4602      	mov	r2, r0
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	1ad3      	subs	r3, r2, r3
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d901      	bls.n	800c864 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c860:	2303      	movs	r3, #3
 800c862:	e086      	b.n	800c972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c864:	4b45      	ldr	r3, [pc, #276]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1f0      	bne.n	800c852 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c870:	4b42      	ldr	r3, [pc, #264]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c874:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	031b      	lsls	r3, r3, #12
 800c87e:	493f      	ldr	r1, [pc, #252]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c880:	4313      	orrs	r3, r2
 800c882:	628b      	str	r3, [r1, #40]	@ 0x28
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	3b01      	subs	r3, #1
 800c88a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	3b01      	subs	r3, #1
 800c894:	025b      	lsls	r3, r3, #9
 800c896:	b29b      	uxth	r3, r3
 800c898:	431a      	orrs	r2, r3
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	68db      	ldr	r3, [r3, #12]
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	041b      	lsls	r3, r3, #16
 800c8a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c8a6:	431a      	orrs	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	691b      	ldr	r3, [r3, #16]
 800c8ac:	3b01      	subs	r3, #1
 800c8ae:	061b      	lsls	r3, r3, #24
 800c8b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c8b4:	4931      	ldr	r1, [pc, #196]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8b6:	4313      	orrs	r3, r2
 800c8b8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c8ba:	4b30      	ldr	r3, [pc, #192]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	695b      	ldr	r3, [r3, #20]
 800c8c6:	492d      	ldr	r1, [pc, #180]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c8cc:	4b2b      	ldr	r3, [pc, #172]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8d0:	f023 0220 	bic.w	r2, r3, #32
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	699b      	ldr	r3, [r3, #24]
 800c8d8:	4928      	ldr	r1, [pc, #160]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c8de:	4b27      	ldr	r3, [pc, #156]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8e2:	4a26      	ldr	r2, [pc, #152]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8e4:	f023 0310 	bic.w	r3, r3, #16
 800c8e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c8ea:	4b24      	ldr	r3, [pc, #144]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8ee:	4b24      	ldr	r3, [pc, #144]	@ (800c980 <RCCEx_PLL2_Config+0x160>)
 800c8f0:	4013      	ands	r3, r2
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	69d2      	ldr	r2, [r2, #28]
 800c8f6:	00d2      	lsls	r2, r2, #3
 800c8f8:	4920      	ldr	r1, [pc, #128]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c8fe:	4b1f      	ldr	r3, [pc, #124]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c902:	4a1e      	ldr	r2, [pc, #120]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c904:	f043 0310 	orr.w	r3, r3, #16
 800c908:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d106      	bne.n	800c91e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c910:	4b1a      	ldr	r3, [pc, #104]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c914:	4a19      	ldr	r2, [pc, #100]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c916:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c91a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c91c:	e00f      	b.n	800c93e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	2b01      	cmp	r3, #1
 800c922:	d106      	bne.n	800c932 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c924:	4b15      	ldr	r3, [pc, #84]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c928:	4a14      	ldr	r2, [pc, #80]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c92a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c92e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c930:	e005      	b.n	800c93e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c932:	4b12      	ldr	r3, [pc, #72]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c936:	4a11      	ldr	r2, [pc, #68]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c938:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c93c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c93e:	4b0f      	ldr	r3, [pc, #60]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	4a0e      	ldr	r2, [pc, #56]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c944:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c948:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c94a:	f7f6 fb9b 	bl	8003084 <HAL_GetTick>
 800c94e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c950:	e008      	b.n	800c964 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c952:	f7f6 fb97 	bl	8003084 <HAL_GetTick>
 800c956:	4602      	mov	r2, r0
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	1ad3      	subs	r3, r2, r3
 800c95c:	2b02      	cmp	r3, #2
 800c95e:	d901      	bls.n	800c964 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c960:	2303      	movs	r3, #3
 800c962:	e006      	b.n	800c972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c964:	4b05      	ldr	r3, [pc, #20]	@ (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d0f0      	beq.n	800c952 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c970:	7bfb      	ldrb	r3, [r7, #15]
}
 800c972:	4618      	mov	r0, r3
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	58024400 	.word	0x58024400
 800c980:	ffff0007 	.word	0xffff0007

0800c984 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c98e:	2300      	movs	r3, #0
 800c990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c992:	4b53      	ldr	r3, [pc, #332]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c996:	f003 0303 	and.w	r3, r3, #3
 800c99a:	2b03      	cmp	r3, #3
 800c99c:	d101      	bne.n	800c9a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c99e:	2301      	movs	r3, #1
 800c9a0:	e099      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c9a2:	4b4f      	ldr	r3, [pc, #316]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a4e      	ldr	r2, [pc, #312]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c9ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c9ae:	f7f6 fb69 	bl	8003084 <HAL_GetTick>
 800c9b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9b4:	e008      	b.n	800c9c8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c9b6:	f7f6 fb65 	bl	8003084 <HAL_GetTick>
 800c9ba:	4602      	mov	r2, r0
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	d901      	bls.n	800c9c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c9c4:	2303      	movs	r3, #3
 800c9c6:	e086      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9c8:	4b45      	ldr	r3, [pc, #276]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d1f0      	bne.n	800c9b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c9d4:	4b42      	ldr	r3, [pc, #264]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9d8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	051b      	lsls	r3, r3, #20
 800c9e2:	493f      	ldr	r1, [pc, #252]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	628b      	str	r3, [r1, #40]	@ 0x28
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	3b01      	subs	r3, #1
 800c9ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	3b01      	subs	r3, #1
 800c9f8:	025b      	lsls	r3, r3, #9
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	431a      	orrs	r2, r3
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	3b01      	subs	r3, #1
 800ca04:	041b      	lsls	r3, r3, #16
 800ca06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ca0a:	431a      	orrs	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	691b      	ldr	r3, [r3, #16]
 800ca10:	3b01      	subs	r3, #1
 800ca12:	061b      	lsls	r3, r3, #24
 800ca14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ca18:	4931      	ldr	r1, [pc, #196]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ca1e:	4b30      	ldr	r3, [pc, #192]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	492d      	ldr	r1, [pc, #180]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ca30:	4b2b      	ldr	r3, [pc, #172]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca34:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	699b      	ldr	r3, [r3, #24]
 800ca3c:	4928      	ldr	r1, [pc, #160]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca3e:	4313      	orrs	r3, r2
 800ca40:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ca42:	4b27      	ldr	r3, [pc, #156]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca46:	4a26      	ldr	r2, [pc, #152]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ca4e:	4b24      	ldr	r3, [pc, #144]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca52:	4b24      	ldr	r3, [pc, #144]	@ (800cae4 <RCCEx_PLL3_Config+0x160>)
 800ca54:	4013      	ands	r3, r2
 800ca56:	687a      	ldr	r2, [r7, #4]
 800ca58:	69d2      	ldr	r2, [r2, #28]
 800ca5a:	00d2      	lsls	r2, r2, #3
 800ca5c:	4920      	ldr	r1, [pc, #128]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ca62:	4b1f      	ldr	r3, [pc, #124]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca66:	4a1e      	ldr	r2, [pc, #120]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ca6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d106      	bne.n	800ca82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ca74:	4b1a      	ldr	r3, [pc, #104]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca78:	4a19      	ldr	r2, [pc, #100]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ca7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ca80:	e00f      	b.n	800caa2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d106      	bne.n	800ca96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ca88:	4b15      	ldr	r3, [pc, #84]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca8c:	4a14      	ldr	r2, [pc, #80]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ca92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ca94:	e005      	b.n	800caa2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ca96:	4b12      	ldr	r3, [pc, #72]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca9a:	4a11      	ldr	r2, [pc, #68]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800caa0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800caa2:	4b0f      	ldr	r3, [pc, #60]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a0e      	ldr	r2, [pc, #56]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800caac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800caae:	f7f6 fae9 	bl	8003084 <HAL_GetTick>
 800cab2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cab4:	e008      	b.n	800cac8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cab6:	f7f6 fae5 	bl	8003084 <HAL_GetTick>
 800caba:	4602      	mov	r2, r0
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	1ad3      	subs	r3, r2, r3
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d901      	bls.n	800cac8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cac4:	2303      	movs	r3, #3
 800cac6:	e006      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cac8:	4b05      	ldr	r3, [pc, #20]	@ (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d0f0      	beq.n	800cab6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3710      	adds	r7, #16
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	58024400 	.word	0x58024400
 800cae4:	ffff0007 	.word	0xffff0007

0800cae8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b084      	sub	sp, #16
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d101      	bne.n	800cafa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e10f      	b.n	800cd1a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2200      	movs	r2, #0
 800cafe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a87      	ldr	r2, [pc, #540]	@ (800cd24 <HAL_SPI_Init+0x23c>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d00f      	beq.n	800cb2a <HAL_SPI_Init+0x42>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a86      	ldr	r2, [pc, #536]	@ (800cd28 <HAL_SPI_Init+0x240>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d00a      	beq.n	800cb2a <HAL_SPI_Init+0x42>
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	4a84      	ldr	r2, [pc, #528]	@ (800cd2c <HAL_SPI_Init+0x244>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d005      	beq.n	800cb2a <HAL_SPI_Init+0x42>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	68db      	ldr	r3, [r3, #12]
 800cb22:	2b0f      	cmp	r3, #15
 800cb24:	d901      	bls.n	800cb2a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	e0f7      	b.n	800cd1a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f000 ff22 	bl	800d974 <SPI_GetPacketSize>
 800cb30:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	4a7b      	ldr	r2, [pc, #492]	@ (800cd24 <HAL_SPI_Init+0x23c>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d00c      	beq.n	800cb56 <HAL_SPI_Init+0x6e>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4a79      	ldr	r2, [pc, #484]	@ (800cd28 <HAL_SPI_Init+0x240>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d007      	beq.n	800cb56 <HAL_SPI_Init+0x6e>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a78      	ldr	r2, [pc, #480]	@ (800cd2c <HAL_SPI_Init+0x244>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d002      	beq.n	800cb56 <HAL_SPI_Init+0x6e>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2b08      	cmp	r3, #8
 800cb54:	d811      	bhi.n	800cb7a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cb5a:	4a72      	ldr	r2, [pc, #456]	@ (800cd24 <HAL_SPI_Init+0x23c>)
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d009      	beq.n	800cb74 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	4a70      	ldr	r2, [pc, #448]	@ (800cd28 <HAL_SPI_Init+0x240>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d004      	beq.n	800cb74 <HAL_SPI_Init+0x8c>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	4a6f      	ldr	r2, [pc, #444]	@ (800cd2c <HAL_SPI_Init+0x244>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d104      	bne.n	800cb7e <HAL_SPI_Init+0x96>
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2b10      	cmp	r3, #16
 800cb78:	d901      	bls.n	800cb7e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	e0cd      	b.n	800cd1a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cb84:	b2db      	uxtb	r3, r3
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d106      	bne.n	800cb98 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f7f4 fd84 	bl	80016a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2202      	movs	r2, #2
 800cb9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	681a      	ldr	r2, [r3, #0]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f022 0201 	bic.w	r2, r2, #1
 800cbae:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cbba:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	699b      	ldr	r3, [r3, #24]
 800cbc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbc4:	d119      	bne.n	800cbfa <HAL_SPI_Init+0x112>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	685b      	ldr	r3, [r3, #4]
 800cbca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cbce:	d103      	bne.n	800cbd8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d008      	beq.n	800cbea <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d10c      	bne.n	800cbfa <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cbe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cbe8:	d107      	bne.n	800cbfa <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681a      	ldr	r2, [r3, #0]
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cbf8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	685b      	ldr	r3, [r3, #4]
 800cbfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d00f      	beq.n	800cc26 <HAL_SPI_Init+0x13e>
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	68db      	ldr	r3, [r3, #12]
 800cc0a:	2b06      	cmp	r3, #6
 800cc0c:	d90b      	bls.n	800cc26 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	430a      	orrs	r2, r1
 800cc22:	601a      	str	r2, [r3, #0]
 800cc24:	e007      	b.n	800cc36 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	681a      	ldr	r2, [r3, #0]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cc34:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	69da      	ldr	r2, [r3, #28]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc3e:	431a      	orrs	r2, r3
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	431a      	orrs	r2, r3
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc48:	ea42 0103 	orr.w	r1, r2, r3
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	68da      	ldr	r2, [r3, #12]
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	430a      	orrs	r2, r1
 800cc56:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc60:	431a      	orrs	r2, r3
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc66:	431a      	orrs	r2, r3
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	699b      	ldr	r3, [r3, #24]
 800cc6c:	431a      	orrs	r2, r3
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	691b      	ldr	r3, [r3, #16]
 800cc72:	431a      	orrs	r2, r3
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	695b      	ldr	r3, [r3, #20]
 800cc78:	431a      	orrs	r2, r3
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6a1b      	ldr	r3, [r3, #32]
 800cc7e:	431a      	orrs	r2, r3
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	431a      	orrs	r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc8a:	431a      	orrs	r2, r3
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	689b      	ldr	r3, [r3, #8]
 800cc90:	431a      	orrs	r2, r3
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc96:	ea42 0103 	orr.w	r1, r2, r3
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	430a      	orrs	r2, r1
 800cca4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	685b      	ldr	r3, [r3, #4]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d113      	bne.n	800ccd6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	689b      	ldr	r3, [r3, #8]
 800ccb4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ccc0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	689b      	ldr	r3, [r3, #8]
 800ccc8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ccd4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f022 0201 	bic.w	r2, r2, #1
 800cce4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00a      	beq.n	800cd08 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	68db      	ldr	r3, [r3, #12]
 800ccf8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	430a      	orrs	r2, r1
 800cd06:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2201      	movs	r2, #1
 800cd14:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800cd18:	2300      	movs	r3, #0
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3710      	adds	r7, #16
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	40013000 	.word	0x40013000
 800cd28:	40003800 	.word	0x40003800
 800cd2c:	40003c00 	.word	0x40003c00

0800cd30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b08e      	sub	sp, #56	@ 0x38
 800cd34:	af02      	add	r7, sp, #8
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
 800cd3c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	3320      	adds	r3, #32
 800cd44:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	3330      	adds	r3, #48	@ 0x30
 800cd4c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd52:	095b      	lsrs	r3, r3, #5
 800cd54:	b29b      	uxth	r3, r3
 800cd56:	3301      	adds	r3, #1
 800cd58:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cd5a:	f7f6 f993 	bl	8003084 <HAL_GetTick>
 800cd5e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800cd60:	887b      	ldrh	r3, [r7, #2]
 800cd62:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800cd64:	887b      	ldrh	r3, [r7, #2]
 800cd66:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	2b01      	cmp	r3, #1
 800cd72:	d001      	beq.n	800cd78 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800cd74:	2302      	movs	r3, #2
 800cd76:	e310      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d005      	beq.n	800cd8a <HAL_SPI_TransmitReceive+0x5a>
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d002      	beq.n	800cd8a <HAL_SPI_TransmitReceive+0x5a>
 800cd84:	887b      	ldrh	r3, [r7, #2]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d101      	bne.n	800cd8e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	e305      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800cd94:	2b01      	cmp	r3, #1
 800cd96:	d101      	bne.n	800cd9c <HAL_SPI_TransmitReceive+0x6c>
 800cd98:	2302      	movs	r3, #2
 800cd9a:	e2fe      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2201      	movs	r2, #1
 800cda0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	2205      	movs	r2, #5
 800cda8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	887a      	ldrh	r2, [r7, #2]
 800cdbe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	887a      	ldrh	r2, [r7, #2]
 800cdc6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	68ba      	ldr	r2, [r7, #8]
 800cdce:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	887a      	ldrh	r2, [r7, #2]
 800cdd4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	887a      	ldrh	r2, [r7, #2]
 800cddc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	2200      	movs	r2, #0
 800cde4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2200      	movs	r2, #0
 800cdea:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	68da      	ldr	r2, [r3, #12]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800cdfa:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a70      	ldr	r2, [pc, #448]	@ (800cfc4 <HAL_SPI_TransmitReceive+0x294>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d009      	beq.n	800ce1a <HAL_SPI_TransmitReceive+0xea>
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4a6f      	ldr	r2, [pc, #444]	@ (800cfc8 <HAL_SPI_TransmitReceive+0x298>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d004      	beq.n	800ce1a <HAL_SPI_TransmitReceive+0xea>
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	4a6d      	ldr	r2, [pc, #436]	@ (800cfcc <HAL_SPI_TransmitReceive+0x29c>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d102      	bne.n	800ce20 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800ce1a:	2310      	movs	r3, #16
 800ce1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce1e:	e001      	b.n	800ce24 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800ce20:	2308      	movs	r3, #8
 800ce22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	685a      	ldr	r2, [r3, #4]
 800ce2a:	4b69      	ldr	r3, [pc, #420]	@ (800cfd0 <HAL_SPI_TransmitReceive+0x2a0>)
 800ce2c:	4013      	ands	r3, r2
 800ce2e:	8879      	ldrh	r1, [r7, #2]
 800ce30:	68fa      	ldr	r2, [r7, #12]
 800ce32:	6812      	ldr	r2, [r2, #0]
 800ce34:	430b      	orrs	r3, r1
 800ce36:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	681a      	ldr	r2, [r3, #0]
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	f042 0201 	orr.w	r2, r2, #1
 800ce46:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce50:	d107      	bne.n	800ce62 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	681a      	ldr	r2, [r3, #0]
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ce60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	68db      	ldr	r3, [r3, #12]
 800ce66:	2b0f      	cmp	r3, #15
 800ce68:	f240 80a2 	bls.w	800cfb0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800ce6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce6e:	089b      	lsrs	r3, r3, #2
 800ce70:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ce72:	e094      	b.n	800cf9e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	695b      	ldr	r3, [r3, #20]
 800ce7a:	f003 0302 	and.w	r3, r3, #2
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	d120      	bne.n	800cec4 <HAL_SPI_TransmitReceive+0x194>
 800ce82:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d01d      	beq.n	800cec4 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800ce88:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ce8a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ce8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce8e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d217      	bcs.n	800cec4 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	6812      	ldr	r2, [r2, #0]
 800ce9e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cea4:	1d1a      	adds	r2, r3, #4
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ceb0:	b29b      	uxth	r3, r3
 800ceb2:	3b01      	subs	r3, #1
 800ceb4:	b29a      	uxth	r2, r3
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cec2:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	695b      	ldr	r3, [r3, #20]
 800ceca:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800cecc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d065      	beq.n	800cf9e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	695b      	ldr	r3, [r3, #20]
 800ced8:	f003 0301 	and.w	r3, r3, #1
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d118      	bne.n	800cf12 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681a      	ldr	r2, [r3, #0]
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cee8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ceea:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cef0:	1d1a      	adds	r2, r3, #4
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	3b01      	subs	r3, #1
 800cf00:	b29a      	uxth	r2, r3
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf0e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cf10:	e045      	b.n	800cf9e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800cf12:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cf14:	8bfb      	ldrh	r3, [r7, #30]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d21d      	bcs.n	800cf56 <HAL_SPI_TransmitReceive+0x226>
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d018      	beq.n	800cf56 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	681a      	ldr	r2, [r3, #0]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cf2e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf34:	1d1a      	adds	r2, r3, #4
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf40:	b29b      	uxth	r3, r3
 800cf42:	3b01      	subs	r3, #1
 800cf44:	b29a      	uxth	r2, r3
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf52:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cf54:	e023      	b.n	800cf9e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cf56:	f7f6 f895 	bl	8003084 <HAL_GetTick>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	1ad3      	subs	r3, r2, r3
 800cf60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d803      	bhi.n	800cf6e <HAL_SPI_TransmitReceive+0x23e>
 800cf66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf6c:	d102      	bne.n	800cf74 <HAL_SPI_TransmitReceive+0x244>
 800cf6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d114      	bne.n	800cf9e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	f000 fc2f 	bl	800d7d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2200      	movs	r2, #0
 800cf96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800cf9a:	2303      	movs	r3, #3
 800cf9c:	e1fd      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cf9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	f47f af67 	bne.w	800ce74 <HAL_SPI_TransmitReceive+0x144>
 800cfa6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	f47f af63 	bne.w	800ce74 <HAL_SPI_TransmitReceive+0x144>
 800cfae:	e1ce      	b.n	800d34e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	2b07      	cmp	r3, #7
 800cfb6:	f240 81c2 	bls.w	800d33e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800cfba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfbc:	085b      	lsrs	r3, r3, #1
 800cfbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cfc0:	e0c9      	b.n	800d156 <HAL_SPI_TransmitReceive+0x426>
 800cfc2:	bf00      	nop
 800cfc4:	40013000 	.word	0x40013000
 800cfc8:	40003800 	.word	0x40003800
 800cfcc:	40003c00 	.word	0x40003c00
 800cfd0:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	695b      	ldr	r3, [r3, #20]
 800cfda:	f003 0302 	and.w	r3, r3, #2
 800cfde:	2b02      	cmp	r3, #2
 800cfe0:	d11f      	bne.n	800d022 <HAL_SPI_TransmitReceive+0x2f2>
 800cfe2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d01c      	beq.n	800d022 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800cfe8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cfea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800cfec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfee:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d216      	bcs.n	800d022 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cff8:	881a      	ldrh	r2, [r3, #0]
 800cffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffc:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d002:	1c9a      	adds	r2, r3, #2
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d00e:	b29b      	uxth	r3, r3
 800d010:	3b01      	subs	r3, #1
 800d012:	b29a      	uxth	r2, r3
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d020:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	695b      	ldr	r3, [r3, #20]
 800d028:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d02a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f000 8092 	beq.w	800d156 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	695b      	ldr	r3, [r3, #20]
 800d038:	f003 0301 	and.w	r3, r3, #1
 800d03c:	2b01      	cmp	r3, #1
 800d03e:	d118      	bne.n	800d072 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d044:	6a3a      	ldr	r2, [r7, #32]
 800d046:	8812      	ldrh	r2, [r2, #0]
 800d048:	b292      	uxth	r2, r2
 800d04a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d050:	1c9a      	adds	r2, r3, #2
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d05c:	b29b      	uxth	r3, r3
 800d05e:	3b01      	subs	r3, #1
 800d060:	b29a      	uxth	r2, r3
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d06e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d070:	e071      	b.n	800d156 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d072:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d074:	8bfb      	ldrh	r3, [r7, #30]
 800d076:	429a      	cmp	r2, r3
 800d078:	d228      	bcs.n	800d0cc <HAL_SPI_TransmitReceive+0x39c>
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d080:	2b00      	cmp	r3, #0
 800d082:	d023      	beq.n	800d0cc <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d088:	6a3a      	ldr	r2, [r7, #32]
 800d08a:	8812      	ldrh	r2, [r2, #0]
 800d08c:	b292      	uxth	r2, r2
 800d08e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d094:	1c9a      	adds	r2, r3, #2
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d09e:	6a3a      	ldr	r2, [r7, #32]
 800d0a0:	8812      	ldrh	r2, [r2, #0]
 800d0a2:	b292      	uxth	r2, r2
 800d0a4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0aa:	1c9a      	adds	r2, r3, #2
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	3b02      	subs	r3, #2
 800d0ba:	b29a      	uxth	r2, r3
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d0c8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d0ca:	e044      	b.n	800d156 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800d0cc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	d11d      	bne.n	800d10e <HAL_SPI_TransmitReceive+0x3de>
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d018      	beq.n	800d10e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0e0:	6a3a      	ldr	r2, [r7, #32]
 800d0e2:	8812      	ldrh	r2, [r2, #0]
 800d0e4:	b292      	uxth	r2, r2
 800d0e6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0ec:	1c9a      	adds	r2, r3, #2
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	3b01      	subs	r3, #1
 800d0fc:	b29a      	uxth	r2, r3
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d10a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d10c:	e023      	b.n	800d156 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d10e:	f7f5 ffb9 	bl	8003084 <HAL_GetTick>
 800d112:	4602      	mov	r2, r0
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	1ad3      	subs	r3, r2, r3
 800d118:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d803      	bhi.n	800d126 <HAL_SPI_TransmitReceive+0x3f6>
 800d11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d120:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d124:	d102      	bne.n	800d12c <HAL_SPI_TransmitReceive+0x3fc>
 800d126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d114      	bne.n	800d156 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f000 fb53 	bl	800d7d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d138:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	2201      	movs	r2, #1
 800d146:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2200      	movs	r2, #0
 800d14e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d152:	2303      	movs	r3, #3
 800d154:	e121      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d156:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d158:	2b00      	cmp	r3, #0
 800d15a:	f47f af3b 	bne.w	800cfd4 <HAL_SPI_TransmitReceive+0x2a4>
 800d15e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d160:	2b00      	cmp	r3, #0
 800d162:	f47f af37 	bne.w	800cfd4 <HAL_SPI_TransmitReceive+0x2a4>
 800d166:	e0f2      	b.n	800d34e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	695b      	ldr	r3, [r3, #20]
 800d16e:	f003 0302 	and.w	r3, r3, #2
 800d172:	2b02      	cmp	r3, #2
 800d174:	d121      	bne.n	800d1ba <HAL_SPI_TransmitReceive+0x48a>
 800d176:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d01e      	beq.n	800d1ba <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d17c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d17e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d182:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d184:	429a      	cmp	r2, r3
 800d186:	d218      	bcs.n	800d1ba <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	3320      	adds	r3, #32
 800d192:	7812      	ldrb	r2, [r2, #0]
 800d194:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d19a:	1c5a      	adds	r2, r3, #1
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	3b01      	subs	r3, #1
 800d1aa:	b29a      	uxth	r2, r3
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1b8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	695b      	ldr	r3, [r3, #20]
 800d1c0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d1c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	f000 80ba 	beq.w	800d33e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	695b      	ldr	r3, [r3, #20]
 800d1d0:	f003 0301 	and.w	r3, r3, #1
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d11b      	bne.n	800d210 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1e4:	7812      	ldrb	r2, [r2, #0]
 800d1e6:	b2d2      	uxtb	r2, r2
 800d1e8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1ee:	1c5a      	adds	r2, r3, #1
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d1fa:	b29b      	uxth	r3, r3
 800d1fc:	3b01      	subs	r3, #1
 800d1fe:	b29a      	uxth	r2, r3
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d20c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d20e:	e096      	b.n	800d33e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d210:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d212:	8bfb      	ldrh	r3, [r7, #30]
 800d214:	429a      	cmp	r2, r3
 800d216:	d24a      	bcs.n	800d2ae <HAL_SPI_TransmitReceive+0x57e>
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d045      	beq.n	800d2ae <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d22e:	7812      	ldrb	r2, [r2, #0]
 800d230:	b2d2      	uxtb	r2, r2
 800d232:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d238:	1c5a      	adds	r2, r3, #1
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d24a:	7812      	ldrb	r2, [r2, #0]
 800d24c:	b2d2      	uxtb	r2, r2
 800d24e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d254:	1c5a      	adds	r2, r3, #1
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d266:	7812      	ldrb	r2, [r2, #0]
 800d268:	b2d2      	uxtb	r2, r2
 800d26a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d270:	1c5a      	adds	r2, r3, #1
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d282:	7812      	ldrb	r2, [r2, #0]
 800d284:	b2d2      	uxtb	r2, r2
 800d286:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d28c:	1c5a      	adds	r2, r3, #1
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d298:	b29b      	uxth	r3, r3
 800d29a:	3b04      	subs	r3, #4
 800d29c:	b29a      	uxth	r2, r3
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d2aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d2ac:	e047      	b.n	800d33e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800d2ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d2b0:	2b03      	cmp	r3, #3
 800d2b2:	d820      	bhi.n	800d2f6 <HAL_SPI_TransmitReceive+0x5c6>
 800d2b4:	697b      	ldr	r3, [r7, #20]
 800d2b6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d01b      	beq.n	800d2f6 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ca:	7812      	ldrb	r2, [r2, #0]
 800d2cc:	b2d2      	uxtb	r2, r2
 800d2ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2d4:	1c5a      	adds	r2, r3, #1
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d2e0:	b29b      	uxth	r3, r3
 800d2e2:	3b01      	subs	r3, #1
 800d2e4:	b29a      	uxth	r2, r3
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d2f2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d2f4:	e023      	b.n	800d33e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d2f6:	f7f5 fec5 	bl	8003084 <HAL_GetTick>
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	1ad3      	subs	r3, r2, r3
 800d300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d302:	429a      	cmp	r2, r3
 800d304:	d803      	bhi.n	800d30e <HAL_SPI_TransmitReceive+0x5de>
 800d306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d30c:	d102      	bne.n	800d314 <HAL_SPI_TransmitReceive+0x5e4>
 800d30e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d310:	2b00      	cmp	r3, #0
 800d312:	d114      	bne.n	800d33e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d314:	68f8      	ldr	r0, [r7, #12]
 800d316:	f000 fa5f 	bl	800d7d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d320:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2201      	movs	r2, #1
 800d32e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	2200      	movs	r2, #0
 800d336:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d33a:	2303      	movs	r3, #3
 800d33c:	e02d      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d33e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d340:	2b00      	cmp	r3, #0
 800d342:	f47f af11 	bne.w	800d168 <HAL_SPI_TransmitReceive+0x438>
 800d346:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f47f af0d 	bne.w	800d168 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d34e:	69bb      	ldr	r3, [r7, #24]
 800d350:	9300      	str	r3, [sp, #0]
 800d352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d354:	2200      	movs	r2, #0
 800d356:	2108      	movs	r1, #8
 800d358:	68f8      	ldr	r0, [r7, #12]
 800d35a:	f000 fadd 	bl	800d918 <SPI_WaitOnFlagUntilTimeout>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d007      	beq.n	800d374 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d36a:	f043 0220 	orr.w	r2, r3, #32
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d374:	68f8      	ldr	r0, [r7, #12]
 800d376:	f000 fa2f 	bl	800d7d8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2201      	movs	r2, #1
 800d37e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	2200      	movs	r2, #0
 800d386:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d390:	2b00      	cmp	r3, #0
 800d392:	d001      	beq.n	800d398 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800d394:	2301      	movs	r3, #1
 800d396:	e000      	b.n	800d39a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800d398:	2300      	movs	r3, #0
  }
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3730      	adds	r7, #48	@ 0x30
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}
 800d3a2:	bf00      	nop

0800d3a4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b08a      	sub	sp, #40	@ 0x28
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	691b      	ldr	r3, [r3, #16]
 800d3b2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	695b      	ldr	r3, [r3, #20]
 800d3ba:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800d3bc:	6a3a      	ldr	r2, [r7, #32]
 800d3be:	69fb      	ldr	r3, [r7, #28]
 800d3c0:	4013      	ands	r3, r2
 800d3c2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	689b      	ldr	r3, [r3, #8]
 800d3ca:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d3d6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	3330      	adds	r3, #48	@ 0x30
 800d3de:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d010      	beq.n	800d40c <HAL_SPI_IRQHandler+0x68>
 800d3ea:	6a3b      	ldr	r3, [r7, #32]
 800d3ec:	f003 0308 	and.w	r3, r3, #8
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d00b      	beq.n	800d40c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	699a      	ldr	r2, [r3, #24]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d402:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f000 f9c3 	bl	800d790 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800d40a:	e192      	b.n	800d732 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d40c:	69bb      	ldr	r3, [r7, #24]
 800d40e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d412:	2b00      	cmp	r3, #0
 800d414:	d113      	bne.n	800d43e <HAL_SPI_IRQHandler+0x9a>
 800d416:	69bb      	ldr	r3, [r7, #24]
 800d418:	f003 0320 	and.w	r3, r3, #32
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d10e      	bne.n	800d43e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800d420:	69bb      	ldr	r3, [r7, #24]
 800d422:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d426:	2b00      	cmp	r3, #0
 800d428:	d009      	beq.n	800d43e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	4798      	blx	r3
    hspi->RxISR(hspi);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	4798      	blx	r3
    handled = 1UL;
 800d43a:	2301      	movs	r3, #1
 800d43c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d43e:	69bb      	ldr	r3, [r7, #24]
 800d440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10f      	bne.n	800d468 <HAL_SPI_IRQHandler+0xc4>
 800d448:	69bb      	ldr	r3, [r7, #24]
 800d44a:	f003 0301 	and.w	r3, r3, #1
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d00a      	beq.n	800d468 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d452:	69bb      	ldr	r3, [r7, #24]
 800d454:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d105      	bne.n	800d468 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	4798      	blx	r3
    handled = 1UL;
 800d464:	2301      	movs	r3, #1
 800d466:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d468:	69bb      	ldr	r3, [r7, #24]
 800d46a:	f003 0320 	and.w	r3, r3, #32
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d10f      	bne.n	800d492 <HAL_SPI_IRQHandler+0xee>
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	f003 0302 	and.w	r3, r3, #2
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d00a      	beq.n	800d492 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d47c:	69bb      	ldr	r3, [r7, #24]
 800d47e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d482:	2b00      	cmp	r3, #0
 800d484:	d105      	bne.n	800d492 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d48a:	6878      	ldr	r0, [r7, #4]
 800d48c:	4798      	blx	r3
    handled = 1UL;
 800d48e:	2301      	movs	r3, #1
 800d490:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800d492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d494:	2b00      	cmp	r3, #0
 800d496:	f040 8147 	bne.w	800d728 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800d49a:	69bb      	ldr	r3, [r7, #24]
 800d49c:	f003 0308 	and.w	r3, r3, #8
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	f000 808b 	beq.w	800d5bc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	699a      	ldr	r2, [r3, #24]
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f042 0208 	orr.w	r2, r2, #8
 800d4b4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	699a      	ldr	r2, [r3, #24]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	f042 0210 	orr.w	r2, r2, #16
 800d4c4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	699a      	ldr	r2, [r3, #24]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4d4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	691a      	ldr	r2, [r3, #16]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f022 0208 	bic.w	r2, r2, #8
 800d4e4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	689b      	ldr	r3, [r3, #8]
 800d4ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d13d      	bne.n	800d570 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800d4f4:	e036      	b.n	800d564 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	2b0f      	cmp	r3, #15
 800d4fc:	d90b      	bls.n	800d516 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681a      	ldr	r2, [r3, #0]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d506:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d508:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d50e:	1d1a      	adds	r2, r3, #4
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	665a      	str	r2, [r3, #100]	@ 0x64
 800d514:	e01d      	b.n	800d552 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	2b07      	cmp	r3, #7
 800d51c:	d90b      	bls.n	800d536 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d522:	68fa      	ldr	r2, [r7, #12]
 800d524:	8812      	ldrh	r2, [r2, #0]
 800d526:	b292      	uxth	r2, r2
 800d528:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d52e:	1c9a      	adds	r2, r3, #2
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	665a      	str	r2, [r3, #100]	@ 0x64
 800d534:	e00d      	b.n	800d552 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d542:	7812      	ldrb	r2, [r2, #0]
 800d544:	b2d2      	uxtb	r2, r2
 800d546:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d54c:	1c5a      	adds	r2, r3, #1
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d558:	b29b      	uxth	r3, r3
 800d55a:	3b01      	subs	r3, #1
 800d55c:	b29a      	uxth	r2, r3
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d56a:	b29b      	uxth	r3, r3
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d1c2      	bne.n	800d4f6 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f000 f931 	bl	800d7d8 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2201      	movs	r2, #1
 800d57a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d584:	2b00      	cmp	r3, #0
 800d586:	d003      	beq.n	800d590 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f000 f8f7 	bl	800d77c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d58e:	e0d0      	b.n	800d732 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800d590:	7cfb      	ldrb	r3, [r7, #19]
 800d592:	2b05      	cmp	r3, #5
 800d594:	d103      	bne.n	800d59e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f000 f8e6 	bl	800d768 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800d59c:	e0c6      	b.n	800d72c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800d59e:	7cfb      	ldrb	r3, [r7, #19]
 800d5a0:	2b04      	cmp	r3, #4
 800d5a2:	d103      	bne.n	800d5ac <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f000 f8d5 	bl	800d754 <HAL_SPI_RxCpltCallback>
    return;
 800d5aa:	e0bf      	b.n	800d72c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800d5ac:	7cfb      	ldrb	r3, [r7, #19]
 800d5ae:	2b03      	cmp	r3, #3
 800d5b0:	f040 80bc 	bne.w	800d72c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 f8c3 	bl	800d740 <HAL_SPI_TxCpltCallback>
    return;
 800d5ba:	e0b7      	b.n	800d72c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800d5bc:	69bb      	ldr	r3, [r7, #24]
 800d5be:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	f000 80b5 	beq.w	800d732 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d00f      	beq.n	800d5f2 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5d8:	f043 0204 	orr.w	r2, r3, #4
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	699a      	ldr	r2, [r3, #24]
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d5f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d00f      	beq.n	800d61c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d602:	f043 0201 	orr.w	r2, r3, #1
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	699a      	ldr	r2, [r3, #24]
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d61a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800d61c:	69bb      	ldr	r3, [r7, #24]
 800d61e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00f      	beq.n	800d646 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d62c:	f043 0208 	orr.w	r2, r3, #8
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	699a      	ldr	r2, [r3, #24]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d644:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800d646:	69bb      	ldr	r3, [r7, #24]
 800d648:	f003 0320 	and.w	r3, r3, #32
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d00f      	beq.n	800d670 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d656:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	699a      	ldr	r2, [r3, #24]
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	f042 0220 	orr.w	r2, r2, #32
 800d66e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d676:	2b00      	cmp	r3, #0
 800d678:	d05a      	beq.n	800d730 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	681a      	ldr	r2, [r3, #0]
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f022 0201 	bic.w	r2, r2, #1
 800d688:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	6919      	ldr	r1, [r3, #16]
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	4b28      	ldr	r3, [pc, #160]	@ (800d738 <HAL_SPI_IRQHandler+0x394>)
 800d696:	400b      	ands	r3, r1
 800d698:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d6a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d6a4:	d138      	bne.n	800d718 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	689a      	ldr	r2, [r3, #8]
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d6b4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d013      	beq.n	800d6e6 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6c2:	4a1e      	ldr	r2, [pc, #120]	@ (800d73c <HAL_SPI_IRQHandler+0x398>)
 800d6c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7f8 fcd0 	bl	8006070 <HAL_DMA_Abort_IT>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d007      	beq.n	800d6e6 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d020      	beq.n	800d730 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d6f2:	4a12      	ldr	r2, [pc, #72]	@ (800d73c <HAL_SPI_IRQHandler+0x398>)
 800d6f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f7f8 fcb8 	bl	8006070 <HAL_DMA_Abort_IT>
 800d700:	4603      	mov	r3, r0
 800d702:	2b00      	cmp	r3, #0
 800d704:	d014      	beq.n	800d730 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d70c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d716:	e00b      	b.n	800d730 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2201      	movs	r2, #1
 800d71c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800d720:	6878      	ldr	r0, [r7, #4]
 800d722:	f000 f82b 	bl	800d77c <HAL_SPI_ErrorCallback>
    return;
 800d726:	e003      	b.n	800d730 <HAL_SPI_IRQHandler+0x38c>
    return;
 800d728:	bf00      	nop
 800d72a:	e002      	b.n	800d732 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d72c:	bf00      	nop
 800d72e:	e000      	b.n	800d732 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d730:	bf00      	nop
  }
}
 800d732:	3728      	adds	r7, #40	@ 0x28
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}
 800d738:	fffffc94 	.word	0xfffffc94
 800d73c:	0800d7a5 	.word	0x0800d7a5

0800d740 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800d748:	bf00      	nop
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d754:	b480      	push	{r7}
 800d756:	b083      	sub	sp, #12
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d75c:	bf00      	nop
 800d75e:	370c      	adds	r7, #12
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d770:	bf00      	nop
 800d772:	370c      	adds	r7, #12
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d784:	bf00      	nop
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78e:	4770      	bx	lr

0800d790 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d790:	b480      	push	{r7}
 800d792:	b083      	sub	sp, #12
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800d798:	bf00      	nop
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr

0800d7a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b084      	sub	sp, #16
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d7ca:	68f8      	ldr	r0, [r7, #12]
 800d7cc:	f7ff ffd6 	bl	800d77c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d7d0:	bf00      	nop
 800d7d2:	3710      	adds	r7, #16
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d7d8:	b480      	push	{r7}
 800d7da:	b085      	sub	sp, #20
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	695b      	ldr	r3, [r3, #20]
 800d7e6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	699a      	ldr	r2, [r3, #24]
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	f042 0208 	orr.w	r2, r2, #8
 800d7f6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	699a      	ldr	r2, [r3, #24]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	f042 0210 	orr.w	r2, r2, #16
 800d806:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	681a      	ldr	r2, [r3, #0]
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	f022 0201 	bic.w	r2, r2, #1
 800d816:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	6919      	ldr	r1, [r3, #16]
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681a      	ldr	r2, [r3, #0]
 800d822:	4b3c      	ldr	r3, [pc, #240]	@ (800d914 <SPI_CloseTransfer+0x13c>)
 800d824:	400b      	ands	r3, r1
 800d826:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	689a      	ldr	r2, [r3, #8]
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d836:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d83e:	b2db      	uxtb	r3, r3
 800d840:	2b04      	cmp	r3, #4
 800d842:	d014      	beq.n	800d86e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f003 0320 	and.w	r3, r3, #32
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00f      	beq.n	800d86e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d854:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	699a      	ldr	r2, [r3, #24]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f042 0220 	orr.w	r2, r2, #32
 800d86c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b03      	cmp	r3, #3
 800d878:	d014      	beq.n	800d8a4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d880:	2b00      	cmp	r3, #0
 800d882:	d00f      	beq.n	800d8a4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d88a:	f043 0204 	orr.w	r2, r3, #4
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	699a      	ldr	r2, [r3, #24]
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8a2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d00f      	beq.n	800d8ce <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8b4:	f043 0201 	orr.w	r2, r3, #1
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	699a      	ldr	r2, [r3, #24]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d8cc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d00f      	beq.n	800d8f8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8de:	f043 0208 	orr.w	r2, r3, #8
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	699a      	ldr	r2, [r3, #24]
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d8f6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2200      	movs	r2, #0
 800d904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d908:	bf00      	nop
 800d90a:	3714      	adds	r7, #20
 800d90c:	46bd      	mov	sp, r7
 800d90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d912:	4770      	bx	lr
 800d914:	fffffc90 	.word	0xfffffc90

0800d918 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	60f8      	str	r0, [r7, #12]
 800d920:	60b9      	str	r1, [r7, #8]
 800d922:	603b      	str	r3, [r7, #0]
 800d924:	4613      	mov	r3, r2
 800d926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d928:	e010      	b.n	800d94c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d92a:	f7f5 fbab 	bl	8003084 <HAL_GetTick>
 800d92e:	4602      	mov	r2, r0
 800d930:	69bb      	ldr	r3, [r7, #24]
 800d932:	1ad3      	subs	r3, r2, r3
 800d934:	683a      	ldr	r2, [r7, #0]
 800d936:	429a      	cmp	r2, r3
 800d938:	d803      	bhi.n	800d942 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d940:	d102      	bne.n	800d948 <SPI_WaitOnFlagUntilTimeout+0x30>
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d101      	bne.n	800d94c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800d948:	2303      	movs	r3, #3
 800d94a:	e00f      	b.n	800d96c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	695a      	ldr	r2, [r3, #20]
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	4013      	ands	r3, r2
 800d956:	68ba      	ldr	r2, [r7, #8]
 800d958:	429a      	cmp	r2, r3
 800d95a:	bf0c      	ite	eq
 800d95c:	2301      	moveq	r3, #1
 800d95e:	2300      	movne	r3, #0
 800d960:	b2db      	uxtb	r3, r3
 800d962:	461a      	mov	r2, r3
 800d964:	79fb      	ldrb	r3, [r7, #7]
 800d966:	429a      	cmp	r2, r3
 800d968:	d0df      	beq.n	800d92a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800d96a:	2300      	movs	r3, #0
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800d974:	b480      	push	{r7}
 800d976:	b085      	sub	sp, #20
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d980:	095b      	lsrs	r3, r3, #5
 800d982:	3301      	adds	r3, #1
 800d984:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	68db      	ldr	r3, [r3, #12]
 800d98a:	3301      	adds	r3, #1
 800d98c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	3307      	adds	r3, #7
 800d992:	08db      	lsrs	r3, r3, #3
 800d994:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	68fa      	ldr	r2, [r7, #12]
 800d99a:	fb02 f303 	mul.w	r3, r2, r3
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3714      	adds	r7, #20
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b082      	sub	sp, #8
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d101      	bne.n	800d9bc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e049      	b.n	800da50 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9c2:	b2db      	uxtb	r3, r3
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d106      	bne.n	800d9d6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f7f4 fbfd 	bl	80021d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2202      	movs	r2, #2
 800d9da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681a      	ldr	r2, [r3, #0]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	3304      	adds	r3, #4
 800d9e6:	4619      	mov	r1, r3
 800d9e8:	4610      	mov	r0, r2
 800d9ea:	f000 fe63 	bl	800e6b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2201      	movs	r2, #1
 800d9f2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2201      	movs	r2, #1
 800da02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2201      	movs	r2, #1
 800da0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2201      	movs	r2, #1
 800da12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2201      	movs	r2, #1
 800da1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2201      	movs	r2, #1
 800da22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2201      	movs	r2, #1
 800da2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2201      	movs	r2, #1
 800da32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2201      	movs	r2, #1
 800da3a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2201      	movs	r2, #1
 800da42:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2201      	movs	r2, #1
 800da4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da4e:	2300      	movs	r3, #0
}
 800da50:	4618      	mov	r0, r3
 800da52:	3708      	adds	r7, #8
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}

0800da58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800da58:	b480      	push	{r7}
 800da5a:	b085      	sub	sp, #20
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da66:	b2db      	uxtb	r3, r3
 800da68:	2b01      	cmp	r3, #1
 800da6a:	d001      	beq.n	800da70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800da6c:	2301      	movs	r3, #1
 800da6e:	e05e      	b.n	800db2e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2202      	movs	r2, #2
 800da74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	68da      	ldr	r2, [r3, #12]
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f042 0201 	orr.w	r2, r2, #1
 800da86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	4a2b      	ldr	r2, [pc, #172]	@ (800db3c <HAL_TIM_Base_Start_IT+0xe4>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d02c      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da9a:	d027      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	4a27      	ldr	r2, [pc, #156]	@ (800db40 <HAL_TIM_Base_Start_IT+0xe8>)
 800daa2:	4293      	cmp	r3, r2
 800daa4:	d022      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	4a26      	ldr	r2, [pc, #152]	@ (800db44 <HAL_TIM_Base_Start_IT+0xec>)
 800daac:	4293      	cmp	r3, r2
 800daae:	d01d      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	4a24      	ldr	r2, [pc, #144]	@ (800db48 <HAL_TIM_Base_Start_IT+0xf0>)
 800dab6:	4293      	cmp	r3, r2
 800dab8:	d018      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a23      	ldr	r2, [pc, #140]	@ (800db4c <HAL_TIM_Base_Start_IT+0xf4>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d013      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	4a21      	ldr	r2, [pc, #132]	@ (800db50 <HAL_TIM_Base_Start_IT+0xf8>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d00e      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	4a20      	ldr	r2, [pc, #128]	@ (800db54 <HAL_TIM_Base_Start_IT+0xfc>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d009      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4a1e      	ldr	r2, [pc, #120]	@ (800db58 <HAL_TIM_Base_Start_IT+0x100>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d004      	beq.n	800daec <HAL_TIM_Base_Start_IT+0x94>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	4a1d      	ldr	r2, [pc, #116]	@ (800db5c <HAL_TIM_Base_Start_IT+0x104>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d115      	bne.n	800db18 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	689a      	ldr	r2, [r3, #8]
 800daf2:	4b1b      	ldr	r3, [pc, #108]	@ (800db60 <HAL_TIM_Base_Start_IT+0x108>)
 800daf4:	4013      	ands	r3, r2
 800daf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	2b06      	cmp	r3, #6
 800dafc:	d015      	beq.n	800db2a <HAL_TIM_Base_Start_IT+0xd2>
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db04:	d011      	beq.n	800db2a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f042 0201 	orr.w	r2, r2, #1
 800db14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db16:	e008      	b.n	800db2a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	681a      	ldr	r2, [r3, #0]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	f042 0201 	orr.w	r2, r2, #1
 800db26:	601a      	str	r2, [r3, #0]
 800db28:	e000      	b.n	800db2c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800db2c:	2300      	movs	r3, #0
}
 800db2e:	4618      	mov	r0, r3
 800db30:	3714      	adds	r7, #20
 800db32:	46bd      	mov	sp, r7
 800db34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db38:	4770      	bx	lr
 800db3a:	bf00      	nop
 800db3c:	40010000 	.word	0x40010000
 800db40:	40000400 	.word	0x40000400
 800db44:	40000800 	.word	0x40000800
 800db48:	40000c00 	.word	0x40000c00
 800db4c:	40010400 	.word	0x40010400
 800db50:	40001800 	.word	0x40001800
 800db54:	40014000 	.word	0x40014000
 800db58:	4000e000 	.word	0x4000e000
 800db5c:	4000e400 	.word	0x4000e400
 800db60:	00010007 	.word	0x00010007

0800db64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d101      	bne.n	800db76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800db72:	2301      	movs	r3, #1
 800db74:	e049      	b.n	800dc0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db7c:	b2db      	uxtb	r3, r3
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d106      	bne.n	800db90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2200      	movs	r2, #0
 800db86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800db8a:	6878      	ldr	r0, [r7, #4]
 800db8c:	f7f4 fad0 	bl	8002130 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2202      	movs	r2, #2
 800db94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681a      	ldr	r2, [r3, #0]
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	3304      	adds	r3, #4
 800dba0:	4619      	mov	r1, r3
 800dba2:	4610      	mov	r0, r2
 800dba4:	f000 fd86 	bl	800e6b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2201      	movs	r2, #1
 800dbac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2201      	movs	r2, #1
 800dbb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2201      	movs	r2, #1
 800dbc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2201      	movs	r2, #1
 800dbcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2201      	movs	r2, #1
 800dbdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2201      	movs	r2, #1
 800dbec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2201      	movs	r2, #1
 800dbfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2201      	movs	r2, #1
 800dc04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dc08:	2300      	movs	r3, #0
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3708      	adds	r7, #8
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
	...

0800dc14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b084      	sub	sp, #16
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
 800dc1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d109      	bne.n	800dc38 <HAL_TIM_PWM_Start+0x24>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	2b01      	cmp	r3, #1
 800dc2e:	bf14      	ite	ne
 800dc30:	2301      	movne	r3, #1
 800dc32:	2300      	moveq	r3, #0
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	e03c      	b.n	800dcb2 <HAL_TIM_PWM_Start+0x9e>
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	2b04      	cmp	r3, #4
 800dc3c:	d109      	bne.n	800dc52 <HAL_TIM_PWM_Start+0x3e>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	2b01      	cmp	r3, #1
 800dc48:	bf14      	ite	ne
 800dc4a:	2301      	movne	r3, #1
 800dc4c:	2300      	moveq	r3, #0
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	e02f      	b.n	800dcb2 <HAL_TIM_PWM_Start+0x9e>
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	2b08      	cmp	r3, #8
 800dc56:	d109      	bne.n	800dc6c <HAL_TIM_PWM_Start+0x58>
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dc5e:	b2db      	uxtb	r3, r3
 800dc60:	2b01      	cmp	r3, #1
 800dc62:	bf14      	ite	ne
 800dc64:	2301      	movne	r3, #1
 800dc66:	2300      	moveq	r3, #0
 800dc68:	b2db      	uxtb	r3, r3
 800dc6a:	e022      	b.n	800dcb2 <HAL_TIM_PWM_Start+0x9e>
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	2b0c      	cmp	r3, #12
 800dc70:	d109      	bne.n	800dc86 <HAL_TIM_PWM_Start+0x72>
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	bf14      	ite	ne
 800dc7e:	2301      	movne	r3, #1
 800dc80:	2300      	moveq	r3, #0
 800dc82:	b2db      	uxtb	r3, r3
 800dc84:	e015      	b.n	800dcb2 <HAL_TIM_PWM_Start+0x9e>
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	2b10      	cmp	r3, #16
 800dc8a:	d109      	bne.n	800dca0 <HAL_TIM_PWM_Start+0x8c>
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dc92:	b2db      	uxtb	r3, r3
 800dc94:	2b01      	cmp	r3, #1
 800dc96:	bf14      	ite	ne
 800dc98:	2301      	movne	r3, #1
 800dc9a:	2300      	moveq	r3, #0
 800dc9c:	b2db      	uxtb	r3, r3
 800dc9e:	e008      	b.n	800dcb2 <HAL_TIM_PWM_Start+0x9e>
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dca6:	b2db      	uxtb	r3, r3
 800dca8:	2b01      	cmp	r3, #1
 800dcaa:	bf14      	ite	ne
 800dcac:	2301      	movne	r3, #1
 800dcae:	2300      	moveq	r3, #0
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d001      	beq.n	800dcba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e0ab      	b.n	800de12 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d104      	bne.n	800dcca <HAL_TIM_PWM_Start+0xb6>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2202      	movs	r2, #2
 800dcc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dcc8:	e023      	b.n	800dd12 <HAL_TIM_PWM_Start+0xfe>
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	2b04      	cmp	r3, #4
 800dcce:	d104      	bne.n	800dcda <HAL_TIM_PWM_Start+0xc6>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2202      	movs	r2, #2
 800dcd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dcd8:	e01b      	b.n	800dd12 <HAL_TIM_PWM_Start+0xfe>
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	2b08      	cmp	r3, #8
 800dcde:	d104      	bne.n	800dcea <HAL_TIM_PWM_Start+0xd6>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2202      	movs	r2, #2
 800dce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dce8:	e013      	b.n	800dd12 <HAL_TIM_PWM_Start+0xfe>
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	2b0c      	cmp	r3, #12
 800dcee:	d104      	bne.n	800dcfa <HAL_TIM_PWM_Start+0xe6>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2202      	movs	r2, #2
 800dcf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dcf8:	e00b      	b.n	800dd12 <HAL_TIM_PWM_Start+0xfe>
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	2b10      	cmp	r3, #16
 800dcfe:	d104      	bne.n	800dd0a <HAL_TIM_PWM_Start+0xf6>
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	2202      	movs	r2, #2
 800dd04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd08:	e003      	b.n	800dd12 <HAL_TIM_PWM_Start+0xfe>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2202      	movs	r2, #2
 800dd0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	2201      	movs	r2, #1
 800dd18:	6839      	ldr	r1, [r7, #0]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f001 f8ea 	bl	800eef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	4a3d      	ldr	r2, [pc, #244]	@ (800de1c <HAL_TIM_PWM_Start+0x208>)
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d013      	beq.n	800dd52 <HAL_TIM_PWM_Start+0x13e>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	4a3c      	ldr	r2, [pc, #240]	@ (800de20 <HAL_TIM_PWM_Start+0x20c>)
 800dd30:	4293      	cmp	r3, r2
 800dd32:	d00e      	beq.n	800dd52 <HAL_TIM_PWM_Start+0x13e>
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	4a3a      	ldr	r2, [pc, #232]	@ (800de24 <HAL_TIM_PWM_Start+0x210>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	d009      	beq.n	800dd52 <HAL_TIM_PWM_Start+0x13e>
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	4a39      	ldr	r2, [pc, #228]	@ (800de28 <HAL_TIM_PWM_Start+0x214>)
 800dd44:	4293      	cmp	r3, r2
 800dd46:	d004      	beq.n	800dd52 <HAL_TIM_PWM_Start+0x13e>
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4a37      	ldr	r2, [pc, #220]	@ (800de2c <HAL_TIM_PWM_Start+0x218>)
 800dd4e:	4293      	cmp	r3, r2
 800dd50:	d101      	bne.n	800dd56 <HAL_TIM_PWM_Start+0x142>
 800dd52:	2301      	movs	r3, #1
 800dd54:	e000      	b.n	800dd58 <HAL_TIM_PWM_Start+0x144>
 800dd56:	2300      	movs	r3, #0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d007      	beq.n	800dd6c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800dd6a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	4a2a      	ldr	r2, [pc, #168]	@ (800de1c <HAL_TIM_PWM_Start+0x208>)
 800dd72:	4293      	cmp	r3, r2
 800dd74:	d02c      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd7e:	d027      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	4a2a      	ldr	r2, [pc, #168]	@ (800de30 <HAL_TIM_PWM_Start+0x21c>)
 800dd86:	4293      	cmp	r3, r2
 800dd88:	d022      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	4a29      	ldr	r2, [pc, #164]	@ (800de34 <HAL_TIM_PWM_Start+0x220>)
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d01d      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	4a27      	ldr	r2, [pc, #156]	@ (800de38 <HAL_TIM_PWM_Start+0x224>)
 800dd9a:	4293      	cmp	r3, r2
 800dd9c:	d018      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	4a1f      	ldr	r2, [pc, #124]	@ (800de20 <HAL_TIM_PWM_Start+0x20c>)
 800dda4:	4293      	cmp	r3, r2
 800dda6:	d013      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	4a23      	ldr	r2, [pc, #140]	@ (800de3c <HAL_TIM_PWM_Start+0x228>)
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d00e      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	4a1b      	ldr	r2, [pc, #108]	@ (800de24 <HAL_TIM_PWM_Start+0x210>)
 800ddb8:	4293      	cmp	r3, r2
 800ddba:	d009      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4a1f      	ldr	r2, [pc, #124]	@ (800de40 <HAL_TIM_PWM_Start+0x22c>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d004      	beq.n	800ddd0 <HAL_TIM_PWM_Start+0x1bc>
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	4a1e      	ldr	r2, [pc, #120]	@ (800de44 <HAL_TIM_PWM_Start+0x230>)
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d115      	bne.n	800ddfc <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	689a      	ldr	r2, [r3, #8]
 800ddd6:	4b1c      	ldr	r3, [pc, #112]	@ (800de48 <HAL_TIM_PWM_Start+0x234>)
 800ddd8:	4013      	ands	r3, r2
 800ddda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	2b06      	cmp	r3, #6
 800dde0:	d015      	beq.n	800de0e <HAL_TIM_PWM_Start+0x1fa>
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dde8:	d011      	beq.n	800de0e <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	681a      	ldr	r2, [r3, #0]
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f042 0201 	orr.w	r2, r2, #1
 800ddf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ddfa:	e008      	b.n	800de0e <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f042 0201 	orr.w	r2, r2, #1
 800de0a:	601a      	str	r2, [r3, #0]
 800de0c:	e000      	b.n	800de10 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800de0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800de10:	2300      	movs	r3, #0
}
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
 800de1a:	bf00      	nop
 800de1c:	40010000 	.word	0x40010000
 800de20:	40010400 	.word	0x40010400
 800de24:	40014000 	.word	0x40014000
 800de28:	40014400 	.word	0x40014400
 800de2c:	40014800 	.word	0x40014800
 800de30:	40000400 	.word	0x40000400
 800de34:	40000800 	.word	0x40000800
 800de38:	40000c00 	.word	0x40000c00
 800de3c:	40001800 	.word	0x40001800
 800de40:	4000e000 	.word	0x4000e000
 800de44:	4000e400 	.word	0x4000e400
 800de48:	00010007 	.word	0x00010007

0800de4c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b084      	sub	sp, #16
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800de56:	2300      	movs	r3, #0
 800de58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	2b0c      	cmp	r3, #12
 800de5e:	d855      	bhi.n	800df0c <HAL_TIM_PWM_Stop_DMA+0xc0>
 800de60:	a201      	add	r2, pc, #4	@ (adr r2, 800de68 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800de62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de66:	bf00      	nop
 800de68:	0800de9d 	.word	0x0800de9d
 800de6c:	0800df0d 	.word	0x0800df0d
 800de70:	0800df0d 	.word	0x0800df0d
 800de74:	0800df0d 	.word	0x0800df0d
 800de78:	0800deb9 	.word	0x0800deb9
 800de7c:	0800df0d 	.word	0x0800df0d
 800de80:	0800df0d 	.word	0x0800df0d
 800de84:	0800df0d 	.word	0x0800df0d
 800de88:	0800ded5 	.word	0x0800ded5
 800de8c:	0800df0d 	.word	0x0800df0d
 800de90:	0800df0d 	.word	0x0800df0d
 800de94:	0800df0d 	.word	0x0800df0d
 800de98:	0800def1 	.word	0x0800def1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68da      	ldr	r2, [r3, #12]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800deaa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800deb0:	4618      	mov	r0, r3
 800deb2:	f7f8 f8dd 	bl	8006070 <HAL_DMA_Abort_IT>
      break;
 800deb6:	e02c      	b.n	800df12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	68da      	ldr	r2, [r3, #12]
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dec6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800decc:	4618      	mov	r0, r3
 800dece:	f7f8 f8cf 	bl	8006070 <HAL_DMA_Abort_IT>
      break;
 800ded2:	e01e      	b.n	800df12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	68da      	ldr	r2, [r3, #12]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dee2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dee8:	4618      	mov	r0, r3
 800deea:	f7f8 f8c1 	bl	8006070 <HAL_DMA_Abort_IT>
      break;
 800deee:	e010      	b.n	800df12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	68da      	ldr	r2, [r3, #12]
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800defe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df04:	4618      	mov	r0, r3
 800df06:	f7f8 f8b3 	bl	8006070 <HAL_DMA_Abort_IT>
      break;
 800df0a:	e002      	b.n	800df12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800df0c:	2301      	movs	r3, #1
 800df0e:	73fb      	strb	r3, [r7, #15]
      break;
 800df10:	bf00      	nop
  }

  if (status == HAL_OK)
 800df12:	7bfb      	ldrb	r3, [r7, #15]
 800df14:	2b00      	cmp	r3, #0
 800df16:	f040 8081 	bne.w	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	2200      	movs	r2, #0
 800df20:	6839      	ldr	r1, [r7, #0]
 800df22:	4618      	mov	r0, r3
 800df24:	f000 ffe6 	bl	800eef4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	4a3e      	ldr	r2, [pc, #248]	@ (800e028 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800df2e:	4293      	cmp	r3, r2
 800df30:	d013      	beq.n	800df5a <HAL_TIM_PWM_Stop_DMA+0x10e>
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a3d      	ldr	r2, [pc, #244]	@ (800e02c <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d00e      	beq.n	800df5a <HAL_TIM_PWM_Stop_DMA+0x10e>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a3b      	ldr	r2, [pc, #236]	@ (800e030 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800df42:	4293      	cmp	r3, r2
 800df44:	d009      	beq.n	800df5a <HAL_TIM_PWM_Stop_DMA+0x10e>
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	4a3a      	ldr	r2, [pc, #232]	@ (800e034 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d004      	beq.n	800df5a <HAL_TIM_PWM_Stop_DMA+0x10e>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4a38      	ldr	r2, [pc, #224]	@ (800e038 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800df56:	4293      	cmp	r3, r2
 800df58:	d101      	bne.n	800df5e <HAL_TIM_PWM_Stop_DMA+0x112>
 800df5a:	2301      	movs	r3, #1
 800df5c:	e000      	b.n	800df60 <HAL_TIM_PWM_Stop_DMA+0x114>
 800df5e:	2300      	movs	r3, #0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d017      	beq.n	800df94 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	6a1a      	ldr	r2, [r3, #32]
 800df6a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800df6e:	4013      	ands	r3, r2
 800df70:	2b00      	cmp	r3, #0
 800df72:	d10f      	bne.n	800df94 <HAL_TIM_PWM_Stop_DMA+0x148>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	6a1a      	ldr	r2, [r3, #32]
 800df7a:	f240 4344 	movw	r3, #1092	@ 0x444
 800df7e:	4013      	ands	r3, r2
 800df80:	2b00      	cmp	r3, #0
 800df82:	d107      	bne.n	800df94 <HAL_TIM_PWM_Stop_DMA+0x148>
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800df92:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	6a1a      	ldr	r2, [r3, #32]
 800df9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800df9e:	4013      	ands	r3, r2
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d10f      	bne.n	800dfc4 <HAL_TIM_PWM_Stop_DMA+0x178>
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	6a1a      	ldr	r2, [r3, #32]
 800dfaa:	f240 4344 	movw	r3, #1092	@ 0x444
 800dfae:	4013      	ands	r3, r2
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d107      	bne.n	800dfc4 <HAL_TIM_PWM_Stop_DMA+0x178>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	681a      	ldr	r2, [r3, #0]
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f022 0201 	bic.w	r2, r2, #1
 800dfc2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d104      	bne.n	800dfd4 <HAL_TIM_PWM_Stop_DMA+0x188>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2201      	movs	r2, #1
 800dfce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dfd2:	e023      	b.n	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	2b04      	cmp	r3, #4
 800dfd8:	d104      	bne.n	800dfe4 <HAL_TIM_PWM_Stop_DMA+0x198>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	2201      	movs	r2, #1
 800dfde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dfe2:	e01b      	b.n	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	2b08      	cmp	r3, #8
 800dfe8:	d104      	bne.n	800dff4 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2201      	movs	r2, #1
 800dfee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dff2:	e013      	b.n	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	2b0c      	cmp	r3, #12
 800dff8:	d104      	bne.n	800e004 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2201      	movs	r2, #1
 800dffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e002:	e00b      	b.n	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	2b10      	cmp	r3, #16
 800e008:	d104      	bne.n	800e014 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	2201      	movs	r2, #1
 800e00e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e012:	e003      	b.n	800e01c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2201      	movs	r2, #1
 800e018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800e01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3710      	adds	r7, #16
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}
 800e026:	bf00      	nop
 800e028:	40010000 	.word	0x40010000
 800e02c:	40010400 	.word	0x40010400
 800e030:	40014000 	.word	0x40014000
 800e034:	40014400 	.word	0x40014400
 800e038:	40014800 	.word	0x40014800

0800e03c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b084      	sub	sp, #16
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	68db      	ldr	r3, [r3, #12]
 800e04a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	691b      	ldr	r3, [r3, #16]
 800e052:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e054:	68bb      	ldr	r3, [r7, #8]
 800e056:	f003 0302 	and.w	r3, r3, #2
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d020      	beq.n	800e0a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	f003 0302 	and.w	r3, r3, #2
 800e064:	2b00      	cmp	r3, #0
 800e066:	d01b      	beq.n	800e0a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	f06f 0202 	mvn.w	r2, #2
 800e070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2201      	movs	r2, #1
 800e076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	699b      	ldr	r3, [r3, #24]
 800e07e:	f003 0303 	and.w	r3, r3, #3
 800e082:	2b00      	cmp	r3, #0
 800e084:	d003      	beq.n	800e08e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f000 faf6 	bl	800e678 <HAL_TIM_IC_CaptureCallback>
 800e08c:	e005      	b.n	800e09a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f000 fae8 	bl	800e664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f000 faf9 	bl	800e68c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2200      	movs	r2, #0
 800e09e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	f003 0304 	and.w	r3, r3, #4
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d020      	beq.n	800e0ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	f003 0304 	and.w	r3, r3, #4
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d01b      	beq.n	800e0ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f06f 0204 	mvn.w	r2, #4
 800e0bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	2202      	movs	r2, #2
 800e0c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	699b      	ldr	r3, [r3, #24]
 800e0ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d003      	beq.n	800e0da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f000 fad0 	bl	800e678 <HAL_TIM_IC_CaptureCallback>
 800e0d8:	e005      	b.n	800e0e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f000 fac2 	bl	800e664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fad3 	bl	800e68c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	f003 0308 	and.w	r3, r3, #8
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d020      	beq.n	800e138 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	f003 0308 	and.w	r3, r3, #8
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d01b      	beq.n	800e138 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f06f 0208 	mvn.w	r2, #8
 800e108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2204      	movs	r2, #4
 800e10e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	69db      	ldr	r3, [r3, #28]
 800e116:	f003 0303 	and.w	r3, r3, #3
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d003      	beq.n	800e126 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	f000 faaa 	bl	800e678 <HAL_TIM_IC_CaptureCallback>
 800e124:	e005      	b.n	800e132 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f000 fa9c 	bl	800e664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f000 faad 	bl	800e68c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2200      	movs	r2, #0
 800e136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	f003 0310 	and.w	r3, r3, #16
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d020      	beq.n	800e184 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f003 0310 	and.w	r3, r3, #16
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d01b      	beq.n	800e184 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f06f 0210 	mvn.w	r2, #16
 800e154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	2208      	movs	r2, #8
 800e15a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	69db      	ldr	r3, [r3, #28]
 800e162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e166:	2b00      	cmp	r3, #0
 800e168:	d003      	beq.n	800e172 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f000 fa84 	bl	800e678 <HAL_TIM_IC_CaptureCallback>
 800e170:	e005      	b.n	800e17e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f000 fa76 	bl	800e664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e178:	6878      	ldr	r0, [r7, #4]
 800e17a:	f000 fa87 	bl	800e68c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2200      	movs	r2, #0
 800e182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	f003 0301 	and.w	r3, r3, #1
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d00c      	beq.n	800e1a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	f003 0301 	and.w	r3, r3, #1
 800e194:	2b00      	cmp	r3, #0
 800e196:	d007      	beq.n	800e1a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f06f 0201 	mvn.w	r2, #1
 800e1a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e1a2:	6878      	ldr	r0, [r7, #4]
 800e1a4:	f7f3 fa0c 	bl	80015c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d104      	bne.n	800e1bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e1b2:	68bb      	ldr	r3, [r7, #8]
 800e1b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d00c      	beq.n	800e1d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d007      	beq.n	800e1d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e1ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f001 f8b7 	bl	800f344 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e1d6:	68bb      	ldr	r3, [r7, #8]
 800e1d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00c      	beq.n	800e1fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d007      	beq.n	800e1fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e1f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f001 f8af 	bl	800f358 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e1fa:	68bb      	ldr	r3, [r7, #8]
 800e1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00c      	beq.n	800e21e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d007      	beq.n	800e21e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e218:	6878      	ldr	r0, [r7, #4]
 800e21a:	f000 fa41 	bl	800e6a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	f003 0320 	and.w	r3, r3, #32
 800e224:	2b00      	cmp	r3, #0
 800e226:	d00c      	beq.n	800e242 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	f003 0320 	and.w	r3, r3, #32
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d007      	beq.n	800e242 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	f06f 0220 	mvn.w	r2, #32
 800e23a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f001 f877 	bl	800f330 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e242:	bf00      	nop
 800e244:	3710      	adds	r7, #16
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
	...

0800e24c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b086      	sub	sp, #24
 800e250:	af00      	add	r7, sp, #0
 800e252:	60f8      	str	r0, [r7, #12]
 800e254:	60b9      	str	r1, [r7, #8]
 800e256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e258:	2300      	movs	r3, #0
 800e25a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e262:	2b01      	cmp	r3, #1
 800e264:	d101      	bne.n	800e26a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e266:	2302      	movs	r3, #2
 800e268:	e0ff      	b.n	800e46a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	2201      	movs	r2, #1
 800e26e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2b14      	cmp	r3, #20
 800e276:	f200 80f0 	bhi.w	800e45a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e27a:	a201      	add	r2, pc, #4	@ (adr r2, 800e280 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e280:	0800e2d5 	.word	0x0800e2d5
 800e284:	0800e45b 	.word	0x0800e45b
 800e288:	0800e45b 	.word	0x0800e45b
 800e28c:	0800e45b 	.word	0x0800e45b
 800e290:	0800e315 	.word	0x0800e315
 800e294:	0800e45b 	.word	0x0800e45b
 800e298:	0800e45b 	.word	0x0800e45b
 800e29c:	0800e45b 	.word	0x0800e45b
 800e2a0:	0800e357 	.word	0x0800e357
 800e2a4:	0800e45b 	.word	0x0800e45b
 800e2a8:	0800e45b 	.word	0x0800e45b
 800e2ac:	0800e45b 	.word	0x0800e45b
 800e2b0:	0800e397 	.word	0x0800e397
 800e2b4:	0800e45b 	.word	0x0800e45b
 800e2b8:	0800e45b 	.word	0x0800e45b
 800e2bc:	0800e45b 	.word	0x0800e45b
 800e2c0:	0800e3d9 	.word	0x0800e3d9
 800e2c4:	0800e45b 	.word	0x0800e45b
 800e2c8:	0800e45b 	.word	0x0800e45b
 800e2cc:	0800e45b 	.word	0x0800e45b
 800e2d0:	0800e419 	.word	0x0800e419
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	68b9      	ldr	r1, [r7, #8]
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f000 fa96 	bl	800e80c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	699a      	ldr	r2, [r3, #24]
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f042 0208 	orr.w	r2, r2, #8
 800e2ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	699a      	ldr	r2, [r3, #24]
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f022 0204 	bic.w	r2, r2, #4
 800e2fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	6999      	ldr	r1, [r3, #24]
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	691a      	ldr	r2, [r3, #16]
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	430a      	orrs	r2, r1
 800e310:	619a      	str	r2, [r3, #24]
      break;
 800e312:	e0a5      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	68b9      	ldr	r1, [r7, #8]
 800e31a:	4618      	mov	r0, r3
 800e31c:	f000 fb06 	bl	800e92c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	699a      	ldr	r2, [r3, #24]
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e32e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	699a      	ldr	r2, [r3, #24]
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e33e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	6999      	ldr	r1, [r3, #24]
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	691b      	ldr	r3, [r3, #16]
 800e34a:	021a      	lsls	r2, r3, #8
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	430a      	orrs	r2, r1
 800e352:	619a      	str	r2, [r3, #24]
      break;
 800e354:	e084      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	68b9      	ldr	r1, [r7, #8]
 800e35c:	4618      	mov	r0, r3
 800e35e:	f000 fb6f 	bl	800ea40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	69da      	ldr	r2, [r3, #28]
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f042 0208 	orr.w	r2, r2, #8
 800e370:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	69da      	ldr	r2, [r3, #28]
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f022 0204 	bic.w	r2, r2, #4
 800e380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	69d9      	ldr	r1, [r3, #28]
 800e388:	68bb      	ldr	r3, [r7, #8]
 800e38a:	691a      	ldr	r2, [r3, #16]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	430a      	orrs	r2, r1
 800e392:	61da      	str	r2, [r3, #28]
      break;
 800e394:	e064      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	68b9      	ldr	r1, [r7, #8]
 800e39c:	4618      	mov	r0, r3
 800e39e:	f000 fbd7 	bl	800eb50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	69da      	ldr	r2, [r3, #28]
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e3b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	69da      	ldr	r2, [r3, #28]
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e3c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	69d9      	ldr	r1, [r3, #28]
 800e3c8:	68bb      	ldr	r3, [r7, #8]
 800e3ca:	691b      	ldr	r3, [r3, #16]
 800e3cc:	021a      	lsls	r2, r3, #8
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	430a      	orrs	r2, r1
 800e3d4:	61da      	str	r2, [r3, #28]
      break;
 800e3d6:	e043      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	68b9      	ldr	r1, [r7, #8]
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f000 fc20 	bl	800ec24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f042 0208 	orr.w	r2, r2, #8
 800e3f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f022 0204 	bic.w	r2, r2, #4
 800e402:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e40a:	68bb      	ldr	r3, [r7, #8]
 800e40c:	691a      	ldr	r2, [r3, #16]
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	430a      	orrs	r2, r1
 800e414:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e416:	e023      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	68b9      	ldr	r1, [r7, #8]
 800e41e:	4618      	mov	r0, r3
 800e420:	f000 fc64 	bl	800ecec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e432:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e442:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e44a:	68bb      	ldr	r3, [r7, #8]
 800e44c:	691b      	ldr	r3, [r3, #16]
 800e44e:	021a      	lsls	r2, r3, #8
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	430a      	orrs	r2, r1
 800e456:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e458:	e002      	b.n	800e460 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e45a:	2301      	movs	r3, #1
 800e45c:	75fb      	strb	r3, [r7, #23]
      break;
 800e45e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	2200      	movs	r2, #0
 800e464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e468:	7dfb      	ldrb	r3, [r7, #23]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3718      	adds	r7, #24
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop

0800e474 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b084      	sub	sp, #16
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
 800e47c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e47e:	2300      	movs	r3, #0
 800e480:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d101      	bne.n	800e490 <HAL_TIM_ConfigClockSource+0x1c>
 800e48c:	2302      	movs	r3, #2
 800e48e:	e0dc      	b.n	800e64a <HAL_TIM_ConfigClockSource+0x1d6>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2201      	movs	r2, #1
 800e494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	2202      	movs	r2, #2
 800e49c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	689b      	ldr	r3, [r3, #8]
 800e4a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e4a8:	68ba      	ldr	r2, [r7, #8]
 800e4aa:	4b6a      	ldr	r3, [pc, #424]	@ (800e654 <HAL_TIM_ConfigClockSource+0x1e0>)
 800e4ac:	4013      	ands	r3, r2
 800e4ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e4b0:	68bb      	ldr	r3, [r7, #8]
 800e4b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e4b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	68ba      	ldr	r2, [r7, #8]
 800e4be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	4a64      	ldr	r2, [pc, #400]	@ (800e658 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e4c6:	4293      	cmp	r3, r2
 800e4c8:	f000 80a9 	beq.w	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e4cc:	4a62      	ldr	r2, [pc, #392]	@ (800e658 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e4ce:	4293      	cmp	r3, r2
 800e4d0:	f200 80ae 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e4d4:	4a61      	ldr	r2, [pc, #388]	@ (800e65c <HAL_TIM_ConfigClockSource+0x1e8>)
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	f000 80a1 	beq.w	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e4dc:	4a5f      	ldr	r2, [pc, #380]	@ (800e65c <HAL_TIM_ConfigClockSource+0x1e8>)
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	f200 80a6 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e4e4:	4a5e      	ldr	r2, [pc, #376]	@ (800e660 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	f000 8099 	beq.w	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e4ec:	4a5c      	ldr	r2, [pc, #368]	@ (800e660 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e4ee:	4293      	cmp	r3, r2
 800e4f0:	f200 809e 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e4f4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e4f8:	f000 8091 	beq.w	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e4fc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e500:	f200 8096 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e504:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e508:	f000 8089 	beq.w	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e50c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e510:	f200 808e 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e518:	d03e      	beq.n	800e598 <HAL_TIM_ConfigClockSource+0x124>
 800e51a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e51e:	f200 8087 	bhi.w	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e526:	f000 8086 	beq.w	800e636 <HAL_TIM_ConfigClockSource+0x1c2>
 800e52a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e52e:	d87f      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e530:	2b70      	cmp	r3, #112	@ 0x70
 800e532:	d01a      	beq.n	800e56a <HAL_TIM_ConfigClockSource+0xf6>
 800e534:	2b70      	cmp	r3, #112	@ 0x70
 800e536:	d87b      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e538:	2b60      	cmp	r3, #96	@ 0x60
 800e53a:	d050      	beq.n	800e5de <HAL_TIM_ConfigClockSource+0x16a>
 800e53c:	2b60      	cmp	r3, #96	@ 0x60
 800e53e:	d877      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e540:	2b50      	cmp	r3, #80	@ 0x50
 800e542:	d03c      	beq.n	800e5be <HAL_TIM_ConfigClockSource+0x14a>
 800e544:	2b50      	cmp	r3, #80	@ 0x50
 800e546:	d873      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e548:	2b40      	cmp	r3, #64	@ 0x40
 800e54a:	d058      	beq.n	800e5fe <HAL_TIM_ConfigClockSource+0x18a>
 800e54c:	2b40      	cmp	r3, #64	@ 0x40
 800e54e:	d86f      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e550:	2b30      	cmp	r3, #48	@ 0x30
 800e552:	d064      	beq.n	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e554:	2b30      	cmp	r3, #48	@ 0x30
 800e556:	d86b      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e558:	2b20      	cmp	r3, #32
 800e55a:	d060      	beq.n	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e55c:	2b20      	cmp	r3, #32
 800e55e:	d867      	bhi.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
 800e560:	2b00      	cmp	r3, #0
 800e562:	d05c      	beq.n	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e564:	2b10      	cmp	r3, #16
 800e566:	d05a      	beq.n	800e61e <HAL_TIM_ConfigClockSource+0x1aa>
 800e568:	e062      	b.n	800e630 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e57a:	f000 fc9b 	bl	800eeb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	689b      	ldr	r3, [r3, #8]
 800e584:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e58c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	68ba      	ldr	r2, [r7, #8]
 800e594:	609a      	str	r2, [r3, #8]
      break;
 800e596:	e04f      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e5a8:	f000 fc84 	bl	800eeb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	689a      	ldr	r2, [r3, #8]
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e5ba:	609a      	str	r2, [r3, #8]
      break;
 800e5bc:	e03c      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	f000 fbf4 	bl	800edb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	2150      	movs	r1, #80	@ 0x50
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f000 fc4e 	bl	800ee78 <TIM_ITRx_SetConfig>
      break;
 800e5dc:	e02c      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	f000 fc13 	bl	800ee16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	2160      	movs	r1, #96	@ 0x60
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f000 fc3e 	bl	800ee78 <TIM_ITRx_SetConfig>
      break;
 800e5fc:	e01c      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e60a:	461a      	mov	r2, r3
 800e60c:	f000 fbd4 	bl	800edb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	2140      	movs	r1, #64	@ 0x40
 800e616:	4618      	mov	r0, r3
 800e618:	f000 fc2e 	bl	800ee78 <TIM_ITRx_SetConfig>
      break;
 800e61c:	e00c      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	4619      	mov	r1, r3
 800e628:	4610      	mov	r0, r2
 800e62a:	f000 fc25 	bl	800ee78 <TIM_ITRx_SetConfig>
      break;
 800e62e:	e003      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e630:	2301      	movs	r3, #1
 800e632:	73fb      	strb	r3, [r7, #15]
      break;
 800e634:	e000      	b.n	800e638 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e636:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	2201      	movs	r2, #1
 800e63c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	2200      	movs	r2, #0
 800e644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e648:	7bfb      	ldrb	r3, [r7, #15]
}
 800e64a:	4618      	mov	r0, r3
 800e64c:	3710      	adds	r7, #16
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
 800e652:	bf00      	nop
 800e654:	ffceff88 	.word	0xffceff88
 800e658:	00100040 	.word	0x00100040
 800e65c:	00100030 	.word	0x00100030
 800e660:	00100020 	.word	0x00100020

0800e664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e664:	b480      	push	{r7}
 800e666:	b083      	sub	sp, #12
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e66c:	bf00      	nop
 800e66e:	370c      	adds	r7, #12
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr

0800e678 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e678:	b480      	push	{r7}
 800e67a:	b083      	sub	sp, #12
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e680:	bf00      	nop
 800e682:	370c      	adds	r7, #12
 800e684:	46bd      	mov	sp, r7
 800e686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68a:	4770      	bx	lr

0800e68c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e68c:	b480      	push	{r7}
 800e68e:	b083      	sub	sp, #12
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e694:	bf00      	nop
 800e696:	370c      	adds	r7, #12
 800e698:	46bd      	mov	sp, r7
 800e69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69e:	4770      	bx	lr

0800e6a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b083      	sub	sp, #12
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e6a8:	bf00      	nop
 800e6aa:	370c      	adds	r7, #12
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b2:	4770      	bx	lr

0800e6b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b085      	sub	sp, #20
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
 800e6bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	4a47      	ldr	r2, [pc, #284]	@ (800e7e4 <TIM_Base_SetConfig+0x130>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d013      	beq.n	800e6f4 <TIM_Base_SetConfig+0x40>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6d2:	d00f      	beq.n	800e6f4 <TIM_Base_SetConfig+0x40>
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	4a44      	ldr	r2, [pc, #272]	@ (800e7e8 <TIM_Base_SetConfig+0x134>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d00b      	beq.n	800e6f4 <TIM_Base_SetConfig+0x40>
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	4a43      	ldr	r2, [pc, #268]	@ (800e7ec <TIM_Base_SetConfig+0x138>)
 800e6e0:	4293      	cmp	r3, r2
 800e6e2:	d007      	beq.n	800e6f4 <TIM_Base_SetConfig+0x40>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	4a42      	ldr	r2, [pc, #264]	@ (800e7f0 <TIM_Base_SetConfig+0x13c>)
 800e6e8:	4293      	cmp	r3, r2
 800e6ea:	d003      	beq.n	800e6f4 <TIM_Base_SetConfig+0x40>
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	4a41      	ldr	r2, [pc, #260]	@ (800e7f4 <TIM_Base_SetConfig+0x140>)
 800e6f0:	4293      	cmp	r3, r2
 800e6f2:	d108      	bne.n	800e706 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	685b      	ldr	r3, [r3, #4]
 800e700:	68fa      	ldr	r2, [r7, #12]
 800e702:	4313      	orrs	r3, r2
 800e704:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	4a36      	ldr	r2, [pc, #216]	@ (800e7e4 <TIM_Base_SetConfig+0x130>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d027      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e714:	d023      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	4a33      	ldr	r2, [pc, #204]	@ (800e7e8 <TIM_Base_SetConfig+0x134>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d01f      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	4a32      	ldr	r2, [pc, #200]	@ (800e7ec <TIM_Base_SetConfig+0x138>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d01b      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	4a31      	ldr	r2, [pc, #196]	@ (800e7f0 <TIM_Base_SetConfig+0x13c>)
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d017      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	4a30      	ldr	r2, [pc, #192]	@ (800e7f4 <TIM_Base_SetConfig+0x140>)
 800e732:	4293      	cmp	r3, r2
 800e734:	d013      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	4a2f      	ldr	r2, [pc, #188]	@ (800e7f8 <TIM_Base_SetConfig+0x144>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d00f      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	4a2e      	ldr	r2, [pc, #184]	@ (800e7fc <TIM_Base_SetConfig+0x148>)
 800e742:	4293      	cmp	r3, r2
 800e744:	d00b      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	4a2d      	ldr	r2, [pc, #180]	@ (800e800 <TIM_Base_SetConfig+0x14c>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d007      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	4a2c      	ldr	r2, [pc, #176]	@ (800e804 <TIM_Base_SetConfig+0x150>)
 800e752:	4293      	cmp	r3, r2
 800e754:	d003      	beq.n	800e75e <TIM_Base_SetConfig+0xaa>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	4a2b      	ldr	r2, [pc, #172]	@ (800e808 <TIM_Base_SetConfig+0x154>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d108      	bne.n	800e770 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e764:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	68db      	ldr	r3, [r3, #12]
 800e76a:	68fa      	ldr	r2, [r7, #12]
 800e76c:	4313      	orrs	r3, r2
 800e76e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	695b      	ldr	r3, [r3, #20]
 800e77a:	4313      	orrs	r3, r2
 800e77c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e77e:	683b      	ldr	r3, [r7, #0]
 800e780:	689a      	ldr	r2, [r3, #8]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	681a      	ldr	r2, [r3, #0]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a14      	ldr	r2, [pc, #80]	@ (800e7e4 <TIM_Base_SetConfig+0x130>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d00f      	beq.n	800e7b6 <TIM_Base_SetConfig+0x102>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a16      	ldr	r2, [pc, #88]	@ (800e7f4 <TIM_Base_SetConfig+0x140>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d00b      	beq.n	800e7b6 <TIM_Base_SetConfig+0x102>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a15      	ldr	r2, [pc, #84]	@ (800e7f8 <TIM_Base_SetConfig+0x144>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d007      	beq.n	800e7b6 <TIM_Base_SetConfig+0x102>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	4a14      	ldr	r2, [pc, #80]	@ (800e7fc <TIM_Base_SetConfig+0x148>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d003      	beq.n	800e7b6 <TIM_Base_SetConfig+0x102>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	4a13      	ldr	r2, [pc, #76]	@ (800e800 <TIM_Base_SetConfig+0x14c>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d103      	bne.n	800e7be <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	691a      	ldr	r2, [r3, #16]
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	f043 0204 	orr.w	r2, r3, #4
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	68fa      	ldr	r2, [r7, #12]
 800e7d4:	601a      	str	r2, [r3, #0]
}
 800e7d6:	bf00      	nop
 800e7d8:	3714      	adds	r7, #20
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e0:	4770      	bx	lr
 800e7e2:	bf00      	nop
 800e7e4:	40010000 	.word	0x40010000
 800e7e8:	40000400 	.word	0x40000400
 800e7ec:	40000800 	.word	0x40000800
 800e7f0:	40000c00 	.word	0x40000c00
 800e7f4:	40010400 	.word	0x40010400
 800e7f8:	40014000 	.word	0x40014000
 800e7fc:	40014400 	.word	0x40014400
 800e800:	40014800 	.word	0x40014800
 800e804:	4000e000 	.word	0x4000e000
 800e808:	4000e400 	.word	0x4000e400

0800e80c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b087      	sub	sp, #28
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6a1b      	ldr	r3, [r3, #32]
 800e81a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6a1b      	ldr	r3, [r3, #32]
 800e820:	f023 0201 	bic.w	r2, r3, #1
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	699b      	ldr	r3, [r3, #24]
 800e832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e834:	68fa      	ldr	r2, [r7, #12]
 800e836:	4b37      	ldr	r3, [pc, #220]	@ (800e914 <TIM_OC1_SetConfig+0x108>)
 800e838:	4013      	ands	r3, r2
 800e83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	f023 0303 	bic.w	r3, r3, #3
 800e842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	68fa      	ldr	r2, [r7, #12]
 800e84a:	4313      	orrs	r3, r2
 800e84c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	f023 0302 	bic.w	r3, r3, #2
 800e854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	689b      	ldr	r3, [r3, #8]
 800e85a:	697a      	ldr	r2, [r7, #20]
 800e85c:	4313      	orrs	r3, r2
 800e85e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	4a2d      	ldr	r2, [pc, #180]	@ (800e918 <TIM_OC1_SetConfig+0x10c>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d00f      	beq.n	800e888 <TIM_OC1_SetConfig+0x7c>
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	4a2c      	ldr	r2, [pc, #176]	@ (800e91c <TIM_OC1_SetConfig+0x110>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d00b      	beq.n	800e888 <TIM_OC1_SetConfig+0x7c>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	4a2b      	ldr	r2, [pc, #172]	@ (800e920 <TIM_OC1_SetConfig+0x114>)
 800e874:	4293      	cmp	r3, r2
 800e876:	d007      	beq.n	800e888 <TIM_OC1_SetConfig+0x7c>
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	4a2a      	ldr	r2, [pc, #168]	@ (800e924 <TIM_OC1_SetConfig+0x118>)
 800e87c:	4293      	cmp	r3, r2
 800e87e:	d003      	beq.n	800e888 <TIM_OC1_SetConfig+0x7c>
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	4a29      	ldr	r2, [pc, #164]	@ (800e928 <TIM_OC1_SetConfig+0x11c>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d10c      	bne.n	800e8a2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	f023 0308 	bic.w	r3, r3, #8
 800e88e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	68db      	ldr	r3, [r3, #12]
 800e894:	697a      	ldr	r2, [r7, #20]
 800e896:	4313      	orrs	r3, r2
 800e898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e89a:	697b      	ldr	r3, [r7, #20]
 800e89c:	f023 0304 	bic.w	r3, r3, #4
 800e8a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	4a1c      	ldr	r2, [pc, #112]	@ (800e918 <TIM_OC1_SetConfig+0x10c>)
 800e8a6:	4293      	cmp	r3, r2
 800e8a8:	d00f      	beq.n	800e8ca <TIM_OC1_SetConfig+0xbe>
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	4a1b      	ldr	r2, [pc, #108]	@ (800e91c <TIM_OC1_SetConfig+0x110>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d00b      	beq.n	800e8ca <TIM_OC1_SetConfig+0xbe>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	4a1a      	ldr	r2, [pc, #104]	@ (800e920 <TIM_OC1_SetConfig+0x114>)
 800e8b6:	4293      	cmp	r3, r2
 800e8b8:	d007      	beq.n	800e8ca <TIM_OC1_SetConfig+0xbe>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	4a19      	ldr	r2, [pc, #100]	@ (800e924 <TIM_OC1_SetConfig+0x118>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d003      	beq.n	800e8ca <TIM_OC1_SetConfig+0xbe>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4a18      	ldr	r2, [pc, #96]	@ (800e928 <TIM_OC1_SetConfig+0x11c>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d111      	bne.n	800e8ee <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e8ca:	693b      	ldr	r3, [r7, #16]
 800e8cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e8d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e8d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	695b      	ldr	r3, [r3, #20]
 800e8de:	693a      	ldr	r2, [r7, #16]
 800e8e0:	4313      	orrs	r3, r2
 800e8e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	699b      	ldr	r3, [r3, #24]
 800e8e8:	693a      	ldr	r2, [r7, #16]
 800e8ea:	4313      	orrs	r3, r2
 800e8ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	693a      	ldr	r2, [r7, #16]
 800e8f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	68fa      	ldr	r2, [r7, #12]
 800e8f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	685a      	ldr	r2, [r3, #4]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	697a      	ldr	r2, [r7, #20]
 800e906:	621a      	str	r2, [r3, #32]
}
 800e908:	bf00      	nop
 800e90a:	371c      	adds	r7, #28
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr
 800e914:	fffeff8f 	.word	0xfffeff8f
 800e918:	40010000 	.word	0x40010000
 800e91c:	40010400 	.word	0x40010400
 800e920:	40014000 	.word	0x40014000
 800e924:	40014400 	.word	0x40014400
 800e928:	40014800 	.word	0x40014800

0800e92c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b087      	sub	sp, #28
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
 800e934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6a1b      	ldr	r3, [r3, #32]
 800e93a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6a1b      	ldr	r3, [r3, #32]
 800e940:	f023 0210 	bic.w	r2, r3, #16
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	685b      	ldr	r3, [r3, #4]
 800e94c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	699b      	ldr	r3, [r3, #24]
 800e952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e954:	68fa      	ldr	r2, [r7, #12]
 800e956:	4b34      	ldr	r3, [pc, #208]	@ (800ea28 <TIM_OC2_SetConfig+0xfc>)
 800e958:	4013      	ands	r3, r2
 800e95a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	021b      	lsls	r3, r3, #8
 800e96a:	68fa      	ldr	r2, [r7, #12]
 800e96c:	4313      	orrs	r3, r2
 800e96e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	f023 0320 	bic.w	r3, r3, #32
 800e976:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	689b      	ldr	r3, [r3, #8]
 800e97c:	011b      	lsls	r3, r3, #4
 800e97e:	697a      	ldr	r2, [r7, #20]
 800e980:	4313      	orrs	r3, r2
 800e982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a29      	ldr	r2, [pc, #164]	@ (800ea2c <TIM_OC2_SetConfig+0x100>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d003      	beq.n	800e994 <TIM_OC2_SetConfig+0x68>
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	4a28      	ldr	r2, [pc, #160]	@ (800ea30 <TIM_OC2_SetConfig+0x104>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d10d      	bne.n	800e9b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e99a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	68db      	ldr	r3, [r3, #12]
 800e9a0:	011b      	lsls	r3, r3, #4
 800e9a2:	697a      	ldr	r2, [r7, #20]
 800e9a4:	4313      	orrs	r3, r2
 800e9a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	4a1e      	ldr	r2, [pc, #120]	@ (800ea2c <TIM_OC2_SetConfig+0x100>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d00f      	beq.n	800e9d8 <TIM_OC2_SetConfig+0xac>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	4a1d      	ldr	r2, [pc, #116]	@ (800ea30 <TIM_OC2_SetConfig+0x104>)
 800e9bc:	4293      	cmp	r3, r2
 800e9be:	d00b      	beq.n	800e9d8 <TIM_OC2_SetConfig+0xac>
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	4a1c      	ldr	r2, [pc, #112]	@ (800ea34 <TIM_OC2_SetConfig+0x108>)
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	d007      	beq.n	800e9d8 <TIM_OC2_SetConfig+0xac>
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	4a1b      	ldr	r2, [pc, #108]	@ (800ea38 <TIM_OC2_SetConfig+0x10c>)
 800e9cc:	4293      	cmp	r3, r2
 800e9ce:	d003      	beq.n	800e9d8 <TIM_OC2_SetConfig+0xac>
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	4a1a      	ldr	r2, [pc, #104]	@ (800ea3c <TIM_OC2_SetConfig+0x110>)
 800e9d4:	4293      	cmp	r3, r2
 800e9d6:	d113      	bne.n	800ea00 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e9de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e9e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	695b      	ldr	r3, [r3, #20]
 800e9ec:	009b      	lsls	r3, r3, #2
 800e9ee:	693a      	ldr	r2, [r7, #16]
 800e9f0:	4313      	orrs	r3, r2
 800e9f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	699b      	ldr	r3, [r3, #24]
 800e9f8:	009b      	lsls	r3, r3, #2
 800e9fa:	693a      	ldr	r2, [r7, #16]
 800e9fc:	4313      	orrs	r3, r2
 800e9fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	693a      	ldr	r2, [r7, #16]
 800ea04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	68fa      	ldr	r2, [r7, #12]
 800ea0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	685a      	ldr	r2, [r3, #4]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	697a      	ldr	r2, [r7, #20]
 800ea18:	621a      	str	r2, [r3, #32]
}
 800ea1a:	bf00      	nop
 800ea1c:	371c      	adds	r7, #28
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop
 800ea28:	feff8fff 	.word	0xfeff8fff
 800ea2c:	40010000 	.word	0x40010000
 800ea30:	40010400 	.word	0x40010400
 800ea34:	40014000 	.word	0x40014000
 800ea38:	40014400 	.word	0x40014400
 800ea3c:	40014800 	.word	0x40014800

0800ea40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b087      	sub	sp, #28
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6a1b      	ldr	r3, [r3, #32]
 800ea4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6a1b      	ldr	r3, [r3, #32]
 800ea54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	69db      	ldr	r3, [r3, #28]
 800ea66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ea68:	68fa      	ldr	r2, [r7, #12]
 800ea6a:	4b33      	ldr	r3, [pc, #204]	@ (800eb38 <TIM_OC3_SetConfig+0xf8>)
 800ea6c:	4013      	ands	r3, r2
 800ea6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	f023 0303 	bic.w	r3, r3, #3
 800ea76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	68fa      	ldr	r2, [r7, #12]
 800ea7e:	4313      	orrs	r3, r2
 800ea80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ea88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	689b      	ldr	r3, [r3, #8]
 800ea8e:	021b      	lsls	r3, r3, #8
 800ea90:	697a      	ldr	r2, [r7, #20]
 800ea92:	4313      	orrs	r3, r2
 800ea94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	4a28      	ldr	r2, [pc, #160]	@ (800eb3c <TIM_OC3_SetConfig+0xfc>)
 800ea9a:	4293      	cmp	r3, r2
 800ea9c:	d003      	beq.n	800eaa6 <TIM_OC3_SetConfig+0x66>
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	4a27      	ldr	r2, [pc, #156]	@ (800eb40 <TIM_OC3_SetConfig+0x100>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d10d      	bne.n	800eac2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800eaa6:	697b      	ldr	r3, [r7, #20]
 800eaa8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eaac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	68db      	ldr	r3, [r3, #12]
 800eab2:	021b      	lsls	r3, r3, #8
 800eab4:	697a      	ldr	r2, [r7, #20]
 800eab6:	4313      	orrs	r3, r2
 800eab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eac0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	4a1d      	ldr	r2, [pc, #116]	@ (800eb3c <TIM_OC3_SetConfig+0xfc>)
 800eac6:	4293      	cmp	r3, r2
 800eac8:	d00f      	beq.n	800eaea <TIM_OC3_SetConfig+0xaa>
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	4a1c      	ldr	r2, [pc, #112]	@ (800eb40 <TIM_OC3_SetConfig+0x100>)
 800eace:	4293      	cmp	r3, r2
 800ead0:	d00b      	beq.n	800eaea <TIM_OC3_SetConfig+0xaa>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	4a1b      	ldr	r2, [pc, #108]	@ (800eb44 <TIM_OC3_SetConfig+0x104>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	d007      	beq.n	800eaea <TIM_OC3_SetConfig+0xaa>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	4a1a      	ldr	r2, [pc, #104]	@ (800eb48 <TIM_OC3_SetConfig+0x108>)
 800eade:	4293      	cmp	r3, r2
 800eae0:	d003      	beq.n	800eaea <TIM_OC3_SetConfig+0xaa>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	4a19      	ldr	r2, [pc, #100]	@ (800eb4c <TIM_OC3_SetConfig+0x10c>)
 800eae6:	4293      	cmp	r3, r2
 800eae8:	d113      	bne.n	800eb12 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eaea:	693b      	ldr	r3, [r7, #16]
 800eaec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eaf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eaf2:	693b      	ldr	r3, [r7, #16]
 800eaf4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800eaf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	695b      	ldr	r3, [r3, #20]
 800eafe:	011b      	lsls	r3, r3, #4
 800eb00:	693a      	ldr	r2, [r7, #16]
 800eb02:	4313      	orrs	r3, r2
 800eb04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	699b      	ldr	r3, [r3, #24]
 800eb0a:	011b      	lsls	r3, r3, #4
 800eb0c:	693a      	ldr	r2, [r7, #16]
 800eb0e:	4313      	orrs	r3, r2
 800eb10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	693a      	ldr	r2, [r7, #16]
 800eb16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	68fa      	ldr	r2, [r7, #12]
 800eb1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	685a      	ldr	r2, [r3, #4]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	697a      	ldr	r2, [r7, #20]
 800eb2a:	621a      	str	r2, [r3, #32]
}
 800eb2c:	bf00      	nop
 800eb2e:	371c      	adds	r7, #28
 800eb30:	46bd      	mov	sp, r7
 800eb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb36:	4770      	bx	lr
 800eb38:	fffeff8f 	.word	0xfffeff8f
 800eb3c:	40010000 	.word	0x40010000
 800eb40:	40010400 	.word	0x40010400
 800eb44:	40014000 	.word	0x40014000
 800eb48:	40014400 	.word	0x40014400
 800eb4c:	40014800 	.word	0x40014800

0800eb50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eb50:	b480      	push	{r7}
 800eb52:	b087      	sub	sp, #28
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6a1b      	ldr	r3, [r3, #32]
 800eb5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6a1b      	ldr	r3, [r3, #32]
 800eb64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	69db      	ldr	r3, [r3, #28]
 800eb76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800eb78:	68fa      	ldr	r2, [r7, #12]
 800eb7a:	4b24      	ldr	r3, [pc, #144]	@ (800ec0c <TIM_OC4_SetConfig+0xbc>)
 800eb7c:	4013      	ands	r3, r2
 800eb7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eb86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	021b      	lsls	r3, r3, #8
 800eb8e:	68fa      	ldr	r2, [r7, #12]
 800eb90:	4313      	orrs	r3, r2
 800eb92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800eb9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	689b      	ldr	r3, [r3, #8]
 800eba0:	031b      	lsls	r3, r3, #12
 800eba2:	693a      	ldr	r2, [r7, #16]
 800eba4:	4313      	orrs	r3, r2
 800eba6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	4a19      	ldr	r2, [pc, #100]	@ (800ec10 <TIM_OC4_SetConfig+0xc0>)
 800ebac:	4293      	cmp	r3, r2
 800ebae:	d00f      	beq.n	800ebd0 <TIM_OC4_SetConfig+0x80>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	4a18      	ldr	r2, [pc, #96]	@ (800ec14 <TIM_OC4_SetConfig+0xc4>)
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d00b      	beq.n	800ebd0 <TIM_OC4_SetConfig+0x80>
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	4a17      	ldr	r2, [pc, #92]	@ (800ec18 <TIM_OC4_SetConfig+0xc8>)
 800ebbc:	4293      	cmp	r3, r2
 800ebbe:	d007      	beq.n	800ebd0 <TIM_OC4_SetConfig+0x80>
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	4a16      	ldr	r2, [pc, #88]	@ (800ec1c <TIM_OC4_SetConfig+0xcc>)
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	d003      	beq.n	800ebd0 <TIM_OC4_SetConfig+0x80>
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	4a15      	ldr	r2, [pc, #84]	@ (800ec20 <TIM_OC4_SetConfig+0xd0>)
 800ebcc:	4293      	cmp	r3, r2
 800ebce:	d109      	bne.n	800ebe4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ebd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	695b      	ldr	r3, [r3, #20]
 800ebdc:	019b      	lsls	r3, r3, #6
 800ebde:	697a      	ldr	r2, [r7, #20]
 800ebe0:	4313      	orrs	r3, r2
 800ebe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	697a      	ldr	r2, [r7, #20]
 800ebe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	68fa      	ldr	r2, [r7, #12]
 800ebee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	685a      	ldr	r2, [r3, #4]
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	693a      	ldr	r2, [r7, #16]
 800ebfc:	621a      	str	r2, [r3, #32]
}
 800ebfe:	bf00      	nop
 800ec00:	371c      	adds	r7, #28
 800ec02:	46bd      	mov	sp, r7
 800ec04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec08:	4770      	bx	lr
 800ec0a:	bf00      	nop
 800ec0c:	feff8fff 	.word	0xfeff8fff
 800ec10:	40010000 	.word	0x40010000
 800ec14:	40010400 	.word	0x40010400
 800ec18:	40014000 	.word	0x40014000
 800ec1c:	40014400 	.word	0x40014400
 800ec20:	40014800 	.word	0x40014800

0800ec24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ec24:	b480      	push	{r7}
 800ec26:	b087      	sub	sp, #28
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
 800ec2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6a1b      	ldr	r3, [r3, #32]
 800ec32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6a1b      	ldr	r3, [r3, #32]
 800ec38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ec4c:	68fa      	ldr	r2, [r7, #12]
 800ec4e:	4b21      	ldr	r3, [pc, #132]	@ (800ecd4 <TIM_OC5_SetConfig+0xb0>)
 800ec50:	4013      	ands	r3, r2
 800ec52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	68fa      	ldr	r2, [r7, #12]
 800ec5a:	4313      	orrs	r3, r2
 800ec5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ec64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	689b      	ldr	r3, [r3, #8]
 800ec6a:	041b      	lsls	r3, r3, #16
 800ec6c:	693a      	ldr	r2, [r7, #16]
 800ec6e:	4313      	orrs	r3, r2
 800ec70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	4a18      	ldr	r2, [pc, #96]	@ (800ecd8 <TIM_OC5_SetConfig+0xb4>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	d00f      	beq.n	800ec9a <TIM_OC5_SetConfig+0x76>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	4a17      	ldr	r2, [pc, #92]	@ (800ecdc <TIM_OC5_SetConfig+0xb8>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d00b      	beq.n	800ec9a <TIM_OC5_SetConfig+0x76>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	4a16      	ldr	r2, [pc, #88]	@ (800ece0 <TIM_OC5_SetConfig+0xbc>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d007      	beq.n	800ec9a <TIM_OC5_SetConfig+0x76>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	4a15      	ldr	r2, [pc, #84]	@ (800ece4 <TIM_OC5_SetConfig+0xc0>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d003      	beq.n	800ec9a <TIM_OC5_SetConfig+0x76>
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	4a14      	ldr	r2, [pc, #80]	@ (800ece8 <TIM_OC5_SetConfig+0xc4>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	d109      	bne.n	800ecae <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eca0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800eca2:	683b      	ldr	r3, [r7, #0]
 800eca4:	695b      	ldr	r3, [r3, #20]
 800eca6:	021b      	lsls	r3, r3, #8
 800eca8:	697a      	ldr	r2, [r7, #20]
 800ecaa:	4313      	orrs	r3, r2
 800ecac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	697a      	ldr	r2, [r7, #20]
 800ecb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	685a      	ldr	r2, [r3, #4]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	693a      	ldr	r2, [r7, #16]
 800ecc6:	621a      	str	r2, [r3, #32]
}
 800ecc8:	bf00      	nop
 800ecca:	371c      	adds	r7, #28
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr
 800ecd4:	fffeff8f 	.word	0xfffeff8f
 800ecd8:	40010000 	.word	0x40010000
 800ecdc:	40010400 	.word	0x40010400
 800ece0:	40014000 	.word	0x40014000
 800ece4:	40014400 	.word	0x40014400
 800ece8:	40014800 	.word	0x40014800

0800ecec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ecec:	b480      	push	{r7}
 800ecee:	b087      	sub	sp, #28
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6a1b      	ldr	r3, [r3, #32]
 800ecfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	6a1b      	ldr	r3, [r3, #32]
 800ed00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ed14:	68fa      	ldr	r2, [r7, #12]
 800ed16:	4b22      	ldr	r3, [pc, #136]	@ (800eda0 <TIM_OC6_SetConfig+0xb4>)
 800ed18:	4013      	ands	r3, r2
 800ed1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	021b      	lsls	r3, r3, #8
 800ed22:	68fa      	ldr	r2, [r7, #12]
 800ed24:	4313      	orrs	r3, r2
 800ed26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ed28:	693b      	ldr	r3, [r7, #16]
 800ed2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ed2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	689b      	ldr	r3, [r3, #8]
 800ed34:	051b      	lsls	r3, r3, #20
 800ed36:	693a      	ldr	r2, [r7, #16]
 800ed38:	4313      	orrs	r3, r2
 800ed3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	4a19      	ldr	r2, [pc, #100]	@ (800eda4 <TIM_OC6_SetConfig+0xb8>)
 800ed40:	4293      	cmp	r3, r2
 800ed42:	d00f      	beq.n	800ed64 <TIM_OC6_SetConfig+0x78>
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	4a18      	ldr	r2, [pc, #96]	@ (800eda8 <TIM_OC6_SetConfig+0xbc>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d00b      	beq.n	800ed64 <TIM_OC6_SetConfig+0x78>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	4a17      	ldr	r2, [pc, #92]	@ (800edac <TIM_OC6_SetConfig+0xc0>)
 800ed50:	4293      	cmp	r3, r2
 800ed52:	d007      	beq.n	800ed64 <TIM_OC6_SetConfig+0x78>
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	4a16      	ldr	r2, [pc, #88]	@ (800edb0 <TIM_OC6_SetConfig+0xc4>)
 800ed58:	4293      	cmp	r3, r2
 800ed5a:	d003      	beq.n	800ed64 <TIM_OC6_SetConfig+0x78>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	4a15      	ldr	r2, [pc, #84]	@ (800edb4 <TIM_OC6_SetConfig+0xc8>)
 800ed60:	4293      	cmp	r3, r2
 800ed62:	d109      	bne.n	800ed78 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ed6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	695b      	ldr	r3, [r3, #20]
 800ed70:	029b      	lsls	r3, r3, #10
 800ed72:	697a      	ldr	r2, [r7, #20]
 800ed74:	4313      	orrs	r3, r2
 800ed76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	697a      	ldr	r2, [r7, #20]
 800ed7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	68fa      	ldr	r2, [r7, #12]
 800ed82:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	685a      	ldr	r2, [r3, #4]
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	693a      	ldr	r2, [r7, #16]
 800ed90:	621a      	str	r2, [r3, #32]
}
 800ed92:	bf00      	nop
 800ed94:	371c      	adds	r7, #28
 800ed96:	46bd      	mov	sp, r7
 800ed98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9c:	4770      	bx	lr
 800ed9e:	bf00      	nop
 800eda0:	feff8fff 	.word	0xfeff8fff
 800eda4:	40010000 	.word	0x40010000
 800eda8:	40010400 	.word	0x40010400
 800edac:	40014000 	.word	0x40014000
 800edb0:	40014400 	.word	0x40014400
 800edb4:	40014800 	.word	0x40014800

0800edb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800edb8:	b480      	push	{r7}
 800edba:	b087      	sub	sp, #28
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	60f8      	str	r0, [r7, #12]
 800edc0:	60b9      	str	r1, [r7, #8]
 800edc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	6a1b      	ldr	r3, [r3, #32]
 800edc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	6a1b      	ldr	r3, [r3, #32]
 800edce:	f023 0201 	bic.w	r2, r3, #1
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	699b      	ldr	r3, [r3, #24]
 800edda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eddc:	693b      	ldr	r3, [r7, #16]
 800edde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ede2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	011b      	lsls	r3, r3, #4
 800ede8:	693a      	ldr	r2, [r7, #16]
 800edea:	4313      	orrs	r3, r2
 800edec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	f023 030a 	bic.w	r3, r3, #10
 800edf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800edf6:	697a      	ldr	r2, [r7, #20]
 800edf8:	68bb      	ldr	r3, [r7, #8]
 800edfa:	4313      	orrs	r3, r2
 800edfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	693a      	ldr	r2, [r7, #16]
 800ee02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	697a      	ldr	r2, [r7, #20]
 800ee08:	621a      	str	r2, [r3, #32]
}
 800ee0a:	bf00      	nop
 800ee0c:	371c      	adds	r7, #28
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee14:	4770      	bx	lr

0800ee16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ee16:	b480      	push	{r7}
 800ee18:	b087      	sub	sp, #28
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	60f8      	str	r0, [r7, #12]
 800ee1e:	60b9      	str	r1, [r7, #8]
 800ee20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	6a1b      	ldr	r3, [r3, #32]
 800ee26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	6a1b      	ldr	r3, [r3, #32]
 800ee2c:	f023 0210 	bic.w	r2, r3, #16
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	699b      	ldr	r3, [r3, #24]
 800ee38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ee40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	031b      	lsls	r3, r3, #12
 800ee46:	693a      	ldr	r2, [r7, #16]
 800ee48:	4313      	orrs	r3, r2
 800ee4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ee4c:	697b      	ldr	r3, [r7, #20]
 800ee4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ee52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	011b      	lsls	r3, r3, #4
 800ee58:	697a      	ldr	r2, [r7, #20]
 800ee5a:	4313      	orrs	r3, r2
 800ee5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	693a      	ldr	r2, [r7, #16]
 800ee62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	697a      	ldr	r2, [r7, #20]
 800ee68:	621a      	str	r2, [r3, #32]
}
 800ee6a:	bf00      	nop
 800ee6c:	371c      	adds	r7, #28
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee74:	4770      	bx	lr
	...

0800ee78 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b085      	sub	sp, #20
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	689b      	ldr	r3, [r3, #8]
 800ee86:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ee88:	68fa      	ldr	r2, [r7, #12]
 800ee8a:	4b09      	ldr	r3, [pc, #36]	@ (800eeb0 <TIM_ITRx_SetConfig+0x38>)
 800ee8c:	4013      	ands	r3, r2
 800ee8e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ee90:	683a      	ldr	r2, [r7, #0]
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	4313      	orrs	r3, r2
 800ee96:	f043 0307 	orr.w	r3, r3, #7
 800ee9a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	68fa      	ldr	r2, [r7, #12]
 800eea0:	609a      	str	r2, [r3, #8]
}
 800eea2:	bf00      	nop
 800eea4:	3714      	adds	r7, #20
 800eea6:	46bd      	mov	sp, r7
 800eea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeac:	4770      	bx	lr
 800eeae:	bf00      	nop
 800eeb0:	ffcfff8f 	.word	0xffcfff8f

0800eeb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b087      	sub	sp, #28
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	60f8      	str	r0, [r7, #12]
 800eebc:	60b9      	str	r1, [r7, #8]
 800eebe:	607a      	str	r2, [r7, #4]
 800eec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	689b      	ldr	r3, [r3, #8]
 800eec6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eece:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	021a      	lsls	r2, r3, #8
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	431a      	orrs	r2, r3
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	4313      	orrs	r3, r2
 800eedc:	697a      	ldr	r2, [r7, #20]
 800eede:	4313      	orrs	r3, r2
 800eee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	697a      	ldr	r2, [r7, #20]
 800eee6:	609a      	str	r2, [r3, #8]
}
 800eee8:	bf00      	nop
 800eeea:	371c      	adds	r7, #28
 800eeec:	46bd      	mov	sp, r7
 800eeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef2:	4770      	bx	lr

0800eef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eef4:	b480      	push	{r7}
 800eef6:	b087      	sub	sp, #28
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	f003 031f 	and.w	r3, r3, #31
 800ef06:	2201      	movs	r2, #1
 800ef08:	fa02 f303 	lsl.w	r3, r2, r3
 800ef0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	6a1a      	ldr	r2, [r3, #32]
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	43db      	mvns	r3, r3
 800ef16:	401a      	ands	r2, r3
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	6a1a      	ldr	r2, [r3, #32]
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	f003 031f 	and.w	r3, r3, #31
 800ef26:	6879      	ldr	r1, [r7, #4]
 800ef28:	fa01 f303 	lsl.w	r3, r1, r3
 800ef2c:	431a      	orrs	r2, r3
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	621a      	str	r2, [r3, #32]
}
 800ef32:	bf00      	nop
 800ef34:	371c      	adds	r7, #28
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr
	...

0800ef40 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b084      	sub	sp, #16
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ef4a:	683b      	ldr	r3, [r7, #0]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d109      	bne.n	800ef64 <HAL_TIMEx_PWMN_Start+0x24>
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef56:	b2db      	uxtb	r3, r3
 800ef58:	2b01      	cmp	r3, #1
 800ef5a:	bf14      	ite	ne
 800ef5c:	2301      	movne	r3, #1
 800ef5e:	2300      	moveq	r3, #0
 800ef60:	b2db      	uxtb	r3, r3
 800ef62:	e022      	b.n	800efaa <HAL_TIMEx_PWMN_Start+0x6a>
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	2b04      	cmp	r3, #4
 800ef68:	d109      	bne.n	800ef7e <HAL_TIMEx_PWMN_Start+0x3e>
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef70:	b2db      	uxtb	r3, r3
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	bf14      	ite	ne
 800ef76:	2301      	movne	r3, #1
 800ef78:	2300      	moveq	r3, #0
 800ef7a:	b2db      	uxtb	r3, r3
 800ef7c:	e015      	b.n	800efaa <HAL_TIMEx_PWMN_Start+0x6a>
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	2b08      	cmp	r3, #8
 800ef82:	d109      	bne.n	800ef98 <HAL_TIMEx_PWMN_Start+0x58>
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ef8a:	b2db      	uxtb	r3, r3
 800ef8c:	2b01      	cmp	r3, #1
 800ef8e:	bf14      	ite	ne
 800ef90:	2301      	movne	r3, #1
 800ef92:	2300      	moveq	r3, #0
 800ef94:	b2db      	uxtb	r3, r3
 800ef96:	e008      	b.n	800efaa <HAL_TIMEx_PWMN_Start+0x6a>
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800ef9e:	b2db      	uxtb	r3, r3
 800efa0:	2b01      	cmp	r3, #1
 800efa2:	bf14      	ite	ne
 800efa4:	2301      	movne	r3, #1
 800efa6:	2300      	moveq	r3, #0
 800efa8:	b2db      	uxtb	r3, r3
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d001      	beq.n	800efb2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800efae:	2301      	movs	r3, #1
 800efb0:	e07d      	b.n	800f0ae <HAL_TIMEx_PWMN_Start+0x16e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d104      	bne.n	800efc2 <HAL_TIMEx_PWMN_Start+0x82>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	2202      	movs	r2, #2
 800efbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800efc0:	e013      	b.n	800efea <HAL_TIMEx_PWMN_Start+0xaa>
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	2b04      	cmp	r3, #4
 800efc6:	d104      	bne.n	800efd2 <HAL_TIMEx_PWMN_Start+0x92>
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2202      	movs	r2, #2
 800efcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800efd0:	e00b      	b.n	800efea <HAL_TIMEx_PWMN_Start+0xaa>
 800efd2:	683b      	ldr	r3, [r7, #0]
 800efd4:	2b08      	cmp	r3, #8
 800efd6:	d104      	bne.n	800efe2 <HAL_TIMEx_PWMN_Start+0xa2>
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2202      	movs	r2, #2
 800efdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800efe0:	e003      	b.n	800efea <HAL_TIMEx_PWMN_Start+0xaa>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	2202      	movs	r2, #2
 800efe6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	2204      	movs	r2, #4
 800eff0:	6839      	ldr	r1, [r7, #0]
 800eff2:	4618      	mov	r0, r3
 800eff4:	f000 f9ba 	bl	800f36c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f006:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	4a2a      	ldr	r2, [pc, #168]	@ (800f0b8 <HAL_TIMEx_PWMN_Start+0x178>)
 800f00e:	4293      	cmp	r3, r2
 800f010:	d02c      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f01a:	d027      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	4a26      	ldr	r2, [pc, #152]	@ (800f0bc <HAL_TIMEx_PWMN_Start+0x17c>)
 800f022:	4293      	cmp	r3, r2
 800f024:	d022      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	4a25      	ldr	r2, [pc, #148]	@ (800f0c0 <HAL_TIMEx_PWMN_Start+0x180>)
 800f02c:	4293      	cmp	r3, r2
 800f02e:	d01d      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	4a23      	ldr	r2, [pc, #140]	@ (800f0c4 <HAL_TIMEx_PWMN_Start+0x184>)
 800f036:	4293      	cmp	r3, r2
 800f038:	d018      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	4a22      	ldr	r2, [pc, #136]	@ (800f0c8 <HAL_TIMEx_PWMN_Start+0x188>)
 800f040:	4293      	cmp	r3, r2
 800f042:	d013      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4a20      	ldr	r2, [pc, #128]	@ (800f0cc <HAL_TIMEx_PWMN_Start+0x18c>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d00e      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4a1f      	ldr	r2, [pc, #124]	@ (800f0d0 <HAL_TIMEx_PWMN_Start+0x190>)
 800f054:	4293      	cmp	r3, r2
 800f056:	d009      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	4a1d      	ldr	r2, [pc, #116]	@ (800f0d4 <HAL_TIMEx_PWMN_Start+0x194>)
 800f05e:	4293      	cmp	r3, r2
 800f060:	d004      	beq.n	800f06c <HAL_TIMEx_PWMN_Start+0x12c>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	4a1c      	ldr	r2, [pc, #112]	@ (800f0d8 <HAL_TIMEx_PWMN_Start+0x198>)
 800f068:	4293      	cmp	r3, r2
 800f06a:	d115      	bne.n	800f098 <HAL_TIMEx_PWMN_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	689a      	ldr	r2, [r3, #8]
 800f072:	4b1a      	ldr	r3, [pc, #104]	@ (800f0dc <HAL_TIMEx_PWMN_Start+0x19c>)
 800f074:	4013      	ands	r3, r2
 800f076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	2b06      	cmp	r3, #6
 800f07c:	d015      	beq.n	800f0aa <HAL_TIMEx_PWMN_Start+0x16a>
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f084:	d011      	beq.n	800f0aa <HAL_TIMEx_PWMN_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	f042 0201 	orr.w	r2, r2, #1
 800f094:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f096:	e008      	b.n	800f0aa <HAL_TIMEx_PWMN_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	681a      	ldr	r2, [r3, #0]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f042 0201 	orr.w	r2, r2, #1
 800f0a6:	601a      	str	r2, [r3, #0]
 800f0a8:	e000      	b.n	800f0ac <HAL_TIMEx_PWMN_Start+0x16c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f0ac:	2300      	movs	r3, #0
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3710      	adds	r7, #16
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	40010000 	.word	0x40010000
 800f0bc:	40000400 	.word	0x40000400
 800f0c0:	40000800 	.word	0x40000800
 800f0c4:	40000c00 	.word	0x40000c00
 800f0c8:	40010400 	.word	0x40010400
 800f0cc:	40001800 	.word	0x40001800
 800f0d0:	40014000 	.word	0x40014000
 800f0d4:	4000e000 	.word	0x4000e000
 800f0d8:	4000e400 	.word	0x4000e400
 800f0dc:	00010007 	.word	0x00010007

0800f0e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	b085      	sub	sp, #20
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
 800f0e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d101      	bne.n	800f0f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f0f4:	2302      	movs	r3, #2
 800f0f6:	e077      	b.n	800f1e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2201      	movs	r2, #1
 800f0fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2202      	movs	r2, #2
 800f104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	689b      	ldr	r3, [r3, #8]
 800f116:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	4a35      	ldr	r2, [pc, #212]	@ (800f1f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f11e:	4293      	cmp	r3, r2
 800f120:	d004      	beq.n	800f12c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	4a34      	ldr	r2, [pc, #208]	@ (800f1f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f128:	4293      	cmp	r3, r2
 800f12a:	d108      	bne.n	800f13e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f132:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	685b      	ldr	r3, [r3, #4]
 800f138:	68fa      	ldr	r2, [r7, #12]
 800f13a:	4313      	orrs	r3, r2
 800f13c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f144:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	68fa      	ldr	r2, [r7, #12]
 800f14c:	4313      	orrs	r3, r2
 800f14e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	4a25      	ldr	r2, [pc, #148]	@ (800f1f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f15e:	4293      	cmp	r3, r2
 800f160:	d02c      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f16a:	d027      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	4a22      	ldr	r2, [pc, #136]	@ (800f1fc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f172:	4293      	cmp	r3, r2
 800f174:	d022      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	4a21      	ldr	r2, [pc, #132]	@ (800f200 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f17c:	4293      	cmp	r3, r2
 800f17e:	d01d      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	4a1f      	ldr	r2, [pc, #124]	@ (800f204 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f186:	4293      	cmp	r3, r2
 800f188:	d018      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	4a1a      	ldr	r2, [pc, #104]	@ (800f1f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f190:	4293      	cmp	r3, r2
 800f192:	d013      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	4a1b      	ldr	r2, [pc, #108]	@ (800f208 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d00e      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	4a1a      	ldr	r2, [pc, #104]	@ (800f20c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800f1a4:	4293      	cmp	r3, r2
 800f1a6:	d009      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	4a18      	ldr	r2, [pc, #96]	@ (800f210 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d004      	beq.n	800f1bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	4a17      	ldr	r2, [pc, #92]	@ (800f214 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d10c      	bne.n	800f1d6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	689b      	ldr	r3, [r3, #8]
 800f1c8:	68ba      	ldr	r2, [r7, #8]
 800f1ca:	4313      	orrs	r3, r2
 800f1cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	68ba      	ldr	r2, [r7, #8]
 800f1d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2201      	movs	r2, #1
 800f1da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2200      	movs	r2, #0
 800f1e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f1e6:	2300      	movs	r3, #0
}
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	3714      	adds	r7, #20
 800f1ec:	46bd      	mov	sp, r7
 800f1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f2:	4770      	bx	lr
 800f1f4:	40010000 	.word	0x40010000
 800f1f8:	40010400 	.word	0x40010400
 800f1fc:	40000400 	.word	0x40000400
 800f200:	40000800 	.word	0x40000800
 800f204:	40000c00 	.word	0x40000c00
 800f208:	40001800 	.word	0x40001800
 800f20c:	40014000 	.word	0x40014000
 800f210:	4000e000 	.word	0x4000e000
 800f214:	4000e400 	.word	0x4000e400

0800f218 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f218:	b480      	push	{r7}
 800f21a:	b085      	sub	sp, #20
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f222:	2300      	movs	r3, #0
 800f224:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d101      	bne.n	800f234 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f230:	2302      	movs	r3, #2
 800f232:	e073      	b.n	800f31c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2201      	movs	r2, #1
 800f238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	68db      	ldr	r3, [r3, #12]
 800f246:	4313      	orrs	r3, r2
 800f248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	689b      	ldr	r3, [r3, #8]
 800f254:	4313      	orrs	r3, r2
 800f256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	685b      	ldr	r3, [r3, #4]
 800f262:	4313      	orrs	r3, r2
 800f264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	4313      	orrs	r3, r2
 800f272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	691b      	ldr	r3, [r3, #16]
 800f27e:	4313      	orrs	r3, r2
 800f280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	695b      	ldr	r3, [r3, #20]
 800f28c:	4313      	orrs	r3, r2
 800f28e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f29a:	4313      	orrs	r3, r2
 800f29c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	699b      	ldr	r3, [r3, #24]
 800f2a8:	041b      	lsls	r3, r3, #16
 800f2aa:	4313      	orrs	r3, r2
 800f2ac:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	69db      	ldr	r3, [r3, #28]
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	4a19      	ldr	r2, [pc, #100]	@ (800f328 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	d004      	beq.n	800f2d0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	4a18      	ldr	r2, [pc, #96]	@ (800f32c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800f2cc:	4293      	cmp	r3, r2
 800f2ce:	d11c      	bne.n	800f30a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2da:	051b      	lsls	r3, r3, #20
 800f2dc:	4313      	orrs	r3, r2
 800f2de:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	6a1b      	ldr	r3, [r3, #32]
 800f2ea:	4313      	orrs	r3, r2
 800f2ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f2f4:	683b      	ldr	r3, [r7, #0]
 800f2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f306:	4313      	orrs	r3, r2
 800f308:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	68fa      	ldr	r2, [r7, #12]
 800f310:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2200      	movs	r2, #0
 800f316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f31a:	2300      	movs	r3, #0
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	3714      	adds	r7, #20
 800f320:	46bd      	mov	sp, r7
 800f322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f326:	4770      	bx	lr
 800f328:	40010000 	.word	0x40010000
 800f32c:	40010400 	.word	0x40010400

0800f330 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f330:	b480      	push	{r7}
 800f332:	b083      	sub	sp, #12
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f338:	bf00      	nop
 800f33a:	370c      	adds	r7, #12
 800f33c:	46bd      	mov	sp, r7
 800f33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f342:	4770      	bx	lr

0800f344 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f344:	b480      	push	{r7}
 800f346:	b083      	sub	sp, #12
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f34c:	bf00      	nop
 800f34e:	370c      	adds	r7, #12
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr

0800f358 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f358:	b480      	push	{r7}
 800f35a:	b083      	sub	sp, #12
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f360:	bf00      	nop
 800f362:	370c      	adds	r7, #12
 800f364:	46bd      	mov	sp, r7
 800f366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36a:	4770      	bx	lr

0800f36c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800f36c:	b480      	push	{r7}
 800f36e:	b087      	sub	sp, #28
 800f370:	af00      	add	r7, sp, #0
 800f372:	60f8      	str	r0, [r7, #12]
 800f374:	60b9      	str	r1, [r7, #8]
 800f376:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	f003 030f 	and.w	r3, r3, #15
 800f37e:	2204      	movs	r2, #4
 800f380:	fa02 f303 	lsl.w	r3, r2, r3
 800f384:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	6a1a      	ldr	r2, [r3, #32]
 800f38a:	697b      	ldr	r3, [r7, #20]
 800f38c:	43db      	mvns	r3, r3
 800f38e:	401a      	ands	r2, r3
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	6a1a      	ldr	r2, [r3, #32]
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	f003 030f 	and.w	r3, r3, #15
 800f39e:	6879      	ldr	r1, [r7, #4]
 800f3a0:	fa01 f303 	lsl.w	r3, r1, r3
 800f3a4:	431a      	orrs	r2, r3
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	621a      	str	r2, [r3, #32]
}
 800f3aa:	bf00      	nop
 800f3ac:	371c      	adds	r7, #28
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b4:	4770      	bx	lr

0800f3b6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f3b6:	b580      	push	{r7, lr}
 800f3b8:	b082      	sub	sp, #8
 800f3ba:	af00      	add	r7, sp, #0
 800f3bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d101      	bne.n	800f3c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f3c4:	2301      	movs	r3, #1
 800f3c6:	e042      	b.n	800f44e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d106      	bne.n	800f3e0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	f7f3 f986 	bl	80026ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2224      	movs	r2, #36	@ 0x24
 800f3e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	681a      	ldr	r2, [r3, #0]
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f022 0201 	bic.w	r2, r2, #1
 800f3f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d002      	beq.n	800f406 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f400:	6878      	ldr	r0, [r7, #4]
 800f402:	f001 fc2d 	bl	8010c60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f000 fdbe 	bl	800ff88 <UART_SetConfig>
 800f40c:	4603      	mov	r3, r0
 800f40e:	2b01      	cmp	r3, #1
 800f410:	d101      	bne.n	800f416 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f412:	2301      	movs	r3, #1
 800f414:	e01b      	b.n	800f44e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	685a      	ldr	r2, [r3, #4]
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f424:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	689a      	ldr	r2, [r3, #8]
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f434:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	681a      	ldr	r2, [r3, #0]
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f042 0201 	orr.w	r2, r2, #1
 800f444:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f001 fcac 	bl	8010da4 <UART_CheckIdleState>
 800f44c:	4603      	mov	r3, r0
}
 800f44e:	4618      	mov	r0, r3
 800f450:	3708      	adds	r7, #8
 800f452:	46bd      	mov	sp, r7
 800f454:	bd80      	pop	{r7, pc}

0800f456 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f456:	b580      	push	{r7, lr}
 800f458:	b08a      	sub	sp, #40	@ 0x28
 800f45a:	af02      	add	r7, sp, #8
 800f45c:	60f8      	str	r0, [r7, #12]
 800f45e:	60b9      	str	r1, [r7, #8]
 800f460:	603b      	str	r3, [r7, #0]
 800f462:	4613      	mov	r3, r2
 800f464:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f46c:	2b20      	cmp	r3, #32
 800f46e:	d17b      	bne.n	800f568 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d002      	beq.n	800f47c <HAL_UART_Transmit+0x26>
 800f476:	88fb      	ldrh	r3, [r7, #6]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d101      	bne.n	800f480 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f47c:	2301      	movs	r3, #1
 800f47e:	e074      	b.n	800f56a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2200      	movs	r2, #0
 800f484:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	2221      	movs	r2, #33	@ 0x21
 800f48c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f490:	f7f3 fdf8 	bl	8003084 <HAL_GetTick>
 800f494:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	88fa      	ldrh	r2, [r7, #6]
 800f49a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	88fa      	ldrh	r2, [r7, #6]
 800f4a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	689b      	ldr	r3, [r3, #8]
 800f4aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4ae:	d108      	bne.n	800f4c2 <HAL_UART_Transmit+0x6c>
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	691b      	ldr	r3, [r3, #16]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d104      	bne.n	800f4c2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	61bb      	str	r3, [r7, #24]
 800f4c0:	e003      	b.n	800f4ca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f4ca:	e030      	b.n	800f52e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	9300      	str	r3, [sp, #0]
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	2180      	movs	r1, #128	@ 0x80
 800f4d6:	68f8      	ldr	r0, [r7, #12]
 800f4d8:	f001 fd0e 	bl	8010ef8 <UART_WaitOnFlagUntilTimeout>
 800f4dc:	4603      	mov	r3, r0
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d005      	beq.n	800f4ee <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	2220      	movs	r2, #32
 800f4e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f4ea:	2303      	movs	r3, #3
 800f4ec:	e03d      	b.n	800f56a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f4ee:	69fb      	ldr	r3, [r7, #28]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d10b      	bne.n	800f50c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f4f4:	69bb      	ldr	r3, [r7, #24]
 800f4f6:	881b      	ldrh	r3, [r3, #0]
 800f4f8:	461a      	mov	r2, r3
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f502:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f504:	69bb      	ldr	r3, [r7, #24]
 800f506:	3302      	adds	r3, #2
 800f508:	61bb      	str	r3, [r7, #24]
 800f50a:	e007      	b.n	800f51c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f50c:	69fb      	ldr	r3, [r7, #28]
 800f50e:	781a      	ldrb	r2, [r3, #0]
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f516:	69fb      	ldr	r3, [r7, #28]
 800f518:	3301      	adds	r3, #1
 800f51a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f522:	b29b      	uxth	r3, r3
 800f524:	3b01      	subs	r3, #1
 800f526:	b29a      	uxth	r2, r3
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f534:	b29b      	uxth	r3, r3
 800f536:	2b00      	cmp	r3, #0
 800f538:	d1c8      	bne.n	800f4cc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	9300      	str	r3, [sp, #0]
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	2200      	movs	r2, #0
 800f542:	2140      	movs	r1, #64	@ 0x40
 800f544:	68f8      	ldr	r0, [r7, #12]
 800f546:	f001 fcd7 	bl	8010ef8 <UART_WaitOnFlagUntilTimeout>
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d005      	beq.n	800f55c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	2220      	movs	r2, #32
 800f554:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f558:	2303      	movs	r3, #3
 800f55a:	e006      	b.n	800f56a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2220      	movs	r2, #32
 800f560:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f564:	2300      	movs	r3, #0
 800f566:	e000      	b.n	800f56a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f568:	2302      	movs	r3, #2
  }
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3720      	adds	r7, #32
 800f56e:	46bd      	mov	sp, r7
 800f570:	bd80      	pop	{r7, pc}

0800f572 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f572:	b580      	push	{r7, lr}
 800f574:	b08a      	sub	sp, #40	@ 0x28
 800f576:	af02      	add	r7, sp, #8
 800f578:	60f8      	str	r0, [r7, #12]
 800f57a:	60b9      	str	r1, [r7, #8]
 800f57c:	603b      	str	r3, [r7, #0]
 800f57e:	4613      	mov	r3, r2
 800f580:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f588:	2b20      	cmp	r3, #32
 800f58a:	f040 80b5 	bne.w	800f6f8 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d002      	beq.n	800f59a <HAL_UART_Receive+0x28>
 800f594:	88fb      	ldrh	r3, [r7, #6]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d101      	bne.n	800f59e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f59a:	2301      	movs	r3, #1
 800f59c:	e0ad      	b.n	800f6fa <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	2222      	movs	r2, #34	@ 0x22
 800f5aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f5b4:	f7f3 fd66 	bl	8003084 <HAL_GetTick>
 800f5b8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	88fa      	ldrh	r2, [r7, #6]
 800f5be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	88fa      	ldrh	r2, [r7, #6]
 800f5c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	689b      	ldr	r3, [r3, #8]
 800f5ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5d2:	d10e      	bne.n	800f5f2 <HAL_UART_Receive+0x80>
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	691b      	ldr	r3, [r3, #16]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d105      	bne.n	800f5e8 <HAL_UART_Receive+0x76>
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f5e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f5e6:	e02d      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	22ff      	movs	r2, #255	@ 0xff
 800f5ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f5f0:	e028      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	689b      	ldr	r3, [r3, #8]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d10d      	bne.n	800f616 <HAL_UART_Receive+0xa4>
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	691b      	ldr	r3, [r3, #16]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d104      	bne.n	800f60c <HAL_UART_Receive+0x9a>
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	22ff      	movs	r2, #255	@ 0xff
 800f606:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f60a:	e01b      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	227f      	movs	r2, #127	@ 0x7f
 800f610:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f614:	e016      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	689b      	ldr	r3, [r3, #8]
 800f61a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f61e:	d10d      	bne.n	800f63c <HAL_UART_Receive+0xca>
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	691b      	ldr	r3, [r3, #16]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d104      	bne.n	800f632 <HAL_UART_Receive+0xc0>
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	227f      	movs	r2, #127	@ 0x7f
 800f62c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f630:	e008      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	223f      	movs	r2, #63	@ 0x3f
 800f636:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f63a:	e003      	b.n	800f644 <HAL_UART_Receive+0xd2>
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	2200      	movs	r2, #0
 800f640:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f64a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	689b      	ldr	r3, [r3, #8]
 800f650:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f654:	d108      	bne.n	800f668 <HAL_UART_Receive+0xf6>
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	691b      	ldr	r3, [r3, #16]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d104      	bne.n	800f668 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f65e:	2300      	movs	r3, #0
 800f660:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f662:	68bb      	ldr	r3, [r7, #8]
 800f664:	61bb      	str	r3, [r7, #24]
 800f666:	e003      	b.n	800f670 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f668:	68bb      	ldr	r3, [r7, #8]
 800f66a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f66c:	2300      	movs	r3, #0
 800f66e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f670:	e036      	b.n	800f6e0 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f672:	683b      	ldr	r3, [r7, #0]
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	2200      	movs	r2, #0
 800f67a:	2120      	movs	r1, #32
 800f67c:	68f8      	ldr	r0, [r7, #12]
 800f67e:	f001 fc3b 	bl	8010ef8 <UART_WaitOnFlagUntilTimeout>
 800f682:	4603      	mov	r3, r0
 800f684:	2b00      	cmp	r3, #0
 800f686:	d005      	beq.n	800f694 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	2220      	movs	r2, #32
 800f68c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800f690:	2303      	movs	r3, #3
 800f692:	e032      	b.n	800f6fa <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f694:	69fb      	ldr	r3, [r7, #28]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d10c      	bne.n	800f6b4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6a0:	b29a      	uxth	r2, r3
 800f6a2:	8a7b      	ldrh	r3, [r7, #18]
 800f6a4:	4013      	ands	r3, r2
 800f6a6:	b29a      	uxth	r2, r3
 800f6a8:	69bb      	ldr	r3, [r7, #24]
 800f6aa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f6ac:	69bb      	ldr	r3, [r7, #24]
 800f6ae:	3302      	adds	r3, #2
 800f6b0:	61bb      	str	r3, [r7, #24]
 800f6b2:	e00c      	b.n	800f6ce <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6ba:	b2da      	uxtb	r2, r3
 800f6bc:	8a7b      	ldrh	r3, [r7, #18]
 800f6be:	b2db      	uxtb	r3, r3
 800f6c0:	4013      	ands	r3, r2
 800f6c2:	b2da      	uxtb	r2, r3
 800f6c4:	69fb      	ldr	r3, [r7, #28]
 800f6c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f6c8:	69fb      	ldr	r3, [r7, #28]
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	b29a      	uxth	r2, r3
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d1c2      	bne.n	800f672 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2220      	movs	r2, #32
 800f6f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	e000      	b.n	800f6fa <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f6f8:	2302      	movs	r3, #2
  }
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3720      	adds	r7, #32
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}
	...

0800f704 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b08a      	sub	sp, #40	@ 0x28
 800f708:	af00      	add	r7, sp, #0
 800f70a:	60f8      	str	r0, [r7, #12]
 800f70c:	60b9      	str	r1, [r7, #8]
 800f70e:	4613      	mov	r3, r2
 800f710:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f718:	2b20      	cmp	r3, #32
 800f71a:	d137      	bne.n	800f78c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f71c:	68bb      	ldr	r3, [r7, #8]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d002      	beq.n	800f728 <HAL_UART_Receive_IT+0x24>
 800f722:	88fb      	ldrh	r3, [r7, #6]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d101      	bne.n	800f72c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800f728:	2301      	movs	r3, #1
 800f72a:	e030      	b.n	800f78e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	2200      	movs	r2, #0
 800f730:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4a18      	ldr	r2, [pc, #96]	@ (800f798 <HAL_UART_Receive_IT+0x94>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d01f      	beq.n	800f77c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	685b      	ldr	r3, [r3, #4]
 800f742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f746:	2b00      	cmp	r3, #0
 800f748:	d018      	beq.n	800f77c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	e853 3f00 	ldrex	r3, [r3]
 800f756:	613b      	str	r3, [r7, #16]
   return(result);
 800f758:	693b      	ldr	r3, [r7, #16]
 800f75a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f75e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	461a      	mov	r2, r3
 800f766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f768:	623b      	str	r3, [r7, #32]
 800f76a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f76c:	69f9      	ldr	r1, [r7, #28]
 800f76e:	6a3a      	ldr	r2, [r7, #32]
 800f770:	e841 2300 	strex	r3, r2, [r1]
 800f774:	61bb      	str	r3, [r7, #24]
   return(result);
 800f776:	69bb      	ldr	r3, [r7, #24]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d1e6      	bne.n	800f74a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f77c:	88fb      	ldrh	r3, [r7, #6]
 800f77e:	461a      	mov	r2, r3
 800f780:	68b9      	ldr	r1, [r7, #8]
 800f782:	68f8      	ldr	r0, [r7, #12]
 800f784:	f001 fc26 	bl	8010fd4 <UART_Start_Receive_IT>
 800f788:	4603      	mov	r3, r0
 800f78a:	e000      	b.n	800f78e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f78c:	2302      	movs	r3, #2
  }
}
 800f78e:	4618      	mov	r0, r3
 800f790:	3728      	adds	r7, #40	@ 0x28
 800f792:	46bd      	mov	sp, r7
 800f794:	bd80      	pop	{r7, pc}
 800f796:	bf00      	nop
 800f798:	58000c00 	.word	0x58000c00

0800f79c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b0ba      	sub	sp, #232	@ 0xe8
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	69db      	ldr	r3, [r3, #28]
 800f7aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	689b      	ldr	r3, [r3, #8]
 800f7be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f7c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f7c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f7ca:	4013      	ands	r3, r2
 800f7cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f7d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d11b      	bne.n	800f810 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7dc:	f003 0320 	and.w	r3, r3, #32
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d015      	beq.n	800f810 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f7e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7e8:	f003 0320 	and.w	r3, r3, #32
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d105      	bne.n	800f7fc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f7f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d009      	beq.n	800f810 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f800:	2b00      	cmp	r3, #0
 800f802:	f000 8393 	beq.w	800ff2c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	4798      	blx	r3
      }
      return;
 800f80e:	e38d      	b.n	800ff2c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f810:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f814:	2b00      	cmp	r3, #0
 800f816:	f000 8123 	beq.w	800fa60 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f81a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f81e:	4b8d      	ldr	r3, [pc, #564]	@ (800fa54 <HAL_UART_IRQHandler+0x2b8>)
 800f820:	4013      	ands	r3, r2
 800f822:	2b00      	cmp	r3, #0
 800f824:	d106      	bne.n	800f834 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f826:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f82a:	4b8b      	ldr	r3, [pc, #556]	@ (800fa58 <HAL_UART_IRQHandler+0x2bc>)
 800f82c:	4013      	ands	r3, r2
 800f82e:	2b00      	cmp	r3, #0
 800f830:	f000 8116 	beq.w	800fa60 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f838:	f003 0301 	and.w	r3, r3, #1
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d011      	beq.n	800f864 <HAL_UART_IRQHandler+0xc8>
 800f840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d00b      	beq.n	800f864 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	2201      	movs	r2, #1
 800f852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f85a:	f043 0201 	orr.w	r2, r3, #1
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f868:	f003 0302 	and.w	r3, r3, #2
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d011      	beq.n	800f894 <HAL_UART_IRQHandler+0xf8>
 800f870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f874:	f003 0301 	and.w	r3, r3, #1
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d00b      	beq.n	800f894 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	2202      	movs	r2, #2
 800f882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f88a:	f043 0204 	orr.w	r2, r3, #4
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f898:	f003 0304 	and.w	r3, r3, #4
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d011      	beq.n	800f8c4 <HAL_UART_IRQHandler+0x128>
 800f8a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8a4:	f003 0301 	and.w	r3, r3, #1
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d00b      	beq.n	800f8c4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	2204      	movs	r2, #4
 800f8b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8ba:	f043 0202 	orr.w	r2, r3, #2
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f8c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8c8:	f003 0308 	and.w	r3, r3, #8
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d017      	beq.n	800f900 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f8d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8d4:	f003 0320 	and.w	r3, r3, #32
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d105      	bne.n	800f8e8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f8dc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f8e0:	4b5c      	ldr	r3, [pc, #368]	@ (800fa54 <HAL_UART_IRQHandler+0x2b8>)
 800f8e2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d00b      	beq.n	800f900 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	2208      	movs	r2, #8
 800f8ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8f6:	f043 0208 	orr.w	r2, r3, #8
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d012      	beq.n	800f932 <HAL_UART_IRQHandler+0x196>
 800f90c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f910:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f914:	2b00      	cmp	r3, #0
 800f916:	d00c      	beq.n	800f932 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f920:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f928:	f043 0220 	orr.w	r2, r3, #32
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f938:	2b00      	cmp	r3, #0
 800f93a:	f000 82f9 	beq.w	800ff30 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f93e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f942:	f003 0320 	and.w	r3, r3, #32
 800f946:	2b00      	cmp	r3, #0
 800f948:	d013      	beq.n	800f972 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f94a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f94e:	f003 0320 	and.w	r3, r3, #32
 800f952:	2b00      	cmp	r3, #0
 800f954:	d105      	bne.n	800f962 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f95a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d007      	beq.n	800f972 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f966:	2b00      	cmp	r3, #0
 800f968:	d003      	beq.n	800f972 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f96e:	6878      	ldr	r0, [r7, #4]
 800f970:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f978:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	689b      	ldr	r3, [r3, #8]
 800f982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f986:	2b40      	cmp	r3, #64	@ 0x40
 800f988:	d005      	beq.n	800f996 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f98a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f98e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f992:	2b00      	cmp	r3, #0
 800f994:	d054      	beq.n	800fa40 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f996:	6878      	ldr	r0, [r7, #4]
 800f998:	f001 fc3e 	bl	8011218 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	689b      	ldr	r3, [r3, #8]
 800f9a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9a6:	2b40      	cmp	r3, #64	@ 0x40
 800f9a8:	d146      	bne.n	800fa38 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	3308      	adds	r3, #8
 800f9b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f9b8:	e853 3f00 	ldrex	r3, [r3]
 800f9bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f9c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f9c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	3308      	adds	r3, #8
 800f9d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f9d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f9da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f9e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f9e6:	e841 2300 	strex	r3, r2, [r1]
 800f9ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f9ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d1d9      	bne.n	800f9aa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d017      	beq.n	800fa30 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa06:	4a15      	ldr	r2, [pc, #84]	@ (800fa5c <HAL_UART_IRQHandler+0x2c0>)
 800fa08:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa10:	4618      	mov	r0, r3
 800fa12:	f7f6 fb2d 	bl	8006070 <HAL_DMA_Abort_IT>
 800fa16:	4603      	mov	r3, r0
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d019      	beq.n	800fa50 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa24:	687a      	ldr	r2, [r7, #4]
 800fa26:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fa2a:	4610      	mov	r0, r2
 800fa2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa2e:	e00f      	b.n	800fa50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fa30:	6878      	ldr	r0, [r7, #4]
 800fa32:	f000 fa93 	bl	800ff5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa36:	e00b      	b.n	800fa50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fa38:	6878      	ldr	r0, [r7, #4]
 800fa3a:	f000 fa8f 	bl	800ff5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa3e:	e007      	b.n	800fa50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fa40:	6878      	ldr	r0, [r7, #4]
 800fa42:	f000 fa8b 	bl	800ff5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	2200      	movs	r2, #0
 800fa4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fa4e:	e26f      	b.n	800ff30 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa50:	bf00      	nop
    return;
 800fa52:	e26d      	b.n	800ff30 <HAL_UART_IRQHandler+0x794>
 800fa54:	10000001 	.word	0x10000001
 800fa58:	04000120 	.word	0x04000120
 800fa5c:	080112e5 	.word	0x080112e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa64:	2b01      	cmp	r3, #1
 800fa66:	f040 8203 	bne.w	800fe70 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fa6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa6e:	f003 0310 	and.w	r3, r3, #16
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	f000 81fc 	beq.w	800fe70 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fa78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa7c:	f003 0310 	and.w	r3, r3, #16
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f000 81f5 	beq.w	800fe70 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	2210      	movs	r2, #16
 800fa8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	689b      	ldr	r3, [r3, #8]
 800fa94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa98:	2b40      	cmp	r3, #64	@ 0x40
 800fa9a:	f040 816d 	bne.w	800fd78 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	4aa4      	ldr	r2, [pc, #656]	@ (800fd38 <HAL_UART_IRQHandler+0x59c>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d068      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	4aa1      	ldr	r2, [pc, #644]	@ (800fd3c <HAL_UART_IRQHandler+0x5a0>)
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d061      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	4a9f      	ldr	r2, [pc, #636]	@ (800fd40 <HAL_UART_IRQHandler+0x5a4>)
 800fac4:	4293      	cmp	r3, r2
 800fac6:	d05a      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	4a9c      	ldr	r2, [pc, #624]	@ (800fd44 <HAL_UART_IRQHandler+0x5a8>)
 800fad2:	4293      	cmp	r3, r2
 800fad4:	d053      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	4a9a      	ldr	r2, [pc, #616]	@ (800fd48 <HAL_UART_IRQHandler+0x5ac>)
 800fae0:	4293      	cmp	r3, r2
 800fae2:	d04c      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	4a97      	ldr	r2, [pc, #604]	@ (800fd4c <HAL_UART_IRQHandler+0x5b0>)
 800faee:	4293      	cmp	r3, r2
 800faf0:	d045      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	4a95      	ldr	r2, [pc, #596]	@ (800fd50 <HAL_UART_IRQHandler+0x5b4>)
 800fafc:	4293      	cmp	r3, r2
 800fafe:	d03e      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4a92      	ldr	r2, [pc, #584]	@ (800fd54 <HAL_UART_IRQHandler+0x5b8>)
 800fb0a:	4293      	cmp	r3, r2
 800fb0c:	d037      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	4a90      	ldr	r2, [pc, #576]	@ (800fd58 <HAL_UART_IRQHandler+0x5bc>)
 800fb18:	4293      	cmp	r3, r2
 800fb1a:	d030      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	4a8d      	ldr	r2, [pc, #564]	@ (800fd5c <HAL_UART_IRQHandler+0x5c0>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d029      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	4a8b      	ldr	r2, [pc, #556]	@ (800fd60 <HAL_UART_IRQHandler+0x5c4>)
 800fb34:	4293      	cmp	r3, r2
 800fb36:	d022      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4a88      	ldr	r2, [pc, #544]	@ (800fd64 <HAL_UART_IRQHandler+0x5c8>)
 800fb42:	4293      	cmp	r3, r2
 800fb44:	d01b      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	4a86      	ldr	r2, [pc, #536]	@ (800fd68 <HAL_UART_IRQHandler+0x5cc>)
 800fb50:	4293      	cmp	r3, r2
 800fb52:	d014      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	4a83      	ldr	r2, [pc, #524]	@ (800fd6c <HAL_UART_IRQHandler+0x5d0>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	d00d      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	4a81      	ldr	r2, [pc, #516]	@ (800fd70 <HAL_UART_IRQHandler+0x5d4>)
 800fb6c:	4293      	cmp	r3, r2
 800fb6e:	d006      	beq.n	800fb7e <HAL_UART_IRQHandler+0x3e2>
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	4a7e      	ldr	r2, [pc, #504]	@ (800fd74 <HAL_UART_IRQHandler+0x5d8>)
 800fb7a:	4293      	cmp	r3, r2
 800fb7c:	d106      	bne.n	800fb8c <HAL_UART_IRQHandler+0x3f0>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	685b      	ldr	r3, [r3, #4]
 800fb88:	b29b      	uxth	r3, r3
 800fb8a:	e005      	b.n	800fb98 <HAL_UART_IRQHandler+0x3fc>
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	685b      	ldr	r3, [r3, #4]
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fb9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	f000 80ad 	beq.w	800fd00 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fbac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fbb0:	429a      	cmp	r2, r3
 800fbb2:	f080 80a5 	bcs.w	800fd00 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fbbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbc6:	69db      	ldr	r3, [r3, #28]
 800fbc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fbcc:	f000 8087 	beq.w	800fcde <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fbdc:	e853 3f00 	ldrex	r3, [r3]
 800fbe0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fbe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fbe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fbec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	461a      	mov	r2, r3
 800fbf6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fbfa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fbfe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fc06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fc0a:	e841 2300 	strex	r3, r2, [r1]
 800fc0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fc12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d1da      	bne.n	800fbd0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	3308      	adds	r3, #8
 800fc20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fc24:	e853 3f00 	ldrex	r3, [r3]
 800fc28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fc2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fc2c:	f023 0301 	bic.w	r3, r3, #1
 800fc30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	3308      	adds	r3, #8
 800fc3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fc3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fc42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fc46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fc4a:	e841 2300 	strex	r3, r2, [r1]
 800fc4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fc50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d1e1      	bne.n	800fc1a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	3308      	adds	r3, #8
 800fc5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fc60:	e853 3f00 	ldrex	r3, [r3]
 800fc64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fc66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	3308      	adds	r3, #8
 800fc76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fc7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fc7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fc80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fc82:	e841 2300 	strex	r3, r2, [r1]
 800fc86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fc88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d1e3      	bne.n	800fc56 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	2220      	movs	r2, #32
 800fc92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fca4:	e853 3f00 	ldrex	r3, [r3]
 800fca8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fcaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcac:	f023 0310 	bic.w	r3, r3, #16
 800fcb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	461a      	mov	r2, r3
 800fcba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fcc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fcc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fcc6:	e841 2300 	strex	r3, r2, [r1]
 800fcca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d1e4      	bne.n	800fc9c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f7f5 feab 	bl	8005a34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	2202      	movs	r2, #2
 800fce2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fcf0:	b29b      	uxth	r3, r3
 800fcf2:	1ad3      	subs	r3, r2, r3
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	6878      	ldr	r0, [r7, #4]
 800fcfa:	f000 f939 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fcfe:	e119      	b.n	800ff34 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fd0a:	429a      	cmp	r2, r3
 800fd0c:	f040 8112 	bne.w	800ff34 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd16:	69db      	ldr	r3, [r3, #28]
 800fd18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd1c:	f040 810a 	bne.w	800ff34 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2202      	movs	r2, #2
 800fd24:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd2c:	4619      	mov	r1, r3
 800fd2e:	6878      	ldr	r0, [r7, #4]
 800fd30:	f000 f91e 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
      return;
 800fd34:	e0fe      	b.n	800ff34 <HAL_UART_IRQHandler+0x798>
 800fd36:	bf00      	nop
 800fd38:	40020010 	.word	0x40020010
 800fd3c:	40020028 	.word	0x40020028
 800fd40:	40020040 	.word	0x40020040
 800fd44:	40020058 	.word	0x40020058
 800fd48:	40020070 	.word	0x40020070
 800fd4c:	40020088 	.word	0x40020088
 800fd50:	400200a0 	.word	0x400200a0
 800fd54:	400200b8 	.word	0x400200b8
 800fd58:	40020410 	.word	0x40020410
 800fd5c:	40020428 	.word	0x40020428
 800fd60:	40020440 	.word	0x40020440
 800fd64:	40020458 	.word	0x40020458
 800fd68:	40020470 	.word	0x40020470
 800fd6c:	40020488 	.word	0x40020488
 800fd70:	400204a0 	.word	0x400204a0
 800fd74:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd84:	b29b      	uxth	r3, r3
 800fd86:	1ad3      	subs	r3, r2, r3
 800fd88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd92:	b29b      	uxth	r3, r3
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	f000 80cf 	beq.w	800ff38 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800fd9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	f000 80ca 	beq.w	800ff38 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdac:	e853 3f00 	ldrex	r3, [r3]
 800fdb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fdb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fdb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	461a      	mov	r2, r3
 800fdc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fdc6:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdc8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fdcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fdce:	e841 2300 	strex	r3, r2, [r1]
 800fdd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fdd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d1e4      	bne.n	800fda4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	3308      	adds	r3, #8
 800fde0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fde2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fde4:	e853 3f00 	ldrex	r3, [r3]
 800fde8:	623b      	str	r3, [r7, #32]
   return(result);
 800fdea:	6a3a      	ldr	r2, [r7, #32]
 800fdec:	4b55      	ldr	r3, [pc, #340]	@ (800ff44 <HAL_UART_IRQHandler+0x7a8>)
 800fdee:	4013      	ands	r3, r2
 800fdf0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	3308      	adds	r3, #8
 800fdfa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fdfe:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe06:	e841 2300 	strex	r3, r2, [r1]
 800fe0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d1e3      	bne.n	800fdda <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2220      	movs	r2, #32
 800fe16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	2200      	movs	r2, #0
 800fe24:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	e853 3f00 	ldrex	r3, [r3]
 800fe32:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	f023 0310 	bic.w	r3, r3, #16
 800fe3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	461a      	mov	r2, r3
 800fe44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fe48:	61fb      	str	r3, [r7, #28]
 800fe4a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe4c:	69b9      	ldr	r1, [r7, #24]
 800fe4e:	69fa      	ldr	r2, [r7, #28]
 800fe50:	e841 2300 	strex	r3, r2, [r1]
 800fe54:	617b      	str	r3, [r7, #20]
   return(result);
 800fe56:	697b      	ldr	r3, [r7, #20]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d1e4      	bne.n	800fe26 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2202      	movs	r2, #2
 800fe60:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fe62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fe66:	4619      	mov	r1, r3
 800fe68:	6878      	ldr	r0, [r7, #4]
 800fe6a:	f000 f881 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fe6e:	e063      	b.n	800ff38 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fe70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d00e      	beq.n	800fe9a <HAL_UART_IRQHandler+0x6fe>
 800fe7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fe80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d008      	beq.n	800fe9a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fe90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f001 ffee 	bl	8011e74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fe98:	e051      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fe9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d014      	beq.n	800fed0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800feaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d105      	bne.n	800febe <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800feb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800feb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800feba:	2b00      	cmp	r3, #0
 800febc:	d008      	beq.n	800fed0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d03a      	beq.n	800ff3c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800feca:	6878      	ldr	r0, [r7, #4]
 800fecc:	4798      	blx	r3
    }
    return;
 800fece:	e035      	b.n	800ff3c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d009      	beq.n	800fef0 <HAL_UART_IRQHandler+0x754>
 800fedc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d003      	beq.n	800fef0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f001 fa0d 	bl	8011308 <UART_EndTransmit_IT>
    return;
 800feee:	e026      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fef4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d009      	beq.n	800ff10 <HAL_UART_IRQHandler+0x774>
 800fefc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff00:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d003      	beq.n	800ff10 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f001 ffc7 	bl	8011e9c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff0e:	e016      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ff10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d010      	beq.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
 800ff1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	da0c      	bge.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ff24:	6878      	ldr	r0, [r7, #4]
 800ff26:	f001 ffaf 	bl	8011e88 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff2a:	e008      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ff2c:	bf00      	nop
 800ff2e:	e006      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ff30:	bf00      	nop
 800ff32:	e004      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ff34:	bf00      	nop
 800ff36:	e002      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ff38:	bf00      	nop
 800ff3a:	e000      	b.n	800ff3e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ff3c:	bf00      	nop
  }
}
 800ff3e:	37e8      	adds	r7, #232	@ 0xe8
 800ff40:	46bd      	mov	sp, r7
 800ff42:	bd80      	pop	{r7, pc}
 800ff44:	effffffe 	.word	0xeffffffe

0800ff48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ff48:	b480      	push	{r7}
 800ff4a:	b083      	sub	sp, #12
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ff50:	bf00      	nop
 800ff52:	370c      	adds	r7, #12
 800ff54:	46bd      	mov	sp, r7
 800ff56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5a:	4770      	bx	lr

0800ff5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b083      	sub	sp, #12
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ff64:	bf00      	nop
 800ff66:	370c      	adds	r7, #12
 800ff68:	46bd      	mov	sp, r7
 800ff6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6e:	4770      	bx	lr

0800ff70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b083      	sub	sp, #12
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
 800ff78:	460b      	mov	r3, r1
 800ff7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ff7c:	bf00      	nop
 800ff7e:	370c      	adds	r7, #12
 800ff80:	46bd      	mov	sp, r7
 800ff82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff86:	4770      	bx	lr

0800ff88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ff8c:	b092      	sub	sp, #72	@ 0x48
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ff92:	2300      	movs	r3, #0
 800ff94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	689a      	ldr	r2, [r3, #8]
 800ff9c:	697b      	ldr	r3, [r7, #20]
 800ff9e:	691b      	ldr	r3, [r3, #16]
 800ffa0:	431a      	orrs	r2, r3
 800ffa2:	697b      	ldr	r3, [r7, #20]
 800ffa4:	695b      	ldr	r3, [r3, #20]
 800ffa6:	431a      	orrs	r2, r3
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	69db      	ldr	r3, [r3, #28]
 800ffac:	4313      	orrs	r3, r2
 800ffae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ffb0:	697b      	ldr	r3, [r7, #20]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	681a      	ldr	r2, [r3, #0]
 800ffb6:	4bbe      	ldr	r3, [pc, #760]	@ (80102b0 <UART_SetConfig+0x328>)
 800ffb8:	4013      	ands	r3, r2
 800ffba:	697a      	ldr	r2, [r7, #20]
 800ffbc:	6812      	ldr	r2, [r2, #0]
 800ffbe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ffc0:	430b      	orrs	r3, r1
 800ffc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ffc4:	697b      	ldr	r3, [r7, #20]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	68da      	ldr	r2, [r3, #12]
 800ffd2:	697b      	ldr	r3, [r7, #20]
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	430a      	orrs	r2, r1
 800ffd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ffda:	697b      	ldr	r3, [r7, #20]
 800ffdc:	699b      	ldr	r3, [r3, #24]
 800ffde:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	4ab3      	ldr	r2, [pc, #716]	@ (80102b4 <UART_SetConfig+0x32c>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d004      	beq.n	800fff4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ffea:	697b      	ldr	r3, [r7, #20]
 800ffec:	6a1b      	ldr	r3, [r3, #32]
 800ffee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fff0:	4313      	orrs	r3, r2
 800fff2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	689a      	ldr	r2, [r3, #8]
 800fffa:	4baf      	ldr	r3, [pc, #700]	@ (80102b8 <UART_SetConfig+0x330>)
 800fffc:	4013      	ands	r3, r2
 800fffe:	697a      	ldr	r2, [r7, #20]
 8010000:	6812      	ldr	r2, [r2, #0]
 8010002:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010004:	430b      	orrs	r3, r1
 8010006:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010008:	697b      	ldr	r3, [r7, #20]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801000e:	f023 010f 	bic.w	r1, r3, #15
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	430a      	orrs	r2, r1
 801001c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801001e:	697b      	ldr	r3, [r7, #20]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	4aa6      	ldr	r2, [pc, #664]	@ (80102bc <UART_SetConfig+0x334>)
 8010024:	4293      	cmp	r3, r2
 8010026:	d177      	bne.n	8010118 <UART_SetConfig+0x190>
 8010028:	4ba5      	ldr	r3, [pc, #660]	@ (80102c0 <UART_SetConfig+0x338>)
 801002a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801002c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010030:	2b28      	cmp	r3, #40	@ 0x28
 8010032:	d86d      	bhi.n	8010110 <UART_SetConfig+0x188>
 8010034:	a201      	add	r2, pc, #4	@ (adr r2, 801003c <UART_SetConfig+0xb4>)
 8010036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801003a:	bf00      	nop
 801003c:	080100e1 	.word	0x080100e1
 8010040:	08010111 	.word	0x08010111
 8010044:	08010111 	.word	0x08010111
 8010048:	08010111 	.word	0x08010111
 801004c:	08010111 	.word	0x08010111
 8010050:	08010111 	.word	0x08010111
 8010054:	08010111 	.word	0x08010111
 8010058:	08010111 	.word	0x08010111
 801005c:	080100e9 	.word	0x080100e9
 8010060:	08010111 	.word	0x08010111
 8010064:	08010111 	.word	0x08010111
 8010068:	08010111 	.word	0x08010111
 801006c:	08010111 	.word	0x08010111
 8010070:	08010111 	.word	0x08010111
 8010074:	08010111 	.word	0x08010111
 8010078:	08010111 	.word	0x08010111
 801007c:	080100f1 	.word	0x080100f1
 8010080:	08010111 	.word	0x08010111
 8010084:	08010111 	.word	0x08010111
 8010088:	08010111 	.word	0x08010111
 801008c:	08010111 	.word	0x08010111
 8010090:	08010111 	.word	0x08010111
 8010094:	08010111 	.word	0x08010111
 8010098:	08010111 	.word	0x08010111
 801009c:	080100f9 	.word	0x080100f9
 80100a0:	08010111 	.word	0x08010111
 80100a4:	08010111 	.word	0x08010111
 80100a8:	08010111 	.word	0x08010111
 80100ac:	08010111 	.word	0x08010111
 80100b0:	08010111 	.word	0x08010111
 80100b4:	08010111 	.word	0x08010111
 80100b8:	08010111 	.word	0x08010111
 80100bc:	08010101 	.word	0x08010101
 80100c0:	08010111 	.word	0x08010111
 80100c4:	08010111 	.word	0x08010111
 80100c8:	08010111 	.word	0x08010111
 80100cc:	08010111 	.word	0x08010111
 80100d0:	08010111 	.word	0x08010111
 80100d4:	08010111 	.word	0x08010111
 80100d8:	08010111 	.word	0x08010111
 80100dc:	08010109 	.word	0x08010109
 80100e0:	2301      	movs	r3, #1
 80100e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100e6:	e326      	b.n	8010736 <UART_SetConfig+0x7ae>
 80100e8:	2304      	movs	r3, #4
 80100ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100ee:	e322      	b.n	8010736 <UART_SetConfig+0x7ae>
 80100f0:	2308      	movs	r3, #8
 80100f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100f6:	e31e      	b.n	8010736 <UART_SetConfig+0x7ae>
 80100f8:	2310      	movs	r3, #16
 80100fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100fe:	e31a      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010100:	2320      	movs	r3, #32
 8010102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010106:	e316      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010108:	2340      	movs	r3, #64	@ 0x40
 801010a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801010e:	e312      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010110:	2380      	movs	r3, #128	@ 0x80
 8010112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010116:	e30e      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010118:	697b      	ldr	r3, [r7, #20]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	4a69      	ldr	r2, [pc, #420]	@ (80102c4 <UART_SetConfig+0x33c>)
 801011e:	4293      	cmp	r3, r2
 8010120:	d130      	bne.n	8010184 <UART_SetConfig+0x1fc>
 8010122:	4b67      	ldr	r3, [pc, #412]	@ (80102c0 <UART_SetConfig+0x338>)
 8010124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010126:	f003 0307 	and.w	r3, r3, #7
 801012a:	2b05      	cmp	r3, #5
 801012c:	d826      	bhi.n	801017c <UART_SetConfig+0x1f4>
 801012e:	a201      	add	r2, pc, #4	@ (adr r2, 8010134 <UART_SetConfig+0x1ac>)
 8010130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010134:	0801014d 	.word	0x0801014d
 8010138:	08010155 	.word	0x08010155
 801013c:	0801015d 	.word	0x0801015d
 8010140:	08010165 	.word	0x08010165
 8010144:	0801016d 	.word	0x0801016d
 8010148:	08010175 	.word	0x08010175
 801014c:	2300      	movs	r3, #0
 801014e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010152:	e2f0      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010154:	2304      	movs	r3, #4
 8010156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801015a:	e2ec      	b.n	8010736 <UART_SetConfig+0x7ae>
 801015c:	2308      	movs	r3, #8
 801015e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010162:	e2e8      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010164:	2310      	movs	r3, #16
 8010166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801016a:	e2e4      	b.n	8010736 <UART_SetConfig+0x7ae>
 801016c:	2320      	movs	r3, #32
 801016e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010172:	e2e0      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010174:	2340      	movs	r3, #64	@ 0x40
 8010176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801017a:	e2dc      	b.n	8010736 <UART_SetConfig+0x7ae>
 801017c:	2380      	movs	r3, #128	@ 0x80
 801017e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010182:	e2d8      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010184:	697b      	ldr	r3, [r7, #20]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	4a4f      	ldr	r2, [pc, #316]	@ (80102c8 <UART_SetConfig+0x340>)
 801018a:	4293      	cmp	r3, r2
 801018c:	d130      	bne.n	80101f0 <UART_SetConfig+0x268>
 801018e:	4b4c      	ldr	r3, [pc, #304]	@ (80102c0 <UART_SetConfig+0x338>)
 8010190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010192:	f003 0307 	and.w	r3, r3, #7
 8010196:	2b05      	cmp	r3, #5
 8010198:	d826      	bhi.n	80101e8 <UART_SetConfig+0x260>
 801019a:	a201      	add	r2, pc, #4	@ (adr r2, 80101a0 <UART_SetConfig+0x218>)
 801019c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101a0:	080101b9 	.word	0x080101b9
 80101a4:	080101c1 	.word	0x080101c1
 80101a8:	080101c9 	.word	0x080101c9
 80101ac:	080101d1 	.word	0x080101d1
 80101b0:	080101d9 	.word	0x080101d9
 80101b4:	080101e1 	.word	0x080101e1
 80101b8:	2300      	movs	r3, #0
 80101ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101be:	e2ba      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101c0:	2304      	movs	r3, #4
 80101c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101c6:	e2b6      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101c8:	2308      	movs	r3, #8
 80101ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ce:	e2b2      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101d0:	2310      	movs	r3, #16
 80101d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101d6:	e2ae      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101d8:	2320      	movs	r3, #32
 80101da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101de:	e2aa      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101e0:	2340      	movs	r3, #64	@ 0x40
 80101e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101e6:	e2a6      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101e8:	2380      	movs	r3, #128	@ 0x80
 80101ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ee:	e2a2      	b.n	8010736 <UART_SetConfig+0x7ae>
 80101f0:	697b      	ldr	r3, [r7, #20]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	4a35      	ldr	r2, [pc, #212]	@ (80102cc <UART_SetConfig+0x344>)
 80101f6:	4293      	cmp	r3, r2
 80101f8:	d130      	bne.n	801025c <UART_SetConfig+0x2d4>
 80101fa:	4b31      	ldr	r3, [pc, #196]	@ (80102c0 <UART_SetConfig+0x338>)
 80101fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101fe:	f003 0307 	and.w	r3, r3, #7
 8010202:	2b05      	cmp	r3, #5
 8010204:	d826      	bhi.n	8010254 <UART_SetConfig+0x2cc>
 8010206:	a201      	add	r2, pc, #4	@ (adr r2, 801020c <UART_SetConfig+0x284>)
 8010208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801020c:	08010225 	.word	0x08010225
 8010210:	0801022d 	.word	0x0801022d
 8010214:	08010235 	.word	0x08010235
 8010218:	0801023d 	.word	0x0801023d
 801021c:	08010245 	.word	0x08010245
 8010220:	0801024d 	.word	0x0801024d
 8010224:	2300      	movs	r3, #0
 8010226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801022a:	e284      	b.n	8010736 <UART_SetConfig+0x7ae>
 801022c:	2304      	movs	r3, #4
 801022e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010232:	e280      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010234:	2308      	movs	r3, #8
 8010236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801023a:	e27c      	b.n	8010736 <UART_SetConfig+0x7ae>
 801023c:	2310      	movs	r3, #16
 801023e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010242:	e278      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010244:	2320      	movs	r3, #32
 8010246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801024a:	e274      	b.n	8010736 <UART_SetConfig+0x7ae>
 801024c:	2340      	movs	r3, #64	@ 0x40
 801024e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010252:	e270      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010254:	2380      	movs	r3, #128	@ 0x80
 8010256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801025a:	e26c      	b.n	8010736 <UART_SetConfig+0x7ae>
 801025c:	697b      	ldr	r3, [r7, #20]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	4a1b      	ldr	r2, [pc, #108]	@ (80102d0 <UART_SetConfig+0x348>)
 8010262:	4293      	cmp	r3, r2
 8010264:	d142      	bne.n	80102ec <UART_SetConfig+0x364>
 8010266:	4b16      	ldr	r3, [pc, #88]	@ (80102c0 <UART_SetConfig+0x338>)
 8010268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801026a:	f003 0307 	and.w	r3, r3, #7
 801026e:	2b05      	cmp	r3, #5
 8010270:	d838      	bhi.n	80102e4 <UART_SetConfig+0x35c>
 8010272:	a201      	add	r2, pc, #4	@ (adr r2, 8010278 <UART_SetConfig+0x2f0>)
 8010274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010278:	08010291 	.word	0x08010291
 801027c:	08010299 	.word	0x08010299
 8010280:	080102a1 	.word	0x080102a1
 8010284:	080102a9 	.word	0x080102a9
 8010288:	080102d5 	.word	0x080102d5
 801028c:	080102dd 	.word	0x080102dd
 8010290:	2300      	movs	r3, #0
 8010292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010296:	e24e      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010298:	2304      	movs	r3, #4
 801029a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801029e:	e24a      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102a0:	2308      	movs	r3, #8
 80102a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102a6:	e246      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102a8:	2310      	movs	r3, #16
 80102aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ae:	e242      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102b0:	cfff69f3 	.word	0xcfff69f3
 80102b4:	58000c00 	.word	0x58000c00
 80102b8:	11fff4ff 	.word	0x11fff4ff
 80102bc:	40011000 	.word	0x40011000
 80102c0:	58024400 	.word	0x58024400
 80102c4:	40004400 	.word	0x40004400
 80102c8:	40004800 	.word	0x40004800
 80102cc:	40004c00 	.word	0x40004c00
 80102d0:	40005000 	.word	0x40005000
 80102d4:	2320      	movs	r3, #32
 80102d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102da:	e22c      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102dc:	2340      	movs	r3, #64	@ 0x40
 80102de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102e2:	e228      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102e4:	2380      	movs	r3, #128	@ 0x80
 80102e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ea:	e224      	b.n	8010736 <UART_SetConfig+0x7ae>
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	4ab1      	ldr	r2, [pc, #708]	@ (80105b8 <UART_SetConfig+0x630>)
 80102f2:	4293      	cmp	r3, r2
 80102f4:	d176      	bne.n	80103e4 <UART_SetConfig+0x45c>
 80102f6:	4bb1      	ldr	r3, [pc, #708]	@ (80105bc <UART_SetConfig+0x634>)
 80102f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80102fe:	2b28      	cmp	r3, #40	@ 0x28
 8010300:	d86c      	bhi.n	80103dc <UART_SetConfig+0x454>
 8010302:	a201      	add	r2, pc, #4	@ (adr r2, 8010308 <UART_SetConfig+0x380>)
 8010304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010308:	080103ad 	.word	0x080103ad
 801030c:	080103dd 	.word	0x080103dd
 8010310:	080103dd 	.word	0x080103dd
 8010314:	080103dd 	.word	0x080103dd
 8010318:	080103dd 	.word	0x080103dd
 801031c:	080103dd 	.word	0x080103dd
 8010320:	080103dd 	.word	0x080103dd
 8010324:	080103dd 	.word	0x080103dd
 8010328:	080103b5 	.word	0x080103b5
 801032c:	080103dd 	.word	0x080103dd
 8010330:	080103dd 	.word	0x080103dd
 8010334:	080103dd 	.word	0x080103dd
 8010338:	080103dd 	.word	0x080103dd
 801033c:	080103dd 	.word	0x080103dd
 8010340:	080103dd 	.word	0x080103dd
 8010344:	080103dd 	.word	0x080103dd
 8010348:	080103bd 	.word	0x080103bd
 801034c:	080103dd 	.word	0x080103dd
 8010350:	080103dd 	.word	0x080103dd
 8010354:	080103dd 	.word	0x080103dd
 8010358:	080103dd 	.word	0x080103dd
 801035c:	080103dd 	.word	0x080103dd
 8010360:	080103dd 	.word	0x080103dd
 8010364:	080103dd 	.word	0x080103dd
 8010368:	080103c5 	.word	0x080103c5
 801036c:	080103dd 	.word	0x080103dd
 8010370:	080103dd 	.word	0x080103dd
 8010374:	080103dd 	.word	0x080103dd
 8010378:	080103dd 	.word	0x080103dd
 801037c:	080103dd 	.word	0x080103dd
 8010380:	080103dd 	.word	0x080103dd
 8010384:	080103dd 	.word	0x080103dd
 8010388:	080103cd 	.word	0x080103cd
 801038c:	080103dd 	.word	0x080103dd
 8010390:	080103dd 	.word	0x080103dd
 8010394:	080103dd 	.word	0x080103dd
 8010398:	080103dd 	.word	0x080103dd
 801039c:	080103dd 	.word	0x080103dd
 80103a0:	080103dd 	.word	0x080103dd
 80103a4:	080103dd 	.word	0x080103dd
 80103a8:	080103d5 	.word	0x080103d5
 80103ac:	2301      	movs	r3, #1
 80103ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103b2:	e1c0      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103b4:	2304      	movs	r3, #4
 80103b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103ba:	e1bc      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103bc:	2308      	movs	r3, #8
 80103be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103c2:	e1b8      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103c4:	2310      	movs	r3, #16
 80103c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103ca:	e1b4      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103cc:	2320      	movs	r3, #32
 80103ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103d2:	e1b0      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103d4:	2340      	movs	r3, #64	@ 0x40
 80103d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103da:	e1ac      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103dc:	2380      	movs	r3, #128	@ 0x80
 80103de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103e2:	e1a8      	b.n	8010736 <UART_SetConfig+0x7ae>
 80103e4:	697b      	ldr	r3, [r7, #20]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	4a75      	ldr	r2, [pc, #468]	@ (80105c0 <UART_SetConfig+0x638>)
 80103ea:	4293      	cmp	r3, r2
 80103ec:	d130      	bne.n	8010450 <UART_SetConfig+0x4c8>
 80103ee:	4b73      	ldr	r3, [pc, #460]	@ (80105bc <UART_SetConfig+0x634>)
 80103f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80103f2:	f003 0307 	and.w	r3, r3, #7
 80103f6:	2b05      	cmp	r3, #5
 80103f8:	d826      	bhi.n	8010448 <UART_SetConfig+0x4c0>
 80103fa:	a201      	add	r2, pc, #4	@ (adr r2, 8010400 <UART_SetConfig+0x478>)
 80103fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010400:	08010419 	.word	0x08010419
 8010404:	08010421 	.word	0x08010421
 8010408:	08010429 	.word	0x08010429
 801040c:	08010431 	.word	0x08010431
 8010410:	08010439 	.word	0x08010439
 8010414:	08010441 	.word	0x08010441
 8010418:	2300      	movs	r3, #0
 801041a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801041e:	e18a      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010420:	2304      	movs	r3, #4
 8010422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010426:	e186      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010428:	2308      	movs	r3, #8
 801042a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801042e:	e182      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010430:	2310      	movs	r3, #16
 8010432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010436:	e17e      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010438:	2320      	movs	r3, #32
 801043a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801043e:	e17a      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010440:	2340      	movs	r3, #64	@ 0x40
 8010442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010446:	e176      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010448:	2380      	movs	r3, #128	@ 0x80
 801044a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801044e:	e172      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010450:	697b      	ldr	r3, [r7, #20]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	4a5b      	ldr	r2, [pc, #364]	@ (80105c4 <UART_SetConfig+0x63c>)
 8010456:	4293      	cmp	r3, r2
 8010458:	d130      	bne.n	80104bc <UART_SetConfig+0x534>
 801045a:	4b58      	ldr	r3, [pc, #352]	@ (80105bc <UART_SetConfig+0x634>)
 801045c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801045e:	f003 0307 	and.w	r3, r3, #7
 8010462:	2b05      	cmp	r3, #5
 8010464:	d826      	bhi.n	80104b4 <UART_SetConfig+0x52c>
 8010466:	a201      	add	r2, pc, #4	@ (adr r2, 801046c <UART_SetConfig+0x4e4>)
 8010468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801046c:	08010485 	.word	0x08010485
 8010470:	0801048d 	.word	0x0801048d
 8010474:	08010495 	.word	0x08010495
 8010478:	0801049d 	.word	0x0801049d
 801047c:	080104a5 	.word	0x080104a5
 8010480:	080104ad 	.word	0x080104ad
 8010484:	2300      	movs	r3, #0
 8010486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801048a:	e154      	b.n	8010736 <UART_SetConfig+0x7ae>
 801048c:	2304      	movs	r3, #4
 801048e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010492:	e150      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010494:	2308      	movs	r3, #8
 8010496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801049a:	e14c      	b.n	8010736 <UART_SetConfig+0x7ae>
 801049c:	2310      	movs	r3, #16
 801049e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104a2:	e148      	b.n	8010736 <UART_SetConfig+0x7ae>
 80104a4:	2320      	movs	r3, #32
 80104a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104aa:	e144      	b.n	8010736 <UART_SetConfig+0x7ae>
 80104ac:	2340      	movs	r3, #64	@ 0x40
 80104ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104b2:	e140      	b.n	8010736 <UART_SetConfig+0x7ae>
 80104b4:	2380      	movs	r3, #128	@ 0x80
 80104b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ba:	e13c      	b.n	8010736 <UART_SetConfig+0x7ae>
 80104bc:	697b      	ldr	r3, [r7, #20]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4a41      	ldr	r2, [pc, #260]	@ (80105c8 <UART_SetConfig+0x640>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	f040 8082 	bne.w	80105cc <UART_SetConfig+0x644>
 80104c8:	4b3c      	ldr	r3, [pc, #240]	@ (80105bc <UART_SetConfig+0x634>)
 80104ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80104d0:	2b28      	cmp	r3, #40	@ 0x28
 80104d2:	d86d      	bhi.n	80105b0 <UART_SetConfig+0x628>
 80104d4:	a201      	add	r2, pc, #4	@ (adr r2, 80104dc <UART_SetConfig+0x554>)
 80104d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104da:	bf00      	nop
 80104dc:	08010581 	.word	0x08010581
 80104e0:	080105b1 	.word	0x080105b1
 80104e4:	080105b1 	.word	0x080105b1
 80104e8:	080105b1 	.word	0x080105b1
 80104ec:	080105b1 	.word	0x080105b1
 80104f0:	080105b1 	.word	0x080105b1
 80104f4:	080105b1 	.word	0x080105b1
 80104f8:	080105b1 	.word	0x080105b1
 80104fc:	08010589 	.word	0x08010589
 8010500:	080105b1 	.word	0x080105b1
 8010504:	080105b1 	.word	0x080105b1
 8010508:	080105b1 	.word	0x080105b1
 801050c:	080105b1 	.word	0x080105b1
 8010510:	080105b1 	.word	0x080105b1
 8010514:	080105b1 	.word	0x080105b1
 8010518:	080105b1 	.word	0x080105b1
 801051c:	08010591 	.word	0x08010591
 8010520:	080105b1 	.word	0x080105b1
 8010524:	080105b1 	.word	0x080105b1
 8010528:	080105b1 	.word	0x080105b1
 801052c:	080105b1 	.word	0x080105b1
 8010530:	080105b1 	.word	0x080105b1
 8010534:	080105b1 	.word	0x080105b1
 8010538:	080105b1 	.word	0x080105b1
 801053c:	08010599 	.word	0x08010599
 8010540:	080105b1 	.word	0x080105b1
 8010544:	080105b1 	.word	0x080105b1
 8010548:	080105b1 	.word	0x080105b1
 801054c:	080105b1 	.word	0x080105b1
 8010550:	080105b1 	.word	0x080105b1
 8010554:	080105b1 	.word	0x080105b1
 8010558:	080105b1 	.word	0x080105b1
 801055c:	080105a1 	.word	0x080105a1
 8010560:	080105b1 	.word	0x080105b1
 8010564:	080105b1 	.word	0x080105b1
 8010568:	080105b1 	.word	0x080105b1
 801056c:	080105b1 	.word	0x080105b1
 8010570:	080105b1 	.word	0x080105b1
 8010574:	080105b1 	.word	0x080105b1
 8010578:	080105b1 	.word	0x080105b1
 801057c:	080105a9 	.word	0x080105a9
 8010580:	2301      	movs	r3, #1
 8010582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010586:	e0d6      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010588:	2304      	movs	r3, #4
 801058a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801058e:	e0d2      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010590:	2308      	movs	r3, #8
 8010592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010596:	e0ce      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010598:	2310      	movs	r3, #16
 801059a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801059e:	e0ca      	b.n	8010736 <UART_SetConfig+0x7ae>
 80105a0:	2320      	movs	r3, #32
 80105a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105a6:	e0c6      	b.n	8010736 <UART_SetConfig+0x7ae>
 80105a8:	2340      	movs	r3, #64	@ 0x40
 80105aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ae:	e0c2      	b.n	8010736 <UART_SetConfig+0x7ae>
 80105b0:	2380      	movs	r3, #128	@ 0x80
 80105b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105b6:	e0be      	b.n	8010736 <UART_SetConfig+0x7ae>
 80105b8:	40011400 	.word	0x40011400
 80105bc:	58024400 	.word	0x58024400
 80105c0:	40007800 	.word	0x40007800
 80105c4:	40007c00 	.word	0x40007c00
 80105c8:	40011800 	.word	0x40011800
 80105cc:	697b      	ldr	r3, [r7, #20]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	4aad      	ldr	r2, [pc, #692]	@ (8010888 <UART_SetConfig+0x900>)
 80105d2:	4293      	cmp	r3, r2
 80105d4:	d176      	bne.n	80106c4 <UART_SetConfig+0x73c>
 80105d6:	4bad      	ldr	r3, [pc, #692]	@ (801088c <UART_SetConfig+0x904>)
 80105d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80105de:	2b28      	cmp	r3, #40	@ 0x28
 80105e0:	d86c      	bhi.n	80106bc <UART_SetConfig+0x734>
 80105e2:	a201      	add	r2, pc, #4	@ (adr r2, 80105e8 <UART_SetConfig+0x660>)
 80105e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105e8:	0801068d 	.word	0x0801068d
 80105ec:	080106bd 	.word	0x080106bd
 80105f0:	080106bd 	.word	0x080106bd
 80105f4:	080106bd 	.word	0x080106bd
 80105f8:	080106bd 	.word	0x080106bd
 80105fc:	080106bd 	.word	0x080106bd
 8010600:	080106bd 	.word	0x080106bd
 8010604:	080106bd 	.word	0x080106bd
 8010608:	08010695 	.word	0x08010695
 801060c:	080106bd 	.word	0x080106bd
 8010610:	080106bd 	.word	0x080106bd
 8010614:	080106bd 	.word	0x080106bd
 8010618:	080106bd 	.word	0x080106bd
 801061c:	080106bd 	.word	0x080106bd
 8010620:	080106bd 	.word	0x080106bd
 8010624:	080106bd 	.word	0x080106bd
 8010628:	0801069d 	.word	0x0801069d
 801062c:	080106bd 	.word	0x080106bd
 8010630:	080106bd 	.word	0x080106bd
 8010634:	080106bd 	.word	0x080106bd
 8010638:	080106bd 	.word	0x080106bd
 801063c:	080106bd 	.word	0x080106bd
 8010640:	080106bd 	.word	0x080106bd
 8010644:	080106bd 	.word	0x080106bd
 8010648:	080106a5 	.word	0x080106a5
 801064c:	080106bd 	.word	0x080106bd
 8010650:	080106bd 	.word	0x080106bd
 8010654:	080106bd 	.word	0x080106bd
 8010658:	080106bd 	.word	0x080106bd
 801065c:	080106bd 	.word	0x080106bd
 8010660:	080106bd 	.word	0x080106bd
 8010664:	080106bd 	.word	0x080106bd
 8010668:	080106ad 	.word	0x080106ad
 801066c:	080106bd 	.word	0x080106bd
 8010670:	080106bd 	.word	0x080106bd
 8010674:	080106bd 	.word	0x080106bd
 8010678:	080106bd 	.word	0x080106bd
 801067c:	080106bd 	.word	0x080106bd
 8010680:	080106bd 	.word	0x080106bd
 8010684:	080106bd 	.word	0x080106bd
 8010688:	080106b5 	.word	0x080106b5
 801068c:	2301      	movs	r3, #1
 801068e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010692:	e050      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010694:	2304      	movs	r3, #4
 8010696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801069a:	e04c      	b.n	8010736 <UART_SetConfig+0x7ae>
 801069c:	2308      	movs	r3, #8
 801069e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106a2:	e048      	b.n	8010736 <UART_SetConfig+0x7ae>
 80106a4:	2310      	movs	r3, #16
 80106a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106aa:	e044      	b.n	8010736 <UART_SetConfig+0x7ae>
 80106ac:	2320      	movs	r3, #32
 80106ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106b2:	e040      	b.n	8010736 <UART_SetConfig+0x7ae>
 80106b4:	2340      	movs	r3, #64	@ 0x40
 80106b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106ba:	e03c      	b.n	8010736 <UART_SetConfig+0x7ae>
 80106bc:	2380      	movs	r3, #128	@ 0x80
 80106be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106c2:	e038      	b.n	8010736 <UART_SetConfig+0x7ae>
 80106c4:	697b      	ldr	r3, [r7, #20]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	4a71      	ldr	r2, [pc, #452]	@ (8010890 <UART_SetConfig+0x908>)
 80106ca:	4293      	cmp	r3, r2
 80106cc:	d130      	bne.n	8010730 <UART_SetConfig+0x7a8>
 80106ce:	4b6f      	ldr	r3, [pc, #444]	@ (801088c <UART_SetConfig+0x904>)
 80106d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80106d2:	f003 0307 	and.w	r3, r3, #7
 80106d6:	2b05      	cmp	r3, #5
 80106d8:	d826      	bhi.n	8010728 <UART_SetConfig+0x7a0>
 80106da:	a201      	add	r2, pc, #4	@ (adr r2, 80106e0 <UART_SetConfig+0x758>)
 80106dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106e0:	080106f9 	.word	0x080106f9
 80106e4:	08010701 	.word	0x08010701
 80106e8:	08010709 	.word	0x08010709
 80106ec:	08010711 	.word	0x08010711
 80106f0:	08010719 	.word	0x08010719
 80106f4:	08010721 	.word	0x08010721
 80106f8:	2302      	movs	r3, #2
 80106fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106fe:	e01a      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010700:	2304      	movs	r3, #4
 8010702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010706:	e016      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010708:	2308      	movs	r3, #8
 801070a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801070e:	e012      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010710:	2310      	movs	r3, #16
 8010712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010716:	e00e      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010718:	2320      	movs	r3, #32
 801071a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801071e:	e00a      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010720:	2340      	movs	r3, #64	@ 0x40
 8010722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010726:	e006      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010728:	2380      	movs	r3, #128	@ 0x80
 801072a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801072e:	e002      	b.n	8010736 <UART_SetConfig+0x7ae>
 8010730:	2380      	movs	r3, #128	@ 0x80
 8010732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010736:	697b      	ldr	r3, [r7, #20]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	4a55      	ldr	r2, [pc, #340]	@ (8010890 <UART_SetConfig+0x908>)
 801073c:	4293      	cmp	r3, r2
 801073e:	f040 80f8 	bne.w	8010932 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010742:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010746:	2b20      	cmp	r3, #32
 8010748:	dc46      	bgt.n	80107d8 <UART_SetConfig+0x850>
 801074a:	2b02      	cmp	r3, #2
 801074c:	db75      	blt.n	801083a <UART_SetConfig+0x8b2>
 801074e:	3b02      	subs	r3, #2
 8010750:	2b1e      	cmp	r3, #30
 8010752:	d872      	bhi.n	801083a <UART_SetConfig+0x8b2>
 8010754:	a201      	add	r2, pc, #4	@ (adr r2, 801075c <UART_SetConfig+0x7d4>)
 8010756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801075a:	bf00      	nop
 801075c:	080107df 	.word	0x080107df
 8010760:	0801083b 	.word	0x0801083b
 8010764:	080107e7 	.word	0x080107e7
 8010768:	0801083b 	.word	0x0801083b
 801076c:	0801083b 	.word	0x0801083b
 8010770:	0801083b 	.word	0x0801083b
 8010774:	080107f7 	.word	0x080107f7
 8010778:	0801083b 	.word	0x0801083b
 801077c:	0801083b 	.word	0x0801083b
 8010780:	0801083b 	.word	0x0801083b
 8010784:	0801083b 	.word	0x0801083b
 8010788:	0801083b 	.word	0x0801083b
 801078c:	0801083b 	.word	0x0801083b
 8010790:	0801083b 	.word	0x0801083b
 8010794:	08010807 	.word	0x08010807
 8010798:	0801083b 	.word	0x0801083b
 801079c:	0801083b 	.word	0x0801083b
 80107a0:	0801083b 	.word	0x0801083b
 80107a4:	0801083b 	.word	0x0801083b
 80107a8:	0801083b 	.word	0x0801083b
 80107ac:	0801083b 	.word	0x0801083b
 80107b0:	0801083b 	.word	0x0801083b
 80107b4:	0801083b 	.word	0x0801083b
 80107b8:	0801083b 	.word	0x0801083b
 80107bc:	0801083b 	.word	0x0801083b
 80107c0:	0801083b 	.word	0x0801083b
 80107c4:	0801083b 	.word	0x0801083b
 80107c8:	0801083b 	.word	0x0801083b
 80107cc:	0801083b 	.word	0x0801083b
 80107d0:	0801083b 	.word	0x0801083b
 80107d4:	0801082d 	.word	0x0801082d
 80107d8:	2b40      	cmp	r3, #64	@ 0x40
 80107da:	d02a      	beq.n	8010832 <UART_SetConfig+0x8aa>
 80107dc:	e02d      	b.n	801083a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80107de:	f7fb fc0f 	bl	800c000 <HAL_RCCEx_GetD3PCLK1Freq>
 80107e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80107e4:	e02f      	b.n	8010846 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80107e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80107ea:	4618      	mov	r0, r3
 80107ec:	f7fb fc1e 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80107f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80107f4:	e027      	b.n	8010846 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80107f6:	f107 0318 	add.w	r3, r7, #24
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7fb fd6a 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010800:	69fb      	ldr	r3, [r7, #28]
 8010802:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010804:	e01f      	b.n	8010846 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010806:	4b21      	ldr	r3, [pc, #132]	@ (801088c <UART_SetConfig+0x904>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	f003 0320 	and.w	r3, r3, #32
 801080e:	2b00      	cmp	r3, #0
 8010810:	d009      	beq.n	8010826 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010812:	4b1e      	ldr	r3, [pc, #120]	@ (801088c <UART_SetConfig+0x904>)
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	08db      	lsrs	r3, r3, #3
 8010818:	f003 0303 	and.w	r3, r3, #3
 801081c:	4a1d      	ldr	r2, [pc, #116]	@ (8010894 <UART_SetConfig+0x90c>)
 801081e:	fa22 f303 	lsr.w	r3, r2, r3
 8010822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010824:	e00f      	b.n	8010846 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010826:	4b1b      	ldr	r3, [pc, #108]	@ (8010894 <UART_SetConfig+0x90c>)
 8010828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801082a:	e00c      	b.n	8010846 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801082c:	4b1a      	ldr	r3, [pc, #104]	@ (8010898 <UART_SetConfig+0x910>)
 801082e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010830:	e009      	b.n	8010846 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010838:	e005      	b.n	8010846 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801083a:	2300      	movs	r3, #0
 801083c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801083e:	2301      	movs	r3, #1
 8010840:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010844:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010848:	2b00      	cmp	r3, #0
 801084a:	f000 81ee 	beq.w	8010c2a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801084e:	697b      	ldr	r3, [r7, #20]
 8010850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010852:	4a12      	ldr	r2, [pc, #72]	@ (801089c <UART_SetConfig+0x914>)
 8010854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010858:	461a      	mov	r2, r3
 801085a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801085c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010860:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010862:	697b      	ldr	r3, [r7, #20]
 8010864:	685a      	ldr	r2, [r3, #4]
 8010866:	4613      	mov	r3, r2
 8010868:	005b      	lsls	r3, r3, #1
 801086a:	4413      	add	r3, r2
 801086c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801086e:	429a      	cmp	r2, r3
 8010870:	d305      	bcc.n	801087e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801087a:	429a      	cmp	r2, r3
 801087c:	d910      	bls.n	80108a0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 801087e:	2301      	movs	r3, #1
 8010880:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010884:	e1d1      	b.n	8010c2a <UART_SetConfig+0xca2>
 8010886:	bf00      	nop
 8010888:	40011c00 	.word	0x40011c00
 801088c:	58024400 	.word	0x58024400
 8010890:	58000c00 	.word	0x58000c00
 8010894:	03d09000 	.word	0x03d09000
 8010898:	003d0900 	.word	0x003d0900
 801089c:	0801b444 	.word	0x0801b444
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80108a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108a2:	2200      	movs	r2, #0
 80108a4:	60bb      	str	r3, [r7, #8]
 80108a6:	60fa      	str	r2, [r7, #12]
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108ac:	4ac0      	ldr	r2, [pc, #768]	@ (8010bb0 <UART_SetConfig+0xc28>)
 80108ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80108b2:	b29b      	uxth	r3, r3
 80108b4:	2200      	movs	r2, #0
 80108b6:	603b      	str	r3, [r7, #0]
 80108b8:	607a      	str	r2, [r7, #4]
 80108ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80108be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80108c2:	f7ef fd7d 	bl	80003c0 <__aeabi_uldivmod>
 80108c6:	4602      	mov	r2, r0
 80108c8:	460b      	mov	r3, r1
 80108ca:	4610      	mov	r0, r2
 80108cc:	4619      	mov	r1, r3
 80108ce:	f04f 0200 	mov.w	r2, #0
 80108d2:	f04f 0300 	mov.w	r3, #0
 80108d6:	020b      	lsls	r3, r1, #8
 80108d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80108dc:	0202      	lsls	r2, r0, #8
 80108de:	6979      	ldr	r1, [r7, #20]
 80108e0:	6849      	ldr	r1, [r1, #4]
 80108e2:	0849      	lsrs	r1, r1, #1
 80108e4:	2000      	movs	r0, #0
 80108e6:	460c      	mov	r4, r1
 80108e8:	4605      	mov	r5, r0
 80108ea:	eb12 0804 	adds.w	r8, r2, r4
 80108ee:	eb43 0905 	adc.w	r9, r3, r5
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	2200      	movs	r2, #0
 80108f8:	469a      	mov	sl, r3
 80108fa:	4693      	mov	fp, r2
 80108fc:	4652      	mov	r2, sl
 80108fe:	465b      	mov	r3, fp
 8010900:	4640      	mov	r0, r8
 8010902:	4649      	mov	r1, r9
 8010904:	f7ef fd5c 	bl	80003c0 <__aeabi_uldivmod>
 8010908:	4602      	mov	r2, r0
 801090a:	460b      	mov	r3, r1
 801090c:	4613      	mov	r3, r2
 801090e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010916:	d308      	bcc.n	801092a <UART_SetConfig+0x9a2>
 8010918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801091a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801091e:	d204      	bcs.n	801092a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8010920:	697b      	ldr	r3, [r7, #20]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010926:	60da      	str	r2, [r3, #12]
 8010928:	e17f      	b.n	8010c2a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801092a:	2301      	movs	r3, #1
 801092c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010930:	e17b      	b.n	8010c2a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010932:	697b      	ldr	r3, [r7, #20]
 8010934:	69db      	ldr	r3, [r3, #28]
 8010936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801093a:	f040 80bd 	bne.w	8010ab8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 801093e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010942:	2b20      	cmp	r3, #32
 8010944:	dc48      	bgt.n	80109d8 <UART_SetConfig+0xa50>
 8010946:	2b00      	cmp	r3, #0
 8010948:	db7b      	blt.n	8010a42 <UART_SetConfig+0xaba>
 801094a:	2b20      	cmp	r3, #32
 801094c:	d879      	bhi.n	8010a42 <UART_SetConfig+0xaba>
 801094e:	a201      	add	r2, pc, #4	@ (adr r2, 8010954 <UART_SetConfig+0x9cc>)
 8010950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010954:	080109df 	.word	0x080109df
 8010958:	080109e7 	.word	0x080109e7
 801095c:	08010a43 	.word	0x08010a43
 8010960:	08010a43 	.word	0x08010a43
 8010964:	080109ef 	.word	0x080109ef
 8010968:	08010a43 	.word	0x08010a43
 801096c:	08010a43 	.word	0x08010a43
 8010970:	08010a43 	.word	0x08010a43
 8010974:	080109ff 	.word	0x080109ff
 8010978:	08010a43 	.word	0x08010a43
 801097c:	08010a43 	.word	0x08010a43
 8010980:	08010a43 	.word	0x08010a43
 8010984:	08010a43 	.word	0x08010a43
 8010988:	08010a43 	.word	0x08010a43
 801098c:	08010a43 	.word	0x08010a43
 8010990:	08010a43 	.word	0x08010a43
 8010994:	08010a0f 	.word	0x08010a0f
 8010998:	08010a43 	.word	0x08010a43
 801099c:	08010a43 	.word	0x08010a43
 80109a0:	08010a43 	.word	0x08010a43
 80109a4:	08010a43 	.word	0x08010a43
 80109a8:	08010a43 	.word	0x08010a43
 80109ac:	08010a43 	.word	0x08010a43
 80109b0:	08010a43 	.word	0x08010a43
 80109b4:	08010a43 	.word	0x08010a43
 80109b8:	08010a43 	.word	0x08010a43
 80109bc:	08010a43 	.word	0x08010a43
 80109c0:	08010a43 	.word	0x08010a43
 80109c4:	08010a43 	.word	0x08010a43
 80109c8:	08010a43 	.word	0x08010a43
 80109cc:	08010a43 	.word	0x08010a43
 80109d0:	08010a43 	.word	0x08010a43
 80109d4:	08010a35 	.word	0x08010a35
 80109d8:	2b40      	cmp	r3, #64	@ 0x40
 80109da:	d02e      	beq.n	8010a3a <UART_SetConfig+0xab2>
 80109dc:	e031      	b.n	8010a42 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80109de:	f7f9 fc2f 	bl	800a240 <HAL_RCC_GetPCLK1Freq>
 80109e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80109e4:	e033      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80109e6:	f7f9 fc41 	bl	800a26c <HAL_RCC_GetPCLK2Freq>
 80109ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80109ec:	e02f      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109f2:	4618      	mov	r0, r3
 80109f4:	f7fb fb1a 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80109f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109fc:	e027      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80109fe:	f107 0318 	add.w	r3, r7, #24
 8010a02:	4618      	mov	r0, r3
 8010a04:	f7fb fc66 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010a08:	69fb      	ldr	r3, [r7, #28]
 8010a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a0c:	e01f      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010a0e:	4b69      	ldr	r3, [pc, #420]	@ (8010bb4 <UART_SetConfig+0xc2c>)
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f003 0320 	and.w	r3, r3, #32
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d009      	beq.n	8010a2e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010a1a:	4b66      	ldr	r3, [pc, #408]	@ (8010bb4 <UART_SetConfig+0xc2c>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	08db      	lsrs	r3, r3, #3
 8010a20:	f003 0303 	and.w	r3, r3, #3
 8010a24:	4a64      	ldr	r2, [pc, #400]	@ (8010bb8 <UART_SetConfig+0xc30>)
 8010a26:	fa22 f303 	lsr.w	r3, r2, r3
 8010a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010a2c:	e00f      	b.n	8010a4e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8010a2e:	4b62      	ldr	r3, [pc, #392]	@ (8010bb8 <UART_SetConfig+0xc30>)
 8010a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a32:	e00c      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010a34:	4b61      	ldr	r3, [pc, #388]	@ (8010bbc <UART_SetConfig+0xc34>)
 8010a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a38:	e009      	b.n	8010a4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a40:	e005      	b.n	8010a4e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8010a42:	2300      	movs	r3, #0
 8010a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010a46:	2301      	movs	r3, #1
 8010a48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010a4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	f000 80ea 	beq.w	8010c2a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a5a:	4a55      	ldr	r2, [pc, #340]	@ (8010bb0 <UART_SetConfig+0xc28>)
 8010a5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a60:	461a      	mov	r2, r3
 8010a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a64:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a68:	005a      	lsls	r2, r3, #1
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	685b      	ldr	r3, [r3, #4]
 8010a6e:	085b      	lsrs	r3, r3, #1
 8010a70:	441a      	add	r2, r3
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	685b      	ldr	r3, [r3, #4]
 8010a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8010a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a7e:	2b0f      	cmp	r3, #15
 8010a80:	d916      	bls.n	8010ab0 <UART_SetConfig+0xb28>
 8010a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010a88:	d212      	bcs.n	8010ab0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a8c:	b29b      	uxth	r3, r3
 8010a8e:	f023 030f 	bic.w	r3, r3, #15
 8010a92:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a96:	085b      	lsrs	r3, r3, #1
 8010a98:	b29b      	uxth	r3, r3
 8010a9a:	f003 0307 	and.w	r3, r3, #7
 8010a9e:	b29a      	uxth	r2, r3
 8010aa0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010aa2:	4313      	orrs	r3, r2
 8010aa4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010aa6:	697b      	ldr	r3, [r7, #20]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010aac:	60da      	str	r2, [r3, #12]
 8010aae:	e0bc      	b.n	8010c2a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010ab0:	2301      	movs	r3, #1
 8010ab2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010ab6:	e0b8      	b.n	8010c2a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010ab8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010abc:	2b20      	cmp	r3, #32
 8010abe:	dc4b      	bgt.n	8010b58 <UART_SetConfig+0xbd0>
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	f2c0 8087 	blt.w	8010bd4 <UART_SetConfig+0xc4c>
 8010ac6:	2b20      	cmp	r3, #32
 8010ac8:	f200 8084 	bhi.w	8010bd4 <UART_SetConfig+0xc4c>
 8010acc:	a201      	add	r2, pc, #4	@ (adr r2, 8010ad4 <UART_SetConfig+0xb4c>)
 8010ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ad2:	bf00      	nop
 8010ad4:	08010b5f 	.word	0x08010b5f
 8010ad8:	08010b67 	.word	0x08010b67
 8010adc:	08010bd5 	.word	0x08010bd5
 8010ae0:	08010bd5 	.word	0x08010bd5
 8010ae4:	08010b6f 	.word	0x08010b6f
 8010ae8:	08010bd5 	.word	0x08010bd5
 8010aec:	08010bd5 	.word	0x08010bd5
 8010af0:	08010bd5 	.word	0x08010bd5
 8010af4:	08010b7f 	.word	0x08010b7f
 8010af8:	08010bd5 	.word	0x08010bd5
 8010afc:	08010bd5 	.word	0x08010bd5
 8010b00:	08010bd5 	.word	0x08010bd5
 8010b04:	08010bd5 	.word	0x08010bd5
 8010b08:	08010bd5 	.word	0x08010bd5
 8010b0c:	08010bd5 	.word	0x08010bd5
 8010b10:	08010bd5 	.word	0x08010bd5
 8010b14:	08010b8f 	.word	0x08010b8f
 8010b18:	08010bd5 	.word	0x08010bd5
 8010b1c:	08010bd5 	.word	0x08010bd5
 8010b20:	08010bd5 	.word	0x08010bd5
 8010b24:	08010bd5 	.word	0x08010bd5
 8010b28:	08010bd5 	.word	0x08010bd5
 8010b2c:	08010bd5 	.word	0x08010bd5
 8010b30:	08010bd5 	.word	0x08010bd5
 8010b34:	08010bd5 	.word	0x08010bd5
 8010b38:	08010bd5 	.word	0x08010bd5
 8010b3c:	08010bd5 	.word	0x08010bd5
 8010b40:	08010bd5 	.word	0x08010bd5
 8010b44:	08010bd5 	.word	0x08010bd5
 8010b48:	08010bd5 	.word	0x08010bd5
 8010b4c:	08010bd5 	.word	0x08010bd5
 8010b50:	08010bd5 	.word	0x08010bd5
 8010b54:	08010bc7 	.word	0x08010bc7
 8010b58:	2b40      	cmp	r3, #64	@ 0x40
 8010b5a:	d037      	beq.n	8010bcc <UART_SetConfig+0xc44>
 8010b5c:	e03a      	b.n	8010bd4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b5e:	f7f9 fb6f 	bl	800a240 <HAL_RCC_GetPCLK1Freq>
 8010b62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b64:	e03c      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b66:	f7f9 fb81 	bl	800a26c <HAL_RCC_GetPCLK2Freq>
 8010b6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b6c:	e038      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7fb fa5a 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b7c:	e030      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b7e:	f107 0318 	add.w	r3, r7, #24
 8010b82:	4618      	mov	r0, r3
 8010b84:	f7fb fba6 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010b88:	69fb      	ldr	r3, [r7, #28]
 8010b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b8c:	e028      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b8e:	4b09      	ldr	r3, [pc, #36]	@ (8010bb4 <UART_SetConfig+0xc2c>)
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	f003 0320 	and.w	r3, r3, #32
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d012      	beq.n	8010bc0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010b9a:	4b06      	ldr	r3, [pc, #24]	@ (8010bb4 <UART_SetConfig+0xc2c>)
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	08db      	lsrs	r3, r3, #3
 8010ba0:	f003 0303 	and.w	r3, r3, #3
 8010ba4:	4a04      	ldr	r2, [pc, #16]	@ (8010bb8 <UART_SetConfig+0xc30>)
 8010ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8010baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010bac:	e018      	b.n	8010be0 <UART_SetConfig+0xc58>
 8010bae:	bf00      	nop
 8010bb0:	0801b444 	.word	0x0801b444
 8010bb4:	58024400 	.word	0x58024400
 8010bb8:	03d09000 	.word	0x03d09000
 8010bbc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8010bc0:	4b24      	ldr	r3, [pc, #144]	@ (8010c54 <UART_SetConfig+0xccc>)
 8010bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bc4:	e00c      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010bc6:	4b24      	ldr	r3, [pc, #144]	@ (8010c58 <UART_SetConfig+0xcd0>)
 8010bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bca:	e009      	b.n	8010be0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bd2:	e005      	b.n	8010be0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010bde:	bf00      	nop
    }

    if (pclk != 0U)
 8010be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d021      	beq.n	8010c2a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bea:	4a1c      	ldr	r2, [pc, #112]	@ (8010c5c <UART_SetConfig+0xcd4>)
 8010bec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bf4:	fbb3 f2f2 	udiv	r2, r3, r2
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	685b      	ldr	r3, [r3, #4]
 8010bfc:	085b      	lsrs	r3, r3, #1
 8010bfe:	441a      	add	r2, r3
 8010c00:	697b      	ldr	r3, [r7, #20]
 8010c02:	685b      	ldr	r3, [r3, #4]
 8010c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c08:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c0c:	2b0f      	cmp	r3, #15
 8010c0e:	d909      	bls.n	8010c24 <UART_SetConfig+0xc9c>
 8010c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c16:	d205      	bcs.n	8010c24 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c1a:	b29a      	uxth	r2, r3
 8010c1c:	697b      	ldr	r3, [r7, #20]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	60da      	str	r2, [r3, #12]
 8010c22:	e002      	b.n	8010c2a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010c24:	2301      	movs	r3, #1
 8010c26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010c2a:	697b      	ldr	r3, [r7, #20]
 8010c2c:	2201      	movs	r2, #1
 8010c2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010c32:	697b      	ldr	r3, [r7, #20]
 8010c34:	2201      	movs	r2, #1
 8010c36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010c3a:	697b      	ldr	r3, [r7, #20]
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010c40:	697b      	ldr	r3, [r7, #20]
 8010c42:	2200      	movs	r2, #0
 8010c44:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010c46:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	3748      	adds	r7, #72	@ 0x48
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010c54:	03d09000 	.word	0x03d09000
 8010c58:	003d0900 	.word	0x003d0900
 8010c5c:	0801b444 	.word	0x0801b444

08010c60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b083      	sub	sp, #12
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c6c:	f003 0308 	and.w	r3, r3, #8
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d00a      	beq.n	8010c8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	685b      	ldr	r3, [r3, #4]
 8010c7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	430a      	orrs	r2, r1
 8010c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c8e:	f003 0301 	and.w	r3, r3, #1
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00a      	beq.n	8010cac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	685b      	ldr	r3, [r3, #4]
 8010c9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	430a      	orrs	r2, r1
 8010caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cb0:	f003 0302 	and.w	r3, r3, #2
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d00a      	beq.n	8010cce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	685b      	ldr	r3, [r3, #4]
 8010cbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	430a      	orrs	r2, r1
 8010ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cd2:	f003 0304 	and.w	r3, r3, #4
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d00a      	beq.n	8010cf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	685b      	ldr	r3, [r3, #4]
 8010ce0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	430a      	orrs	r2, r1
 8010cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cf4:	f003 0310 	and.w	r3, r3, #16
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d00a      	beq.n	8010d12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	689b      	ldr	r3, [r3, #8]
 8010d02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	430a      	orrs	r2, r1
 8010d10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d16:	f003 0320 	and.w	r3, r3, #32
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d00a      	beq.n	8010d34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	689b      	ldr	r3, [r3, #8]
 8010d24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	430a      	orrs	r2, r1
 8010d32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d01a      	beq.n	8010d76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	685b      	ldr	r3, [r3, #4]
 8010d46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	430a      	orrs	r2, r1
 8010d54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010d5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d5e:	d10a      	bne.n	8010d76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	430a      	orrs	r2, r1
 8010d74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00a      	beq.n	8010d98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	685b      	ldr	r3, [r3, #4]
 8010d88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	430a      	orrs	r2, r1
 8010d96:	605a      	str	r2, [r3, #4]
  }
}
 8010d98:	bf00      	nop
 8010d9a:	370c      	adds	r7, #12
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b098      	sub	sp, #96	@ 0x60
 8010da8:	af02      	add	r7, sp, #8
 8010daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2200      	movs	r2, #0
 8010db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010db4:	f7f2 f966 	bl	8003084 <HAL_GetTick>
 8010db8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	f003 0308 	and.w	r3, r3, #8
 8010dc4:	2b08      	cmp	r3, #8
 8010dc6:	d12f      	bne.n	8010e28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010dc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010dcc:	9300      	str	r3, [sp, #0]
 8010dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010dd6:	6878      	ldr	r0, [r7, #4]
 8010dd8:	f000 f88e 	bl	8010ef8 <UART_WaitOnFlagUntilTimeout>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d022      	beq.n	8010e28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dea:	e853 3f00 	ldrex	r3, [r3]
 8010dee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010df6:	653b      	str	r3, [r7, #80]	@ 0x50
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	461a      	mov	r2, r3
 8010dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e08:	e841 2300 	strex	r3, r2, [r1]
 8010e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d1e6      	bne.n	8010de2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2220      	movs	r2, #32
 8010e18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	2200      	movs	r2, #0
 8010e20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e24:	2303      	movs	r3, #3
 8010e26:	e063      	b.n	8010ef0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	f003 0304 	and.w	r3, r3, #4
 8010e32:	2b04      	cmp	r3, #4
 8010e34:	d149      	bne.n	8010eca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e3a:	9300      	str	r3, [sp, #0]
 8010e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e3e:	2200      	movs	r2, #0
 8010e40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	f000 f857 	bl	8010ef8 <UART_WaitOnFlagUntilTimeout>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d03c      	beq.n	8010eca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e58:	e853 3f00 	ldrex	r3, [r3]
 8010e5c:	623b      	str	r3, [r7, #32]
   return(result);
 8010e5e:	6a3b      	ldr	r3, [r7, #32]
 8010e60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010e70:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e76:	e841 2300 	strex	r3, r2, [r1]
 8010e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d1e6      	bne.n	8010e50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	3308      	adds	r3, #8
 8010e88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	e853 3f00 	ldrex	r3, [r3]
 8010e90:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	f023 0301 	bic.w	r3, r3, #1
 8010e98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	3308      	adds	r3, #8
 8010ea0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ea2:	61fa      	str	r2, [r7, #28]
 8010ea4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ea6:	69b9      	ldr	r1, [r7, #24]
 8010ea8:	69fa      	ldr	r2, [r7, #28]
 8010eaa:	e841 2300 	strex	r3, r2, [r1]
 8010eae:	617b      	str	r3, [r7, #20]
   return(result);
 8010eb0:	697b      	ldr	r3, [r7, #20]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d1e5      	bne.n	8010e82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	2220      	movs	r2, #32
 8010eba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010ec6:	2303      	movs	r3, #3
 8010ec8:	e012      	b.n	8010ef0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	2220      	movs	r2, #32
 8010ece:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	2220      	movs	r2, #32
 8010ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2200      	movs	r2, #0
 8010ede:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	2200      	movs	r2, #0
 8010eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010eee:	2300      	movs	r3, #0
}
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	3758      	adds	r7, #88	@ 0x58
 8010ef4:	46bd      	mov	sp, r7
 8010ef6:	bd80      	pop	{r7, pc}

08010ef8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b084      	sub	sp, #16
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	60f8      	str	r0, [r7, #12]
 8010f00:	60b9      	str	r1, [r7, #8]
 8010f02:	603b      	str	r3, [r7, #0]
 8010f04:	4613      	mov	r3, r2
 8010f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010f08:	e04f      	b.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010f0a:	69bb      	ldr	r3, [r7, #24]
 8010f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f10:	d04b      	beq.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010f12:	f7f2 f8b7 	bl	8003084 <HAL_GetTick>
 8010f16:	4602      	mov	r2, r0
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	1ad3      	subs	r3, r2, r3
 8010f1c:	69ba      	ldr	r2, [r7, #24]
 8010f1e:	429a      	cmp	r2, r3
 8010f20:	d302      	bcc.n	8010f28 <UART_WaitOnFlagUntilTimeout+0x30>
 8010f22:	69bb      	ldr	r3, [r7, #24]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d101      	bne.n	8010f2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010f28:	2303      	movs	r3, #3
 8010f2a:	e04e      	b.n	8010fca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f003 0304 	and.w	r3, r3, #4
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d037      	beq.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	2b80      	cmp	r3, #128	@ 0x80
 8010f3e:	d034      	beq.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f40:	68bb      	ldr	r3, [r7, #8]
 8010f42:	2b40      	cmp	r3, #64	@ 0x40
 8010f44:	d031      	beq.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	69db      	ldr	r3, [r3, #28]
 8010f4c:	f003 0308 	and.w	r3, r3, #8
 8010f50:	2b08      	cmp	r3, #8
 8010f52:	d110      	bne.n	8010f76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	2208      	movs	r2, #8
 8010f5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f5c:	68f8      	ldr	r0, [r7, #12]
 8010f5e:	f000 f95b 	bl	8011218 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	2208      	movs	r2, #8
 8010f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010f72:	2301      	movs	r3, #1
 8010f74:	e029      	b.n	8010fca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	69db      	ldr	r3, [r3, #28]
 8010f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010f84:	d111      	bne.n	8010faa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010f8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f90:	68f8      	ldr	r0, [r7, #12]
 8010f92:	f000 f941 	bl	8011218 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	2220      	movs	r2, #32
 8010f9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010fa6:	2303      	movs	r3, #3
 8010fa8:	e00f      	b.n	8010fca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	69da      	ldr	r2, [r3, #28]
 8010fb0:	68bb      	ldr	r3, [r7, #8]
 8010fb2:	4013      	ands	r3, r2
 8010fb4:	68ba      	ldr	r2, [r7, #8]
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	bf0c      	ite	eq
 8010fba:	2301      	moveq	r3, #1
 8010fbc:	2300      	movne	r3, #0
 8010fbe:	b2db      	uxtb	r3, r3
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	79fb      	ldrb	r3, [r7, #7]
 8010fc4:	429a      	cmp	r2, r3
 8010fc6:	d0a0      	beq.n	8010f0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010fc8:	2300      	movs	r3, #0
}
 8010fca:	4618      	mov	r0, r3
 8010fcc:	3710      	adds	r7, #16
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
	...

08010fd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010fd4:	b480      	push	{r7}
 8010fd6:	b0a3      	sub	sp, #140	@ 0x8c
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	60f8      	str	r0, [r7, #12]
 8010fdc:	60b9      	str	r1, [r7, #8]
 8010fde:	4613      	mov	r3, r2
 8010fe0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	68ba      	ldr	r2, [r7, #8]
 8010fe6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	88fa      	ldrh	r2, [r7, #6]
 8010fec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	88fa      	ldrh	r2, [r7, #6]
 8010ff4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	689b      	ldr	r3, [r3, #8]
 8011002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011006:	d10e      	bne.n	8011026 <UART_Start_Receive_IT+0x52>
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	691b      	ldr	r3, [r3, #16]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d105      	bne.n	801101c <UART_Start_Receive_IT+0x48>
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8011016:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801101a:	e02d      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	22ff      	movs	r2, #255	@ 0xff
 8011020:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011024:	e028      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	689b      	ldr	r3, [r3, #8]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d10d      	bne.n	801104a <UART_Start_Receive_IT+0x76>
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	691b      	ldr	r3, [r3, #16]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d104      	bne.n	8011040 <UART_Start_Receive_IT+0x6c>
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	22ff      	movs	r2, #255	@ 0xff
 801103a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801103e:	e01b      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	227f      	movs	r2, #127	@ 0x7f
 8011044:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011048:	e016      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	689b      	ldr	r3, [r3, #8]
 801104e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011052:	d10d      	bne.n	8011070 <UART_Start_Receive_IT+0x9c>
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	691b      	ldr	r3, [r3, #16]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d104      	bne.n	8011066 <UART_Start_Receive_IT+0x92>
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	227f      	movs	r2, #127	@ 0x7f
 8011060:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011064:	e008      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	223f      	movs	r2, #63	@ 0x3f
 801106a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801106e:	e003      	b.n	8011078 <UART_Start_Receive_IT+0xa4>
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	2200      	movs	r2, #0
 8011074:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	2200      	movs	r2, #0
 801107c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	2222      	movs	r2, #34	@ 0x22
 8011084:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	3308      	adds	r3, #8
 801108e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011090:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011092:	e853 3f00 	ldrex	r3, [r3]
 8011096:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011098:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801109a:	f043 0301 	orr.w	r3, r3, #1
 801109e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	3308      	adds	r3, #8
 80110a8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80110ac:	673a      	str	r2, [r7, #112]	@ 0x70
 80110ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110b0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80110b2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80110b4:	e841 2300 	strex	r3, r2, [r1]
 80110b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80110ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d1e3      	bne.n	8011088 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110c8:	d14f      	bne.n	801116a <UART_Start_Receive_IT+0x196>
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80110d0:	88fa      	ldrh	r2, [r7, #6]
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d349      	bcc.n	801116a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	689b      	ldr	r3, [r3, #8]
 80110da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80110de:	d107      	bne.n	80110f0 <UART_Start_Receive_IT+0x11c>
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	691b      	ldr	r3, [r3, #16]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d103      	bne.n	80110f0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	4a47      	ldr	r2, [pc, #284]	@ (8011208 <UART_Start_Receive_IT+0x234>)
 80110ec:	675a      	str	r2, [r3, #116]	@ 0x74
 80110ee:	e002      	b.n	80110f6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	4a46      	ldr	r2, [pc, #280]	@ (801120c <UART_Start_Receive_IT+0x238>)
 80110f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	691b      	ldr	r3, [r3, #16]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d01a      	beq.n	8011134 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011106:	e853 3f00 	ldrex	r3, [r3]
 801110a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801110c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801110e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011112:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	461a      	mov	r2, r3
 801111c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011120:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011122:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011124:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011126:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011128:	e841 2300 	strex	r3, r2, [r1]
 801112c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801112e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011130:	2b00      	cmp	r3, #0
 8011132:	d1e4      	bne.n	80110fe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	3308      	adds	r3, #8
 801113a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801113c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801113e:	e853 3f00 	ldrex	r3, [r3]
 8011142:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801114a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	3308      	adds	r3, #8
 8011152:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011154:	64ba      	str	r2, [r7, #72]	@ 0x48
 8011156:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011158:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801115a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801115c:	e841 2300 	strex	r3, r2, [r1]
 8011160:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011164:	2b00      	cmp	r3, #0
 8011166:	d1e5      	bne.n	8011134 <UART_Start_Receive_IT+0x160>
 8011168:	e046      	b.n	80111f8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	689b      	ldr	r3, [r3, #8]
 801116e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011172:	d107      	bne.n	8011184 <UART_Start_Receive_IT+0x1b0>
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	691b      	ldr	r3, [r3, #16]
 8011178:	2b00      	cmp	r3, #0
 801117a:	d103      	bne.n	8011184 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	4a24      	ldr	r2, [pc, #144]	@ (8011210 <UART_Start_Receive_IT+0x23c>)
 8011180:	675a      	str	r2, [r3, #116]	@ 0x74
 8011182:	e002      	b.n	801118a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	4a23      	ldr	r2, [pc, #140]	@ (8011214 <UART_Start_Receive_IT+0x240>)
 8011188:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	691b      	ldr	r3, [r3, #16]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d019      	beq.n	80111c6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801119a:	e853 3f00 	ldrex	r3, [r3]
 801119e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80111a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111a2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80111a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	461a      	mov	r2, r3
 80111ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80111b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80111b2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80111b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80111b8:	e841 2300 	strex	r3, r2, [r1]
 80111bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80111be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d1e6      	bne.n	8011192 <UART_Start_Receive_IT+0x1be>
 80111c4:	e018      	b.n	80111f8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111cc:	697b      	ldr	r3, [r7, #20]
 80111ce:	e853 3f00 	ldrex	r3, [r3]
 80111d2:	613b      	str	r3, [r7, #16]
   return(result);
 80111d4:	693b      	ldr	r3, [r7, #16]
 80111d6:	f043 0320 	orr.w	r3, r3, #32
 80111da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	461a      	mov	r2, r3
 80111e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80111e4:	623b      	str	r3, [r7, #32]
 80111e6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111e8:	69f9      	ldr	r1, [r7, #28]
 80111ea:	6a3a      	ldr	r2, [r7, #32]
 80111ec:	e841 2300 	strex	r3, r2, [r1]
 80111f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80111f2:	69bb      	ldr	r3, [r7, #24]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d1e6      	bne.n	80111c6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80111f8:	2300      	movs	r3, #0
}
 80111fa:	4618      	mov	r0, r3
 80111fc:	378c      	adds	r7, #140	@ 0x8c
 80111fe:	46bd      	mov	sp, r7
 8011200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011204:	4770      	bx	lr
 8011206:	bf00      	nop
 8011208:	08011a35 	.word	0x08011a35
 801120c:	080116d1 	.word	0x080116d1
 8011210:	08011519 	.word	0x08011519
 8011214:	08011361 	.word	0x08011361

08011218 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011218:	b480      	push	{r7}
 801121a:	b095      	sub	sp, #84	@ 0x54
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011228:	e853 3f00 	ldrex	r3, [r3]
 801122c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801122e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011230:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011234:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	461a      	mov	r2, r3
 801123c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801123e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011240:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011242:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011244:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011246:	e841 2300 	strex	r3, r2, [r1]
 801124a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801124c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124e:	2b00      	cmp	r3, #0
 8011250:	d1e6      	bne.n	8011220 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	3308      	adds	r3, #8
 8011258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801125a:	6a3b      	ldr	r3, [r7, #32]
 801125c:	e853 3f00 	ldrex	r3, [r3]
 8011260:	61fb      	str	r3, [r7, #28]
   return(result);
 8011262:	69fa      	ldr	r2, [r7, #28]
 8011264:	4b1e      	ldr	r3, [pc, #120]	@ (80112e0 <UART_EndRxTransfer+0xc8>)
 8011266:	4013      	ands	r3, r2
 8011268:	64bb      	str	r3, [r7, #72]	@ 0x48
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	3308      	adds	r3, #8
 8011270:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011274:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011276:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011278:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801127a:	e841 2300 	strex	r3, r2, [r1]
 801127e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011282:	2b00      	cmp	r3, #0
 8011284:	d1e5      	bne.n	8011252 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801128a:	2b01      	cmp	r3, #1
 801128c:	d118      	bne.n	80112c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	e853 3f00 	ldrex	r3, [r3]
 801129a:	60bb      	str	r3, [r7, #8]
   return(result);
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	f023 0310 	bic.w	r3, r3, #16
 80112a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	461a      	mov	r2, r3
 80112aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80112ac:	61bb      	str	r3, [r7, #24]
 80112ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112b0:	6979      	ldr	r1, [r7, #20]
 80112b2:	69ba      	ldr	r2, [r7, #24]
 80112b4:	e841 2300 	strex	r3, r2, [r1]
 80112b8:	613b      	str	r3, [r7, #16]
   return(result);
 80112ba:	693b      	ldr	r3, [r7, #16]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d1e6      	bne.n	801128e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2220      	movs	r2, #32
 80112c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	2200      	movs	r2, #0
 80112cc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	2200      	movs	r2, #0
 80112d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80112d4:	bf00      	nop
 80112d6:	3754      	adds	r7, #84	@ 0x54
 80112d8:	46bd      	mov	sp, r7
 80112da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112de:	4770      	bx	lr
 80112e0:	effffffe 	.word	0xeffffffe

080112e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b084      	sub	sp, #16
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	2200      	movs	r2, #0
 80112f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80112fa:	68f8      	ldr	r0, [r7, #12]
 80112fc:	f7fe fe2e 	bl	800ff5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011300:	bf00      	nop
 8011302:	3710      	adds	r7, #16
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b088      	sub	sp, #32
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	e853 3f00 	ldrex	r3, [r3]
 801131c:	60bb      	str	r3, [r7, #8]
   return(result);
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011324:	61fb      	str	r3, [r7, #28]
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	461a      	mov	r2, r3
 801132c:	69fb      	ldr	r3, [r7, #28]
 801132e:	61bb      	str	r3, [r7, #24]
 8011330:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011332:	6979      	ldr	r1, [r7, #20]
 8011334:	69ba      	ldr	r2, [r7, #24]
 8011336:	e841 2300 	strex	r3, r2, [r1]
 801133a:	613b      	str	r3, [r7, #16]
   return(result);
 801133c:	693b      	ldr	r3, [r7, #16]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d1e6      	bne.n	8011310 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2220      	movs	r2, #32
 8011346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	2200      	movs	r2, #0
 801134e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011350:	6878      	ldr	r0, [r7, #4]
 8011352:	f7fe fdf9 	bl	800ff48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011356:	bf00      	nop
 8011358:	3720      	adds	r7, #32
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}
	...

08011360 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b09c      	sub	sp, #112	@ 0x70
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801136e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011378:	2b22      	cmp	r3, #34	@ 0x22
 801137a:	f040 80be 	bne.w	80114fa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011384:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011388:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801138c:	b2d9      	uxtb	r1, r3
 801138e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011392:	b2da      	uxtb	r2, r3
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011398:	400a      	ands	r2, r1
 801139a:	b2d2      	uxtb	r2, r2
 801139c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80113a2:	1c5a      	adds	r2, r3, #1
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80113ae:	b29b      	uxth	r3, r3
 80113b0:	3b01      	subs	r3, #1
 80113b2:	b29a      	uxth	r2, r3
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80113c0:	b29b      	uxth	r3, r3
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	f040 80a1 	bne.w	801150a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80113d0:	e853 3f00 	ldrex	r3, [r3]
 80113d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80113d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80113dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	461a      	mov	r2, r3
 80113e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80113e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80113e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80113ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80113ee:	e841 2300 	strex	r3, r2, [r1]
 80113f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80113f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d1e6      	bne.n	80113c8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	3308      	adds	r3, #8
 8011400:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011404:	e853 3f00 	ldrex	r3, [r3]
 8011408:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801140a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801140c:	f023 0301 	bic.w	r3, r3, #1
 8011410:	667b      	str	r3, [r7, #100]	@ 0x64
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	3308      	adds	r3, #8
 8011418:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801141a:	647a      	str	r2, [r7, #68]	@ 0x44
 801141c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801141e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011422:	e841 2300 	strex	r3, r2, [r1]
 8011426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801142a:	2b00      	cmp	r3, #0
 801142c:	d1e5      	bne.n	80113fa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	2220      	movs	r2, #32
 8011432:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	2200      	movs	r2, #0
 801143a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	2200      	movs	r2, #0
 8011440:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	4a33      	ldr	r2, [pc, #204]	@ (8011514 <UART_RxISR_8BIT+0x1b4>)
 8011448:	4293      	cmp	r3, r2
 801144a:	d01f      	beq.n	801148c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	685b      	ldr	r3, [r3, #4]
 8011452:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011456:	2b00      	cmp	r3, #0
 8011458:	d018      	beq.n	801148c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011462:	e853 3f00 	ldrex	r3, [r3]
 8011466:	623b      	str	r3, [r7, #32]
   return(result);
 8011468:	6a3b      	ldr	r3, [r7, #32]
 801146a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801146e:	663b      	str	r3, [r7, #96]	@ 0x60
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	461a      	mov	r2, r3
 8011476:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011478:	633b      	str	r3, [r7, #48]	@ 0x30
 801147a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801147c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801147e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011480:	e841 2300 	strex	r3, r2, [r1]
 8011484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011488:	2b00      	cmp	r3, #0
 801148a:	d1e6      	bne.n	801145a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011490:	2b01      	cmp	r3, #1
 8011492:	d12e      	bne.n	80114f2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	2200      	movs	r2, #0
 8011498:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114a0:	693b      	ldr	r3, [r7, #16]
 80114a2:	e853 3f00 	ldrex	r3, [r3]
 80114a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	f023 0310 	bic.w	r3, r3, #16
 80114ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	461a      	mov	r2, r3
 80114b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80114b8:	61fb      	str	r3, [r7, #28]
 80114ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114bc:	69b9      	ldr	r1, [r7, #24]
 80114be:	69fa      	ldr	r2, [r7, #28]
 80114c0:	e841 2300 	strex	r3, r2, [r1]
 80114c4:	617b      	str	r3, [r7, #20]
   return(result);
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d1e6      	bne.n	801149a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	69db      	ldr	r3, [r3, #28]
 80114d2:	f003 0310 	and.w	r3, r3, #16
 80114d6:	2b10      	cmp	r3, #16
 80114d8:	d103      	bne.n	80114e2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	2210      	movs	r2, #16
 80114e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80114e8:	4619      	mov	r1, r3
 80114ea:	6878      	ldr	r0, [r7, #4]
 80114ec:	f7fe fd40 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80114f0:	e00b      	b.n	801150a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80114f2:	6878      	ldr	r0, [r7, #4]
 80114f4:	f7f1 fcce 	bl	8002e94 <HAL_UART_RxCpltCallback>
}
 80114f8:	e007      	b.n	801150a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	699a      	ldr	r2, [r3, #24]
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	f042 0208 	orr.w	r2, r2, #8
 8011508:	619a      	str	r2, [r3, #24]
}
 801150a:	bf00      	nop
 801150c:	3770      	adds	r7, #112	@ 0x70
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
 8011512:	bf00      	nop
 8011514:	58000c00 	.word	0x58000c00

08011518 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b09c      	sub	sp, #112	@ 0x70
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011526:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011530:	2b22      	cmp	r3, #34	@ 0x22
 8011532:	f040 80be 	bne.w	80116b2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801153c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011544:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8011546:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801154a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801154e:	4013      	ands	r3, r2
 8011550:	b29a      	uxth	r2, r3
 8011552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011554:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801155a:	1c9a      	adds	r2, r3, #2
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011566:	b29b      	uxth	r3, r3
 8011568:	3b01      	subs	r3, #1
 801156a:	b29a      	uxth	r2, r3
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011578:	b29b      	uxth	r3, r3
 801157a:	2b00      	cmp	r3, #0
 801157c:	f040 80a1 	bne.w	80116c2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011588:	e853 3f00 	ldrex	r3, [r3]
 801158c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801158e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011590:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011594:	667b      	str	r3, [r7, #100]	@ 0x64
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	461a      	mov	r2, r3
 801159c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801159e:	657b      	str	r3, [r7, #84]	@ 0x54
 80115a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80115a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80115a6:	e841 2300 	strex	r3, r2, [r1]
 80115aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80115ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d1e6      	bne.n	8011580 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	3308      	adds	r3, #8
 80115b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115bc:	e853 3f00 	ldrex	r3, [r3]
 80115c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80115c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115c4:	f023 0301 	bic.w	r3, r3, #1
 80115c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	3308      	adds	r3, #8
 80115d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80115d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80115d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80115d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80115da:	e841 2300 	strex	r3, r2, [r1]
 80115de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80115e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d1e5      	bne.n	80115b2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	2220      	movs	r2, #32
 80115ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2200      	movs	r2, #0
 80115f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	2200      	movs	r2, #0
 80115f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	4a33      	ldr	r2, [pc, #204]	@ (80116cc <UART_RxISR_16BIT+0x1b4>)
 8011600:	4293      	cmp	r3, r2
 8011602:	d01f      	beq.n	8011644 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	685b      	ldr	r3, [r3, #4]
 801160a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801160e:	2b00      	cmp	r3, #0
 8011610:	d018      	beq.n	8011644 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011618:	6a3b      	ldr	r3, [r7, #32]
 801161a:	e853 3f00 	ldrex	r3, [r3]
 801161e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011620:	69fb      	ldr	r3, [r7, #28]
 8011622:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011626:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	461a      	mov	r2, r3
 801162e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011630:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011632:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011638:	e841 2300 	strex	r3, r2, [r1]
 801163c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011640:	2b00      	cmp	r3, #0
 8011642:	d1e6      	bne.n	8011612 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011648:	2b01      	cmp	r3, #1
 801164a:	d12e      	bne.n	80116aa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	2200      	movs	r2, #0
 8011650:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	e853 3f00 	ldrex	r3, [r3]
 801165e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	f023 0310 	bic.w	r3, r3, #16
 8011666:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	461a      	mov	r2, r3
 801166e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011670:	61bb      	str	r3, [r7, #24]
 8011672:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011674:	6979      	ldr	r1, [r7, #20]
 8011676:	69ba      	ldr	r2, [r7, #24]
 8011678:	e841 2300 	strex	r3, r2, [r1]
 801167c:	613b      	str	r3, [r7, #16]
   return(result);
 801167e:	693b      	ldr	r3, [r7, #16]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d1e6      	bne.n	8011652 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	69db      	ldr	r3, [r3, #28]
 801168a:	f003 0310 	and.w	r3, r3, #16
 801168e:	2b10      	cmp	r3, #16
 8011690:	d103      	bne.n	801169a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	2210      	movs	r2, #16
 8011698:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80116a0:	4619      	mov	r1, r3
 80116a2:	6878      	ldr	r0, [r7, #4]
 80116a4:	f7fe fc64 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80116a8:	e00b      	b.n	80116c2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80116aa:	6878      	ldr	r0, [r7, #4]
 80116ac:	f7f1 fbf2 	bl	8002e94 <HAL_UART_RxCpltCallback>
}
 80116b0:	e007      	b.n	80116c2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	699a      	ldr	r2, [r3, #24]
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	f042 0208 	orr.w	r2, r2, #8
 80116c0:	619a      	str	r2, [r3, #24]
}
 80116c2:	bf00      	nop
 80116c4:	3770      	adds	r7, #112	@ 0x70
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}
 80116ca:	bf00      	nop
 80116cc:	58000c00 	.word	0x58000c00

080116d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b0ac      	sub	sp, #176	@ 0xb0
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80116de:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	69db      	ldr	r3, [r3, #28]
 80116e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	689b      	ldr	r3, [r3, #8]
 80116fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011706:	2b22      	cmp	r3, #34	@ 0x22
 8011708:	f040 8181 	bne.w	8011a0e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011712:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011716:	e124      	b.n	8011962 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801171e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011722:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8011726:	b2d9      	uxtb	r1, r3
 8011728:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801172c:	b2da      	uxtb	r2, r3
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011732:	400a      	ands	r2, r1
 8011734:	b2d2      	uxtb	r2, r2
 8011736:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801173c:	1c5a      	adds	r2, r3, #1
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011748:	b29b      	uxth	r3, r3
 801174a:	3b01      	subs	r3, #1
 801174c:	b29a      	uxth	r2, r3
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	69db      	ldr	r3, [r3, #28]
 801175a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801175e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011762:	f003 0307 	and.w	r3, r3, #7
 8011766:	2b00      	cmp	r3, #0
 8011768:	d053      	beq.n	8011812 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801176a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801176e:	f003 0301 	and.w	r3, r3, #1
 8011772:	2b00      	cmp	r3, #0
 8011774:	d011      	beq.n	801179a <UART_RxISR_8BIT_FIFOEN+0xca>
 8011776:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801177a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801177e:	2b00      	cmp	r3, #0
 8011780:	d00b      	beq.n	801179a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	2201      	movs	r2, #1
 8011788:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011790:	f043 0201 	orr.w	r2, r3, #1
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801179a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801179e:	f003 0302 	and.w	r3, r3, #2
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d011      	beq.n	80117ca <UART_RxISR_8BIT_FIFOEN+0xfa>
 80117a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80117aa:	f003 0301 	and.w	r3, r3, #1
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d00b      	beq.n	80117ca <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	2202      	movs	r2, #2
 80117b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117c0:	f043 0204 	orr.w	r2, r3, #4
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80117ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117ce:	f003 0304 	and.w	r3, r3, #4
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d011      	beq.n	80117fa <UART_RxISR_8BIT_FIFOEN+0x12a>
 80117d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80117da:	f003 0301 	and.w	r3, r3, #1
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d00b      	beq.n	80117fa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	2204      	movs	r2, #4
 80117e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117f0:	f043 0202 	orr.w	r2, r3, #2
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011800:	2b00      	cmp	r3, #0
 8011802:	d006      	beq.n	8011812 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f7fe fba9 	bl	800ff5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2200      	movs	r2, #0
 801180e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011818:	b29b      	uxth	r3, r3
 801181a:	2b00      	cmp	r3, #0
 801181c:	f040 80a1 	bne.w	8011962 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011826:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011828:	e853 3f00 	ldrex	r3, [r3]
 801182c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801182e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011830:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	461a      	mov	r2, r3
 801183e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011842:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011844:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011846:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011848:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801184a:	e841 2300 	strex	r3, r2, [r1]
 801184e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011850:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011852:	2b00      	cmp	r3, #0
 8011854:	d1e4      	bne.n	8011820 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	3308      	adds	r3, #8
 801185c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801185e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011860:	e853 3f00 	ldrex	r3, [r3]
 8011864:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8011866:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011868:	4b6f      	ldr	r3, [pc, #444]	@ (8011a28 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801186a:	4013      	ands	r3, r2
 801186c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	3308      	adds	r3, #8
 8011876:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801187a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801187c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801187e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011880:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011882:	e841 2300 	strex	r3, r2, [r1]
 8011886:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011888:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801188a:	2b00      	cmp	r3, #0
 801188c:	d1e3      	bne.n	8011856 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	2220      	movs	r2, #32
 8011892:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2200      	movs	r2, #0
 801189a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	2200      	movs	r2, #0
 80118a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	4a61      	ldr	r2, [pc, #388]	@ (8011a2c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80118a8:	4293      	cmp	r3, r2
 80118aa:	d021      	beq.n	80118f0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	685b      	ldr	r3, [r3, #4]
 80118b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d01a      	beq.n	80118f0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118c2:	e853 3f00 	ldrex	r3, [r3]
 80118c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80118c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80118ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80118ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	461a      	mov	r2, r3
 80118d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80118dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80118de:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80118e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80118e4:	e841 2300 	strex	r3, r2, [r1]
 80118e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80118ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d1e4      	bne.n	80118ba <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118f4:	2b01      	cmp	r3, #1
 80118f6:	d130      	bne.n	801195a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2200      	movs	r2, #0
 80118fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011906:	e853 3f00 	ldrex	r3, [r3]
 801190a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801190c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801190e:	f023 0310 	bic.w	r3, r3, #16
 8011912:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	461a      	mov	r2, r3
 801191c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011920:	643b      	str	r3, [r7, #64]	@ 0x40
 8011922:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011924:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011926:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011928:	e841 2300 	strex	r3, r2, [r1]
 801192c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801192e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011930:	2b00      	cmp	r3, #0
 8011932:	d1e4      	bne.n	80118fe <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	69db      	ldr	r3, [r3, #28]
 801193a:	f003 0310 	and.w	r3, r3, #16
 801193e:	2b10      	cmp	r3, #16
 8011940:	d103      	bne.n	801194a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	2210      	movs	r2, #16
 8011948:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011950:	4619      	mov	r1, r3
 8011952:	6878      	ldr	r0, [r7, #4]
 8011954:	f7fe fb0c 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011958:	e00e      	b.n	8011978 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801195a:	6878      	ldr	r0, [r7, #4]
 801195c:	f7f1 fa9a 	bl	8002e94 <HAL_UART_RxCpltCallback>
        break;
 8011960:	e00a      	b.n	8011978 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011962:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8011966:	2b00      	cmp	r3, #0
 8011968:	d006      	beq.n	8011978 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801196a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801196e:	f003 0320 	and.w	r3, r3, #32
 8011972:	2b00      	cmp	r3, #0
 8011974:	f47f aed0 	bne.w	8011718 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801197e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011982:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011986:	2b00      	cmp	r3, #0
 8011988:	d049      	beq.n	8011a1e <UART_RxISR_8BIT_FIFOEN+0x34e>
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011990:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011994:	429a      	cmp	r2, r3
 8011996:	d242      	bcs.n	8011a1e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	3308      	adds	r3, #8
 801199e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119a0:	6a3b      	ldr	r3, [r7, #32]
 80119a2:	e853 3f00 	ldrex	r3, [r3]
 80119a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80119a8:	69fb      	ldr	r3, [r7, #28]
 80119aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80119ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	3308      	adds	r3, #8
 80119b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80119bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80119be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80119c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119c4:	e841 2300 	strex	r3, r2, [r1]
 80119c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80119ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d1e3      	bne.n	8011998 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	4a17      	ldr	r2, [pc, #92]	@ (8011a30 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80119d4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	e853 3f00 	ldrex	r3, [r3]
 80119e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80119e4:	68bb      	ldr	r3, [r7, #8]
 80119e6:	f043 0320 	orr.w	r3, r3, #32
 80119ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	461a      	mov	r2, r3
 80119f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80119f8:	61bb      	str	r3, [r7, #24]
 80119fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119fc:	6979      	ldr	r1, [r7, #20]
 80119fe:	69ba      	ldr	r2, [r7, #24]
 8011a00:	e841 2300 	strex	r3, r2, [r1]
 8011a04:	613b      	str	r3, [r7, #16]
   return(result);
 8011a06:	693b      	ldr	r3, [r7, #16]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d1e4      	bne.n	80119d6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011a0c:	e007      	b.n	8011a1e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	699a      	ldr	r2, [r3, #24]
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	f042 0208 	orr.w	r2, r2, #8
 8011a1c:	619a      	str	r2, [r3, #24]
}
 8011a1e:	bf00      	nop
 8011a20:	37b0      	adds	r7, #176	@ 0xb0
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}
 8011a26:	bf00      	nop
 8011a28:	effffffe 	.word	0xeffffffe
 8011a2c:	58000c00 	.word	0x58000c00
 8011a30:	08011361 	.word	0x08011361

08011a34 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b0ae      	sub	sp, #184	@ 0xb8
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011a42:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	69db      	ldr	r3, [r3, #28]
 8011a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	689b      	ldr	r3, [r3, #8]
 8011a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011a6a:	2b22      	cmp	r3, #34	@ 0x22
 8011a6c:	f040 8185 	bne.w	8011d7a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011a76:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011a7a:	e128      	b.n	8011cce <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a82:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011a8e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011a92:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8011a96:	4013      	ands	r3, r2
 8011a98:	b29a      	uxth	r2, r3
 8011a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011a9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011aa4:	1c9a      	adds	r2, r3, #2
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011ab0:	b29b      	uxth	r3, r3
 8011ab2:	3b01      	subs	r3, #1
 8011ab4:	b29a      	uxth	r2, r3
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	69db      	ldr	r3, [r3, #28]
 8011ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011aca:	f003 0307 	and.w	r3, r3, #7
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d053      	beq.n	8011b7a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011ad6:	f003 0301 	and.w	r3, r3, #1
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d011      	beq.n	8011b02 <UART_RxISR_16BIT_FIFOEN+0xce>
 8011ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d00b      	beq.n	8011b02 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	2201      	movs	r2, #1
 8011af0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011af8:	f043 0201 	orr.w	r2, r3, #1
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011b06:	f003 0302 	and.w	r3, r3, #2
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d011      	beq.n	8011b32 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011b0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011b12:	f003 0301 	and.w	r3, r3, #1
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d00b      	beq.n	8011b32 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	2202      	movs	r2, #2
 8011b20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b28:	f043 0204 	orr.w	r2, r3, #4
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011b36:	f003 0304 	and.w	r3, r3, #4
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d011      	beq.n	8011b62 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011b3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011b42:	f003 0301 	and.w	r3, r3, #1
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d00b      	beq.n	8011b62 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	2204      	movs	r2, #4
 8011b50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b58:	f043 0202 	orr.w	r2, r3, #2
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d006      	beq.n	8011b7a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011b6c:	6878      	ldr	r0, [r7, #4]
 8011b6e:	f7fe f9f5 	bl	800ff5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	2200      	movs	r2, #0
 8011b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011b80:	b29b      	uxth	r3, r3
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	f040 80a3 	bne.w	8011cce <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011b90:	e853 3f00 	ldrex	r3, [r3]
 8011b94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011b96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011b9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	461a      	mov	r2, r3
 8011ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011baa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011bae:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011bb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011bb6:	e841 2300 	strex	r3, r2, [r1]
 8011bba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011bbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d1e2      	bne.n	8011b88 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	3308      	adds	r3, #8
 8011bc8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011bcc:	e853 3f00 	ldrex	r3, [r3]
 8011bd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011bd2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011bd4:	4b6f      	ldr	r3, [pc, #444]	@ (8011d94 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8011bd6:	4013      	ands	r3, r2
 8011bd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	3308      	adds	r3, #8
 8011be2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8011be6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011be8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011bec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011bee:	e841 2300 	strex	r3, r2, [r1]
 8011bf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011bf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d1e3      	bne.n	8011bc2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2220      	movs	r2, #32
 8011bfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	2200      	movs	r2, #0
 8011c06:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	4a61      	ldr	r2, [pc, #388]	@ (8011d98 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8011c14:	4293      	cmp	r3, r2
 8011c16:	d021      	beq.n	8011c5c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	685b      	ldr	r3, [r3, #4]
 8011c1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d01a      	beq.n	8011c5c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c2e:	e853 3f00 	ldrex	r3, [r3]
 8011c32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011c3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	461a      	mov	r2, r3
 8011c44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011c48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011c4a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011c4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011c50:	e841 2300 	strex	r3, r2, [r1]
 8011c54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d1e4      	bne.n	8011c26 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c60:	2b01      	cmp	r3, #1
 8011c62:	d130      	bne.n	8011cc6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	2200      	movs	r2, #0
 8011c68:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c72:	e853 3f00 	ldrex	r3, [r3]
 8011c76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c7a:	f023 0310 	bic.w	r3, r3, #16
 8011c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	461a      	mov	r2, r3
 8011c88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011c8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011c92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011c94:	e841 2300 	strex	r3, r2, [r1]
 8011c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d1e4      	bne.n	8011c6a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	69db      	ldr	r3, [r3, #28]
 8011ca6:	f003 0310 	and.w	r3, r3, #16
 8011caa:	2b10      	cmp	r3, #16
 8011cac:	d103      	bne.n	8011cb6 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	2210      	movs	r2, #16
 8011cb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011cbc:	4619      	mov	r1, r3
 8011cbe:	6878      	ldr	r0, [r7, #4]
 8011cc0:	f7fe f956 	bl	800ff70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011cc4:	e00e      	b.n	8011ce4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8011cc6:	6878      	ldr	r0, [r7, #4]
 8011cc8:	f7f1 f8e4 	bl	8002e94 <HAL_UART_RxCpltCallback>
        break;
 8011ccc:	e00a      	b.n	8011ce4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011cce:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d006      	beq.n	8011ce4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8011cd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011cda:	f003 0320 	and.w	r3, r3, #32
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	f47f aecc 	bne.w	8011a7c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011cea:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011cee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d049      	beq.n	8011d8a <UART_RxISR_16BIT_FIFOEN+0x356>
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011cfc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011d00:	429a      	cmp	r2, r3
 8011d02:	d242      	bcs.n	8011d8a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	3308      	adds	r3, #8
 8011d0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d0e:	e853 3f00 	ldrex	r3, [r3]
 8011d12:	623b      	str	r3, [r7, #32]
   return(result);
 8011d14:	6a3b      	ldr	r3, [r7, #32]
 8011d16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011d1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	3308      	adds	r3, #8
 8011d24:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8011d28:	633a      	str	r2, [r7, #48]	@ 0x30
 8011d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011d2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d30:	e841 2300 	strex	r3, r2, [r1]
 8011d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d1e3      	bne.n	8011d04 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	4a17      	ldr	r2, [pc, #92]	@ (8011d9c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8011d40:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d48:	693b      	ldr	r3, [r7, #16]
 8011d4a:	e853 3f00 	ldrex	r3, [r3]
 8011d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	f043 0320 	orr.w	r3, r3, #32
 8011d56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	461a      	mov	r2, r3
 8011d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011d64:	61fb      	str	r3, [r7, #28]
 8011d66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d68:	69b9      	ldr	r1, [r7, #24]
 8011d6a:	69fa      	ldr	r2, [r7, #28]
 8011d6c:	e841 2300 	strex	r3, r2, [r1]
 8011d70:	617b      	str	r3, [r7, #20]
   return(result);
 8011d72:	697b      	ldr	r3, [r7, #20]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d1e4      	bne.n	8011d42 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011d78:	e007      	b.n	8011d8a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	699a      	ldr	r2, [r3, #24]
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	f042 0208 	orr.w	r2, r2, #8
 8011d88:	619a      	str	r2, [r3, #24]
}
 8011d8a:	bf00      	nop
 8011d8c:	37b8      	adds	r7, #184	@ 0xb8
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd80      	pop	{r7, pc}
 8011d92:	bf00      	nop
 8011d94:	effffffe 	.word	0xeffffffe
 8011d98:	58000c00 	.word	0x58000c00
 8011d9c:	08011519 	.word	0x08011519

08011da0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b086      	sub	sp, #24
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	60f8      	str	r0, [r7, #12]
 8011da8:	60b9      	str	r1, [r7, #8]
 8011daa:	607a      	str	r2, [r7, #4]
 8011dac:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d101      	bne.n	8011db8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8011db4:	2301      	movs	r3, #1
 8011db6:	e056      	b.n	8011e66 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d106      	bne.n	8011dd0 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8011dca:	68f8      	ldr	r0, [r7, #12]
 8011dcc:	f7f0 fc8e 	bl	80026ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	2224      	movs	r2, #36	@ 0x24
 8011dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	681a      	ldr	r2, [r3, #0]
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	f022 0201 	bic.w	r2, r2, #1
 8011de6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d002      	beq.n	8011df6 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8011df0:	68f8      	ldr	r0, [r7, #12]
 8011df2:	f7fe ff35 	bl	8010c60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011df6:	68f8      	ldr	r0, [r7, #12]
 8011df8:	f7fe f8c6 	bl	800ff88 <UART_SetConfig>
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	2b01      	cmp	r3, #1
 8011e00:	d101      	bne.n	8011e06 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 8011e02:	2301      	movs	r3, #1
 8011e04:	e02f      	b.n	8011e66 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	689a      	ldr	r2, [r3, #8]
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011e14:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	689b      	ldr	r3, [r3, #8]
 8011e1c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	68ba      	ldr	r2, [r7, #8]
 8011e26:	430a      	orrs	r2, r1
 8011e28:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	055b      	lsls	r3, r3, #21
 8011e2e:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8011e30:	683b      	ldr	r3, [r7, #0]
 8011e32:	041b      	lsls	r3, r3, #16
 8011e34:	697a      	ldr	r2, [r7, #20]
 8011e36:	4313      	orrs	r3, r2
 8011e38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	681a      	ldr	r2, [r3, #0]
 8011e40:	4b0b      	ldr	r3, [pc, #44]	@ (8011e70 <HAL_RS485Ex_Init+0xd0>)
 8011e42:	4013      	ands	r3, r2
 8011e44:	68fa      	ldr	r2, [r7, #12]
 8011e46:	6812      	ldr	r2, [r2, #0]
 8011e48:	6979      	ldr	r1, [r7, #20]
 8011e4a:	430b      	orrs	r3, r1
 8011e4c:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	681a      	ldr	r2, [r3, #0]
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	f042 0201 	orr.w	r2, r2, #1
 8011e5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011e5e:	68f8      	ldr	r0, [r7, #12]
 8011e60:	f7fe ffa0 	bl	8010da4 <UART_CheckIdleState>
 8011e64:	4603      	mov	r3, r0
}
 8011e66:	4618      	mov	r0, r3
 8011e68:	3718      	adds	r7, #24
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	bd80      	pop	{r7, pc}
 8011e6e:	bf00      	nop
 8011e70:	fc00ffff 	.word	0xfc00ffff

08011e74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011e74:	b480      	push	{r7}
 8011e76:	b083      	sub	sp, #12
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011e7c:	bf00      	nop
 8011e7e:	370c      	adds	r7, #12
 8011e80:	46bd      	mov	sp, r7
 8011e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e86:	4770      	bx	lr

08011e88 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011e88:	b480      	push	{r7}
 8011e8a:	b083      	sub	sp, #12
 8011e8c:	af00      	add	r7, sp, #0
 8011e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011e90:	bf00      	nop
 8011e92:	370c      	adds	r7, #12
 8011e94:	46bd      	mov	sp, r7
 8011e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9a:	4770      	bx	lr

08011e9c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011e9c:	b480      	push	{r7}
 8011e9e:	b083      	sub	sp, #12
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011ea4:	bf00      	nop
 8011ea6:	370c      	adds	r7, #12
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eae:	4770      	bx	lr

08011eb0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011eb0:	b480      	push	{r7}
 8011eb2:	b085      	sub	sp, #20
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011ebe:	2b01      	cmp	r3, #1
 8011ec0:	d101      	bne.n	8011ec6 <HAL_UARTEx_DisableFifoMode+0x16>
 8011ec2:	2302      	movs	r3, #2
 8011ec4:	e027      	b.n	8011f16 <HAL_UARTEx_DisableFifoMode+0x66>
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	2201      	movs	r2, #1
 8011eca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	2224      	movs	r2, #36	@ 0x24
 8011ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	681a      	ldr	r2, [r3, #0]
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f022 0201 	bic.w	r2, r2, #1
 8011eec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011ef4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	2200      	movs	r2, #0
 8011efa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	68fa      	ldr	r2, [r7, #12]
 8011f02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2220      	movs	r2, #32
 8011f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	2200      	movs	r2, #0
 8011f10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011f14:	2300      	movs	r3, #0
}
 8011f16:	4618      	mov	r0, r3
 8011f18:	3714      	adds	r7, #20
 8011f1a:	46bd      	mov	sp, r7
 8011f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f20:	4770      	bx	lr

08011f22 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011f22:	b580      	push	{r7, lr}
 8011f24:	b084      	sub	sp, #16
 8011f26:	af00      	add	r7, sp, #0
 8011f28:	6078      	str	r0, [r7, #4]
 8011f2a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011f32:	2b01      	cmp	r3, #1
 8011f34:	d101      	bne.n	8011f3a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011f36:	2302      	movs	r3, #2
 8011f38:	e02d      	b.n	8011f96 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2201      	movs	r2, #1
 8011f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	2224      	movs	r2, #36	@ 0x24
 8011f46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	681a      	ldr	r2, [r3, #0]
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	f022 0201 	bic.w	r2, r2, #1
 8011f60:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	689b      	ldr	r3, [r3, #8]
 8011f68:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	683a      	ldr	r2, [r7, #0]
 8011f72:	430a      	orrs	r2, r1
 8011f74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011f76:	6878      	ldr	r0, [r7, #4]
 8011f78:	f000 f850 	bl	801201c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	68fa      	ldr	r2, [r7, #12]
 8011f82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2220      	movs	r2, #32
 8011f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	2200      	movs	r2, #0
 8011f90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011f94:	2300      	movs	r3, #0
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	3710      	adds	r7, #16
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}

08011f9e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011f9e:	b580      	push	{r7, lr}
 8011fa0:	b084      	sub	sp, #16
 8011fa2:	af00      	add	r7, sp, #0
 8011fa4:	6078      	str	r0, [r7, #4]
 8011fa6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011fae:	2b01      	cmp	r3, #1
 8011fb0:	d101      	bne.n	8011fb6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011fb2:	2302      	movs	r3, #2
 8011fb4:	e02d      	b.n	8012012 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2201      	movs	r2, #1
 8011fba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	2224      	movs	r2, #36	@ 0x24
 8011fc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	681a      	ldr	r2, [r3, #0]
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	f022 0201 	bic.w	r2, r2, #1
 8011fdc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	689b      	ldr	r3, [r3, #8]
 8011fe4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	683a      	ldr	r2, [r7, #0]
 8011fee:	430a      	orrs	r2, r1
 8011ff0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011ff2:	6878      	ldr	r0, [r7, #4]
 8011ff4:	f000 f812 	bl	801201c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	68fa      	ldr	r2, [r7, #12]
 8011ffe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	2220      	movs	r2, #32
 8012004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2200      	movs	r2, #0
 801200c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012010:	2300      	movs	r3, #0
}
 8012012:	4618      	mov	r0, r3
 8012014:	3710      	adds	r7, #16
 8012016:	46bd      	mov	sp, r7
 8012018:	bd80      	pop	{r7, pc}
	...

0801201c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801201c:	b480      	push	{r7}
 801201e:	b085      	sub	sp, #20
 8012020:	af00      	add	r7, sp, #0
 8012022:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012028:	2b00      	cmp	r3, #0
 801202a:	d108      	bne.n	801203e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2201      	movs	r2, #1
 8012030:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2201      	movs	r2, #1
 8012038:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801203c:	e031      	b.n	80120a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801203e:	2310      	movs	r3, #16
 8012040:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012042:	2310      	movs	r3, #16
 8012044:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	689b      	ldr	r3, [r3, #8]
 801204c:	0e5b      	lsrs	r3, r3, #25
 801204e:	b2db      	uxtb	r3, r3
 8012050:	f003 0307 	and.w	r3, r3, #7
 8012054:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	689b      	ldr	r3, [r3, #8]
 801205c:	0f5b      	lsrs	r3, r3, #29
 801205e:	b2db      	uxtb	r3, r3
 8012060:	f003 0307 	and.w	r3, r3, #7
 8012064:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012066:	7bbb      	ldrb	r3, [r7, #14]
 8012068:	7b3a      	ldrb	r2, [r7, #12]
 801206a:	4911      	ldr	r1, [pc, #68]	@ (80120b0 <UARTEx_SetNbDataToProcess+0x94>)
 801206c:	5c8a      	ldrb	r2, [r1, r2]
 801206e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012072:	7b3a      	ldrb	r2, [r7, #12]
 8012074:	490f      	ldr	r1, [pc, #60]	@ (80120b4 <UARTEx_SetNbDataToProcess+0x98>)
 8012076:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012078:	fb93 f3f2 	sdiv	r3, r3, r2
 801207c:	b29a      	uxth	r2, r3
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012084:	7bfb      	ldrb	r3, [r7, #15]
 8012086:	7b7a      	ldrb	r2, [r7, #13]
 8012088:	4909      	ldr	r1, [pc, #36]	@ (80120b0 <UARTEx_SetNbDataToProcess+0x94>)
 801208a:	5c8a      	ldrb	r2, [r1, r2]
 801208c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012090:	7b7a      	ldrb	r2, [r7, #13]
 8012092:	4908      	ldr	r1, [pc, #32]	@ (80120b4 <UARTEx_SetNbDataToProcess+0x98>)
 8012094:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012096:	fb93 f3f2 	sdiv	r3, r3, r2
 801209a:	b29a      	uxth	r2, r3
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80120a2:	bf00      	nop
 80120a4:	3714      	adds	r7, #20
 80120a6:	46bd      	mov	sp, r7
 80120a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ac:	4770      	bx	lr
 80120ae:	bf00      	nop
 80120b0:	0801b45c 	.word	0x0801b45c
 80120b4:	0801b464 	.word	0x0801b464

080120b8 <lock_system_state>:
        system_state_mutex_id = osMutexNew(&system_state_mutex_attributes);
    }
}

// Lock the system state mutex
void lock_system_state(void) {
 80120b8:	b480      	push	{r7}
 80120ba:	af00      	add	r7, sp, #0
//    if (system_state_mutex_id != NULL) {
//    	osMutexAcquire(system_state_mutex_id, osWaitForever);
//    }
}
 80120bc:	bf00      	nop
 80120be:	46bd      	mov	sp, r7
 80120c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c4:	4770      	bx	lr
	...

080120c8 <unlock_system_state>:

// Unlock the system state mutex
void unlock_system_state(void) {
 80120c8:	b580      	push	{r7, lr}
 80120ca:	af00      	add	r7, sp, #0
    if (system_state_mutex_id != NULL) {
 80120cc:	4b05      	ldr	r3, [pc, #20]	@ (80120e4 <unlock_system_state+0x1c>)
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d004      	beq.n	80120de <unlock_system_state+0x16>
        osMutexRelease(system_state_mutex_id);
 80120d4:	4b03      	ldr	r3, [pc, #12]	@ (80120e4 <unlock_system_state+0x1c>)
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	4618      	mov	r0, r3
 80120da:	f002 fc47 	bl	801496c <osMutexRelease>
    }
}
 80120de:	bf00      	nop
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	24001f44 	.word	0x24001f44

080120e8 <motor_send_command>:
//	printf("All devices initialized, entering Motor main loop.\r\n");
}


// 发送电机命令（通过消息队列）
bool motor_send_command(MotorCommand_t* cmd) {
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || cmd->motor_idx > 1) return false;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d003      	beq.n	80120fe <motor_send_command+0x16>
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	785b      	ldrb	r3, [r3, #1]
 80120fa:	2b01      	cmp	r3, #1
 80120fc:	d901      	bls.n	8012102 <motor_send_command+0x1a>
 80120fe:	2300      	movs	r3, #0
 8012100:	e00d      	b.n	801211e <motor_send_command+0x36>

    // 发送命令到队列
    osStatus_t status = osMessageQueuePut(motorCommandQueue, cmd, 0, 0);
 8012102:	4b09      	ldr	r3, [pc, #36]	@ (8012128 <motor_send_command+0x40>)
 8012104:	6818      	ldr	r0, [r3, #0]
 8012106:	2300      	movs	r3, #0
 8012108:	2200      	movs	r2, #0
 801210a:	6879      	ldr	r1, [r7, #4]
 801210c:	f002 fc6c 	bl	80149e8 <osMessageQueuePut>
 8012110:	60f8      	str	r0, [r7, #12]
    return (status == osOK);
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	2b00      	cmp	r3, #0
 8012116:	bf0c      	ite	eq
 8012118:	2301      	moveq	r3, #1
 801211a:	2300      	movne	r3, #0
 801211c:	b2db      	uxtb	r3, r3
}
 801211e:	4618      	mov	r0, r3
 8012120:	3710      	adds	r7, #16
 8012122:	46bd      	mov	sp, r7
 8012124:	bd80      	pop	{r7, pc}
 8012126:	bf00      	nop
 8012128:	24001f48 	.word	0x24001f48

0801212c <UART6_SendData>:
volatile uint16_t ble_rxIndex = 0;


// (根据前缀和数据发送给 NRF52832)
void UART6_SendData(const char *prefix, const char *data)
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b0c4      	sub	sp, #272	@ 0x110
 8012130:	af02      	add	r7, sp, #8
 8012132:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012136:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801213a:	6018      	str	r0, [r3, #0]
 801213c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012144:	6019      	str	r1, [r3, #0]
    if (strncmp(prefix, "TX", 2) == 0)
 8012146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801214a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801214e:	2202      	movs	r2, #2
 8012150:	4919      	ldr	r1, [pc, #100]	@ (80121b8 <UART6_SendData+0x8c>)
 8012152:	6818      	ldr	r0, [r3, #0]
 8012154:	f006 f92c 	bl	80183b0 <strncmp>
 8012158:	4603      	mov	r3, r0
 801215a:	2b00      	cmp	r3, #0
 801215c:	d107      	bne.n	801216e <UART6_SendData+0x42>
    {
        if (current_ble_status != BLE_NOTIFICATION_ENABLED)
 801215e:	4b17      	ldr	r3, [pc, #92]	@ (80121bc <UART6_SendData+0x90>)
 8012160:	781b      	ldrb	r3, [r3, #0]
 8012162:	2b02      	cmp	r3, #2
 8012164:	d003      	beq.n	801216e <UART6_SendData+0x42>
        {
            printf("BLE not connected or notification not enabled, TX data not sent.\r\n");
 8012166:	4816      	ldr	r0, [pc, #88]	@ (80121c0 <UART6_SendData+0x94>)
 8012168:	f005 ffc0 	bl	80180ec <puts>
 801216c:	e01f      	b.n	80121ae <UART6_SendData+0x82>
            return;
        }
    }
    uint8_t buffer[BLE_TX_BUFFER_SIZE];
    snprintf((char *)buffer, BLE_TX_BUFFER_SIZE, "%s%s\r\n", prefix, data);
 801216e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012172:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012176:	f107 0008 	add.w	r0, r7, #8
 801217a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 801217e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8012182:	6812      	ldr	r2, [r2, #0]
 8012184:	9200      	str	r2, [sp, #0]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4a0e      	ldr	r2, [pc, #56]	@ (80121c4 <UART6_SendData+0x98>)
 801218a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801218e:	f005 ffb5 	bl	80180fc <sniprintf>
    HAL_UART_Transmit(&huart6, buffer, strlen((char *)buffer), HAL_MAX_DELAY);
 8012192:	f107 0308 	add.w	r3, r7, #8
 8012196:	4618      	mov	r0, r3
 8012198:	f7ee f90a 	bl	80003b0 <strlen>
 801219c:	4603      	mov	r3, r0
 801219e:	b29a      	uxth	r2, r3
 80121a0:	f107 0108 	add.w	r1, r7, #8
 80121a4:	f04f 33ff 	mov.w	r3, #4294967295
 80121a8:	4807      	ldr	r0, [pc, #28]	@ (80121c8 <UART6_SendData+0x9c>)
 80121aa:	f7fd f954 	bl	800f456 <HAL_UART_Transmit>
}
 80121ae:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80121b2:	46bd      	mov	sp, r7
 80121b4:	bd80      	pop	{r7, pc}
 80121b6:	bf00      	nop
 80121b8:	0801aee0 	.word	0x0801aee0
 80121bc:	2400204d 	.word	0x2400204d
 80121c0:	0801aee4 	.word	0x0801aee4
 80121c4:	0801af28 	.word	0x0801af28
 80121c8:	2400099c 	.word	0x2400099c

080121cc <UART6_StartReceive>:

// 初始 UART5 接收中断
void UART6_StartReceive(void)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart6, &ble_rxData, 1);  // ??启接收中??
 80121d0:	2201      	movs	r2, #1
 80121d2:	4903      	ldr	r1, [pc, #12]	@ (80121e0 <UART6_StartReceive+0x14>)
 80121d4:	4803      	ldr	r0, [pc, #12]	@ (80121e4 <UART6_StartReceive+0x18>)
 80121d6:	f7fd fa95 	bl	800f704 <HAL_UART_Receive_IT>
}
 80121da:	bf00      	nop
 80121dc:	bd80      	pop	{r7, pc}
 80121de:	bf00      	nop
 80121e0:	2400204c 	.word	0x2400204c
 80121e4:	2400099c 	.word	0x2400099c

080121e8 <findCommand>:


// 查找字符串中的命令模式
char* findCommand(const char* buffer, const char* cmd) {
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b082      	sub	sp, #8
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
 80121f0:	6039      	str	r1, [r7, #0]
    return strstr(buffer, cmd);
 80121f2:	6839      	ldr	r1, [r7, #0]
 80121f4:	6878      	ldr	r0, [r7, #4]
 80121f6:	f006 f8ed 	bl	80183d4 <strstr>
 80121fa:	4603      	mov	r3, r0
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	3708      	adds	r7, #8
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}

08012204 <handle_motor_velocity_command>:




// 处理电机速度命令 (MV)
static void handle_motor_velocity_command(const char* cmd_ptr) {
 8012204:	b580      	push	{r7, lr}
 8012206:	b08a      	sub	sp, #40	@ 0x28
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	3302      	adds	r3, #2
 8012210:	4969      	ldr	r1, [pc, #420]	@ (80123b8 <handle_motor_velocity_command+0x1b4>)
 8012212:	4618      	mov	r0, r3
 8012214:	f7ff ffe8 	bl	80121e8 <findCommand>
 8012218:	4603      	mov	r3, r0
 801221a:	2b00      	cmp	r3, #0
 801221c:	d045      	beq.n	80122aa <handle_motor_velocity_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	3303      	adds	r3, #3
 8012222:	4966      	ldr	r1, [pc, #408]	@ (80123bc <handle_motor_velocity_command+0x1b8>)
 8012224:	4618      	mov	r0, r3
 8012226:	f7ff ffdf 	bl	80121e8 <findCommand>
 801222a:	4603      	mov	r3, r0
 801222c:	2b00      	cmp	r3, #0
 801222e:	d10c      	bne.n	801224a <handle_motor_velocity_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	3303      	adds	r3, #3
 8012234:	4962      	ldr	r1, [pc, #392]	@ (80123c0 <handle_motor_velocity_command+0x1bc>)
 8012236:	4618      	mov	r0, r3
 8012238:	f7ff ffd6 	bl	80121e8 <findCommand>
 801223c:	4603      	mov	r3, r0
 801223e:	2b00      	cmp	r3, #0
 8012240:	d001      	beq.n	8012246 <handle_motor_velocity_command+0x42>
 8012242:	4b5f      	ldr	r3, [pc, #380]	@ (80123c0 <handle_motor_velocity_command+0x1bc>)
 8012244:	e002      	b.n	801224c <handle_motor_velocity_command+0x48>
 8012246:	2300      	movs	r3, #0
 8012248:	e000      	b.n	801224c <handle_motor_velocity_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801224a:	4b5c      	ldr	r3, [pc, #368]	@ (80123bc <handle_motor_velocity_command+0x1b8>)
 801224c:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 801224e:	69fb      	ldr	r3, [r7, #28]
 8012250:	2b00      	cmp	r3, #0
 8012252:	f000 80ad 	beq.w	80123b0 <handle_motor_velocity_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 8012256:	69fb      	ldr	r3, [r7, #28]
 8012258:	781b      	ldrb	r3, [r3, #0]
 801225a:	3b31      	subs	r3, #49	@ 0x31
 801225c:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 801225e:	69bb      	ldr	r3, [r7, #24]
 8012260:	2b00      	cmp	r3, #0
 8012262:	f2c0 80a5 	blt.w	80123b0 <handle_motor_velocity_command+0x1ac>
 8012266:	69bb      	ldr	r3, [r7, #24]
 8012268:	2b01      	cmp	r3, #1
 801226a:	f300 80a1 	bgt.w	80123b0 <handle_motor_velocity_command+0x1ac>
                // 设置速度模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 801226e:	2300      	movs	r3, #0
 8012270:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012272:	69bb      	ldr	r3, [r7, #24]
 8012274:	b2db      	uxtb	r3, r3
 8012276:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_SPEED;
 8012278:	2302      	movs	r3, #2
 801227a:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 801227c:	f107 030c 	add.w	r3, r7, #12
 8012280:	4618      	mov	r0, r3
 8012282:	f7ff ff31 	bl	80120e8 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 8012286:	2301      	movs	r3, #1
 8012288:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 801228a:	f107 030c 	add.w	r3, r7, #12
 801228e:	4618      	mov	r0, r3
 8012290:	f7ff ff2a 	bl	80120e8 <motor_send_command>

                printf("Motor %d speed mode command sent\r\n", motor_idx + 1);
 8012294:	69bb      	ldr	r3, [r7, #24]
 8012296:	3301      	adds	r3, #1
 8012298:	4619      	mov	r1, r3
 801229a:	484a      	ldr	r0, [pc, #296]	@ (80123c4 <handle_motor_velocity_command+0x1c0>)
 801229c:	f005 febe 	bl	801801c <iprintf>
                UART6_SendData("TX", "MVS");
 80122a0:	4949      	ldr	r1, [pc, #292]	@ (80123c8 <handle_motor_velocity_command+0x1c4>)
 80122a2:	484a      	ldr	r0, [pc, #296]	@ (80123cc <handle_motor_velocity_command+0x1c8>)
 80122a4:	f7ff ff42 	bl	801212c <UART6_SendData>
                printf("Motor %d speed set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MV");
            }
        }
    }
}
 80122a8:	e082      	b.n	80123b0 <handle_motor_velocity_command+0x1ac>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	3302      	adds	r3, #2
 80122ae:	4948      	ldr	r1, [pc, #288]	@ (80123d0 <handle_motor_velocity_command+0x1cc>)
 80122b0:	4618      	mov	r0, r3
 80122b2:	f7ff ff99 	bl	80121e8 <findCommand>
 80122b6:	4603      	mov	r3, r0
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d039      	beq.n	8012330 <handle_motor_velocity_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	3303      	adds	r3, #3
 80122c0:	493e      	ldr	r1, [pc, #248]	@ (80123bc <handle_motor_velocity_command+0x1b8>)
 80122c2:	4618      	mov	r0, r3
 80122c4:	f7ff ff90 	bl	80121e8 <findCommand>
 80122c8:	4603      	mov	r3, r0
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d10c      	bne.n	80122e8 <handle_motor_velocity_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	3303      	adds	r3, #3
 80122d2:	493b      	ldr	r1, [pc, #236]	@ (80123c0 <handle_motor_velocity_command+0x1bc>)
 80122d4:	4618      	mov	r0, r3
 80122d6:	f7ff ff87 	bl	80121e8 <findCommand>
 80122da:	4603      	mov	r3, r0
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d001      	beq.n	80122e4 <handle_motor_velocity_command+0xe0>
 80122e0:	4b37      	ldr	r3, [pc, #220]	@ (80123c0 <handle_motor_velocity_command+0x1bc>)
 80122e2:	e002      	b.n	80122ea <handle_motor_velocity_command+0xe6>
 80122e4:	2300      	movs	r3, #0
 80122e6:	e000      	b.n	80122ea <handle_motor_velocity_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80122e8:	4b34      	ldr	r3, [pc, #208]	@ (80123bc <handle_motor_velocity_command+0x1b8>)
 80122ea:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 80122ec:	6a3b      	ldr	r3, [r7, #32]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d05e      	beq.n	80123b0 <handle_motor_velocity_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 80122f2:	6a3b      	ldr	r3, [r7, #32]
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	3b31      	subs	r3, #49	@ 0x31
 80122f8:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 80122fa:	69bb      	ldr	r3, [r7, #24]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	db57      	blt.n	80123b0 <handle_motor_velocity_command+0x1ac>
 8012300:	69bb      	ldr	r3, [r7, #24]
 8012302:	2b01      	cmp	r3, #1
 8012304:	dc54      	bgt.n	80123b0 <handle_motor_velocity_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 8012306:	2302      	movs	r3, #2
 8012308:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801230a:	69bb      	ldr	r3, [r7, #24]
 801230c:	b2db      	uxtb	r3, r3
 801230e:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 8012310:	f107 030c 	add.w	r3, r7, #12
 8012314:	4618      	mov	r0, r3
 8012316:	f7ff fee7 	bl	80120e8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 801231a:	69bb      	ldr	r3, [r7, #24]
 801231c:	3301      	adds	r3, #1
 801231e:	4619      	mov	r1, r3
 8012320:	482c      	ldr	r0, [pc, #176]	@ (80123d4 <handle_motor_velocity_command+0x1d0>)
 8012322:	f005 fe7b 	bl	801801c <iprintf>
                UART6_SendData("TX", "MVP");
 8012326:	492c      	ldr	r1, [pc, #176]	@ (80123d8 <handle_motor_velocity_command+0x1d4>)
 8012328:	4828      	ldr	r0, [pc, #160]	@ (80123cc <handle_motor_velocity_command+0x1c8>)
 801232a:	f7ff feff 	bl	801212c <UART6_SendData>
}
 801232e:	e03f      	b.n	80123b0 <handle_motor_velocity_command+0x1ac>
        char* num_ptr = cmd_ptr + 2;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	3302      	adds	r3, #2
 8012334:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012336:	e002      	b.n	801233e <handle_motor_velocity_command+0x13a>
 8012338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801233a:	3301      	adds	r3, #1
 801233c:	627b      	str	r3, [r7, #36]	@ 0x24
 801233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012340:	781b      	ldrb	r3, [r3, #0]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d009      	beq.n	801235a <handle_motor_velocity_command+0x156>
 8012346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012348:	781b      	ldrb	r3, [r3, #0]
 801234a:	3301      	adds	r3, #1
 801234c:	4a23      	ldr	r2, [pc, #140]	@ (80123dc <handle_motor_velocity_command+0x1d8>)
 801234e:	4413      	add	r3, r2
 8012350:	781b      	ldrb	r3, [r3, #0]
 8012352:	f003 0304 	and.w	r3, r3, #4
 8012356:	2b00      	cmp	r3, #0
 8012358:	d0ee      	beq.n	8012338 <handle_motor_velocity_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 801235a:	f107 0314 	add.w	r3, r7, #20
 801235e:	f107 0218 	add.w	r2, r7, #24
 8012362:	491f      	ldr	r1, [pc, #124]	@ (80123e0 <handle_motor_velocity_command+0x1dc>)
 8012364:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012366:	f005 fefd 	bl	8018164 <siscanf>
 801236a:	4603      	mov	r3, r0
 801236c:	2b02      	cmp	r3, #2
 801236e:	d11f      	bne.n	80123b0 <handle_motor_velocity_command+0x1ac>
            motor_idx--; // 转换为0基索引
 8012370:	69bb      	ldr	r3, [r7, #24]
 8012372:	3b01      	subs	r3, #1
 8012374:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 8012376:	69bb      	ldr	r3, [r7, #24]
 8012378:	2b00      	cmp	r3, #0
 801237a:	db19      	blt.n	80123b0 <handle_motor_velocity_command+0x1ac>
 801237c:	69bb      	ldr	r3, [r7, #24]
 801237e:	2b01      	cmp	r3, #1
 8012380:	dc16      	bgt.n	80123b0 <handle_motor_velocity_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_SET_SPEED;
 8012382:	2304      	movs	r3, #4
 8012384:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012386:	69bb      	ldr	r3, [r7, #24]
 8012388:	b2db      	uxtb	r3, r3
 801238a:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.speed = value;
 801238c:	697b      	ldr	r3, [r7, #20]
 801238e:	613b      	str	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012390:	f107 030c 	add.w	r3, r7, #12
 8012394:	4618      	mov	r0, r3
 8012396:	f7ff fea7 	bl	80120e8 <motor_send_command>
                printf("Motor %d speed set command sent: %d\r\n", motor_idx + 1, value);
 801239a:	69bb      	ldr	r3, [r7, #24]
 801239c:	3301      	adds	r3, #1
 801239e:	697a      	ldr	r2, [r7, #20]
 80123a0:	4619      	mov	r1, r3
 80123a2:	4810      	ldr	r0, [pc, #64]	@ (80123e4 <handle_motor_velocity_command+0x1e0>)
 80123a4:	f005 fe3a 	bl	801801c <iprintf>
                UART6_SendData("TX", "MV");
 80123a8:	490f      	ldr	r1, [pc, #60]	@ (80123e8 <handle_motor_velocity_command+0x1e4>)
 80123aa:	4808      	ldr	r0, [pc, #32]	@ (80123cc <handle_motor_velocity_command+0x1c8>)
 80123ac:	f7ff febe 	bl	801212c <UART6_SendData>
}
 80123b0:	bf00      	nop
 80123b2:	3728      	adds	r7, #40	@ 0x28
 80123b4:	46bd      	mov	sp, r7
 80123b6:	bd80      	pop	{r7, pc}
 80123b8:	0801af30 	.word	0x0801af30
 80123bc:	0801af34 	.word	0x0801af34
 80123c0:	0801af38 	.word	0x0801af38
 80123c4:	0801af3c 	.word	0x0801af3c
 80123c8:	0801af60 	.word	0x0801af60
 80123cc:	0801aee0 	.word	0x0801aee0
 80123d0:	0801af64 	.word	0x0801af64
 80123d4:	0801af68 	.word	0x0801af68
 80123d8:	0801af88 	.word	0x0801af88
 80123dc:	0801b473 	.word	0x0801b473
 80123e0:	0801af8c 	.word	0x0801af8c
 80123e4:	0801af94 	.word	0x0801af94
 80123e8:	0801afbc 	.word	0x0801afbc

080123ec <handle_motor_position_command>:

// 处理电机位置命令 (MP)
static void handle_motor_position_command(const char* cmd_ptr) {
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b08a      	sub	sp, #40	@ 0x28
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	3302      	adds	r3, #2
 80123f8:	4969      	ldr	r1, [pc, #420]	@ (80125a0 <handle_motor_position_command+0x1b4>)
 80123fa:	4618      	mov	r0, r3
 80123fc:	f7ff fef4 	bl	80121e8 <findCommand>
 8012400:	4603      	mov	r3, r0
 8012402:	2b00      	cmp	r3, #0
 8012404:	d045      	beq.n	8012492 <handle_motor_position_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	3303      	adds	r3, #3
 801240a:	4966      	ldr	r1, [pc, #408]	@ (80125a4 <handle_motor_position_command+0x1b8>)
 801240c:	4618      	mov	r0, r3
 801240e:	f7ff feeb 	bl	80121e8 <findCommand>
 8012412:	4603      	mov	r3, r0
 8012414:	2b00      	cmp	r3, #0
 8012416:	d10c      	bne.n	8012432 <handle_motor_position_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	3303      	adds	r3, #3
 801241c:	4962      	ldr	r1, [pc, #392]	@ (80125a8 <handle_motor_position_command+0x1bc>)
 801241e:	4618      	mov	r0, r3
 8012420:	f7ff fee2 	bl	80121e8 <findCommand>
 8012424:	4603      	mov	r3, r0
 8012426:	2b00      	cmp	r3, #0
 8012428:	d001      	beq.n	801242e <handle_motor_position_command+0x42>
 801242a:	4b5f      	ldr	r3, [pc, #380]	@ (80125a8 <handle_motor_position_command+0x1bc>)
 801242c:	e002      	b.n	8012434 <handle_motor_position_command+0x48>
 801242e:	2300      	movs	r3, #0
 8012430:	e000      	b.n	8012434 <handle_motor_position_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012432:	4b5c      	ldr	r3, [pc, #368]	@ (80125a4 <handle_motor_position_command+0x1b8>)
 8012434:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 8012436:	69fb      	ldr	r3, [r7, #28]
 8012438:	2b00      	cmp	r3, #0
 801243a:	f000 80ad 	beq.w	8012598 <handle_motor_position_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 801243e:	69fb      	ldr	r3, [r7, #28]
 8012440:	781b      	ldrb	r3, [r3, #0]
 8012442:	3b31      	subs	r3, #49	@ 0x31
 8012444:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 8012446:	69bb      	ldr	r3, [r7, #24]
 8012448:	2b00      	cmp	r3, #0
 801244a:	f2c0 80a5 	blt.w	8012598 <handle_motor_position_command+0x1ac>
 801244e:	69bb      	ldr	r3, [r7, #24]
 8012450:	2b01      	cmp	r3, #1
 8012452:	f300 80a1 	bgt.w	8012598 <handle_motor_position_command+0x1ac>
                // 设置位置模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 8012456:	2300      	movs	r3, #0
 8012458:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801245a:	69bb      	ldr	r3, [r7, #24]
 801245c:	b2db      	uxtb	r3, r3
 801245e:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_POSITION;
 8012460:	2301      	movs	r3, #1
 8012462:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012464:	f107 030c 	add.w	r3, r7, #12
 8012468:	4618      	mov	r0, r3
 801246a:	f7ff fe3d 	bl	80120e8 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 801246e:	2301      	movs	r3, #1
 8012470:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 8012472:	f107 030c 	add.w	r3, r7, #12
 8012476:	4618      	mov	r0, r3
 8012478:	f7ff fe36 	bl	80120e8 <motor_send_command>

                printf("Motor %d position mode command sent\r\n", motor_idx + 1);
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	3301      	adds	r3, #1
 8012480:	4619      	mov	r1, r3
 8012482:	484a      	ldr	r0, [pc, #296]	@ (80125ac <handle_motor_position_command+0x1c0>)
 8012484:	f005 fdca 	bl	801801c <iprintf>
                UART6_SendData("TX", "MPS");
 8012488:	4949      	ldr	r1, [pc, #292]	@ (80125b0 <handle_motor_position_command+0x1c4>)
 801248a:	484a      	ldr	r0, [pc, #296]	@ (80125b4 <handle_motor_position_command+0x1c8>)
 801248c:	f7ff fe4e 	bl	801212c <UART6_SendData>
                printf("Motor %d position set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MP");
            }
        }
    }
}
 8012490:	e082      	b.n	8012598 <handle_motor_position_command+0x1ac>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	3302      	adds	r3, #2
 8012496:	4948      	ldr	r1, [pc, #288]	@ (80125b8 <handle_motor_position_command+0x1cc>)
 8012498:	4618      	mov	r0, r3
 801249a:	f7ff fea5 	bl	80121e8 <findCommand>
 801249e:	4603      	mov	r3, r0
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d039      	beq.n	8012518 <handle_motor_position_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	3303      	adds	r3, #3
 80124a8:	493e      	ldr	r1, [pc, #248]	@ (80125a4 <handle_motor_position_command+0x1b8>)
 80124aa:	4618      	mov	r0, r3
 80124ac:	f7ff fe9c 	bl	80121e8 <findCommand>
 80124b0:	4603      	mov	r3, r0
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d10c      	bne.n	80124d0 <handle_motor_position_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	3303      	adds	r3, #3
 80124ba:	493b      	ldr	r1, [pc, #236]	@ (80125a8 <handle_motor_position_command+0x1bc>)
 80124bc:	4618      	mov	r0, r3
 80124be:	f7ff fe93 	bl	80121e8 <findCommand>
 80124c2:	4603      	mov	r3, r0
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d001      	beq.n	80124cc <handle_motor_position_command+0xe0>
 80124c8:	4b37      	ldr	r3, [pc, #220]	@ (80125a8 <handle_motor_position_command+0x1bc>)
 80124ca:	e002      	b.n	80124d2 <handle_motor_position_command+0xe6>
 80124cc:	2300      	movs	r3, #0
 80124ce:	e000      	b.n	80124d2 <handle_motor_position_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80124d0:	4b34      	ldr	r3, [pc, #208]	@ (80125a4 <handle_motor_position_command+0x1b8>)
 80124d2:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 80124d4:	6a3b      	ldr	r3, [r7, #32]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d05e      	beq.n	8012598 <handle_motor_position_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	781b      	ldrb	r3, [r3, #0]
 80124de:	3b31      	subs	r3, #49	@ 0x31
 80124e0:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 80124e2:	69bb      	ldr	r3, [r7, #24]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	db57      	blt.n	8012598 <handle_motor_position_command+0x1ac>
 80124e8:	69bb      	ldr	r3, [r7, #24]
 80124ea:	2b01      	cmp	r3, #1
 80124ec:	dc54      	bgt.n	8012598 <handle_motor_position_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 80124ee:	2302      	movs	r3, #2
 80124f0:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 80124f2:	69bb      	ldr	r3, [r7, #24]
 80124f4:	b2db      	uxtb	r3, r3
 80124f6:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 80124f8:	f107 030c 	add.w	r3, r7, #12
 80124fc:	4618      	mov	r0, r3
 80124fe:	f7ff fdf3 	bl	80120e8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 8012502:	69bb      	ldr	r3, [r7, #24]
 8012504:	3301      	adds	r3, #1
 8012506:	4619      	mov	r1, r3
 8012508:	482c      	ldr	r0, [pc, #176]	@ (80125bc <handle_motor_position_command+0x1d0>)
 801250a:	f005 fd87 	bl	801801c <iprintf>
                UART6_SendData("TX", "MPP");
 801250e:	492c      	ldr	r1, [pc, #176]	@ (80125c0 <handle_motor_position_command+0x1d4>)
 8012510:	4828      	ldr	r0, [pc, #160]	@ (80125b4 <handle_motor_position_command+0x1c8>)
 8012512:	f7ff fe0b 	bl	801212c <UART6_SendData>
}
 8012516:	e03f      	b.n	8012598 <handle_motor_position_command+0x1ac>
        char* num_ptr = cmd_ptr + 2;
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	3302      	adds	r3, #2
 801251c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 801251e:	e002      	b.n	8012526 <handle_motor_position_command+0x13a>
 8012520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012522:	3301      	adds	r3, #1
 8012524:	627b      	str	r3, [r7, #36]	@ 0x24
 8012526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012528:	781b      	ldrb	r3, [r3, #0]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d009      	beq.n	8012542 <handle_motor_position_command+0x156>
 801252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012530:	781b      	ldrb	r3, [r3, #0]
 8012532:	3301      	adds	r3, #1
 8012534:	4a23      	ldr	r2, [pc, #140]	@ (80125c4 <handle_motor_position_command+0x1d8>)
 8012536:	4413      	add	r3, r2
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	f003 0304 	and.w	r3, r3, #4
 801253e:	2b00      	cmp	r3, #0
 8012540:	d0ee      	beq.n	8012520 <handle_motor_position_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012542:	f107 0314 	add.w	r3, r7, #20
 8012546:	f107 0218 	add.w	r2, r7, #24
 801254a:	491f      	ldr	r1, [pc, #124]	@ (80125c8 <handle_motor_position_command+0x1dc>)
 801254c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801254e:	f005 fe09 	bl	8018164 <siscanf>
 8012552:	4603      	mov	r3, r0
 8012554:	2b02      	cmp	r3, #2
 8012556:	d11f      	bne.n	8012598 <handle_motor_position_command+0x1ac>
            motor_idx--; // 转换为0基索引
 8012558:	69bb      	ldr	r3, [r7, #24]
 801255a:	3b01      	subs	r3, #1
 801255c:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 801255e:	69bb      	ldr	r3, [r7, #24]
 8012560:	2b00      	cmp	r3, #0
 8012562:	db19      	blt.n	8012598 <handle_motor_position_command+0x1ac>
 8012564:	69bb      	ldr	r3, [r7, #24]
 8012566:	2b01      	cmp	r3, #1
 8012568:	dc16      	bgt.n	8012598 <handle_motor_position_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_SET_POSITION;
 801256a:	2303      	movs	r3, #3
 801256c:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801256e:	69bb      	ldr	r3, [r7, #24]
 8012570:	b2db      	uxtb	r3, r3
 8012572:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.position = value;
 8012574:	697b      	ldr	r3, [r7, #20]
 8012576:	613b      	str	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012578:	f107 030c 	add.w	r3, r7, #12
 801257c:	4618      	mov	r0, r3
 801257e:	f7ff fdb3 	bl	80120e8 <motor_send_command>
                printf("Motor %d position set command sent: %d\r\n", motor_idx + 1, value);
 8012582:	69bb      	ldr	r3, [r7, #24]
 8012584:	3301      	adds	r3, #1
 8012586:	697a      	ldr	r2, [r7, #20]
 8012588:	4619      	mov	r1, r3
 801258a:	4810      	ldr	r0, [pc, #64]	@ (80125cc <handle_motor_position_command+0x1e0>)
 801258c:	f005 fd46 	bl	801801c <iprintf>
                UART6_SendData("TX", "MP");
 8012590:	490f      	ldr	r1, [pc, #60]	@ (80125d0 <handle_motor_position_command+0x1e4>)
 8012592:	4808      	ldr	r0, [pc, #32]	@ (80125b4 <handle_motor_position_command+0x1c8>)
 8012594:	f7ff fdca 	bl	801212c <UART6_SendData>
}
 8012598:	bf00      	nop
 801259a:	3728      	adds	r7, #40	@ 0x28
 801259c:	46bd      	mov	sp, r7
 801259e:	bd80      	pop	{r7, pc}
 80125a0:	0801af30 	.word	0x0801af30
 80125a4:	0801af34 	.word	0x0801af34
 80125a8:	0801af38 	.word	0x0801af38
 80125ac:	0801afc0 	.word	0x0801afc0
 80125b0:	0801afe8 	.word	0x0801afe8
 80125b4:	0801aee0 	.word	0x0801aee0
 80125b8:	0801af64 	.word	0x0801af64
 80125bc:	0801af68 	.word	0x0801af68
 80125c0:	0801afec 	.word	0x0801afec
 80125c4:	0801b473 	.word	0x0801b473
 80125c8:	0801af8c 	.word	0x0801af8c
 80125cc:	0801aff0 	.word	0x0801aff0
 80125d0:	0801b01c 	.word	0x0801b01c

080125d4 <handle_motor_torque_command>:

// 处理电机力矩命令 (MT)
static void handle_motor_torque_command(const char* cmd_ptr) {
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b08a      	sub	sp, #40	@ 0x28
 80125d8:	af00      	add	r7, sp, #0
 80125da:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	3302      	adds	r3, #2
 80125e0:	496a      	ldr	r1, [pc, #424]	@ (801278c <handle_motor_torque_command+0x1b8>)
 80125e2:	4618      	mov	r0, r3
 80125e4:	f7ff fe00 	bl	80121e8 <findCommand>
 80125e8:	4603      	mov	r3, r0
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d045      	beq.n	801267a <handle_motor_torque_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	3303      	adds	r3, #3
 80125f2:	4967      	ldr	r1, [pc, #412]	@ (8012790 <handle_motor_torque_command+0x1bc>)
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7ff fdf7 	bl	80121e8 <findCommand>
 80125fa:	4603      	mov	r3, r0
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d10c      	bne.n	801261a <handle_motor_torque_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	3303      	adds	r3, #3
 8012604:	4963      	ldr	r1, [pc, #396]	@ (8012794 <handle_motor_torque_command+0x1c0>)
 8012606:	4618      	mov	r0, r3
 8012608:	f7ff fdee 	bl	80121e8 <findCommand>
 801260c:	4603      	mov	r3, r0
 801260e:	2b00      	cmp	r3, #0
 8012610:	d001      	beq.n	8012616 <handle_motor_torque_command+0x42>
 8012612:	4b60      	ldr	r3, [pc, #384]	@ (8012794 <handle_motor_torque_command+0x1c0>)
 8012614:	e002      	b.n	801261c <handle_motor_torque_command+0x48>
 8012616:	2300      	movs	r3, #0
 8012618:	e000      	b.n	801261c <handle_motor_torque_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801261a:	4b5d      	ldr	r3, [pc, #372]	@ (8012790 <handle_motor_torque_command+0x1bc>)
 801261c:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 801261e:	69fb      	ldr	r3, [r7, #28]
 8012620:	2b00      	cmp	r3, #0
 8012622:	f000 80ae 	beq.w	8012782 <handle_motor_torque_command+0x1ae>
            motor_idx = *motor_id_ptr - '1';
 8012626:	69fb      	ldr	r3, [r7, #28]
 8012628:	781b      	ldrb	r3, [r3, #0]
 801262a:	3b31      	subs	r3, #49	@ 0x31
 801262c:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 801262e:	69bb      	ldr	r3, [r7, #24]
 8012630:	2b00      	cmp	r3, #0
 8012632:	f2c0 80a6 	blt.w	8012782 <handle_motor_torque_command+0x1ae>
 8012636:	69bb      	ldr	r3, [r7, #24]
 8012638:	2b01      	cmp	r3, #1
 801263a:	f300 80a2 	bgt.w	8012782 <handle_motor_torque_command+0x1ae>
                // 设置力矩模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 801263e:	2300      	movs	r3, #0
 8012640:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012642:	69bb      	ldr	r3, [r7, #24]
 8012644:	b2db      	uxtb	r3, r3
 8012646:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_TORQUE;
 8012648:	2303      	movs	r3, #3
 801264a:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 801264c:	f107 030c 	add.w	r3, r7, #12
 8012650:	4618      	mov	r0, r3
 8012652:	f7ff fd49 	bl	80120e8 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 8012656:	2301      	movs	r3, #1
 8012658:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 801265a:	f107 030c 	add.w	r3, r7, #12
 801265e:	4618      	mov	r0, r3
 8012660:	f7ff fd42 	bl	80120e8 <motor_send_command>

                printf("Motor %d torque mode command sent\r\n", motor_idx + 1);
 8012664:	69bb      	ldr	r3, [r7, #24]
 8012666:	3301      	adds	r3, #1
 8012668:	4619      	mov	r1, r3
 801266a:	484b      	ldr	r0, [pc, #300]	@ (8012798 <handle_motor_torque_command+0x1c4>)
 801266c:	f005 fcd6 	bl	801801c <iprintf>
                UART6_SendData("TX", "MTS");
 8012670:	494a      	ldr	r1, [pc, #296]	@ (801279c <handle_motor_torque_command+0x1c8>)
 8012672:	484b      	ldr	r0, [pc, #300]	@ (80127a0 <handle_motor_torque_command+0x1cc>)
 8012674:	f7ff fd5a 	bl	801212c <UART6_SendData>
                printf("Motor %d torque set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MT");
            }
        }
    }
}
 8012678:	e083      	b.n	8012782 <handle_motor_torque_command+0x1ae>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	3302      	adds	r3, #2
 801267e:	4949      	ldr	r1, [pc, #292]	@ (80127a4 <handle_motor_torque_command+0x1d0>)
 8012680:	4618      	mov	r0, r3
 8012682:	f7ff fdb1 	bl	80121e8 <findCommand>
 8012686:	4603      	mov	r3, r0
 8012688:	2b00      	cmp	r3, #0
 801268a:	d039      	beq.n	8012700 <handle_motor_torque_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	3303      	adds	r3, #3
 8012690:	493f      	ldr	r1, [pc, #252]	@ (8012790 <handle_motor_torque_command+0x1bc>)
 8012692:	4618      	mov	r0, r3
 8012694:	f7ff fda8 	bl	80121e8 <findCommand>
 8012698:	4603      	mov	r3, r0
 801269a:	2b00      	cmp	r3, #0
 801269c:	d10c      	bne.n	80126b8 <handle_motor_torque_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	3303      	adds	r3, #3
 80126a2:	493c      	ldr	r1, [pc, #240]	@ (8012794 <handle_motor_torque_command+0x1c0>)
 80126a4:	4618      	mov	r0, r3
 80126a6:	f7ff fd9f 	bl	80121e8 <findCommand>
 80126aa:	4603      	mov	r3, r0
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d001      	beq.n	80126b4 <handle_motor_torque_command+0xe0>
 80126b0:	4b38      	ldr	r3, [pc, #224]	@ (8012794 <handle_motor_torque_command+0x1c0>)
 80126b2:	e002      	b.n	80126ba <handle_motor_torque_command+0xe6>
 80126b4:	2300      	movs	r3, #0
 80126b6:	e000      	b.n	80126ba <handle_motor_torque_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80126b8:	4b35      	ldr	r3, [pc, #212]	@ (8012790 <handle_motor_torque_command+0x1bc>)
 80126ba:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 80126bc:	6a3b      	ldr	r3, [r7, #32]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d05f      	beq.n	8012782 <handle_motor_torque_command+0x1ae>
            motor_idx = *motor_id_ptr - '1';
 80126c2:	6a3b      	ldr	r3, [r7, #32]
 80126c4:	781b      	ldrb	r3, [r3, #0]
 80126c6:	3b31      	subs	r3, #49	@ 0x31
 80126c8:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 80126ca:	69bb      	ldr	r3, [r7, #24]
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	db58      	blt.n	8012782 <handle_motor_torque_command+0x1ae>
 80126d0:	69bb      	ldr	r3, [r7, #24]
 80126d2:	2b01      	cmp	r3, #1
 80126d4:	dc55      	bgt.n	8012782 <handle_motor_torque_command+0x1ae>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 80126d6:	2302      	movs	r3, #2
 80126d8:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 80126da:	69bb      	ldr	r3, [r7, #24]
 80126dc:	b2db      	uxtb	r3, r3
 80126de:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 80126e0:	f107 030c 	add.w	r3, r7, #12
 80126e4:	4618      	mov	r0, r3
 80126e6:	f7ff fcff 	bl	80120e8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 80126ea:	69bb      	ldr	r3, [r7, #24]
 80126ec:	3301      	adds	r3, #1
 80126ee:	4619      	mov	r1, r3
 80126f0:	482d      	ldr	r0, [pc, #180]	@ (80127a8 <handle_motor_torque_command+0x1d4>)
 80126f2:	f005 fc93 	bl	801801c <iprintf>
                UART6_SendData("TX", "MTP");
 80126f6:	492d      	ldr	r1, [pc, #180]	@ (80127ac <handle_motor_torque_command+0x1d8>)
 80126f8:	4829      	ldr	r0, [pc, #164]	@ (80127a0 <handle_motor_torque_command+0x1cc>)
 80126fa:	f7ff fd17 	bl	801212c <UART6_SendData>
}
 80126fe:	e040      	b.n	8012782 <handle_motor_torque_command+0x1ae>
        char* num_ptr = cmd_ptr + 2;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	3302      	adds	r3, #2
 8012704:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012706:	e002      	b.n	801270e <handle_motor_torque_command+0x13a>
 8012708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801270a:	3301      	adds	r3, #1
 801270c:	627b      	str	r3, [r7, #36]	@ 0x24
 801270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012710:	781b      	ldrb	r3, [r3, #0]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d009      	beq.n	801272a <handle_motor_torque_command+0x156>
 8012716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012718:	781b      	ldrb	r3, [r3, #0]
 801271a:	3301      	adds	r3, #1
 801271c:	4a24      	ldr	r2, [pc, #144]	@ (80127b0 <handle_motor_torque_command+0x1dc>)
 801271e:	4413      	add	r3, r2
 8012720:	781b      	ldrb	r3, [r3, #0]
 8012722:	f003 0304 	and.w	r3, r3, #4
 8012726:	2b00      	cmp	r3, #0
 8012728:	d0ee      	beq.n	8012708 <handle_motor_torque_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 801272a:	f107 0314 	add.w	r3, r7, #20
 801272e:	f107 0218 	add.w	r2, r7, #24
 8012732:	4920      	ldr	r1, [pc, #128]	@ (80127b4 <handle_motor_torque_command+0x1e0>)
 8012734:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012736:	f005 fd15 	bl	8018164 <siscanf>
 801273a:	4603      	mov	r3, r0
 801273c:	2b02      	cmp	r3, #2
 801273e:	d120      	bne.n	8012782 <handle_motor_torque_command+0x1ae>
            motor_idx--; // 转换为0基索引
 8012740:	69bb      	ldr	r3, [r7, #24]
 8012742:	3b01      	subs	r3, #1
 8012744:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 8012746:	69bb      	ldr	r3, [r7, #24]
 8012748:	2b00      	cmp	r3, #0
 801274a:	db1a      	blt.n	8012782 <handle_motor_torque_command+0x1ae>
 801274c:	69bb      	ldr	r3, [r7, #24]
 801274e:	2b01      	cmp	r3, #1
 8012750:	dc17      	bgt.n	8012782 <handle_motor_torque_command+0x1ae>
                motor_cmd.cmd_type = MOTOR_CMD_SET_TORQUE;
 8012752:	2305      	movs	r3, #5
 8012754:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012756:	69bb      	ldr	r3, [r7, #24]
 8012758:	b2db      	uxtb	r3, r3
 801275a:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.torque = value;
 801275c:	697b      	ldr	r3, [r7, #20]
 801275e:	b21b      	sxth	r3, r3
 8012760:	823b      	strh	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012762:	f107 030c 	add.w	r3, r7, #12
 8012766:	4618      	mov	r0, r3
 8012768:	f7ff fcbe 	bl	80120e8 <motor_send_command>
                printf("Motor %d torque set command sent: %d\r\n", motor_idx + 1, value);
 801276c:	69bb      	ldr	r3, [r7, #24]
 801276e:	3301      	adds	r3, #1
 8012770:	697a      	ldr	r2, [r7, #20]
 8012772:	4619      	mov	r1, r3
 8012774:	4810      	ldr	r0, [pc, #64]	@ (80127b8 <handle_motor_torque_command+0x1e4>)
 8012776:	f005 fc51 	bl	801801c <iprintf>
                UART6_SendData("TX", "MT");
 801277a:	4910      	ldr	r1, [pc, #64]	@ (80127bc <handle_motor_torque_command+0x1e8>)
 801277c:	4808      	ldr	r0, [pc, #32]	@ (80127a0 <handle_motor_torque_command+0x1cc>)
 801277e:	f7ff fcd5 	bl	801212c <UART6_SendData>
}
 8012782:	bf00      	nop
 8012784:	3728      	adds	r7, #40	@ 0x28
 8012786:	46bd      	mov	sp, r7
 8012788:	bd80      	pop	{r7, pc}
 801278a:	bf00      	nop
 801278c:	0801af30 	.word	0x0801af30
 8012790:	0801af34 	.word	0x0801af34
 8012794:	0801af38 	.word	0x0801af38
 8012798:	0801b020 	.word	0x0801b020
 801279c:	0801b044 	.word	0x0801b044
 80127a0:	0801aee0 	.word	0x0801aee0
 80127a4:	0801af64 	.word	0x0801af64
 80127a8:	0801af68 	.word	0x0801af68
 80127ac:	0801b048 	.word	0x0801b048
 80127b0:	0801b473 	.word	0x0801b473
 80127b4:	0801af8c 	.word	0x0801af8c
 80127b8:	0801b04c 	.word	0x0801b04c
 80127bc:	0801b074 	.word	0x0801b074

080127c0 <handle_motor_acceleration_command>:

// 处理电机加速度命令 (MA)
static void handle_motor_acceleration_command(const char* cmd_ptr) {
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b088      	sub	sp, #32
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MA命令后的数字
    char* num_ptr = cmd_ptr + 2;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	3302      	adds	r3, #2
 80127cc:	61fb      	str	r3, [r7, #28]
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 80127ce:	e002      	b.n	80127d6 <handle_motor_acceleration_command+0x16>
 80127d0:	69fb      	ldr	r3, [r7, #28]
 80127d2:	3301      	adds	r3, #1
 80127d4:	61fb      	str	r3, [r7, #28]
 80127d6:	69fb      	ldr	r3, [r7, #28]
 80127d8:	781b      	ldrb	r3, [r3, #0]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d009      	beq.n	80127f2 <handle_motor_acceleration_command+0x32>
 80127de:	69fb      	ldr	r3, [r7, #28]
 80127e0:	781b      	ldrb	r3, [r3, #0]
 80127e2:	3301      	adds	r3, #1
 80127e4:	4a1a      	ldr	r2, [pc, #104]	@ (8012850 <handle_motor_acceleration_command+0x90>)
 80127e6:	4413      	add	r3, r2
 80127e8:	781b      	ldrb	r3, [r3, #0]
 80127ea:	f003 0304 	and.w	r3, r3, #4
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d0ee      	beq.n	80127d0 <handle_motor_acceleration_command+0x10>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 80127f2:	f107 0314 	add.w	r3, r7, #20
 80127f6:	f107 0218 	add.w	r2, r7, #24
 80127fa:	4916      	ldr	r1, [pc, #88]	@ (8012854 <handle_motor_acceleration_command+0x94>)
 80127fc:	69f8      	ldr	r0, [r7, #28]
 80127fe:	f005 fcb1 	bl	8018164 <siscanf>
 8012802:	4603      	mov	r3, r0
 8012804:	2b02      	cmp	r3, #2
 8012806:	d11f      	bne.n	8012848 <handle_motor_acceleration_command+0x88>
        motor_idx--; // 转换为0基索引
 8012808:	69bb      	ldr	r3, [r7, #24]
 801280a:	3b01      	subs	r3, #1
 801280c:	61bb      	str	r3, [r7, #24]

        if (motor_idx >= 0 && motor_idx < 2) {
 801280e:	69bb      	ldr	r3, [r7, #24]
 8012810:	2b00      	cmp	r3, #0
 8012812:	db19      	blt.n	8012848 <handle_motor_acceleration_command+0x88>
 8012814:	69bb      	ldr	r3, [r7, #24]
 8012816:	2b01      	cmp	r3, #1
 8012818:	dc16      	bgt.n	8012848 <handle_motor_acceleration_command+0x88>
            // 设置加速度
            motor_cmd.cmd_type = MOTOR_CMD_SET_ACCELERATION;
 801281a:	2306      	movs	r3, #6
 801281c:	733b      	strb	r3, [r7, #12]
            motor_cmd.motor_idx = motor_idx;
 801281e:	69bb      	ldr	r3, [r7, #24]
 8012820:	b2db      	uxtb	r3, r3
 8012822:	737b      	strb	r3, [r7, #13]
            motor_cmd.params.acceleration = value;
 8012824:	697b      	ldr	r3, [r7, #20]
 8012826:	613b      	str	r3, [r7, #16]
            motor_send_command(&motor_cmd);
 8012828:	f107 030c 	add.w	r3, r7, #12
 801282c:	4618      	mov	r0, r3
 801282e:	f7ff fc5b 	bl	80120e8 <motor_send_command>

            printf("Motor %d acceleration set command sent: %d\r\n", motor_idx + 1, value);
 8012832:	69bb      	ldr	r3, [r7, #24]
 8012834:	3301      	adds	r3, #1
 8012836:	697a      	ldr	r2, [r7, #20]
 8012838:	4619      	mov	r1, r3
 801283a:	4807      	ldr	r0, [pc, #28]	@ (8012858 <handle_motor_acceleration_command+0x98>)
 801283c:	f005 fbee 	bl	801801c <iprintf>
            UART6_SendData("TX", "MA");
 8012840:	4906      	ldr	r1, [pc, #24]	@ (801285c <handle_motor_acceleration_command+0x9c>)
 8012842:	4807      	ldr	r0, [pc, #28]	@ (8012860 <handle_motor_acceleration_command+0xa0>)
 8012844:	f7ff fc72 	bl	801212c <UART6_SendData>
        }
    }
}
 8012848:	bf00      	nop
 801284a:	3720      	adds	r7, #32
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}
 8012850:	0801b473 	.word	0x0801b473
 8012854:	0801af8c 	.word	0x0801af8c
 8012858:	0801b078 	.word	0x0801b078
 801285c:	0801b0a8 	.word	0x0801b0a8
 8012860:	0801aee0 	.word	0x0801aee0

08012864 <handle_motor_deceleration_command>:

// 处理电机减速度命令 (MD)
static void handle_motor_deceleration_command(const char* cmd_ptr) {
 8012864:	b580      	push	{r7, lr}
 8012866:	b088      	sub	sp, #32
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MD命令后的数字
    char* num_ptr = cmd_ptr + 2;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	3302      	adds	r3, #2
 8012870:	61fb      	str	r3, [r7, #28]
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012872:	e002      	b.n	801287a <handle_motor_deceleration_command+0x16>
 8012874:	69fb      	ldr	r3, [r7, #28]
 8012876:	3301      	adds	r3, #1
 8012878:	61fb      	str	r3, [r7, #28]
 801287a:	69fb      	ldr	r3, [r7, #28]
 801287c:	781b      	ldrb	r3, [r3, #0]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d009      	beq.n	8012896 <handle_motor_deceleration_command+0x32>
 8012882:	69fb      	ldr	r3, [r7, #28]
 8012884:	781b      	ldrb	r3, [r3, #0]
 8012886:	3301      	adds	r3, #1
 8012888:	4a1a      	ldr	r2, [pc, #104]	@ (80128f4 <handle_motor_deceleration_command+0x90>)
 801288a:	4413      	add	r3, r2
 801288c:	781b      	ldrb	r3, [r3, #0]
 801288e:	f003 0304 	and.w	r3, r3, #4
 8012892:	2b00      	cmp	r3, #0
 8012894:	d0ee      	beq.n	8012874 <handle_motor_deceleration_command+0x10>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012896:	f107 0314 	add.w	r3, r7, #20
 801289a:	f107 0218 	add.w	r2, r7, #24
 801289e:	4916      	ldr	r1, [pc, #88]	@ (80128f8 <handle_motor_deceleration_command+0x94>)
 80128a0:	69f8      	ldr	r0, [r7, #28]
 80128a2:	f005 fc5f 	bl	8018164 <siscanf>
 80128a6:	4603      	mov	r3, r0
 80128a8:	2b02      	cmp	r3, #2
 80128aa:	d11f      	bne.n	80128ec <handle_motor_deceleration_command+0x88>
        motor_idx--; // 转换为0基索引
 80128ac:	69bb      	ldr	r3, [r7, #24]
 80128ae:	3b01      	subs	r3, #1
 80128b0:	61bb      	str	r3, [r7, #24]

        if (motor_idx >= 0 && motor_idx < 2) {
 80128b2:	69bb      	ldr	r3, [r7, #24]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	db19      	blt.n	80128ec <handle_motor_deceleration_command+0x88>
 80128b8:	69bb      	ldr	r3, [r7, #24]
 80128ba:	2b01      	cmp	r3, #1
 80128bc:	dc16      	bgt.n	80128ec <handle_motor_deceleration_command+0x88>
            // 设置减速度
            motor_cmd.cmd_type = MOTOR_CMD_SET_DECELERATION;
 80128be:	2307      	movs	r3, #7
 80128c0:	733b      	strb	r3, [r7, #12]
            motor_cmd.motor_idx = motor_idx;
 80128c2:	69bb      	ldr	r3, [r7, #24]
 80128c4:	b2db      	uxtb	r3, r3
 80128c6:	737b      	strb	r3, [r7, #13]
            motor_cmd.params.deceleration = value;
 80128c8:	697b      	ldr	r3, [r7, #20]
 80128ca:	613b      	str	r3, [r7, #16]
            motor_send_command(&motor_cmd);
 80128cc:	f107 030c 	add.w	r3, r7, #12
 80128d0:	4618      	mov	r0, r3
 80128d2:	f7ff fc09 	bl	80120e8 <motor_send_command>

            printf("Motor %d deceleration set command sent: %d\r\n", motor_idx + 1, value);
 80128d6:	69bb      	ldr	r3, [r7, #24]
 80128d8:	3301      	adds	r3, #1
 80128da:	697a      	ldr	r2, [r7, #20]
 80128dc:	4619      	mov	r1, r3
 80128de:	4807      	ldr	r0, [pc, #28]	@ (80128fc <handle_motor_deceleration_command+0x98>)
 80128e0:	f005 fb9c 	bl	801801c <iprintf>
            UART6_SendData("TX", "MD");
 80128e4:	4906      	ldr	r1, [pc, #24]	@ (8012900 <handle_motor_deceleration_command+0x9c>)
 80128e6:	4807      	ldr	r0, [pc, #28]	@ (8012904 <handle_motor_deceleration_command+0xa0>)
 80128e8:	f7ff fc20 	bl	801212c <UART6_SendData>
        }
    }
}
 80128ec:	bf00      	nop
 80128ee:	3720      	adds	r7, #32
 80128f0:	46bd      	mov	sp, r7
 80128f2:	bd80      	pop	{r7, pc}
 80128f4:	0801b473 	.word	0x0801b473
 80128f8:	0801af8c 	.word	0x0801af8c
 80128fc:	0801b0ac 	.word	0x0801b0ac
 8012900:	0801b0dc 	.word	0x0801b0dc
 8012904:	0801aee0 	.word	0x0801aee0

08012908 <handle_motor_zero_command>:

// 处理电机零位命令 (MZ)
static void handle_motor_zero_command(const char* cmd_ptr) {
 8012908:	b580      	push	{r7, lr}
 801290a:	b086      	sub	sp, #24
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
    int motor_idx;
    MotorCommand_t motor_cmd;

    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	3302      	adds	r3, #2
 8012914:	491d      	ldr	r1, [pc, #116]	@ (801298c <handle_motor_zero_command+0x84>)
 8012916:	4618      	mov	r0, r3
 8012918:	f7ff fc66 	bl	80121e8 <findCommand>
 801291c:	4603      	mov	r3, r0
 801291e:	2b00      	cmp	r3, #0
 8012920:	d10c      	bne.n	801293c <handle_motor_zero_command+0x34>
    		findCommand(cmd_ptr + 2, "2") ? "2" : NULL;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	3302      	adds	r3, #2
 8012926:	491a      	ldr	r1, [pc, #104]	@ (8012990 <handle_motor_zero_command+0x88>)
 8012928:	4618      	mov	r0, r3
 801292a:	f7ff fc5d 	bl	80121e8 <findCommand>
 801292e:	4603      	mov	r3, r0
 8012930:	2b00      	cmp	r3, #0
 8012932:	d001      	beq.n	8012938 <handle_motor_zero_command+0x30>
 8012934:	4b16      	ldr	r3, [pc, #88]	@ (8012990 <handle_motor_zero_command+0x88>)
 8012936:	e002      	b.n	801293e <handle_motor_zero_command+0x36>
 8012938:	2300      	movs	r3, #0
 801293a:	e000      	b.n	801293e <handle_motor_zero_command+0x36>
    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 801293c:	4b13      	ldr	r3, [pc, #76]	@ (801298c <handle_motor_zero_command+0x84>)
 801293e:	617b      	str	r3, [r7, #20]

    if (motor_id_ptr) {
 8012940:	697b      	ldr	r3, [r7, #20]
 8012942:	2b00      	cmp	r3, #0
 8012944:	d01d      	beq.n	8012982 <handle_motor_zero_command+0x7a>
        motor_idx = *motor_id_ptr - '1';
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	781b      	ldrb	r3, [r3, #0]
 801294a:	3b31      	subs	r3, #49	@ 0x31
 801294c:	613b      	str	r3, [r7, #16]

        if (motor_idx >= 0 && motor_idx < 2) {
 801294e:	693b      	ldr	r3, [r7, #16]
 8012950:	2b00      	cmp	r3, #0
 8012952:	db16      	blt.n	8012982 <handle_motor_zero_command+0x7a>
 8012954:	693b      	ldr	r3, [r7, #16]
 8012956:	2b01      	cmp	r3, #1
 8012958:	dc13      	bgt.n	8012982 <handle_motor_zero_command+0x7a>
            // 设置零位
            motor_cmd.cmd_type = MOTOR_CMD_SET_ZERO;
 801295a:	2308      	movs	r3, #8
 801295c:	723b      	strb	r3, [r7, #8]
            motor_cmd.motor_idx = motor_idx;
 801295e:	693b      	ldr	r3, [r7, #16]
 8012960:	b2db      	uxtb	r3, r3
 8012962:	727b      	strb	r3, [r7, #9]
            motor_send_command(&motor_cmd);
 8012964:	f107 0308 	add.w	r3, r7, #8
 8012968:	4618      	mov	r0, r3
 801296a:	f7ff fbbd 	bl	80120e8 <motor_send_command>

            printf("Motor %d zero position command sent\r\n", motor_idx + 1);
 801296e:	693b      	ldr	r3, [r7, #16]
 8012970:	3301      	adds	r3, #1
 8012972:	4619      	mov	r1, r3
 8012974:	4807      	ldr	r0, [pc, #28]	@ (8012994 <handle_motor_zero_command+0x8c>)
 8012976:	f005 fb51 	bl	801801c <iprintf>
            UART6_SendData("TX", "MZ");
 801297a:	4907      	ldr	r1, [pc, #28]	@ (8012998 <handle_motor_zero_command+0x90>)
 801297c:	4807      	ldr	r0, [pc, #28]	@ (801299c <handle_motor_zero_command+0x94>)
 801297e:	f7ff fbd5 	bl	801212c <UART6_SendData>
        }
    }
}
 8012982:	bf00      	nop
 8012984:	3718      	adds	r7, #24
 8012986:	46bd      	mov	sp, r7
 8012988:	bd80      	pop	{r7, pc}
 801298a:	bf00      	nop
 801298c:	0801af34 	.word	0x0801af34
 8012990:	0801af38 	.word	0x0801af38
 8012994:	0801b0e0 	.word	0x0801b0e0
 8012998:	0801b108 	.word	0x0801b108
 801299c:	0801aee0 	.word	0x0801aee0

080129a0 <handle_data_transmission_command>:

// 处理数据回传控制命令 (D)
static void handle_data_transmission_command(const char* cmd_ptr) {
 80129a0:	b580      	push	{r7, lr}
 80129a2:	b086      	sub	sp, #24
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	6078      	str	r0, [r7, #4]
    char sub_cmd = cmd_ptr[1];
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	3301      	adds	r3, #1
 80129ac:	781b      	ldrb	r3, [r3, #0]
 80129ae:	74fb      	strb	r3, [r7, #19]
    int enable;

    // 寻找启用/禁用状态
    char* status_ptr = cmd_ptr + 2;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	3302      	adds	r3, #2
 80129b4:	617b      	str	r3, [r7, #20]
    while (*status_ptr && !isdigit(*status_ptr)) status_ptr++;
 80129b6:	e002      	b.n	80129be <handle_data_transmission_command+0x1e>
 80129b8:	697b      	ldr	r3, [r7, #20]
 80129ba:	3301      	adds	r3, #1
 80129bc:	617b      	str	r3, [r7, #20]
 80129be:	697b      	ldr	r3, [r7, #20]
 80129c0:	781b      	ldrb	r3, [r3, #0]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d009      	beq.n	80129da <handle_data_transmission_command+0x3a>
 80129c6:	697b      	ldr	r3, [r7, #20]
 80129c8:	781b      	ldrb	r3, [r3, #0]
 80129ca:	3301      	adds	r3, #1
 80129cc:	4a30      	ldr	r2, [pc, #192]	@ (8012a90 <handle_data_transmission_command+0xf0>)
 80129ce:	4413      	add	r3, r2
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	f003 0304 	and.w	r3, r3, #4
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d0ee      	beq.n	80129b8 <handle_data_transmission_command+0x18>

    if (*status_ptr) {
 80129da:	697b      	ldr	r3, [r7, #20]
 80129dc:	781b      	ldrb	r3, [r3, #0]
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d051      	beq.n	8012a86 <handle_data_transmission_command+0xe6>
        enable = *status_ptr - '0';
 80129e2:	697b      	ldr	r3, [r7, #20]
 80129e4:	781b      	ldrb	r3, [r3, #0]
 80129e6:	3b30      	subs	r3, #48	@ 0x30
 80129e8:	60fb      	str	r3, [r7, #12]

        switch(sub_cmd) {
 80129ea:	7cfb      	ldrb	r3, [r7, #19]
 80129ec:	2b4d      	cmp	r3, #77	@ 0x4d
 80129ee:	d033      	beq.n	8012a58 <handle_data_transmission_command+0xb8>
 80129f0:	2b4d      	cmp	r3, #77	@ 0x4d
 80129f2:	dc48      	bgt.n	8012a86 <handle_data_transmission_command+0xe6>
 80129f4:	2b45      	cmp	r3, #69	@ 0x45
 80129f6:	d018      	beq.n	8012a2a <handle_data_transmission_command+0x8a>
 80129f8:	2b49      	cmp	r3, #73	@ 0x49
 80129fa:	d144      	bne.n	8012a86 <handle_data_transmission_command+0xe6>
            case 'I':  // IMU数据回传
                g_system_state.usb_settings.imu_data_enabled = enable;
 80129fc:	68fb      	ldr	r3, [r7, #12]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	bf14      	ite	ne
 8012a02:	2301      	movne	r3, #1
 8012a04:	2300      	moveq	r3, #0
 8012a06:	b2da      	uxtb	r2, r3
 8012a08:	4b22      	ldr	r3, [pc, #136]	@ (8012a94 <handle_data_transmission_command+0xf4>)
 8012a0a:	701a      	strb	r2, [r3, #0]
                printf("IMU data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d001      	beq.n	8012a16 <handle_data_transmission_command+0x76>
 8012a12:	4b21      	ldr	r3, [pc, #132]	@ (8012a98 <handle_data_transmission_command+0xf8>)
 8012a14:	e000      	b.n	8012a18 <handle_data_transmission_command+0x78>
 8012a16:	4b21      	ldr	r3, [pc, #132]	@ (8012a9c <handle_data_transmission_command+0xfc>)
 8012a18:	4619      	mov	r1, r3
 8012a1a:	4821      	ldr	r0, [pc, #132]	@ (8012aa0 <handle_data_transmission_command+0x100>)
 8012a1c:	f005 fafe 	bl	801801c <iprintf>
                UART6_SendData("TX", "DI");
 8012a20:	4920      	ldr	r1, [pc, #128]	@ (8012aa4 <handle_data_transmission_command+0x104>)
 8012a22:	4821      	ldr	r0, [pc, #132]	@ (8012aa8 <handle_data_transmission_command+0x108>)
 8012a24:	f7ff fb82 	bl	801212c <UART6_SendData>
                break;
 8012a28:	e02d      	b.n	8012a86 <handle_data_transmission_command+0xe6>

            case 'E':  // 编码器数据回传
                g_system_state.usb_settings.encoder_data_enabled = enable;
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	bf14      	ite	ne
 8012a30:	2301      	movne	r3, #1
 8012a32:	2300      	moveq	r3, #0
 8012a34:	b2da      	uxtb	r2, r3
 8012a36:	4b17      	ldr	r3, [pc, #92]	@ (8012a94 <handle_data_transmission_command+0xf4>)
 8012a38:	705a      	strb	r2, [r3, #1]
                printf("Encoder data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d001      	beq.n	8012a44 <handle_data_transmission_command+0xa4>
 8012a40:	4b15      	ldr	r3, [pc, #84]	@ (8012a98 <handle_data_transmission_command+0xf8>)
 8012a42:	e000      	b.n	8012a46 <handle_data_transmission_command+0xa6>
 8012a44:	4b15      	ldr	r3, [pc, #84]	@ (8012a9c <handle_data_transmission_command+0xfc>)
 8012a46:	4619      	mov	r1, r3
 8012a48:	4818      	ldr	r0, [pc, #96]	@ (8012aac <handle_data_transmission_command+0x10c>)
 8012a4a:	f005 fae7 	bl	801801c <iprintf>
                UART6_SendData("TX", "DE");
 8012a4e:	4918      	ldr	r1, [pc, #96]	@ (8012ab0 <handle_data_transmission_command+0x110>)
 8012a50:	4815      	ldr	r0, [pc, #84]	@ (8012aa8 <handle_data_transmission_command+0x108>)
 8012a52:	f7ff fb6b 	bl	801212c <UART6_SendData>
                break;
 8012a56:	e016      	b.n	8012a86 <handle_data_transmission_command+0xe6>

            case 'M':  // 电机数据回传
                g_system_state.usb_settings.motor_data_enabled = enable;
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	bf14      	ite	ne
 8012a5e:	2301      	movne	r3, #1
 8012a60:	2300      	moveq	r3, #0
 8012a62:	b2da      	uxtb	r2, r3
 8012a64:	4b0b      	ldr	r3, [pc, #44]	@ (8012a94 <handle_data_transmission_command+0xf4>)
 8012a66:	709a      	strb	r2, [r3, #2]
                printf("Motor data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d001      	beq.n	8012a72 <handle_data_transmission_command+0xd2>
 8012a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8012a98 <handle_data_transmission_command+0xf8>)
 8012a70:	e000      	b.n	8012a74 <handle_data_transmission_command+0xd4>
 8012a72:	4b0a      	ldr	r3, [pc, #40]	@ (8012a9c <handle_data_transmission_command+0xfc>)
 8012a74:	4619      	mov	r1, r3
 8012a76:	480f      	ldr	r0, [pc, #60]	@ (8012ab4 <handle_data_transmission_command+0x114>)
 8012a78:	f005 fad0 	bl	801801c <iprintf>
                UART6_SendData("TX", "DM");
 8012a7c:	490e      	ldr	r1, [pc, #56]	@ (8012ab8 <handle_data_transmission_command+0x118>)
 8012a7e:	480a      	ldr	r0, [pc, #40]	@ (8012aa8 <handle_data_transmission_command+0x108>)
 8012a80:	f7ff fb54 	bl	801212c <UART6_SendData>
                break;
 8012a84:	bf00      	nop
        }
    }
}
 8012a86:	bf00      	nop
 8012a88:	3718      	adds	r7, #24
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	bd80      	pop	{r7, pc}
 8012a8e:	bf00      	nop
 8012a90:	0801b473 	.word	0x0801b473
 8012a94:	24001df4 	.word	0x24001df4
 8012a98:	0801b10c 	.word	0x0801b10c
 8012a9c:	0801b114 	.word	0x0801b114
 8012aa0:	0801b120 	.word	0x0801b120
 8012aa4:	0801b13c 	.word	0x0801b13c
 8012aa8:	0801aee0 	.word	0x0801aee0
 8012aac:	0801b140 	.word	0x0801b140
 8012ab0:	0801b160 	.word	0x0801b160
 8012ab4:	0801b164 	.word	0x0801b164
 8012ab8:	0801b184 	.word	0x0801b184

08012abc <handle_ble_status_command>:
//            break;
//    }
//}

// 处理蓝牙状态命令
static void handle_ble_status_command(const char* command) {
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b082      	sub	sp, #8
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
    if (findCommand(command, "BLCONNECT") != NULL) {
 8012ac4:	491d      	ldr	r1, [pc, #116]	@ (8012b3c <handle_ble_status_command+0x80>)
 8012ac6:	6878      	ldr	r0, [r7, #4]
 8012ac8:	f7ff fb8e 	bl	80121e8 <findCommand>
 8012acc:	4603      	mov	r3, r0
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d006      	beq.n	8012ae0 <handle_ble_status_command+0x24>
        current_ble_status = BLE_CONNECTED;
 8012ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8012b40 <handle_ble_status_command+0x84>)
 8012ad4:	2201      	movs	r2, #1
 8012ad6:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Connected\r\n");
 8012ad8:	481a      	ldr	r0, [pc, #104]	@ (8012b44 <handle_ble_status_command+0x88>)
 8012ada:	f005 fb07 	bl	80180ec <puts>
    }
    else if (findCommand(command, "BLNUSDIS") != NULL) {
        current_ble_status = BLE_NOTIFICATION_DISABLED;
        printf("BLE Status: Notification Disabled\r\n");
    }
}
 8012ade:	e028      	b.n	8012b32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLDISCONNECT") != NULL) {
 8012ae0:	4919      	ldr	r1, [pc, #100]	@ (8012b48 <handle_ble_status_command+0x8c>)
 8012ae2:	6878      	ldr	r0, [r7, #4]
 8012ae4:	f7ff fb80 	bl	80121e8 <findCommand>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d006      	beq.n	8012afc <handle_ble_status_command+0x40>
        current_ble_status = BLE_DISCONNECTED;
 8012aee:	4b14      	ldr	r3, [pc, #80]	@ (8012b40 <handle_ble_status_command+0x84>)
 8012af0:	2200      	movs	r2, #0
 8012af2:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Disconnected\r\n");
 8012af4:	4815      	ldr	r0, [pc, #84]	@ (8012b4c <handle_ble_status_command+0x90>)
 8012af6:	f005 faf9 	bl	80180ec <puts>
}
 8012afa:	e01a      	b.n	8012b32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLNUSEN") != NULL) {
 8012afc:	4914      	ldr	r1, [pc, #80]	@ (8012b50 <handle_ble_status_command+0x94>)
 8012afe:	6878      	ldr	r0, [r7, #4]
 8012b00:	f7ff fb72 	bl	80121e8 <findCommand>
 8012b04:	4603      	mov	r3, r0
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d006      	beq.n	8012b18 <handle_ble_status_command+0x5c>
        current_ble_status = BLE_NOTIFICATION_ENABLED;
 8012b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8012b40 <handle_ble_status_command+0x84>)
 8012b0c:	2202      	movs	r2, #2
 8012b0e:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Enabled\r\n");
 8012b10:	4810      	ldr	r0, [pc, #64]	@ (8012b54 <handle_ble_status_command+0x98>)
 8012b12:	f005 faeb 	bl	80180ec <puts>
}
 8012b16:	e00c      	b.n	8012b32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLNUSDIS") != NULL) {
 8012b18:	490f      	ldr	r1, [pc, #60]	@ (8012b58 <handle_ble_status_command+0x9c>)
 8012b1a:	6878      	ldr	r0, [r7, #4]
 8012b1c:	f7ff fb64 	bl	80121e8 <findCommand>
 8012b20:	4603      	mov	r3, r0
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d005      	beq.n	8012b32 <handle_ble_status_command+0x76>
        current_ble_status = BLE_NOTIFICATION_DISABLED;
 8012b26:	4b06      	ldr	r3, [pc, #24]	@ (8012b40 <handle_ble_status_command+0x84>)
 8012b28:	2203      	movs	r2, #3
 8012b2a:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Disabled\r\n");
 8012b2c:	480b      	ldr	r0, [pc, #44]	@ (8012b5c <handle_ble_status_command+0xa0>)
 8012b2e:	f005 fadd 	bl	80180ec <puts>
}
 8012b32:	bf00      	nop
 8012b34:	3708      	adds	r7, #8
 8012b36:	46bd      	mov	sp, r7
 8012b38:	bd80      	pop	{r7, pc}
 8012b3a:	bf00      	nop
 8012b3c:	0801b188 	.word	0x0801b188
 8012b40:	2400204d 	.word	0x2400204d
 8012b44:	0801b194 	.word	0x0801b194
 8012b48:	0801b1ac 	.word	0x0801b1ac
 8012b4c:	0801b1bc 	.word	0x0801b1bc
 8012b50:	0801b1d8 	.word	0x0801b1d8
 8012b54:	0801b1e0 	.word	0x0801b1e0
 8012b58:	0801b204 	.word	0x0801b204
 8012b5c:	0801b210 	.word	0x0801b210

08012b60 <ble_handle_command>:

// 处理蓝牙命令
void ble_handle_command(const char* command) {
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b088      	sub	sp, #32
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
    // 处理蓝牙状态命令
    if (findCommand(command, "BLCONNECT") != NULL ||
 8012b68:	495d      	ldr	r1, [pc, #372]	@ (8012ce0 <ble_handle_command+0x180>)
 8012b6a:	6878      	ldr	r0, [r7, #4]
 8012b6c:	f7ff fb3c 	bl	80121e8 <findCommand>
 8012b70:	4603      	mov	r3, r0
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d114      	bne.n	8012ba0 <ble_handle_command+0x40>
        findCommand(command, "BLDISCONNECT") != NULL ||
 8012b76:	495b      	ldr	r1, [pc, #364]	@ (8012ce4 <ble_handle_command+0x184>)
 8012b78:	6878      	ldr	r0, [r7, #4]
 8012b7a:	f7ff fb35 	bl	80121e8 <findCommand>
 8012b7e:	4603      	mov	r3, r0
    if (findCommand(command, "BLCONNECT") != NULL ||
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d10d      	bne.n	8012ba0 <ble_handle_command+0x40>
        findCommand(command, "BLNUSEN") != NULL ||
 8012b84:	4958      	ldr	r1, [pc, #352]	@ (8012ce8 <ble_handle_command+0x188>)
 8012b86:	6878      	ldr	r0, [r7, #4]
 8012b88:	f7ff fb2e 	bl	80121e8 <findCommand>
 8012b8c:	4603      	mov	r3, r0
        findCommand(command, "BLDISCONNECT") != NULL ||
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d106      	bne.n	8012ba0 <ble_handle_command+0x40>
        findCommand(command, "BLNUSDIS") != NULL) {
 8012b92:	4956      	ldr	r1, [pc, #344]	@ (8012cec <ble_handle_command+0x18c>)
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f7ff fb27 	bl	80121e8 <findCommand>
 8012b9a:	4603      	mov	r3, r0
        findCommand(command, "BLNUSEN") != NULL ||
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d003      	beq.n	8012ba8 <ble_handle_command+0x48>
        handle_ble_status_command(command);
 8012ba0:	6878      	ldr	r0, [r7, #4]
 8012ba2:	f7ff ff8b 	bl	8012abc <handle_ble_status_command>
        return;
 8012ba6:	e097      	b.n	8012cd8 <ble_handle_command+0x178>
    }
    char *cmdPtr;
    // 检查是否是透传数据
    if ((cmdPtr = findCommand((char *)ble_rxBuffer, "RX")) != NULL) {
 8012ba8:	4951      	ldr	r1, [pc, #324]	@ (8012cf0 <ble_handle_command+0x190>)
 8012baa:	4852      	ldr	r0, [pc, #328]	@ (8012cf4 <ble_handle_command+0x194>)
 8012bac:	f7ff fb1c 	bl	80121e8 <findCommand>
 8012bb0:	61b8      	str	r0, [r7, #24]
 8012bb2:	69bb      	ldr	r3, [r7, #24]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	f000 808b 	beq.w	8012cd0 <ble_handle_command+0x170>
        // 获取RX之后的命令内容
        const char* data_ptr = cmdPtr + 2;
 8012bba:	69bb      	ldr	r3, [r7, #24]
 8012bbc:	3302      	adds	r3, #2
 8012bbe:	617b      	str	r3, [r7, #20]
        printf("Transparent Data Received: %s\r\n", data_ptr);
 8012bc0:	6979      	ldr	r1, [r7, #20]
 8012bc2:	484d      	ldr	r0, [pc, #308]	@ (8012cf8 <ble_handle_command+0x198>)
 8012bc4:	f005 fa2a 	bl	801801c <iprintf>

        // 查找电机命令 'M'
        char* m_cmd_ptr = findCommand(data_ptr, "M");
 8012bc8:	494c      	ldr	r1, [pc, #304]	@ (8012cfc <ble_handle_command+0x19c>)
 8012bca:	6978      	ldr	r0, [r7, #20]
 8012bcc:	f7ff fb0c 	bl	80121e8 <findCommand>
 8012bd0:	6138      	str	r0, [r7, #16]
        if (m_cmd_ptr != NULL && m_cmd_ptr < data_ptr + 10) {
 8012bd2:	693b      	ldr	r3, [r7, #16]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d063      	beq.n	8012ca0 <ble_handle_command+0x140>
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	330a      	adds	r3, #10
 8012bdc:	693a      	ldr	r2, [r7, #16]
 8012bde:	429a      	cmp	r2, r3
 8012be0:	d25e      	bcs.n	8012ca0 <ble_handle_command+0x140>
            char sub_cmd = '\0';
 8012be2:	2300      	movs	r3, #0
 8012be4:	77fb      	strb	r3, [r7, #31]
            if (strlen(m_cmd_ptr) > 1) {
 8012be6:	6938      	ldr	r0, [r7, #16]
 8012be8:	f7ed fbe2 	bl	80003b0 <strlen>
 8012bec:	4603      	mov	r3, r0
 8012bee:	2b01      	cmp	r3, #1
 8012bf0:	d902      	bls.n	8012bf8 <ble_handle_command+0x98>
                sub_cmd = m_cmd_ptr[1];
 8012bf2:	693b      	ldr	r3, [r7, #16]
 8012bf4:	785b      	ldrb	r3, [r3, #1]
 8012bf6:	77fb      	strb	r3, [r7, #31]
            }

            switch (sub_cmd) {
 8012bf8:	7ffb      	ldrb	r3, [r7, #31]
 8012bfa:	3b41      	subs	r3, #65	@ 0x41
 8012bfc:	2b19      	cmp	r3, #25
 8012bfe:	d84f      	bhi.n	8012ca0 <ble_handle_command+0x140>
 8012c00:	a201      	add	r2, pc, #4	@ (adr r2, 8012c08 <ble_handle_command+0xa8>)
 8012c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c06:	bf00      	nop
 8012c08:	08012c89 	.word	0x08012c89
 8012c0c:	08012ca1 	.word	0x08012ca1
 8012c10:	08012ca1 	.word	0x08012ca1
 8012c14:	08012c91 	.word	0x08012c91
 8012c18:	08012ca1 	.word	0x08012ca1
 8012c1c:	08012ca1 	.word	0x08012ca1
 8012c20:	08012ca1 	.word	0x08012ca1
 8012c24:	08012ca1 	.word	0x08012ca1
 8012c28:	08012ca1 	.word	0x08012ca1
 8012c2c:	08012ca1 	.word	0x08012ca1
 8012c30:	08012ca1 	.word	0x08012ca1
 8012c34:	08012ca1 	.word	0x08012ca1
 8012c38:	08012ca1 	.word	0x08012ca1
 8012c3c:	08012ca1 	.word	0x08012ca1
 8012c40:	08012ca1 	.word	0x08012ca1
 8012c44:	08012c79 	.word	0x08012c79
 8012c48:	08012ca1 	.word	0x08012ca1
 8012c4c:	08012ca1 	.word	0x08012ca1
 8012c50:	08012ca1 	.word	0x08012ca1
 8012c54:	08012c81 	.word	0x08012c81
 8012c58:	08012ca1 	.word	0x08012ca1
 8012c5c:	08012c71 	.word	0x08012c71
 8012c60:	08012ca1 	.word	0x08012ca1
 8012c64:	08012ca1 	.word	0x08012ca1
 8012c68:	08012ca1 	.word	0x08012ca1
 8012c6c:	08012c99 	.word	0x08012c99
                case 'V':  // 速度控制
                    handle_motor_velocity_command(m_cmd_ptr);
 8012c70:	6938      	ldr	r0, [r7, #16]
 8012c72:	f7ff fac7 	bl	8012204 <handle_motor_velocity_command>
                    break;
 8012c76:	e013      	b.n	8012ca0 <ble_handle_command+0x140>

                case 'P':  // 位置控制
                    handle_motor_position_command(m_cmd_ptr);
 8012c78:	6938      	ldr	r0, [r7, #16]
 8012c7a:	f7ff fbb7 	bl	80123ec <handle_motor_position_command>
                    break;
 8012c7e:	e00f      	b.n	8012ca0 <ble_handle_command+0x140>

                case 'T':  // 力矩控制
                    handle_motor_torque_command(m_cmd_ptr);
 8012c80:	6938      	ldr	r0, [r7, #16]
 8012c82:	f7ff fca7 	bl	80125d4 <handle_motor_torque_command>
                    break;
 8012c86:	e00b      	b.n	8012ca0 <ble_handle_command+0x140>

                case 'A':  // 设置加速度
                    handle_motor_acceleration_command(m_cmd_ptr);
 8012c88:	6938      	ldr	r0, [r7, #16]
 8012c8a:	f7ff fd99 	bl	80127c0 <handle_motor_acceleration_command>
                    break;
 8012c8e:	e007      	b.n	8012ca0 <ble_handle_command+0x140>

                case 'D':  // 设置减速度
                    handle_motor_deceleration_command(m_cmd_ptr);
 8012c90:	6938      	ldr	r0, [r7, #16]
 8012c92:	f7ff fde7 	bl	8012864 <handle_motor_deceleration_command>
                    break;
 8012c96:	e003      	b.n	8012ca0 <ble_handle_command+0x140>

                case 'Z':  // 零位置设置
                    handle_motor_zero_command(m_cmd_ptr);
 8012c98:	6938      	ldr	r0, [r7, #16]
 8012c9a:	f7ff fe35 	bl	8012908 <handle_motor_zero_command>
                    break;
 8012c9e:	bf00      	nop
            }
        }

        // 查找数据回传控制命令 'D'
        char* d_cmd_ptr = findCommand(data_ptr, "D");
 8012ca0:	4917      	ldr	r1, [pc, #92]	@ (8012d00 <ble_handle_command+0x1a0>)
 8012ca2:	6978      	ldr	r0, [r7, #20]
 8012ca4:	f7ff faa0 	bl	80121e8 <findCommand>
 8012ca8:	60f8      	str	r0, [r7, #12]
        if (d_cmd_ptr != NULL && d_cmd_ptr < data_ptr + 10) {
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d007      	beq.n	8012cc0 <ble_handle_command+0x160>
 8012cb0:	697b      	ldr	r3, [r7, #20]
 8012cb2:	330a      	adds	r3, #10
 8012cb4:	68fa      	ldr	r2, [r7, #12]
 8012cb6:	429a      	cmp	r2, r3
 8012cb8:	d202      	bcs.n	8012cc0 <ble_handle_command+0x160>
            handle_data_transmission_command(d_cmd_ptr);
 8012cba:	68f8      	ldr	r0, [r7, #12]
 8012cbc:	f7ff fe70 	bl	80129a0 <handle_data_transmission_command>
        }

        // 查找外骨骼控制命令 'K'
        char* k_cmd_ptr = findCommand(data_ptr, "K");
 8012cc0:	4910      	ldr	r1, [pc, #64]	@ (8012d04 <ble_handle_command+0x1a4>)
 8012cc2:	6978      	ldr	r0, [r7, #20]
 8012cc4:	f7ff fa90 	bl	80121e8 <findCommand>
 8012cc8:	60b8      	str	r0, [r7, #8]
        if (k_cmd_ptr != NULL && k_cmd_ptr < data_ptr + 10) {
 8012cca:	68bb      	ldr	r3, [r7, #8]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	e003      	b.n	8012cd8 <ble_handle_command+0x178>
            //handle_exoskeleton_command(k_cmd_ptr);
        }
    }
    else {
        printf("Unknown Command: %s\r\n", command);
 8012cd0:	6879      	ldr	r1, [r7, #4]
 8012cd2:	480d      	ldr	r0, [pc, #52]	@ (8012d08 <ble_handle_command+0x1a8>)
 8012cd4:	f005 f9a2 	bl	801801c <iprintf>
    }
}
 8012cd8:	3720      	adds	r7, #32
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	0801b188 	.word	0x0801b188
 8012ce4:	0801b1ac 	.word	0x0801b1ac
 8012ce8:	0801b1d8 	.word	0x0801b1d8
 8012cec:	0801b204 	.word	0x0801b204
 8012cf0:	0801b234 	.word	0x0801b234
 8012cf4:	24001f4c 	.word	0x24001f4c
 8012cf8:	0801b238 	.word	0x0801b238
 8012cfc:	0801b258 	.word	0x0801b258
 8012d00:	0801b25c 	.word	0x0801b25c
 8012d04:	0801b260 	.word	0x0801b260
 8012d08:	0801b264 	.word	0x0801b264

08012d0c <ble_command_progress>:

void ble_command_progress() {
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	af00      	add	r7, sp, #0
    if (ble_rxIndex < BLE_RX_BUFFER_SIZE - 1) {
 8012d10:	4b1f      	ldr	r3, [pc, #124]	@ (8012d90 <ble_command_progress+0x84>)
 8012d12:	881b      	ldrh	r3, [r3, #0]
 8012d14:	b29b      	uxth	r3, r3
 8012d16:	2bfe      	cmp	r3, #254	@ 0xfe
 8012d18:	d82c      	bhi.n	8012d74 <ble_command_progress+0x68>
        if (ble_rxData == '\n') {
 8012d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8012d94 <ble_command_progress+0x88>)
 8012d1c:	781b      	ldrb	r3, [r3, #0]
 8012d1e:	2b0a      	cmp	r3, #10
 8012d20:	d117      	bne.n	8012d52 <ble_command_progress+0x46>
            ble_rxBuffer[ble_rxIndex] = '\0';  // 添加字符串结束符
 8012d22:	4b1b      	ldr	r3, [pc, #108]	@ (8012d90 <ble_command_progress+0x84>)
 8012d24:	881b      	ldrh	r3, [r3, #0]
 8012d26:	b29b      	uxth	r3, r3
 8012d28:	461a      	mov	r2, r3
 8012d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d2c:	2100      	movs	r1, #0
 8012d2e:	5499      	strb	r1, [r3, r2]
            printf("Received data from NRF: %s\r\n", ble_rxBuffer);  // 调试输出接收数据
 8012d30:	4919      	ldr	r1, [pc, #100]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d32:	481a      	ldr	r0, [pc, #104]	@ (8012d9c <ble_command_progress+0x90>)
 8012d34:	f005 f972 	bl	801801c <iprintf>

            // 调用新的命令处理函数，而不是直接在这里处理命令
            ble_handle_command((char *)ble_rxBuffer);
 8012d38:	4817      	ldr	r0, [pc, #92]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d3a:	f7ff ff11 	bl	8012b60 <ble_handle_command>

            // 重置接收缓冲区
            ble_rxIndex = 0;
 8012d3e:	4b14      	ldr	r3, [pc, #80]	@ (8012d90 <ble_command_progress+0x84>)
 8012d40:	2200      	movs	r2, #0
 8012d42:	801a      	strh	r2, [r3, #0]
            memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 8012d44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012d48:	2100      	movs	r1, #0
 8012d4a:	4813      	ldr	r0, [pc, #76]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d4c:	f005 fb28 	bl	80183a0 <memset>
    else {
        printf("RX Buffer Overflow\r\n");
        ble_rxIndex = 0;
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
    }
}
 8012d50:	e01c      	b.n	8012d8c <ble_command_progress+0x80>
        else if (ble_rxData == 0x20) {
 8012d52:	4b10      	ldr	r3, [pc, #64]	@ (8012d94 <ble_command_progress+0x88>)
 8012d54:	781b      	ldrb	r3, [r3, #0]
 8012d56:	2b20      	cmp	r3, #32
 8012d58:	d018      	beq.n	8012d8c <ble_command_progress+0x80>
            ble_rxBuffer[ble_rxIndex++] = ble_rxData;
 8012d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8012d90 <ble_command_progress+0x84>)
 8012d5c:	881b      	ldrh	r3, [r3, #0]
 8012d5e:	b29b      	uxth	r3, r3
 8012d60:	1c5a      	adds	r2, r3, #1
 8012d62:	b291      	uxth	r1, r2
 8012d64:	4a0a      	ldr	r2, [pc, #40]	@ (8012d90 <ble_command_progress+0x84>)
 8012d66:	8011      	strh	r1, [r2, #0]
 8012d68:	461a      	mov	r2, r3
 8012d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8012d94 <ble_command_progress+0x88>)
 8012d6c:	7819      	ldrb	r1, [r3, #0]
 8012d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d70:	5499      	strb	r1, [r3, r2]
}
 8012d72:	e00b      	b.n	8012d8c <ble_command_progress+0x80>
        printf("RX Buffer Overflow\r\n");
 8012d74:	480a      	ldr	r0, [pc, #40]	@ (8012da0 <ble_command_progress+0x94>)
 8012d76:	f005 f9b9 	bl	80180ec <puts>
        ble_rxIndex = 0;
 8012d7a:	4b05      	ldr	r3, [pc, #20]	@ (8012d90 <ble_command_progress+0x84>)
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	801a      	strh	r2, [r3, #0]
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 8012d80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012d84:	2100      	movs	r1, #0
 8012d86:	4804      	ldr	r0, [pc, #16]	@ (8012d98 <ble_command_progress+0x8c>)
 8012d88:	f005 fb0a 	bl	80183a0 <memset>
}
 8012d8c:	bf00      	nop
 8012d8e:	bd80      	pop	{r7, pc}
 8012d90:	2400204e 	.word	0x2400204e
 8012d94:	2400204c 	.word	0x2400204c
 8012d98:	24001f4c 	.word	0x24001f4c
 8012d9c:	0801b27c 	.word	0x0801b27c
 8012da0:	0801b29c 	.word	0x0801b29c

08012da4 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088������GPIO��ʼ������
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8012da4:	b480      	push	{r7}
 8012da6:	af00      	add	r7, sp, #0

}
 8012da8:	bf00      	nop
 8012daa:	46bd      	mov	sp, r7
 8012dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012db0:	4770      	bx	lr

08012db2 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088������ͨ�ų�ʼ������
************************************************************************
**/
void BMI088_com_init(void)
{
 8012db2:	b480      	push	{r7}
 8012db4:	af00      	add	r7, sp, #0


}
 8012db6:	bf00      	nop
 8012db8:	46bd      	mov	sp, r7
 8012dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dbe:	4770      	bx	lr

08012dc0 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	�ӳ�ָ���������ĺ���������΢���ӳ�ʵ��
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b082      	sub	sp, #8
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8012dca:	e003      	b.n	8012dd4 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8012dcc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8012dd0:	f000 f80a 	bl	8012de8 <BMI088_delay_us>
    while(ms--)
 8012dd4:	88fb      	ldrh	r3, [r7, #6]
 8012dd6:	1e5a      	subs	r2, r3, #1
 8012dd8:	80fa      	strh	r2, [r7, #6]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d1f6      	bne.n	8012dcc <BMI088_delay_ms+0xc>
    }
}
 8012dde:	bf00      	nop
 8012de0:	bf00      	nop
 8012de2:	3708      	adds	r7, #8
 8012de4:	46bd      	mov	sp, r7
 8012de6:	bd80      	pop	{r7, pc}

08012de8 <BMI088_delay_us>:
* @retval:     	void
* @details:    	΢�뼶�ӳٺ�����ʹ��SysTick��ʱ��ʵ��
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8012de8:	b480      	push	{r7}
 8012dea:	b085      	sub	sp, #20
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	4603      	mov	r3, r0
 8012df0:	80fb      	strh	r3, [r7, #6]
//            {
//                break;
//            }
//        }
//    }
	uint16_t i = 550*us;
 8012df2:	88fb      	ldrh	r3, [r7, #6]
 8012df4:	461a      	mov	r2, r3
 8012df6:	00d2      	lsls	r2, r2, #3
 8012df8:	1ad2      	subs	r2, r2, r3
 8012dfa:	00d2      	lsls	r2, r2, #3
 8012dfc:	1ad3      	subs	r3, r2, r3
 8012dfe:	461a      	mov	r2, r3
 8012e00:	0091      	lsls	r1, r2, #2
 8012e02:	461a      	mov	r2, r3
 8012e04:	460b      	mov	r3, r1
 8012e06:	4413      	add	r3, r2
 8012e08:	005b      	lsls	r3, r3, #1
 8012e0a:	81fb      	strh	r3, [r7, #14]
	while(i--)
 8012e0c:	e000      	b.n	8012e10 <BMI088_delay_us+0x28>
	{
		__NOP();
 8012e0e:	bf00      	nop
	while(i--)
 8012e10:	89fb      	ldrh	r3, [r7, #14]
 8012e12:	1e5a      	subs	r2, r3, #1
 8012e14:	81fa      	strh	r2, [r7, #14]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d1f9      	bne.n	8012e0e <BMI088_delay_us+0x26>
	}

}
 8012e1a:	bf00      	nop
 8012e1c:	bf00      	nop
 8012e1e:	3714      	adds	r7, #20
 8012e20:	46bd      	mov	sp, r7
 8012e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e26:	4770      	bx	lr

08012e28 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8012e2c:	2200      	movs	r2, #0
 8012e2e:	2101      	movs	r1, #1
 8012e30:	4802      	ldr	r0, [pc, #8]	@ (8012e3c <BMI088_ACCEL_NS_L+0x14>)
 8012e32:	f7f6 f91f 	bl	8009074 <HAL_GPIO_WritePin>
}
 8012e36:	bf00      	nop
 8012e38:	bd80      	pop	{r7, pc}
 8012e3a:	bf00      	nop
 8012e3c:	58020800 	.word	0x58020800

08012e40 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8012e44:	2201      	movs	r2, #1
 8012e46:	2101      	movs	r1, #1
 8012e48:	4802      	ldr	r0, [pc, #8]	@ (8012e54 <BMI088_ACCEL_NS_H+0x14>)
 8012e4a:	f7f6 f913 	bl	8009074 <HAL_GPIO_WritePin>
}
 8012e4e:	bf00      	nop
 8012e50:	bd80      	pop	{r7, pc}
 8012e52:	bf00      	nop
 8012e54:	58020800 	.word	0x58020800

08012e58 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8012e5c:	2200      	movs	r2, #0
 8012e5e:	2108      	movs	r1, #8
 8012e60:	4802      	ldr	r0, [pc, #8]	@ (8012e6c <BMI088_GYRO_NS_L+0x14>)
 8012e62:	f7f6 f907 	bl	8009074 <HAL_GPIO_WritePin>
}
 8012e66:	bf00      	nop
 8012e68:	bd80      	pop	{r7, pc}
 8012e6a:	bf00      	nop
 8012e6c:	58020800 	.word	0x58020800

08012e70 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8012e74:	2201      	movs	r2, #1
 8012e76:	2108      	movs	r1, #8
 8012e78:	4802      	ldr	r0, [pc, #8]	@ (8012e84 <BMI088_GYRO_NS_H+0x14>)
 8012e7a:	f7f6 f8fb 	bl	8009074 <HAL_GPIO_WritePin>
}
 8012e7e:	bf00      	nop
 8012e80:	bd80      	pop	{r7, pc}
 8012e82:	bf00      	nop
 8012e84:	58020800 	.word	0x58020800

08012e88 <BMI088_read_write_byte>:
* @retval:     	uint8_t - ���յ�������
* @details:    	ͨ��BMI088ʹ�õ�SPI���߽��е��ֽڵĶ�д����
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b086      	sub	sp, #24
 8012e8c:	af02      	add	r7, sp, #8
 8012e8e:	4603      	mov	r3, r0
 8012e90:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8012e92:	f107 020f 	add.w	r2, r7, #15
 8012e96:	1df9      	adds	r1, r7, #7
 8012e98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012e9c:	9300      	str	r3, [sp, #0]
 8012e9e:	2301      	movs	r3, #1
 8012ea0:	4803      	ldr	r0, [pc, #12]	@ (8012eb0 <BMI088_read_write_byte+0x28>)
 8012ea2:	f7f9 ff45 	bl	800cd30 <HAL_SPI_TransmitReceive>
    return rx_data;
 8012ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	3710      	adds	r7, #16
 8012eac:	46bd      	mov	sp, r7
 8012eae:	bd80      	pop	{r7, pc}
 8012eb0:	24000470 	.word	0x24000470

08012eb4 <BMI088_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088��������ʼ������������GPIO��SPI��ʼ�����Լ����ٶȺ������ǵĳ�ʼ��
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b082      	sub	sp, #8
 8012eb8:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 8012eba:	2300      	movs	r3, #0
 8012ebc:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 8012ebe:	f7ff ff71 	bl	8012da4 <BMI088_GPIO_init>
    BMI088_com_init();
 8012ec2:	f7ff ff76 	bl	8012db2 <BMI088_com_init>
    error |= bmi088_accel_init();
 8012ec6:	f000 f819 	bl	8012efc <bmi088_accel_init>
 8012eca:	4603      	mov	r3, r0
 8012ecc:	461a      	mov	r2, r3
 8012ece:	79fb      	ldrb	r3, [r7, #7]
 8012ed0:	4313      	orrs	r3, r2
 8012ed2:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8012ed4:	f000 f8ca 	bl	801306c <bmi088_gyro_init>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	461a      	mov	r2, r3
 8012edc:	79fb      	ldrb	r3, [r7, #7]
 8012ede:	4313      	orrs	r3, r2
 8012ee0:	71fb      	strb	r3, [r7, #7]

    printf("%d\r\n",error);
 8012ee2:	79fb      	ldrb	r3, [r7, #7]
 8012ee4:	4619      	mov	r1, r3
 8012ee6:	4804      	ldr	r0, [pc, #16]	@ (8012ef8 <BMI088_init+0x44>)
 8012ee8:	f005 f898 	bl	801801c <iprintf>

    return error;
 8012eec:	79fb      	ldrb	r3, [r7, #7]
}
 8012eee:	4618      	mov	r0, r3
 8012ef0:	3708      	adds	r7, #8
 8012ef2:	46bd      	mov	sp, r7
 8012ef4:	bd80      	pop	{r7, pc}
 8012ef6:	bf00      	nop
 8012ef8:	0801b2b0 	.word	0x0801b2b0

08012efc <bmi088_accel_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088���ٶȴ�������ʼ������������ͨ�ż�顢�����λ�����üĴ���д�뼰���
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 8012efc:	b580      	push	{r7, lr}
 8012efe:	b082      	sub	sp, #8
 8012f00:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8012f02:	2300      	movs	r3, #0
 8012f04:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 8012f06:	2300      	movs	r3, #0
 8012f08:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8012f0a:	f7ff ff8d 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012f0e:	2080      	movs	r0, #128	@ 0x80
 8012f10:	f7ff ffba 	bl	8012e88 <BMI088_read_write_byte>
 8012f14:	2055      	movs	r0, #85	@ 0x55
 8012f16:	f7ff ffb7 	bl	8012e88 <BMI088_read_write_byte>
 8012f1a:	2055      	movs	r0, #85	@ 0x55
 8012f1c:	f7ff ffb4 	bl	8012e88 <BMI088_read_write_byte>
 8012f20:	4603      	mov	r3, r0
 8012f22:	71bb      	strb	r3, [r7, #6]
 8012f24:	f7ff ff8c 	bl	8012e40 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8012f28:	2096      	movs	r0, #150	@ 0x96
 8012f2a:	f7ff ff5d 	bl	8012de8 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8012f2e:	f7ff ff7b 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012f32:	2080      	movs	r0, #128	@ 0x80
 8012f34:	f7ff ffa8 	bl	8012e88 <BMI088_read_write_byte>
 8012f38:	2055      	movs	r0, #85	@ 0x55
 8012f3a:	f7ff ffa5 	bl	8012e88 <BMI088_read_write_byte>
 8012f3e:	2055      	movs	r0, #85	@ 0x55
 8012f40:	f7ff ffa2 	bl	8012e88 <BMI088_read_write_byte>
 8012f44:	4603      	mov	r3, r0
 8012f46:	71bb      	strb	r3, [r7, #6]
 8012f48:	f7ff ff7a 	bl	8012e40 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8012f4c:	2096      	movs	r0, #150	@ 0x96
 8012f4e:	f7ff ff4b 	bl	8012de8 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8012f52:	f7ff ff69 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012f56:	21b6      	movs	r1, #182	@ 0xb6
 8012f58:	207e      	movs	r0, #126	@ 0x7e
 8012f5a:	f000 fa0d 	bl	8013378 <BMI088_write_single_reg>
 8012f5e:	f7ff ff6f 	bl	8012e40 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8012f62:	2050      	movs	r0, #80	@ 0x50
 8012f64:	f7ff ff2c 	bl	8012dc0 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8012f68:	f7ff ff5e 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012f6c:	2080      	movs	r0, #128	@ 0x80
 8012f6e:	f7ff ff8b 	bl	8012e88 <BMI088_read_write_byte>
 8012f72:	2055      	movs	r0, #85	@ 0x55
 8012f74:	f7ff ff88 	bl	8012e88 <BMI088_read_write_byte>
 8012f78:	2055      	movs	r0, #85	@ 0x55
 8012f7a:	f7ff ff85 	bl	8012e88 <BMI088_read_write_byte>
 8012f7e:	4603      	mov	r3, r0
 8012f80:	71bb      	strb	r3, [r7, #6]
 8012f82:	f7ff ff5d 	bl	8012e40 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8012f86:	2096      	movs	r0, #150	@ 0x96
 8012f88:	f7ff ff2e 	bl	8012de8 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8012f8c:	f7ff ff4c 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012f90:	2080      	movs	r0, #128	@ 0x80
 8012f92:	f7ff ff79 	bl	8012e88 <BMI088_read_write_byte>
 8012f96:	2055      	movs	r0, #85	@ 0x55
 8012f98:	f7ff ff76 	bl	8012e88 <BMI088_read_write_byte>
 8012f9c:	2055      	movs	r0, #85	@ 0x55
 8012f9e:	f7ff ff73 	bl	8012e88 <BMI088_read_write_byte>
 8012fa2:	4603      	mov	r3, r0
 8012fa4:	71bb      	strb	r3, [r7, #6]
 8012fa6:	f7ff ff4b 	bl	8012e40 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8012faa:	2096      	movs	r0, #150	@ 0x96
 8012fac:	f7ff ff1c 	bl	8012de8 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8012fb0:	79bb      	ldrb	r3, [r7, #6]
 8012fb2:	2b1e      	cmp	r3, #30
 8012fb4:	d001      	beq.n	8012fba <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8012fb6:	23ff      	movs	r3, #255	@ 0xff
 8012fb8:	e052      	b.n	8013060 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8012fba:	2300      	movs	r3, #0
 8012fbc:	71fb      	strb	r3, [r7, #7]
 8012fbe:	e04b      	b.n	8013058 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8012fc0:	f7ff ff32 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012fc4:	79fa      	ldrb	r2, [r7, #7]
 8012fc6:	4928      	ldr	r1, [pc, #160]	@ (8013068 <bmi088_accel_init+0x16c>)
 8012fc8:	4613      	mov	r3, r2
 8012fca:	005b      	lsls	r3, r3, #1
 8012fcc:	4413      	add	r3, r2
 8012fce:	440b      	add	r3, r1
 8012fd0:	7818      	ldrb	r0, [r3, #0]
 8012fd2:	79fa      	ldrb	r2, [r7, #7]
 8012fd4:	4924      	ldr	r1, [pc, #144]	@ (8013068 <bmi088_accel_init+0x16c>)
 8012fd6:	4613      	mov	r3, r2
 8012fd8:	005b      	lsls	r3, r3, #1
 8012fda:	4413      	add	r3, r2
 8012fdc:	440b      	add	r3, r1
 8012fde:	3301      	adds	r3, #1
 8012fe0:	781b      	ldrb	r3, [r3, #0]
 8012fe2:	4619      	mov	r1, r3
 8012fe4:	f000 f9c8 	bl	8013378 <BMI088_write_single_reg>
 8012fe8:	f7ff ff2a 	bl	8012e40 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8012fec:	2096      	movs	r0, #150	@ 0x96
 8012fee:	f7ff fefb 	bl	8012de8 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 8012ff2:	f7ff ff19 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8012ff6:	79fa      	ldrb	r2, [r7, #7]
 8012ff8:	491b      	ldr	r1, [pc, #108]	@ (8013068 <bmi088_accel_init+0x16c>)
 8012ffa:	4613      	mov	r3, r2
 8012ffc:	005b      	lsls	r3, r3, #1
 8012ffe:	4413      	add	r3, r2
 8013000:	440b      	add	r3, r1
 8013002:	781b      	ldrb	r3, [r3, #0]
 8013004:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013008:	b2db      	uxtb	r3, r3
 801300a:	4618      	mov	r0, r3
 801300c:	f7ff ff3c 	bl	8012e88 <BMI088_read_write_byte>
 8013010:	2055      	movs	r0, #85	@ 0x55
 8013012:	f7ff ff39 	bl	8012e88 <BMI088_read_write_byte>
 8013016:	2055      	movs	r0, #85	@ 0x55
 8013018:	f7ff ff36 	bl	8012e88 <BMI088_read_write_byte>
 801301c:	4603      	mov	r3, r0
 801301e:	71bb      	strb	r3, [r7, #6]
 8013020:	f7ff ff0e 	bl	8012e40 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013024:	2096      	movs	r0, #150	@ 0x96
 8013026:	f7ff fedf 	bl	8012de8 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 801302a:	79fa      	ldrb	r2, [r7, #7]
 801302c:	490e      	ldr	r1, [pc, #56]	@ (8013068 <bmi088_accel_init+0x16c>)
 801302e:	4613      	mov	r3, r2
 8013030:	005b      	lsls	r3, r3, #1
 8013032:	4413      	add	r3, r2
 8013034:	440b      	add	r3, r1
 8013036:	3301      	adds	r3, #1
 8013038:	781b      	ldrb	r3, [r3, #0]
 801303a:	79ba      	ldrb	r2, [r7, #6]
 801303c:	429a      	cmp	r2, r3
 801303e:	d008      	beq.n	8013052 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8013040:	79fa      	ldrb	r2, [r7, #7]
 8013042:	4909      	ldr	r1, [pc, #36]	@ (8013068 <bmi088_accel_init+0x16c>)
 8013044:	4613      	mov	r3, r2
 8013046:	005b      	lsls	r3, r3, #1
 8013048:	4413      	add	r3, r2
 801304a:	440b      	add	r3, r1
 801304c:	3302      	adds	r3, #2
 801304e:	781b      	ldrb	r3, [r3, #0]
 8013050:	e006      	b.n	8013060 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8013052:	79fb      	ldrb	r3, [r7, #7]
 8013054:	3301      	adds	r3, #1
 8013056:	71fb      	strb	r3, [r7, #7]
 8013058:	79fb      	ldrb	r3, [r7, #7]
 801305a:	2b05      	cmp	r3, #5
 801305c:	d9b0      	bls.n	8012fc0 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 801305e:	2300      	movs	r3, #0
}
 8013060:	4618      	mov	r0, r3
 8013062:	3708      	adds	r7, #8
 8013064:	46bd      	mov	sp, r7
 8013066:	bd80      	pop	{r7, pc}
 8013068:	24000018 	.word	0x24000018

0801306c <bmi088_gyro_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088�����Ǵ�������ʼ������������ͨ�ż�顢�����λ�����üĴ���д�뼰���
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b082      	sub	sp, #8
 8013070:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8013072:	2300      	movs	r3, #0
 8013074:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8013076:	2300      	movs	r3, #0
 8013078:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 801307a:	f7ff feed 	bl	8012e58 <BMI088_GYRO_NS_L>
 801307e:	1dbb      	adds	r3, r7, #6
 8013080:	4619      	mov	r1, r3
 8013082:	2000      	movs	r0, #0
 8013084:	f000 f98c 	bl	80133a0 <BMI088_read_single_reg>
 8013088:	f7ff fef2 	bl	8012e70 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 801308c:	2096      	movs	r0, #150	@ 0x96
 801308e:	f7ff feab 	bl	8012de8 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8013092:	f7ff fee1 	bl	8012e58 <BMI088_GYRO_NS_L>
 8013096:	1dbb      	adds	r3, r7, #6
 8013098:	4619      	mov	r1, r3
 801309a:	2000      	movs	r0, #0
 801309c:	f000 f980 	bl	80133a0 <BMI088_read_single_reg>
 80130a0:	f7ff fee6 	bl	8012e70 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80130a4:	2096      	movs	r0, #150	@ 0x96
 80130a6:	f7ff fe9f 	bl	8012de8 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 80130aa:	f7ff fed5 	bl	8012e58 <BMI088_GYRO_NS_L>
 80130ae:	21b6      	movs	r1, #182	@ 0xb6
 80130b0:	2014      	movs	r0, #20
 80130b2:	f000 f961 	bl	8013378 <BMI088_write_single_reg>
 80130b6:	f7ff fedb 	bl	8012e70 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 80130ba:	2050      	movs	r0, #80	@ 0x50
 80130bc:	f7ff fe80 	bl	8012dc0 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80130c0:	f7ff feca 	bl	8012e58 <BMI088_GYRO_NS_L>
 80130c4:	1dbb      	adds	r3, r7, #6
 80130c6:	4619      	mov	r1, r3
 80130c8:	2000      	movs	r0, #0
 80130ca:	f000 f969 	bl	80133a0 <BMI088_read_single_reg>
 80130ce:	f7ff fecf 	bl	8012e70 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80130d2:	2096      	movs	r0, #150	@ 0x96
 80130d4:	f7ff fe88 	bl	8012de8 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80130d8:	f7ff febe 	bl	8012e58 <BMI088_GYRO_NS_L>
 80130dc:	1dbb      	adds	r3, r7, #6
 80130de:	4619      	mov	r1, r3
 80130e0:	2000      	movs	r0, #0
 80130e2:	f000 f95d 	bl	80133a0 <BMI088_read_single_reg>
 80130e6:	f7ff fec3 	bl	8012e70 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80130ea:	2096      	movs	r0, #150	@ 0x96
 80130ec:	f7ff fe7c 	bl	8012de8 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80130f0:	79bb      	ldrb	r3, [r7, #6]
 80130f2:	2b0f      	cmp	r3, #15
 80130f4:	d001      	beq.n	80130fa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80130f6:	23ff      	movs	r3, #255	@ 0xff
 80130f8:	e049      	b.n	801318e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80130fa:	2300      	movs	r3, #0
 80130fc:	71fb      	strb	r3, [r7, #7]
 80130fe:	e042      	b.n	8013186 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 8013100:	f7ff feaa 	bl	8012e58 <BMI088_GYRO_NS_L>
 8013104:	79fa      	ldrb	r2, [r7, #7]
 8013106:	4924      	ldr	r1, [pc, #144]	@ (8013198 <bmi088_gyro_init+0x12c>)
 8013108:	4613      	mov	r3, r2
 801310a:	005b      	lsls	r3, r3, #1
 801310c:	4413      	add	r3, r2
 801310e:	440b      	add	r3, r1
 8013110:	7818      	ldrb	r0, [r3, #0]
 8013112:	79fa      	ldrb	r2, [r7, #7]
 8013114:	4920      	ldr	r1, [pc, #128]	@ (8013198 <bmi088_gyro_init+0x12c>)
 8013116:	4613      	mov	r3, r2
 8013118:	005b      	lsls	r3, r3, #1
 801311a:	4413      	add	r3, r2
 801311c:	440b      	add	r3, r1
 801311e:	3301      	adds	r3, #1
 8013120:	781b      	ldrb	r3, [r3, #0]
 8013122:	4619      	mov	r1, r3
 8013124:	f000 f928 	bl	8013378 <BMI088_write_single_reg>
 8013128:	f7ff fea2 	bl	8012e70 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 801312c:	2096      	movs	r0, #150	@ 0x96
 801312e:	f7ff fe5b 	bl	8012de8 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 8013132:	f7ff fe91 	bl	8012e58 <BMI088_GYRO_NS_L>
 8013136:	79fa      	ldrb	r2, [r7, #7]
 8013138:	4917      	ldr	r1, [pc, #92]	@ (8013198 <bmi088_gyro_init+0x12c>)
 801313a:	4613      	mov	r3, r2
 801313c:	005b      	lsls	r3, r3, #1
 801313e:	4413      	add	r3, r2
 8013140:	440b      	add	r3, r1
 8013142:	781b      	ldrb	r3, [r3, #0]
 8013144:	1dba      	adds	r2, r7, #6
 8013146:	4611      	mov	r1, r2
 8013148:	4618      	mov	r0, r3
 801314a:	f000 f929 	bl	80133a0 <BMI088_read_single_reg>
 801314e:	f7ff fe8f 	bl	8012e70 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013152:	2096      	movs	r0, #150	@ 0x96
 8013154:	f7ff fe48 	bl	8012de8 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8013158:	79fa      	ldrb	r2, [r7, #7]
 801315a:	490f      	ldr	r1, [pc, #60]	@ (8013198 <bmi088_gyro_init+0x12c>)
 801315c:	4613      	mov	r3, r2
 801315e:	005b      	lsls	r3, r3, #1
 8013160:	4413      	add	r3, r2
 8013162:	440b      	add	r3, r1
 8013164:	3301      	adds	r3, #1
 8013166:	781a      	ldrb	r2, [r3, #0]
 8013168:	79bb      	ldrb	r3, [r7, #6]
 801316a:	429a      	cmp	r2, r3
 801316c:	d008      	beq.n	8013180 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 801316e:	79fa      	ldrb	r2, [r7, #7]
 8013170:	4909      	ldr	r1, [pc, #36]	@ (8013198 <bmi088_gyro_init+0x12c>)
 8013172:	4613      	mov	r3, r2
 8013174:	005b      	lsls	r3, r3, #1
 8013176:	4413      	add	r3, r2
 8013178:	440b      	add	r3, r1
 801317a:	3302      	adds	r3, #2
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	e006      	b.n	801318e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8013180:	79fb      	ldrb	r3, [r7, #7]
 8013182:	3301      	adds	r3, #1
 8013184:	71fb      	strb	r3, [r7, #7]
 8013186:	79fb      	ldrb	r3, [r7, #7]
 8013188:	2b05      	cmp	r3, #5
 801318a:	d9b9      	bls.n	8013100 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 801318c:	2300      	movs	r3, #0
}
 801318e:	4618      	mov	r0, r3
 8013190:	3708      	adds	r7, #8
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}
 8013196:	bf00      	nop
 8013198:	2400002c 	.word	0x2400002c

0801319c <BMI088_read>:
* @retval:     	void
* @details:    	��ȡBMI088���������ݣ��������ٶȡ������Ǻ��¶�
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 801319c:	b580      	push	{r7, lr}
 801319e:	b088      	sub	sp, #32
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	60f8      	str	r0, [r7, #12]
 80131a4:	60b9      	str	r1, [r7, #8]
 80131a6:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80131a8:	4a70      	ldr	r2, [pc, #448]	@ (801336c <BMI088_read+0x1d0>)
 80131aa:	f107 0314 	add.w	r3, r7, #20
 80131ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131b2:	6018      	str	r0, [r3, #0]
 80131b4:	3304      	adds	r3, #4
 80131b6:	8019      	strh	r1, [r3, #0]
 80131b8:	3302      	adds	r3, #2
 80131ba:	0c0a      	lsrs	r2, r1, #16
 80131bc:	701a      	strb	r2, [r3, #0]
 80131be:	2300      	movs	r3, #0
 80131c0:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80131c2:	f7ff fe31 	bl	8012e28 <BMI088_ACCEL_NS_L>
 80131c6:	2092      	movs	r0, #146	@ 0x92
 80131c8:	f7ff fe5e 	bl	8012e88 <BMI088_read_write_byte>
 80131cc:	f107 0314 	add.w	r3, r7, #20
 80131d0:	2206      	movs	r2, #6
 80131d2:	4619      	mov	r1, r3
 80131d4:	2012      	movs	r0, #18
 80131d6:	f000 f8fb 	bl	80133d0 <BMI088_read_muli_reg>
 80131da:	f7ff fe31 	bl	8012e40 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 80131de:	7d7b      	ldrb	r3, [r7, #21]
 80131e0:	021b      	lsls	r3, r3, #8
 80131e2:	b21a      	sxth	r2, r3
 80131e4:	7d3b      	ldrb	r3, [r7, #20]
 80131e6:	b21b      	sxth	r3, r3
 80131e8:	4313      	orrs	r3, r2
 80131ea:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80131ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80131f0:	ee07 3a90 	vmov	s15, r3
 80131f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80131f8:	4b5d      	ldr	r3, [pc, #372]	@ (8013370 <BMI088_read+0x1d4>)
 80131fa:	edd3 7a00 	vldr	s15, [r3]
 80131fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8013208:	7dfb      	ldrb	r3, [r7, #23]
 801320a:	021b      	lsls	r3, r3, #8
 801320c:	b21a      	sxth	r2, r3
 801320e:	7dbb      	ldrb	r3, [r7, #22]
 8013210:	b21b      	sxth	r3, r3
 8013212:	4313      	orrs	r3, r2
 8013214:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8013216:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801321a:	ee07 3a90 	vmov	s15, r3
 801321e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013222:	4b53      	ldr	r3, [pc, #332]	@ (8013370 <BMI088_read+0x1d4>)
 8013224:	edd3 7a00 	vldr	s15, [r3]
 8013228:	68bb      	ldr	r3, [r7, #8]
 801322a:	3304      	adds	r3, #4
 801322c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013230:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8013234:	7e7b      	ldrb	r3, [r7, #25]
 8013236:	021b      	lsls	r3, r3, #8
 8013238:	b21a      	sxth	r2, r3
 801323a:	7e3b      	ldrb	r3, [r7, #24]
 801323c:	b21b      	sxth	r3, r3
 801323e:	4313      	orrs	r3, r2
 8013240:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8013242:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013246:	ee07 3a90 	vmov	s15, r3
 801324a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801324e:	4b48      	ldr	r3, [pc, #288]	@ (8013370 <BMI088_read+0x1d4>)
 8013250:	edd3 7a00 	vldr	s15, [r3]
 8013254:	68bb      	ldr	r3, [r7, #8]
 8013256:	3308      	adds	r3, #8
 8013258:	ee67 7a27 	vmul.f32	s15, s14, s15
 801325c:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8013260:	f7ff fdfa 	bl	8012e58 <BMI088_GYRO_NS_L>
 8013264:	f107 0314 	add.w	r3, r7, #20
 8013268:	2208      	movs	r2, #8
 801326a:	4619      	mov	r1, r3
 801326c:	2000      	movs	r0, #0
 801326e:	f000 f8af 	bl	80133d0 <BMI088_read_muli_reg>
 8013272:	f7ff fdfd 	bl	8012e70 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8013276:	7d3b      	ldrb	r3, [r7, #20]
 8013278:	2b0f      	cmp	r3, #15
 801327a:	d140      	bne.n	80132fe <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 801327c:	7dfb      	ldrb	r3, [r7, #23]
 801327e:	021b      	lsls	r3, r3, #8
 8013280:	b21a      	sxth	r2, r3
 8013282:	7dbb      	ldrb	r3, [r7, #22]
 8013284:	b21b      	sxth	r3, r3
 8013286:	4313      	orrs	r3, r2
 8013288:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 801328a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801328e:	ee07 3a90 	vmov	s15, r3
 8013292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013296:	4b37      	ldr	r3, [pc, #220]	@ (8013374 <BMI088_read+0x1d8>)
 8013298:	edd3 7a00 	vldr	s15, [r3]
 801329c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80132a6:	7e7b      	ldrb	r3, [r7, #25]
 80132a8:	021b      	lsls	r3, r3, #8
 80132aa:	b21a      	sxth	r2, r3
 80132ac:	7e3b      	ldrb	r3, [r7, #24]
 80132ae:	b21b      	sxth	r3, r3
 80132b0:	4313      	orrs	r3, r2
 80132b2:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80132b4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80132b8:	ee07 3a90 	vmov	s15, r3
 80132bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80132c0:	4b2c      	ldr	r3, [pc, #176]	@ (8013374 <BMI088_read+0x1d8>)
 80132c2:	edd3 7a00 	vldr	s15, [r3]
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	3304      	adds	r3, #4
 80132ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80132ce:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 80132d2:	7efb      	ldrb	r3, [r7, #27]
 80132d4:	021b      	lsls	r3, r3, #8
 80132d6:	b21a      	sxth	r2, r3
 80132d8:	7ebb      	ldrb	r3, [r7, #26]
 80132da:	b21b      	sxth	r3, r3
 80132dc:	4313      	orrs	r3, r2
 80132de:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80132e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80132e4:	ee07 3a90 	vmov	s15, r3
 80132e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80132ec:	4b21      	ldr	r3, [pc, #132]	@ (8013374 <BMI088_read+0x1d8>)
 80132ee:	edd3 7a00 	vldr	s15, [r3]
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	3308      	adds	r3, #8
 80132f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80132fa:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80132fe:	f7ff fd93 	bl	8012e28 <BMI088_ACCEL_NS_L>
 8013302:	20a2      	movs	r0, #162	@ 0xa2
 8013304:	f7ff fdc0 	bl	8012e88 <BMI088_read_write_byte>
 8013308:	f107 0314 	add.w	r3, r7, #20
 801330c:	2202      	movs	r2, #2
 801330e:	4619      	mov	r1, r3
 8013310:	2022      	movs	r0, #34	@ 0x22
 8013312:	f000 f85d 	bl	80133d0 <BMI088_read_muli_reg>
 8013316:	f7ff fd93 	bl	8012e40 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 801331a:	7d3b      	ldrb	r3, [r7, #20]
 801331c:	00db      	lsls	r3, r3, #3
 801331e:	b21a      	sxth	r2, r3
 8013320:	7d7b      	ldrb	r3, [r7, #21]
 8013322:	095b      	lsrs	r3, r3, #5
 8013324:	b2db      	uxtb	r3, r3
 8013326:	b21b      	sxth	r3, r3
 8013328:	4313      	orrs	r3, r2
 801332a:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 801332c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013334:	db04      	blt.n	8013340 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8013336:	8bfb      	ldrh	r3, [r7, #30]
 8013338:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 801333c:	b29b      	uxth	r3, r3
 801333e:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8013340:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013344:	ee07 3a90 	vmov	s15, r3
 8013348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801334c:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8013350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013354:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8013358:	ee77 7a87 	vadd.f32	s15, s15, s14
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	edc3 7a00 	vstr	s15, [r3]
}
 8013362:	bf00      	nop
 8013364:	3720      	adds	r7, #32
 8013366:	46bd      	mov	sp, r7
 8013368:	bd80      	pop	{r7, pc}
 801336a:	bf00      	nop
 801336c:	0801b2b8 	.word	0x0801b2b8
 8013370:	24000010 	.word	0x24000010
 8013374:	24000014 	.word	0x24000014

08013378 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	��BMI088������д�뵥���Ĵ���������
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b082      	sub	sp, #8
 801337c:	af00      	add	r7, sp, #0
 801337e:	4603      	mov	r3, r0
 8013380:	460a      	mov	r2, r1
 8013382:	71fb      	strb	r3, [r7, #7]
 8013384:	4613      	mov	r3, r2
 8013386:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8013388:	79fb      	ldrb	r3, [r7, #7]
 801338a:	4618      	mov	r0, r3
 801338c:	f7ff fd7c 	bl	8012e88 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8013390:	79bb      	ldrb	r3, [r7, #6]
 8013392:	4618      	mov	r0, r3
 8013394:	f7ff fd78 	bl	8012e88 <BMI088_read_write_byte>
}
 8013398:	bf00      	nop
 801339a:	3708      	adds	r7, #8
 801339c:	46bd      	mov	sp, r7
 801339e:	bd80      	pop	{r7, pc}

080133a0 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	��BMI088��������ȡ�����Ĵ���������
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b082      	sub	sp, #8
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	4603      	mov	r3, r0
 80133a8:	6039      	str	r1, [r7, #0]
 80133aa:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 80133ac:	79fb      	ldrb	r3, [r7, #7]
 80133ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80133b2:	b2db      	uxtb	r3, r3
 80133b4:	4618      	mov	r0, r3
 80133b6:	f7ff fd67 	bl	8012e88 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 80133ba:	2055      	movs	r0, #85	@ 0x55
 80133bc:	f7ff fd64 	bl	8012e88 <BMI088_read_write_byte>
 80133c0:	4603      	mov	r3, r0
 80133c2:	461a      	mov	r2, r3
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	701a      	strb	r2, [r3, #0]
}
 80133c8:	bf00      	nop
 80133ca:	3708      	adds	r7, #8
 80133cc:	46bd      	mov	sp, r7
 80133ce:	bd80      	pop	{r7, pc}

080133d0 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	��BMI088������������ȡ����Ĵ���������
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b082      	sub	sp, #8
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	4603      	mov	r3, r0
 80133d8:	6039      	str	r1, [r7, #0]
 80133da:	71fb      	strb	r3, [r7, #7]
 80133dc:	4613      	mov	r3, r2
 80133de:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 80133e0:	79fb      	ldrb	r3, [r7, #7]
 80133e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80133e6:	b2db      	uxtb	r3, r3
 80133e8:	4618      	mov	r0, r3
 80133ea:	f7ff fd4d 	bl	8012e88 <BMI088_read_write_byte>

    while (len != 0)
 80133ee:	e00c      	b.n	801340a <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 80133f0:	2055      	movs	r0, #85	@ 0x55
 80133f2:	f7ff fd49 	bl	8012e88 <BMI088_read_write_byte>
 80133f6:	4603      	mov	r3, r0
 80133f8:	461a      	mov	r2, r3
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	701a      	strb	r2, [r3, #0]
        buf++;
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	3301      	adds	r3, #1
 8013402:	603b      	str	r3, [r7, #0]
        len--;
 8013404:	79bb      	ldrb	r3, [r7, #6]
 8013406:	3b01      	subs	r3, #1
 8013408:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 801340a:	79bb      	ldrb	r3, [r7, #6]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d1ef      	bne.n	80133f0 <BMI088_read_muli_reg+0x20>
    }
}
 8013410:	bf00      	nop
 8013412:	bf00      	nop
 8013414:	3708      	adds	r7, #8
 8013416:	46bd      	mov	sp, r7
 8013418:	bd80      	pop	{r7, pc}
	...

0801341c <RS485_Master_Init>:
uint8_t RS4815_2_AUTO_SEND_DATA = 0;

/**
 * @brief 初始化RS485主机通信
 */
void RS485_Master_Init(void) {
 801341c:	b580      	push	{r7, lr}
 801341e:	b084      	sub	sp, #16
 8013420:	af00      	add	r7, sp, #0
    // 初始化UART服务
    UART_Service_Init();
 8013422:	f7ef fb8b 	bl	8002b3c <UART_Service_Init>

    // 初始化RS485状态
    rs485_sensor_1.huart = &huart2;
 8013426:	4b16      	ldr	r3, [pc, #88]	@ (8013480 <RS485_Master_Init+0x64>)
 8013428:	4a16      	ldr	r2, [pc, #88]	@ (8013484 <RS485_Master_Init+0x68>)
 801342a:	601a      	str	r2, [r3, #0]
    rs485_sensor_1.uartState = &uart2_rx_state;
 801342c:	4b14      	ldr	r3, [pc, #80]	@ (8013480 <RS485_Master_Init+0x64>)
 801342e:	4a16      	ldr	r2, [pc, #88]	@ (8013488 <RS485_Master_Init+0x6c>)
 8013430:	605a      	str	r2, [r3, #4]
    rs485_sensor_1.sensorId = RS485_SENSOR_1;
 8013432:	4b13      	ldr	r3, [pc, #76]	@ (8013480 <RS485_Master_Init+0x64>)
 8013434:	2200      	movs	r2, #0
 8013436:	721a      	strb	r2, [r3, #8]
    rs485_sensor_1.initialized = false;
 8013438:	4b11      	ldr	r3, [pc, #68]	@ (8013480 <RS485_Master_Init+0x64>)
 801343a:	2200      	movs	r2, #0
 801343c:	725a      	strb	r2, [r3, #9]

    rs485_sensor_2.huart = &huart3;
 801343e:	4b13      	ldr	r3, [pc, #76]	@ (801348c <RS485_Master_Init+0x70>)
 8013440:	4a13      	ldr	r2, [pc, #76]	@ (8013490 <RS485_Master_Init+0x74>)
 8013442:	601a      	str	r2, [r3, #0]
    rs485_sensor_2.uartState = &uart3_rx_state;
 8013444:	4b11      	ldr	r3, [pc, #68]	@ (801348c <RS485_Master_Init+0x70>)
 8013446:	4a13      	ldr	r2, [pc, #76]	@ (8013494 <RS485_Master_Init+0x78>)
 8013448:	605a      	str	r2, [r3, #4]
    rs485_sensor_2.sensorId = RS485_SENSOR_2;
 801344a:	4b10      	ldr	r3, [pc, #64]	@ (801348c <RS485_Master_Init+0x70>)
 801344c:	2201      	movs	r2, #1
 801344e:	721a      	strb	r2, [r3, #8]
    rs485_sensor_2.initialized = false;
 8013450:	4b0e      	ldr	r3, [pc, #56]	@ (801348c <RS485_Master_Init+0x70>)
 8013452:	2200      	movs	r2, #0
 8013454:	725a      	strb	r2, [r3, #9]

    // 创建定时器，用于100Hz的数据采集
    osTimerAttr_t timer_attr = {
 8013456:	463b      	mov	r3, r7
 8013458:	2200      	movs	r2, #0
 801345a:	601a      	str	r2, [r3, #0]
 801345c:	605a      	str	r2, [r3, #4]
 801345e:	609a      	str	r2, [r3, #8]
 8013460:	60da      	str	r2, [r3, #12]
 8013462:	4b0d      	ldr	r3, [pc, #52]	@ (8013498 <RS485_Master_Init+0x7c>)
 8013464:	603b      	str	r3, [r7, #0]
        .name = "RS485DataTimer"
    };
    rs485DataTimerId = osTimerNew(RS485_DataAcquisitionCallback, osTimerPeriodic, NULL, &timer_attr);
 8013466:	463b      	mov	r3, r7
 8013468:	2200      	movs	r2, #0
 801346a:	2101      	movs	r1, #1
 801346c:	480b      	ldr	r0, [pc, #44]	@ (801349c <RS485_Master_Init+0x80>)
 801346e:	f001 f9d3 	bl	8014818 <osTimerNew>
 8013472:	4603      	mov	r3, r0
 8013474:	4a0a      	ldr	r2, [pc, #40]	@ (80134a0 <RS485_Master_Init+0x84>)
 8013476:	6013      	str	r3, [r2, #0]
}
 8013478:	bf00      	nop
 801347a:	3710      	adds	r7, #16
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}
 8013480:	24002050 	.word	0x24002050
 8013484:	24000874 	.word	0x24000874
 8013488:	24000ac4 	.word	0x24000ac4
 801348c:	2400205c 	.word	0x2400205c
 8013490:	24000908 	.word	0x24000908
 8013494:	24000ecc 	.word	0x24000ecc
 8013498:	0801b2c0 	.word	0x0801b2c0
 801349c:	08013de1 	.word	0x08013de1
 80134a0:	24002068 	.word	0x24002068

080134a4 <RS485_EnableRxMode>:

/**
 * @brief 切换到RS485接收模式
 * @param state RS485状态结构体
 */
void RS485_EnableRxMode(RS485_State *state) {
 80134a4:	b480      	push	{r7}
 80134a6:	b083      	sub	sp, #12
 80134a8:	af00      	add	r7, sp, #0
 80134aa:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(RS485_DE1_GPIO_Port, RS485_DE1_Pin, GPIO_PIN_RESET);
    } else {
        HAL_GPIO_WritePin(RS485_DE2_GPIO_Port, RS485_DE2_Pin, GPIO_PIN_RESET);
    }
    */
}
 80134ac:	bf00      	nop
 80134ae:	370c      	adds	r7, #12
 80134b0:	46bd      	mov	sp, r7
 80134b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134b6:	4770      	bx	lr

080134b8 <RS485_EnableTxMode>:

/**
 * @brief 切换到RS485发送模式
 * @param state RS485状态结构体
 */
void RS485_EnableTxMode(RS485_State *state) {
 80134b8:	b480      	push	{r7}
 80134ba:	b083      	sub	sp, #12
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(RS485_DE1_GPIO_Port, RS485_DE1_Pin, GPIO_PIN_SET);
    } else {
        HAL_GPIO_WritePin(RS485_DE2_GPIO_Port, RS485_DE2_Pin, GPIO_PIN_SET);
    }
    */
}
 80134c0:	bf00      	nop
 80134c2:	370c      	adds	r7, #12
 80134c4:	46bd      	mov	sp, r7
 80134c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ca:	4770      	bx	lr

080134cc <CalculateChecksum>:
 * @brief 计算校验和
 * @param data 数据缓冲区
 * @param length 数据长度
 * @return 校验和
 */
uint8_t CalculateChecksum(uint8_t *data, uint16_t length) {
 80134cc:	b480      	push	{r7}
 80134ce:	b085      	sub	sp, #20
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	6078      	str	r0, [r7, #4]
 80134d4:	460b      	mov	r3, r1
 80134d6:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 80134d8:	2300      	movs	r3, #0
 80134da:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++) {
 80134dc:	2300      	movs	r3, #0
 80134de:	81bb      	strh	r3, [r7, #12]
 80134e0:	e009      	b.n	80134f6 <CalculateChecksum+0x2a>
        sum += data[i];
 80134e2:	89bb      	ldrh	r3, [r7, #12]
 80134e4:	687a      	ldr	r2, [r7, #4]
 80134e6:	4413      	add	r3, r2
 80134e8:	781a      	ldrb	r2, [r3, #0]
 80134ea:	7bfb      	ldrb	r3, [r7, #15]
 80134ec:	4413      	add	r3, r2
 80134ee:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++) {
 80134f0:	89bb      	ldrh	r3, [r7, #12]
 80134f2:	3301      	adds	r3, #1
 80134f4:	81bb      	strh	r3, [r7, #12]
 80134f6:	89ba      	ldrh	r2, [r7, #12]
 80134f8:	887b      	ldrh	r3, [r7, #2]
 80134fa:	429a      	cmp	r2, r3
 80134fc:	d3f1      	bcc.n	80134e2 <CalculateChecksum+0x16>
    }
    return sum;
 80134fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013500:	4618      	mov	r0, r3
 8013502:	3714      	adds	r7, #20
 8013504:	46bd      	mov	sp, r7
 8013506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350a:	4770      	bx	lr

0801350c <VerifyChecksum>:
 * @param buffer 数据缓冲区
 * @param headerPos 帧头位置
 * @param tailPos 帧尾位置
 * @return 校验和是否正确
 */
bool VerifyChecksum(uint8_t *buffer, uint16_t headerPos, uint16_t tailPos) {
 801350c:	b580      	push	{r7, lr}
 801350e:	b084      	sub	sp, #16
 8013510:	af00      	add	r7, sp, #0
 8013512:	6078      	str	r0, [r7, #4]
 8013514:	460b      	mov	r3, r1
 8013516:	807b      	strh	r3, [r7, #2]
 8013518:	4613      	mov	r3, r2
 801351a:	803b      	strh	r3, [r7, #0]
    if (tailPos <= headerPos + FRAME_HEADER_SIZE + 1) return false;
 801351c:	883a      	ldrh	r2, [r7, #0]
 801351e:	887b      	ldrh	r3, [r7, #2]
 8013520:	3304      	adds	r3, #4
 8013522:	429a      	cmp	r2, r3
 8013524:	dc01      	bgt.n	801352a <VerifyChecksum+0x1e>
 8013526:	2300      	movs	r3, #0
 8013528:	e01a      	b.n	8013560 <VerifyChecksum+0x54>

    uint8_t receivedChecksum = buffer[tailPos - 1];
 801352a:	883b      	ldrh	r3, [r7, #0]
 801352c:	3b01      	subs	r3, #1
 801352e:	687a      	ldr	r2, [r7, #4]
 8013530:	4413      	add	r3, r2
 8013532:	781b      	ldrb	r3, [r3, #0]
 8013534:	73fb      	strb	r3, [r7, #15]
    uint8_t calculatedChecksum = CalculateChecksum(&buffer[headerPos], tailPos - headerPos - 1);
 8013536:	887b      	ldrh	r3, [r7, #2]
 8013538:	687a      	ldr	r2, [r7, #4]
 801353a:	18d0      	adds	r0, r2, r3
 801353c:	883a      	ldrh	r2, [r7, #0]
 801353e:	887b      	ldrh	r3, [r7, #2]
 8013540:	1ad3      	subs	r3, r2, r3
 8013542:	b29b      	uxth	r3, r3
 8013544:	3b01      	subs	r3, #1
 8013546:	b29b      	uxth	r3, r3
 8013548:	4619      	mov	r1, r3
 801354a:	f7ff ffbf 	bl	80134cc <CalculateChecksum>
 801354e:	4603      	mov	r3, r0
 8013550:	73bb      	strb	r3, [r7, #14]

    return (receivedChecksum == calculatedChecksum);
 8013552:	7bfa      	ldrb	r2, [r7, #15]
 8013554:	7bbb      	ldrb	r3, [r7, #14]
 8013556:	429a      	cmp	r2, r3
 8013558:	bf0c      	ite	eq
 801355a:	2301      	moveq	r3, #1
 801355c:	2300      	movne	r3, #0
 801355e:	b2db      	uxtb	r3, r3
}
 8013560:	4618      	mov	r0, r3
 8013562:	3710      	adds	r7, #16
 8013564:	46bd      	mov	sp, r7
 8013566:	bd80      	pop	{r7, pc}

08013568 <RS485_Send>:
 * @brief 通过RS485发送数据
 * @param state RS485状态结构体
 * @param data 要发送的数据
 * @param size 数据大小
 */
void RS485_Send(RS485_State *state, uint8_t *data, uint16_t size) {
 8013568:	b580      	push	{r7, lr}
 801356a:	b084      	sub	sp, #16
 801356c:	af00      	add	r7, sp, #0
 801356e:	60f8      	str	r0, [r7, #12]
 8013570:	60b9      	str	r1, [r7, #8]
 8013572:	4613      	mov	r3, r2
 8013574:	80fb      	strh	r3, [r7, #6]
    // 切换到发送模式
    RS485_EnableTxMode(state);
 8013576:	68f8      	ldr	r0, [r7, #12]
 8013578:	f7ff ff9e 	bl	80134b8 <RS485_EnableTxMode>

    // 发送数据
    HAL_UART_Transmit(state->huart, data, size, 100);
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	6818      	ldr	r0, [r3, #0]
 8013580:	88fa      	ldrh	r2, [r7, #6]
 8013582:	2364      	movs	r3, #100	@ 0x64
 8013584:	68b9      	ldr	r1, [r7, #8]
 8013586:	f7fb ff66 	bl	800f456 <HAL_UART_Transmit>

    // 切换回接收模式
    RS485_EnableRxMode(state);
 801358a:	68f8      	ldr	r0, [r7, #12]
 801358c:	f7ff ff8a 	bl	80134a4 <RS485_EnableRxMode>

    // 重新启动接收中断
    HAL_UART_Receive_IT(state->huart, &state->uartState->RxBuffer[state->uartState->RxCount], 1);
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	6818      	ldr	r0, [r3, #0]
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	685b      	ldr	r3, [r3, #4]
 8013598:	68fa      	ldr	r2, [r7, #12]
 801359a:	6852      	ldr	r2, [r2, #4]
 801359c:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 80135a0:	4413      	add	r3, r2
 80135a2:	2201      	movs	r2, #1
 80135a4:	4619      	mov	r1, r3
 80135a6:	f7fc f8ad 	bl	800f704 <HAL_UART_Receive_IT>
}
 80135aa:	bf00      	nop
 80135ac:	3710      	adds	r7, #16
 80135ae:	46bd      	mov	sp, r7
 80135b0:	bd80      	pop	{r7, pc}
	...

080135b4 <RS485_SendCommand>:
 * @brief 发送命令到从机
 * @param state RS485状态结构体
 * @param cmd 命令码
 * @return 发送是否成功
 */
bool RS485_SendCommand(RS485_State *state, uint8_t cmd) {
 80135b4:	b590      	push	{r4, r7, lr}
 80135b6:	b0c7      	sub	sp, #284	@ 0x11c
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80135be:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80135c2:	6018      	str	r0, [r3, #0]
 80135c4:	460a      	mov	r2, r1
 80135c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80135ca:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 80135ce:	701a      	strb	r2, [r3, #0]
    uint8_t txBuffer[RS485_TX_BUFFER_SIZE];
    uint16_t txIndex = 0;
 80135d0:	2300      	movs	r3, #0
 80135d2:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    // 添加帧头
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 80135d6:	2300      	movs	r3, #0
 80135d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80135dc:	e014      	b.n	8013608 <RS485_SendCommand+0x54>
        txBuffer[txIndex++] = FRAME_HEADER[i];
 80135de:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80135e2:	1c5a      	adds	r2, r3, #1
 80135e4:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 80135e8:	4619      	mov	r1, r3
 80135ea:	4a50      	ldr	r2, [pc, #320]	@ (801372c <RS485_SendCommand+0x178>)
 80135ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80135f0:	4413      	add	r3, r2
 80135f2:	781a      	ldrb	r2, [r3, #0]
 80135f4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80135f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80135fc:	545a      	strb	r2, [r3, r1]
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 80135fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8013602:	3301      	adds	r3, #1
 8013604:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8013608:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 801360c:	2b02      	cmp	r3, #2
 801360e:	dde6      	ble.n	80135de <RS485_SendCommand+0x2a>
    }

    // 添加从机地址
    txBuffer[txIndex++] = SLAVE_ADDRESS;
 8013610:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013614:	1c5a      	adds	r2, r3, #1
 8013616:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 801361a:	461a      	mov	r2, r3
 801361c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013620:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013624:	2101      	movs	r1, #1
 8013626:	5499      	strb	r1, [r3, r2]

    // 添加命令码
    txBuffer[txIndex++] = cmd;
 8013628:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 801362c:	1c5a      	adds	r2, r3, #1
 801362e:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8013632:	4619      	mov	r1, r3
 8013634:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013638:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801363c:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8013640:	f2a2 1215 	subw	r2, r2, #277	@ 0x115
 8013644:	7812      	ldrb	r2, [r2, #0]
 8013646:	545a      	strb	r2, [r3, r1]

    // 计算校验和
    txBuffer[txIndex] = CalculateChecksum(txBuffer, txIndex);
 8013648:	f8b7 4116 	ldrh.w	r4, [r7, #278]	@ 0x116
 801364c:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8013650:	f107 030c 	add.w	r3, r7, #12
 8013654:	4611      	mov	r1, r2
 8013656:	4618      	mov	r0, r3
 8013658:	f7ff ff38 	bl	80134cc <CalculateChecksum>
 801365c:	4603      	mov	r3, r0
 801365e:	461a      	mov	r2, r3
 8013660:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013668:	551a      	strb	r2, [r3, r4]
    txIndex++;
 801366a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 801366e:	3301      	adds	r3, #1
 8013670:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    // 添加帧尾
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 8013674:	2300      	movs	r3, #0
 8013676:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801367a:	e014      	b.n	80136a6 <RS485_SendCommand+0xf2>
        txBuffer[txIndex++] = FRAME_TAIL[i];
 801367c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013680:	1c5a      	adds	r2, r3, #1
 8013682:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8013686:	4619      	mov	r1, r3
 8013688:	4a29      	ldr	r2, [pc, #164]	@ (8013730 <RS485_SendCommand+0x17c>)
 801368a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801368e:	4413      	add	r3, r2
 8013690:	781a      	ldrb	r2, [r3, #0]
 8013692:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013696:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801369a:	545a      	strb	r2, [r3, r1]
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 801369c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80136a0:	3301      	adds	r3, #1
 80136a2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80136a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80136aa:	2b02      	cmp	r3, #2
 80136ac:	dde6      	ble.n	801367c <RS485_SendCommand+0xc8>
    }

    // 清空接收计数器，准备接收响应
    state->uartState->frameReceived = 0;
 80136ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80136b2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	685b      	ldr	r3, [r3, #4]
 80136ba:	2200      	movs	r2, #0
 80136bc:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    state->uartState->RxCount = 0;
 80136c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80136c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	685b      	ldr	r3, [r3, #4]
 80136cc:	2200      	movs	r2, #0
 80136ce:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    state->uartState->lastHeaderPos = 0;
 80136d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80136d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	685b      	ldr	r3, [r3, #4]
 80136de:	2200      	movs	r2, #0
 80136e0:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    state->uartState->headerFound = 0;
 80136e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80136e8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	685b      	ldr	r3, [r3, #4]
 80136f0:	2200      	movs	r2, #0
 80136f2:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    state->uartState->searchOffset = 0;
 80136f6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80136fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	2200      	movs	r2, #0
 8013704:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406


    // 发送命令
    RS485_Send(state, txBuffer, txIndex);
 8013708:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 801370c:	f107 010c 	add.w	r1, r7, #12
 8013710:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013714:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013718:	6818      	ldr	r0, [r3, #0]
 801371a:	f7ff ff25 	bl	8013568 <RS485_Send>

    // 清空接收计数器，准备接收响应
//    state->uartState->frameReceived = 0;
//    state->uartState->RxCount = 0;

    return true;
 801371e:	2301      	movs	r3, #1
}
 8013720:	4618      	mov	r0, r3
 8013722:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8013726:	46bd      	mov	sp, r7
 8013728:	bd90      	pop	{r4, r7, pc}
 801372a:	bf00      	nop
 801372c:	0801b46c 	.word	0x0801b46c
 8013730:	0801b470 	.word	0x0801b470

08013734 <RS485_WaitForResponse>:
 * @brief 等待从机响应
 * @param state RS485状态结构体
 * @param timeout 超时时间（毫秒）
 * @return 是否接收到响应
 */
bool RS485_WaitForResponse(RS485_State *state, uint32_t timeout) {
 8013734:	b580      	push	{r7, lr}
 8013736:	b084      	sub	sp, #16
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
    uint32_t startTime = HAL_GetTick();
 801373e:	f7ef fca1 	bl	8003084 <HAL_GetTick>
 8013742:	60f8      	str	r0, [r7, #12]

    while ((HAL_GetTick() - startTime) < timeout) {
 8013744:	e00b      	b.n	801375e <RS485_WaitForResponse+0x2a>
        if (state->uartState->frameReceived) {
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	685b      	ldr	r3, [r3, #4]
 801374a:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 801374e:	b2db      	uxtb	r3, r3
 8013750:	2b00      	cmp	r3, #0
 8013752:	d001      	beq.n	8013758 <RS485_WaitForResponse+0x24>
            return true;
 8013754:	2301      	movs	r3, #1
 8013756:	e00b      	b.n	8013770 <RS485_WaitForResponse+0x3c>
        }
        osDelay(1);
 8013758:	2001      	movs	r0, #1
 801375a:	f001 f82d 	bl	80147b8 <osDelay>
    while ((HAL_GetTick() - startTime) < timeout) {
 801375e:	f7ef fc91 	bl	8003084 <HAL_GetTick>
 8013762:	4602      	mov	r2, r0
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	1ad3      	subs	r3, r2, r3
 8013768:	683a      	ldr	r2, [r7, #0]
 801376a:	429a      	cmp	r2, r3
 801376c:	d8eb      	bhi.n	8013746 <RS485_WaitForResponse+0x12>
    }

    return false;
 801376e:	2300      	movs	r3, #0
}
 8013770:	4618      	mov	r0, r3
 8013772:	3710      	adds	r7, #16
 8013774:	46bd      	mov	sp, r7
 8013776:	bd80      	pop	{r7, pc}

08013778 <FindCompleteFrame>:
 * @param state UART接收状态结构体
 * @param headerPos 帧头位置的输出参数
 * @param tailPos 帧尾位置的输出参数
 * @return 是否找到完整帧
 */
bool FindCompleteFrame(UART_RxState *state, uint16_t *headerPos, uint16_t *tailPos) {
 8013778:	b580      	push	{r7, lr}
 801377a:	b086      	sub	sp, #24
 801377c:	af00      	add	r7, sp, #0
 801377e:	60f8      	str	r0, [r7, #12]
 8013780:	60b9      	str	r1, [r7, #8]
 8013782:	607a      	str	r2, [r7, #4]
    // 查找帧头
    bool headerFound = false;
 8013784:	2300      	movs	r3, #0
 8013786:	75fb      	strb	r3, [r7, #23]
    *headerPos = 0;
 8013788:	68bb      	ldr	r3, [r7, #8]
 801378a:	2200      	movs	r2, #0
 801378c:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i <= state->RxCount - FRAME_HEADER_SIZE; i++) {
 801378e:	2300      	movs	r3, #0
 8013790:	82bb      	strh	r3, [r7, #20]
 8013792:	e011      	b.n	80137b8 <FindCompleteFrame+0x40>
        if (IsFrameHeaderFound(state->RxBuffer, i, FRAME_HEADER, FRAME_HEADER_SIZE)) {
 8013794:	68f8      	ldr	r0, [r7, #12]
 8013796:	8ab9      	ldrh	r1, [r7, #20]
 8013798:	2303      	movs	r3, #3
 801379a:	4a23      	ldr	r2, [pc, #140]	@ (8013828 <FindCompleteFrame+0xb0>)
 801379c:	f7ef fa50 	bl	8002c40 <IsFrameHeaderFound>
 80137a0:	4603      	mov	r3, r0
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d005      	beq.n	80137b2 <FindCompleteFrame+0x3a>
            headerFound = true;
 80137a6:	2301      	movs	r3, #1
 80137a8:	75fb      	strb	r3, [r7, #23]
            *headerPos = i;
 80137aa:	68bb      	ldr	r3, [r7, #8]
 80137ac:	8aba      	ldrh	r2, [r7, #20]
 80137ae:	801a      	strh	r2, [r3, #0]
            break;
 80137b0:	e009      	b.n	80137c6 <FindCompleteFrame+0x4e>
    for (uint16_t i = 0; i <= state->RxCount - FRAME_HEADER_SIZE; i++) {
 80137b2:	8abb      	ldrh	r3, [r7, #20]
 80137b4:	3301      	adds	r3, #1
 80137b6:	82bb      	strh	r3, [r7, #20]
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80137be:	1e9a      	subs	r2, r3, #2
 80137c0:	8abb      	ldrh	r3, [r7, #20]
 80137c2:	429a      	cmp	r2, r3
 80137c4:	dce6      	bgt.n	8013794 <FindCompleteFrame+0x1c>
        }
    }

    if (!headerFound) {
 80137c6:	7dfb      	ldrb	r3, [r7, #23]
 80137c8:	f083 0301 	eor.w	r3, r3, #1
 80137cc:	b2db      	uxtb	r3, r3
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d001      	beq.n	80137d6 <FindCompleteFrame+0x5e>
        return false;
 80137d2:	2300      	movs	r3, #0
 80137d4:	e023      	b.n	801381e <FindCompleteFrame+0xa6>
    }

    // 查找帧尾
    bool tailFound = false;
 80137d6:	2300      	movs	r3, #0
 80137d8:	74fb      	strb	r3, [r7, #19]
    *tailPos = 0;
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	2200      	movs	r2, #0
 80137de:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 80137e0:	68bb      	ldr	r3, [r7, #8]
 80137e2:	881b      	ldrh	r3, [r3, #0]
 80137e4:	3303      	adds	r3, #3
 80137e6:	823b      	strh	r3, [r7, #16]
 80137e8:	e011      	b.n	801380e <FindCompleteFrame+0x96>
        if (IsFrameTailFound(state->RxBuffer, i, FRAME_TAIL, FRAME_TAIL_SIZE)) {
 80137ea:	68f8      	ldr	r0, [r7, #12]
 80137ec:	8a39      	ldrh	r1, [r7, #16]
 80137ee:	2303      	movs	r3, #3
 80137f0:	4a0e      	ldr	r2, [pc, #56]	@ (801382c <FindCompleteFrame+0xb4>)
 80137f2:	f7ef fa4f 	bl	8002c94 <IsFrameTailFound>
 80137f6:	4603      	mov	r3, r0
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d005      	beq.n	8013808 <FindCompleteFrame+0x90>
            tailFound = true;
 80137fc:	2301      	movs	r3, #1
 80137fe:	74fb      	strb	r3, [r7, #19]
            *tailPos = i;
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	8a3a      	ldrh	r2, [r7, #16]
 8013804:	801a      	strh	r2, [r3, #0]
            break;
 8013806:	e009      	b.n	801381c <FindCompleteFrame+0xa4>
    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 8013808:	8a3b      	ldrh	r3, [r7, #16]
 801380a:	3301      	adds	r3, #1
 801380c:	823b      	strh	r3, [r7, #16]
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8013814:	1e9a      	subs	r2, r3, #2
 8013816:	8a3b      	ldrh	r3, [r7, #16]
 8013818:	429a      	cmp	r2, r3
 801381a:	dce6      	bgt.n	80137ea <FindCompleteFrame+0x72>
        }
    }

    return tailFound;
 801381c:	7cfb      	ldrb	r3, [r7, #19]
}
 801381e:	4618      	mov	r0, r3
 8013820:	3718      	adds	r7, #24
 8013822:	46bd      	mov	sp, r7
 8013824:	bd80      	pop	{r7, pc}
 8013826:	bf00      	nop
 8013828:	0801b46c 	.word	0x0801b46c
 801382c:	0801b470 	.word	0x0801b470

08013830 <ProcessResponse>:

/**
 * @brief 处理接收到的响应
 * @param state RS485状态结构体
 */
void ProcessResponse(RS485_State *state) {
 8013830:	b580      	push	{r7, lr}
 8013832:	b08c      	sub	sp, #48	@ 0x30
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
    UART_RxState *uartState = state->uartState;
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	685b      	ldr	r3, [r3, #4]
 801383c:	61bb      	str	r3, [r7, #24]


    if (!uartState->frameReceived) {
 801383e:	69bb      	ldr	r3, [r7, #24]
 8013840:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8013844:	b2db      	uxtb	r3, r3
 8013846:	2b00      	cmp	r3, #0
 8013848:	f000 8249 	beq.w	8013cde <ProcessResponse+0x4ae>
        return;
    }

    uint16_t headerPos = 0;
 801384c:	2300      	movs	r3, #0
 801384e:	81fb      	strh	r3, [r7, #14]
    uint16_t tailPos = 0;
 8013850:	2300      	movs	r3, #0
 8013852:	81bb      	strh	r3, [r7, #12]

    if (!FindCompleteFrame(uartState, &headerPos, &tailPos)) {
 8013854:	f107 020c 	add.w	r2, r7, #12
 8013858:	f107 030e 	add.w	r3, r7, #14
 801385c:	4619      	mov	r1, r3
 801385e:	69b8      	ldr	r0, [r7, #24]
 8013860:	f7ff ff8a 	bl	8013778 <FindCompleteFrame>
 8013864:	4603      	mov	r3, r0
 8013866:	f083 0301 	eor.w	r3, r3, #1
 801386a:	b2db      	uxtb	r3, r3
 801386c:	2b00      	cmp	r3, #0
 801386e:	d006      	beq.n	801387e <ProcessResponse+0x4e>
        // 没有找到完整帧，重置接收状态
        ResetUartState(uartState);
 8013870:	69b8      	ldr	r0, [r7, #24]
 8013872:	f7ef faef 	bl	8002e54 <ResetUartState>
        printf("NOT FindCompleteFrame\r\n");
 8013876:	4865      	ldr	r0, [pc, #404]	@ (8013a0c <ProcessResponse+0x1dc>)
 8013878:	f004 fc38 	bl	80180ec <puts>
        return;
 801387c:	e230      	b.n	8013ce0 <ProcessResponse+0x4b0>
    }

    // 验证校验和
    if (!VerifyChecksum(uartState->RxBuffer, headerPos, tailPos)) {
 801387e:	69bb      	ldr	r3, [r7, #24]
 8013880:	89f9      	ldrh	r1, [r7, #14]
 8013882:	89ba      	ldrh	r2, [r7, #12]
 8013884:	4618      	mov	r0, r3
 8013886:	f7ff fe41 	bl	801350c <VerifyChecksum>
 801388a:	4603      	mov	r3, r0
 801388c:	f083 0301 	eor.w	r3, r3, #1
 8013890:	b2db      	uxtb	r3, r3
 8013892:	2b00      	cmp	r3, #0
 8013894:	d006      	beq.n	80138a4 <ProcessResponse+0x74>
        // 校验和错误，重置接收状态
        ResetUartState(uartState);
 8013896:	69b8      	ldr	r0, [r7, #24]
 8013898:	f7ef fadc 	bl	8002e54 <ResetUartState>
        printf("NOT VerifyChecksum\r\n");
 801389c:	485c      	ldr	r0, [pc, #368]	@ (8013a10 <ProcessResponse+0x1e0>)
 801389e:	f004 fc25 	bl	80180ec <puts>
        return;
 80138a2:	e21d      	b.n	8013ce0 <ProcessResponse+0x4b0>
    }

    // 验证从机地址
    if (uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE] != SLAVE_ADDRESS) {
 80138a4:	89fb      	ldrh	r3, [r7, #14]
 80138a6:	3303      	adds	r3, #3
 80138a8:	69ba      	ldr	r2, [r7, #24]
 80138aa:	5cd3      	ldrb	r3, [r2, r3]
 80138ac:	2b01      	cmp	r3, #1
 80138ae:	d006      	beq.n	80138be <ProcessResponse+0x8e>
        // 不是发给本从机的，重置接收状态
        ResetUartState(uartState);
 80138b0:	69b8      	ldr	r0, [r7, #24]
 80138b2:	f7ef facf 	bl	8002e54 <ResetUartState>
        printf("NOT SLAVE_ADDRESS\r\n");
 80138b6:	4857      	ldr	r0, [pc, #348]	@ (8013a14 <ProcessResponse+0x1e4>)
 80138b8:	f004 fc18 	bl	80180ec <puts>
        return;
 80138bc:	e210      	b.n	8013ce0 <ProcessResponse+0x4b0>
    }

    // 获取命令码
    uint8_t cmd = uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE + 1]; // 命令码在地址后面
 80138be:	89fb      	ldrh	r3, [r7, #14]
 80138c0:	3304      	adds	r3, #4
 80138c2:	69ba      	ldr	r2, [r7, #24]
 80138c4:	5cd3      	ldrb	r3, [r2, r3]
 80138c6:	75fb      	strb	r3, [r7, #23]
    uint16_t rxIndex = headerPos + FRAME_HEADER_SIZE + 2; // 数据开始索引
 80138c8:	89fb      	ldrh	r3, [r7, #14]
 80138ca:	3305      	adds	r3, #5
 80138cc:	82bb      	strh	r3, [r7, #20]

    // 处理不同命令的响应
    switch (cmd) {
 80138ce:	7dfb      	ldrb	r3, [r7, #23]
 80138d0:	3b01      	subs	r3, #1
 80138d2:	2b0c      	cmp	r3, #12
 80138d4:	f200 81fe 	bhi.w	8013cd4 <ProcessResponse+0x4a4>
 80138d8:	a201      	add	r2, pc, #4	@ (adr r2, 80138e0 <ProcessResponse+0xb0>)
 80138da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138de:	bf00      	nop
 80138e0:	08013915 	.word	0x08013915
 80138e4:	080139d7 	.word	0x080139d7
 80138e8:	08013cd5 	.word	0x08013cd5
 80138ec:	08013cd5 	.word	0x08013cd5
 80138f0:	08013cd5 	.word	0x08013cd5
 80138f4:	08013cd5 	.word	0x08013cd5
 80138f8:	08013cd5 	.word	0x08013cd5
 80138fc:	08013cd5 	.word	0x08013cd5
 8013900:	08013cd5 	.word	0x08013cd5
 8013904:	08013cd5 	.word	0x08013cd5
 8013908:	080139ff 	.word	0x080139ff
 801390c:	08013b43 	.word	0x08013b43
 8013910:	08013c05 	.word	0x08013c05
        case CMD_QUERY_STATUS: {
            // 解析设备状态
            RS485_Sensor_DeviceStatus *deviceStatus;

            if (state->sensorId == RS485_SENSOR_1) {
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	7a1b      	ldrb	r3, [r3, #8]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d102      	bne.n	8013922 <ProcessResponse+0xf2>
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 801391c:	4b3e      	ldr	r3, [pc, #248]	@ (8013a18 <ProcessResponse+0x1e8>)
 801391e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013920:	e001      	b.n	8013926 <ProcessResponse+0xf6>
            } else {
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 8013922:	4b3e      	ldr	r3, [pc, #248]	@ (8013a1c <ProcessResponse+0x1ec>)
 8013924:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 8013926:	8abb      	ldrh	r3, [r7, #20]
 8013928:	1c5a      	adds	r2, r3, #1
 801392a:	82ba      	strh	r2, [r7, #20]
 801392c:	461a      	mov	r2, r3
 801392e:	69bb      	ldr	r3, [r7, #24]
 8013930:	5c9b      	ldrb	r3, [r3, r2]
 8013932:	2b00      	cmp	r3, #0
 8013934:	bf14      	ite	ne
 8013936:	2301      	movne	r3, #1
 8013938:	2300      	moveq	r3, #0
 801393a:	b2da      	uxtb	r2, r3
 801393c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801393e:	701a      	strb	r2, [r3, #0]
            deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 8013940:	8abb      	ldrh	r3, [r7, #20]
 8013942:	1c5a      	adds	r2, r3, #1
 8013944:	82ba      	strh	r2, [r7, #20]
 8013946:	461a      	mov	r2, r3
 8013948:	69bb      	ldr	r3, [r7, #24]
 801394a:	5c9b      	ldrb	r3, [r3, r2]
 801394c:	2b00      	cmp	r3, #0
 801394e:	bf14      	ite	ne
 8013950:	2301      	movne	r3, #1
 8013952:	2300      	moveq	r3, #0
 8013954:	b2da      	uxtb	r2, r3
 8013956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013958:	705a      	strb	r2, [r3, #1]
            deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 801395a:	8abb      	ldrh	r3, [r7, #20]
 801395c:	1c5a      	adds	r2, r3, #1
 801395e:	82ba      	strh	r2, [r7, #20]
 8013960:	461a      	mov	r2, r3
 8013962:	69bb      	ldr	r3, [r7, #24]
 8013964:	5c9b      	ldrb	r3, [r3, r2]
 8013966:	2b00      	cmp	r3, #0
 8013968:	bf14      	ite	ne
 801396a:	2301      	movne	r3, #1
 801396c:	2300      	moveq	r3, #0
 801396e:	b2da      	uxtb	r2, r3
 8013970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013972:	709a      	strb	r2, [r3, #2]

            // 解析错误信息
            uint8_t errLen = uartState->RxBuffer[rxIndex++];
 8013974:	8abb      	ldrh	r3, [r7, #20]
 8013976:	1c5a      	adds	r2, r3, #1
 8013978:	82ba      	strh	r2, [r7, #20]
 801397a:	461a      	mov	r2, r3
 801397c:	69bb      	ldr	r3, [r7, #24]
 801397e:	5c9b      	ldrb	r3, [r3, r2]
 8013980:	747b      	strb	r3, [r7, #17]
            if (errLen > 0) {
 8013982:	7c7b      	ldrb	r3, [r7, #17]
 8013984:	2b00      	cmp	r3, #0
 8013986:	d00e      	beq.n	80139a6 <ProcessResponse+0x176>
                memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 8013988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801398a:	1cd8      	adds	r0, r3, #3
 801398c:	8abb      	ldrh	r3, [r7, #20]
 801398e:	69ba      	ldr	r2, [r7, #24]
 8013990:	4413      	add	r3, r2
 8013992:	7c7a      	ldrb	r2, [r7, #17]
 8013994:	4619      	mov	r1, r3
 8013996:	f004 fe00 	bl	801859a <memcpy>
                deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 801399a:	7c7b      	ldrb	r3, [r7, #17]
 801399c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801399e:	4413      	add	r3, r2
 80139a0:	2200      	movs	r2, #0
 80139a2:	70da      	strb	r2, [r3, #3]
 80139a4:	e002      	b.n	80139ac <ProcessResponse+0x17c>
            } else {
                deviceStatus->error_message[0] = '\0'; // 无错误信息
 80139a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139a8:	2200      	movs	r2, #0
 80139aa:	70da      	strb	r2, [r3, #3]
            }

            // 更新初始化状态
            state->initialized = deviceStatus->imu_1_init &&
 80139ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139ae:	781b      	ldrb	r3, [r3, #0]
                                deviceStatus->imu_2_init &&
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d009      	beq.n	80139c8 <ProcessResponse+0x198>
 80139b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139b6:	785b      	ldrb	r3, [r3, #1]
            state->initialized = deviceStatus->imu_1_init &&
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d005      	beq.n	80139c8 <ProcessResponse+0x198>
                                deviceStatus->mt6835_cs1_init;
 80139bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139be:	789b      	ldrb	r3, [r3, #2]
                                deviceStatus->imu_2_init &&
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d001      	beq.n	80139c8 <ProcessResponse+0x198>
 80139c4:	2301      	movs	r3, #1
 80139c6:	e000      	b.n	80139ca <ProcessResponse+0x19a>
 80139c8:	2300      	movs	r3, #0
 80139ca:	f003 0301 	and.w	r3, r3, #1
 80139ce:	b2da      	uxtb	r2, r3
            state->initialized = deviceStatus->imu_1_init &&
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	725a      	strb	r2, [r3, #9]

            break;
 80139d4:	e17f      	b.n	8013cd6 <ProcessResponse+0x4a6>
        case CMD_GET_ANGLE: {

            // 解析所有传感器数据
            RS485_Sensor_Data *sensorData;

            if (state->sensorId == RS485_SENSOR_1) {
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	7a1b      	ldrb	r3, [r3, #8]
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d102      	bne.n	80139e4 <ProcessResponse+0x1b4>
                sensorData = &g_system_state.rs485_sensor_data_1;
 80139de:	4b10      	ldr	r3, [pc, #64]	@ (8013a20 <ProcessResponse+0x1f0>)
 80139e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80139e2:	e001      	b.n	80139e8 <ProcessResponse+0x1b8>
            } else {
                sensorData = &g_system_state.rs485_sensor_data_2;
 80139e4:	4b0f      	ldr	r3, [pc, #60]	@ (8013a24 <ProcessResponse+0x1f4>)
 80139e6:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

            // 获取互斥量
            lock_system_state();
 80139e8:	f7fe fb66 	bl	80120b8 <lock_system_state>

            // 角度
            memcpy(&sensorData->encoder_data.angle, &uartState->RxBuffer[rxIndex], sizeof(float));
 80139ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139ee:	8aba      	ldrh	r2, [r7, #20]
 80139f0:	69b9      	ldr	r1, [r7, #24]
 80139f2:	440a      	add	r2, r1
 80139f4:	6812      	ldr	r2, [r2, #0]
 80139f6:	601a      	str	r2, [r3, #0]

            // 释放互斥量
            unlock_system_state();
 80139f8:	f7fe fb66 	bl	80120c8 <unlock_system_state>

            break;
 80139fc:	e16b      	b.n	8013cd6 <ProcessResponse+0x4a6>

        case CMD_GET_ALL_DATA: {
            // 解析所有传感器数据
            RS485_Sensor_Data *sensorData;

            if (state->sensorId == RS485_SENSOR_1) {
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	7a1b      	ldrb	r3, [r3, #8]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d110      	bne.n	8013a28 <ProcessResponse+0x1f8>
                sensorData = &g_system_state.rs485_sensor_data_1;
 8013a06:	4b06      	ldr	r3, [pc, #24]	@ (8013a20 <ProcessResponse+0x1f0>)
 8013a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8013a0a:	e00f      	b.n	8013a2c <ProcessResponse+0x1fc>
 8013a0c:	0801b2d0 	.word	0x0801b2d0
 8013a10:	0801b2e8 	.word	0x0801b2e8
 8013a14:	0801b2fc 	.word	0x0801b2fc
 8013a18:	24001ae8 	.word	0x24001ae8
 8013a1c:	24001beb 	.word	0x24001beb
 8013a20:	24001e20 	.word	0x24001e20
 8013a24:	24001e94 	.word	0x24001e94
            } else {
                sensorData = &g_system_state.rs485_sensor_data_2;
 8013a28:	4b9b      	ldr	r3, [pc, #620]	@ (8013c98 <ProcessResponse+0x468>)
 8013a2a:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            // 获取互斥量
            lock_system_state();
 8013a2c:	f7fe fb44 	bl	80120b8 <lock_system_state>

            // 角度
            memcpy(&sensorData->encoder_data.angle, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a32:	8aba      	ldrh	r2, [r7, #20]
 8013a34:	69b9      	ldr	r1, [r7, #24]
 8013a36:	440a      	add	r2, r1
 8013a38:	6812      	ldr	r2, [r2, #0]
 8013a3a:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013a3c:	8abb      	ldrh	r3, [r7, #20]
 8013a3e:	3304      	adds	r3, #4
 8013a40:	82bb      	strh	r3, [r7, #20]

            // IMU1数据
            // 加速度
            memcpy(&sensorData->imu_data_1.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a44:	3304      	adds	r3, #4
 8013a46:	8aba      	ldrh	r2, [r7, #20]
 8013a48:	69b9      	ldr	r1, [r7, #24]
 8013a4a:	440a      	add	r2, r1
 8013a4c:	6812      	ldr	r2, [r2, #0]
 8013a4e:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013a50:	8abb      	ldrh	r3, [r7, #20]
 8013a52:	3304      	adds	r3, #4
 8013a54:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_1.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a58:	3308      	adds	r3, #8
 8013a5a:	8aba      	ldrh	r2, [r7, #20]
 8013a5c:	69b9      	ldr	r1, [r7, #24]
 8013a5e:	440a      	add	r2, r1
 8013a60:	6812      	ldr	r2, [r2, #0]
 8013a62:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013a64:	8abb      	ldrh	r3, [r7, #20]
 8013a66:	3304      	adds	r3, #4
 8013a68:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_1.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a6c:	330c      	adds	r3, #12
 8013a6e:	8aba      	ldrh	r2, [r7, #20]
 8013a70:	69b9      	ldr	r1, [r7, #24]
 8013a72:	440a      	add	r2, r1
 8013a74:	6812      	ldr	r2, [r2, #0]
 8013a76:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013a78:	8abb      	ldrh	r3, [r7, #20]
 8013a7a:	3304      	adds	r3, #4
 8013a7c:	82bb      	strh	r3, [r7, #20]

            // 角速度
            memcpy(&sensorData->imu_data_1.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a80:	3310      	adds	r3, #16
 8013a82:	8aba      	ldrh	r2, [r7, #20]
 8013a84:	69b9      	ldr	r1, [r7, #24]
 8013a86:	440a      	add	r2, r1
 8013a88:	6812      	ldr	r2, [r2, #0]
 8013a8a:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013a8c:	8abb      	ldrh	r3, [r7, #20]
 8013a8e:	3304      	adds	r3, #4
 8013a90:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_1.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a94:	3314      	adds	r3, #20
 8013a96:	8aba      	ldrh	r2, [r7, #20]
 8013a98:	69b9      	ldr	r1, [r7, #24]
 8013a9a:	440a      	add	r2, r1
 8013a9c:	6812      	ldr	r2, [r2, #0]
 8013a9e:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013aa0:	8abb      	ldrh	r3, [r7, #20]
 8013aa2:	3304      	adds	r3, #4
 8013aa4:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_1.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aa8:	3318      	adds	r3, #24
 8013aaa:	8aba      	ldrh	r2, [r7, #20]
 8013aac:	69b9      	ldr	r1, [r7, #24]
 8013aae:	440a      	add	r2, r1
 8013ab0:	6812      	ldr	r2, [r2, #0]
 8013ab2:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013ab4:	8abb      	ldrh	r3, [r7, #20]
 8013ab6:	3304      	adds	r3, #4
 8013ab8:	82bb      	strh	r3, [r7, #20]

            // IMU2数据
            // 加速度
            memcpy(&sensorData->imu_data_2.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013abc:	333c      	adds	r3, #60	@ 0x3c
 8013abe:	8aba      	ldrh	r2, [r7, #20]
 8013ac0:	69b9      	ldr	r1, [r7, #24]
 8013ac2:	440a      	add	r2, r1
 8013ac4:	6812      	ldr	r2, [r2, #0]
 8013ac6:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013ac8:	8abb      	ldrh	r3, [r7, #20]
 8013aca:	3304      	adds	r3, #4
 8013acc:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_2.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ad0:	3340      	adds	r3, #64	@ 0x40
 8013ad2:	8aba      	ldrh	r2, [r7, #20]
 8013ad4:	69b9      	ldr	r1, [r7, #24]
 8013ad6:	440a      	add	r2, r1
 8013ad8:	6812      	ldr	r2, [r2, #0]
 8013ada:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013adc:	8abb      	ldrh	r3, [r7, #20]
 8013ade:	3304      	adds	r3, #4
 8013ae0:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_2.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ae4:	3344      	adds	r3, #68	@ 0x44
 8013ae6:	8aba      	ldrh	r2, [r7, #20]
 8013ae8:	69b9      	ldr	r1, [r7, #24]
 8013aea:	440a      	add	r2, r1
 8013aec:	6812      	ldr	r2, [r2, #0]
 8013aee:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013af0:	8abb      	ldrh	r3, [r7, #20]
 8013af2:	3304      	adds	r3, #4
 8013af4:	82bb      	strh	r3, [r7, #20]

            // 角速度
            memcpy(&sensorData->imu_data_2.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013af8:	3348      	adds	r3, #72	@ 0x48
 8013afa:	8aba      	ldrh	r2, [r7, #20]
 8013afc:	69b9      	ldr	r1, [r7, #24]
 8013afe:	440a      	add	r2, r1
 8013b00:	6812      	ldr	r2, [r2, #0]
 8013b02:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013b04:	8abb      	ldrh	r3, [r7, #20]
 8013b06:	3304      	adds	r3, #4
 8013b08:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_2.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b0c:	334c      	adds	r3, #76	@ 0x4c
 8013b0e:	8aba      	ldrh	r2, [r7, #20]
 8013b10:	69b9      	ldr	r1, [r7, #24]
 8013b12:	440a      	add	r2, r1
 8013b14:	6812      	ldr	r2, [r2, #0]
 8013b16:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013b18:	8abb      	ldrh	r3, [r7, #20]
 8013b1a:	3304      	adds	r3, #4
 8013b1c:	82bb      	strh	r3, [r7, #20]
            memcpy(&sensorData->imu_data_2.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b20:	3350      	adds	r3, #80	@ 0x50
 8013b22:	8aba      	ldrh	r2, [r7, #20]
 8013b24:	69b9      	ldr	r1, [r7, #24]
 8013b26:	440a      	add	r2, r1
 8013b28:	6812      	ldr	r2, [r2, #0]
 8013b2a:	601a      	str	r2, [r3, #0]

            // 设置数据就绪标志
            sensorData->imu_data_1.dataReady = true;
 8013b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b2e:	2201      	movs	r2, #1
 8013b30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            sensorData->imu_data_2.dataReady = true;
 8013b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b36:	2201      	movs	r2, #1
 8013b38:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

            // 释放互斥量
            unlock_system_state();
 8013b3c:	f7fe fac4 	bl	80120c8 <unlock_system_state>
//    				g_system_state.rs485_sensor_data_2.imu_data_1.acc.x, g_system_state.rs485_sensor_data_2.imu_data_1.acc.y, g_system_state.rs485_sensor_data_2.imu_data_1.acc.z,
//    				g_system_state.rs485_sensor_data_2.encoder_data.angle);

            //printf("GET ALL %d\r\n",state->sensorId);

            break;
 8013b40:	e0c9      	b.n	8013cd6 <ProcessResponse+0x4a6>
        }
        case CMD_GET_ALL_AUTO_START: {
        	 // 解析设备状态
			RS485_Sensor_DeviceStatus *deviceStatus;

			if (state->sensorId == RS485_SENSOR_1) {
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	7a1b      	ldrb	r3, [r3, #8]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d102      	bne.n	8013b50 <ProcessResponse+0x320>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 8013b4a:	4b54      	ldr	r3, [pc, #336]	@ (8013c9c <ProcessResponse+0x46c>)
 8013b4c:	623b      	str	r3, [r7, #32]
 8013b4e:	e001      	b.n	8013b54 <ProcessResponse+0x324>
			} else {
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 8013b50:	4b53      	ldr	r3, [pc, #332]	@ (8013ca0 <ProcessResponse+0x470>)
 8013b52:	623b      	str	r3, [r7, #32]
			}

			deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 8013b54:	8abb      	ldrh	r3, [r7, #20]
 8013b56:	1c5a      	adds	r2, r3, #1
 8013b58:	82ba      	strh	r2, [r7, #20]
 8013b5a:	461a      	mov	r2, r3
 8013b5c:	69bb      	ldr	r3, [r7, #24]
 8013b5e:	5c9b      	ldrb	r3, [r3, r2]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	bf14      	ite	ne
 8013b64:	2301      	movne	r3, #1
 8013b66:	2300      	moveq	r3, #0
 8013b68:	b2da      	uxtb	r2, r3
 8013b6a:	6a3b      	ldr	r3, [r7, #32]
 8013b6c:	701a      	strb	r2, [r3, #0]
			deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 8013b6e:	8abb      	ldrh	r3, [r7, #20]
 8013b70:	1c5a      	adds	r2, r3, #1
 8013b72:	82ba      	strh	r2, [r7, #20]
 8013b74:	461a      	mov	r2, r3
 8013b76:	69bb      	ldr	r3, [r7, #24]
 8013b78:	5c9b      	ldrb	r3, [r3, r2]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	bf14      	ite	ne
 8013b7e:	2301      	movne	r3, #1
 8013b80:	2300      	moveq	r3, #0
 8013b82:	b2da      	uxtb	r2, r3
 8013b84:	6a3b      	ldr	r3, [r7, #32]
 8013b86:	705a      	strb	r2, [r3, #1]
			deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 8013b88:	8abb      	ldrh	r3, [r7, #20]
 8013b8a:	1c5a      	adds	r2, r3, #1
 8013b8c:	82ba      	strh	r2, [r7, #20]
 8013b8e:	461a      	mov	r2, r3
 8013b90:	69bb      	ldr	r3, [r7, #24]
 8013b92:	5c9b      	ldrb	r3, [r3, r2]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	bf14      	ite	ne
 8013b98:	2301      	movne	r3, #1
 8013b9a:	2300      	moveq	r3, #0
 8013b9c:	b2da      	uxtb	r2, r3
 8013b9e:	6a3b      	ldr	r3, [r7, #32]
 8013ba0:	709a      	strb	r2, [r3, #2]

			// 解析错误信息
			uint8_t errLen = uartState->RxBuffer[rxIndex++];
 8013ba2:	8abb      	ldrh	r3, [r7, #20]
 8013ba4:	1c5a      	adds	r2, r3, #1
 8013ba6:	82ba      	strh	r2, [r7, #20]
 8013ba8:	461a      	mov	r2, r3
 8013baa:	69bb      	ldr	r3, [r7, #24]
 8013bac:	5c9b      	ldrb	r3, [r3, r2]
 8013bae:	74bb      	strb	r3, [r7, #18]
			if (errLen > 0) {
 8013bb0:	7cbb      	ldrb	r3, [r7, #18]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d00e      	beq.n	8013bd4 <ProcessResponse+0x3a4>
				memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 8013bb6:	6a3b      	ldr	r3, [r7, #32]
 8013bb8:	1cd8      	adds	r0, r3, #3
 8013bba:	8abb      	ldrh	r3, [r7, #20]
 8013bbc:	69ba      	ldr	r2, [r7, #24]
 8013bbe:	4413      	add	r3, r2
 8013bc0:	7cba      	ldrb	r2, [r7, #18]
 8013bc2:	4619      	mov	r1, r3
 8013bc4:	f004 fce9 	bl	801859a <memcpy>
				deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 8013bc8:	7cbb      	ldrb	r3, [r7, #18]
 8013bca:	6a3a      	ldr	r2, [r7, #32]
 8013bcc:	4413      	add	r3, r2
 8013bce:	2200      	movs	r2, #0
 8013bd0:	70da      	strb	r2, [r3, #3]
 8013bd2:	e002      	b.n	8013bda <ProcessResponse+0x3aa>
			} else {
				deviceStatus->error_message[0] = '\0'; // 无错误信息
 8013bd4:	6a3b      	ldr	r3, [r7, #32]
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	70da      	strb	r2, [r3, #3]
			}

			// 更新初始化状态
			state->initialized = deviceStatus->imu_1_init &&
 8013bda:	6a3b      	ldr	r3, [r7, #32]
 8013bdc:	781b      	ldrb	r3, [r3, #0]
								deviceStatus->imu_2_init &&
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d009      	beq.n	8013bf6 <ProcessResponse+0x3c6>
 8013be2:	6a3b      	ldr	r3, [r7, #32]
 8013be4:	785b      	ldrb	r3, [r3, #1]
			state->initialized = deviceStatus->imu_1_init &&
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d005      	beq.n	8013bf6 <ProcessResponse+0x3c6>
								deviceStatus->mt6835_cs1_init;
 8013bea:	6a3b      	ldr	r3, [r7, #32]
 8013bec:	789b      	ldrb	r3, [r3, #2]
								deviceStatus->imu_2_init &&
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d001      	beq.n	8013bf6 <ProcessResponse+0x3c6>
 8013bf2:	2301      	movs	r3, #1
 8013bf4:	e000      	b.n	8013bf8 <ProcessResponse+0x3c8>
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	f003 0301 	and.w	r3, r3, #1
 8013bfc:	b2da      	uxtb	r2, r3
			state->initialized = deviceStatus->imu_1_init &&
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	725a      	strb	r2, [r3, #9]

        	break;
 8013c02:	e068      	b.n	8013cd6 <ProcessResponse+0x4a6>

        case CMD_GET_ALL_AUTO_STOP: {
        	 // 解析设备状态
			RS485_Sensor_DeviceStatus *deviceStatus;

			if (state->sensorId == RS485_SENSOR_1) {
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	7a1b      	ldrb	r3, [r3, #8]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d102      	bne.n	8013c12 <ProcessResponse+0x3e2>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 8013c0c:	4b23      	ldr	r3, [pc, #140]	@ (8013c9c <ProcessResponse+0x46c>)
 8013c0e:	61fb      	str	r3, [r7, #28]
 8013c10:	e001      	b.n	8013c16 <ProcessResponse+0x3e6>
			} else {
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 8013c12:	4b23      	ldr	r3, [pc, #140]	@ (8013ca0 <ProcessResponse+0x470>)
 8013c14:	61fb      	str	r3, [r7, #28]
			}

			deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 8013c16:	8abb      	ldrh	r3, [r7, #20]
 8013c18:	1c5a      	adds	r2, r3, #1
 8013c1a:	82ba      	strh	r2, [r7, #20]
 8013c1c:	461a      	mov	r2, r3
 8013c1e:	69bb      	ldr	r3, [r7, #24]
 8013c20:	5c9b      	ldrb	r3, [r3, r2]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	bf14      	ite	ne
 8013c26:	2301      	movne	r3, #1
 8013c28:	2300      	moveq	r3, #0
 8013c2a:	b2da      	uxtb	r2, r3
 8013c2c:	69fb      	ldr	r3, [r7, #28]
 8013c2e:	701a      	strb	r2, [r3, #0]
			deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 8013c30:	8abb      	ldrh	r3, [r7, #20]
 8013c32:	1c5a      	adds	r2, r3, #1
 8013c34:	82ba      	strh	r2, [r7, #20]
 8013c36:	461a      	mov	r2, r3
 8013c38:	69bb      	ldr	r3, [r7, #24]
 8013c3a:	5c9b      	ldrb	r3, [r3, r2]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	bf14      	ite	ne
 8013c40:	2301      	movne	r3, #1
 8013c42:	2300      	moveq	r3, #0
 8013c44:	b2da      	uxtb	r2, r3
 8013c46:	69fb      	ldr	r3, [r7, #28]
 8013c48:	705a      	strb	r2, [r3, #1]
			deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 8013c4a:	8abb      	ldrh	r3, [r7, #20]
 8013c4c:	1c5a      	adds	r2, r3, #1
 8013c4e:	82ba      	strh	r2, [r7, #20]
 8013c50:	461a      	mov	r2, r3
 8013c52:	69bb      	ldr	r3, [r7, #24]
 8013c54:	5c9b      	ldrb	r3, [r3, r2]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	bf14      	ite	ne
 8013c5a:	2301      	movne	r3, #1
 8013c5c:	2300      	moveq	r3, #0
 8013c5e:	b2da      	uxtb	r2, r3
 8013c60:	69fb      	ldr	r3, [r7, #28]
 8013c62:	709a      	strb	r2, [r3, #2]

			// 解析错误信息
			uint8_t errLen = uartState->RxBuffer[rxIndex++];
 8013c64:	8abb      	ldrh	r3, [r7, #20]
 8013c66:	1c5a      	adds	r2, r3, #1
 8013c68:	82ba      	strh	r2, [r7, #20]
 8013c6a:	461a      	mov	r2, r3
 8013c6c:	69bb      	ldr	r3, [r7, #24]
 8013c6e:	5c9b      	ldrb	r3, [r3, r2]
 8013c70:	74fb      	strb	r3, [r7, #19]
			if (errLen > 0) {
 8013c72:	7cfb      	ldrb	r3, [r7, #19]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d015      	beq.n	8013ca4 <ProcessResponse+0x474>
				memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 8013c78:	69fb      	ldr	r3, [r7, #28]
 8013c7a:	1cd8      	adds	r0, r3, #3
 8013c7c:	8abb      	ldrh	r3, [r7, #20]
 8013c7e:	69ba      	ldr	r2, [r7, #24]
 8013c80:	4413      	add	r3, r2
 8013c82:	7cfa      	ldrb	r2, [r7, #19]
 8013c84:	4619      	mov	r1, r3
 8013c86:	f004 fc88 	bl	801859a <memcpy>
				deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 8013c8a:	7cfb      	ldrb	r3, [r7, #19]
 8013c8c:	69fa      	ldr	r2, [r7, #28]
 8013c8e:	4413      	add	r3, r2
 8013c90:	2200      	movs	r2, #0
 8013c92:	70da      	strb	r2, [r3, #3]
 8013c94:	e009      	b.n	8013caa <ProcessResponse+0x47a>
 8013c96:	bf00      	nop
 8013c98:	24001e94 	.word	0x24001e94
 8013c9c:	24001ae8 	.word	0x24001ae8
 8013ca0:	24001beb 	.word	0x24001beb
			} else {
				deviceStatus->error_message[0] = '\0'; // 无错误信息
 8013ca4:	69fb      	ldr	r3, [r7, #28]
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	70da      	strb	r2, [r3, #3]
			}

			// 更新初始化状态
			state->initialized = deviceStatus->imu_1_init &&
 8013caa:	69fb      	ldr	r3, [r7, #28]
 8013cac:	781b      	ldrb	r3, [r3, #0]
								deviceStatus->imu_2_init &&
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d009      	beq.n	8013cc6 <ProcessResponse+0x496>
 8013cb2:	69fb      	ldr	r3, [r7, #28]
 8013cb4:	785b      	ldrb	r3, [r3, #1]
			state->initialized = deviceStatus->imu_1_init &&
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d005      	beq.n	8013cc6 <ProcessResponse+0x496>
								deviceStatus->mt6835_cs1_init;
 8013cba:	69fb      	ldr	r3, [r7, #28]
 8013cbc:	789b      	ldrb	r3, [r3, #2]
								deviceStatus->imu_2_init &&
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d001      	beq.n	8013cc6 <ProcessResponse+0x496>
 8013cc2:	2301      	movs	r3, #1
 8013cc4:	e000      	b.n	8013cc8 <ProcessResponse+0x498>
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	f003 0301 	and.w	r3, r3, #1
 8013ccc:	b2da      	uxtb	r2, r3
			state->initialized = deviceStatus->imu_1_init &&
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	725a      	strb	r2, [r3, #9]


        	break;
 8013cd2:	e000      	b.n	8013cd6 <ProcessResponse+0x4a6>
        }

        default:
            break;
 8013cd4:	bf00      	nop
    }

    // 重置接收状态，准备接收下一帧
    ResetUartState(uartState);
 8013cd6:	69b8      	ldr	r0, [r7, #24]
 8013cd8:	f7ef f8bc 	bl	8002e54 <ResetUartState>
 8013cdc:	e000      	b.n	8013ce0 <ProcessResponse+0x4b0>
        return;
 8013cde:	bf00      	nop
}
 8013ce0:	3730      	adds	r7, #48	@ 0x30
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	bd80      	pop	{r7, pc}
 8013ce6:	bf00      	nop

08013ce8 <RS485_QueryStatus>:
/**
 * @brief 查询设备状态
 * @param state RS485状态结构体
 * @return 查询是否成功
 */
bool RS485_QueryStatus(RS485_State *state) {
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b082      	sub	sp, #8
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	6078      	str	r0, [r7, #4]
    RS485_SendCommand(state, CMD_QUERY_STATUS);
 8013cf0:	2101      	movs	r1, #1
 8013cf2:	6878      	ldr	r0, [r7, #4]
 8013cf4:	f7ff fc5e 	bl	80135b4 <RS485_SendCommand>

    if (RS485_WaitForResponse(state, 10)) {
 8013cf8:	210a      	movs	r1, #10
 8013cfa:	6878      	ldr	r0, [r7, #4]
 8013cfc:	f7ff fd1a 	bl	8013734 <RS485_WaitForResponse>
 8013d00:	4603      	mov	r3, r0
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d004      	beq.n	8013d10 <RS485_QueryStatus+0x28>
        ProcessResponse(state);
 8013d06:	6878      	ldr	r0, [r7, #4]
 8013d08:	f7ff fd92 	bl	8013830 <ProcessResponse>
        return true;
 8013d0c:	2301      	movs	r3, #1
 8013d0e:	e000      	b.n	8013d12 <RS485_QueryStatus+0x2a>
    }

    return false;
 8013d10:	2300      	movs	r3, #0
}
 8013d12:	4618      	mov	r0, r3
 8013d14:	3708      	adds	r7, #8
 8013d16:	46bd      	mov	sp, r7
 8013d18:	bd80      	pop	{r7, pc}
	...

08013d1c <RS485_GetAllData>:
/**
 * @brief 获取所有传感器数据
 * @param state RS485状态结构体
 * @return 获取是否成功
 */
bool RS485_GetAllData(RS485_State *state) {
 8013d1c:	b580      	push	{r7, lr}
 8013d1e:	b082      	sub	sp, #8
 8013d20:	af00      	add	r7, sp, #0
 8013d22:	6078      	str	r0, [r7, #4]
    RS485_SendCommand(state, CMD_GET_ALL_DATA);
 8013d24:	210b      	movs	r1, #11
 8013d26:	6878      	ldr	r0, [r7, #4]
 8013d28:	f7ff fc44 	bl	80135b4 <RS485_SendCommand>

    if (RS485_WaitForResponse(state, 4)) { // 缩短超时时间，保证100Hz的采集速率
 8013d2c:	2104      	movs	r1, #4
 8013d2e:	6878      	ldr	r0, [r7, #4]
 8013d30:	f7ff fd00 	bl	8013734 <RS485_WaitForResponse>
 8013d34:	4603      	mov	r3, r0
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d004      	beq.n	8013d44 <RS485_GetAllData+0x28>
        //printf("ProcessResponse\r\n");
    	ProcessResponse(state);
 8013d3a:	6878      	ldr	r0, [r7, #4]
 8013d3c:	f7ff fd78 	bl	8013830 <ProcessResponse>
        return true;
 8013d40:	2301      	movs	r3, #1
 8013d42:	e006      	b.n	8013d52 <RS485_GetAllData+0x36>
    }
    printf("WaitForResponse Failed %d\r\n", state->sensorId);
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	7a1b      	ldrb	r3, [r3, #8]
 8013d48:	4619      	mov	r1, r3
 8013d4a:	4804      	ldr	r0, [pc, #16]	@ (8013d5c <RS485_GetAllData+0x40>)
 8013d4c:	f004 f966 	bl	801801c <iprintf>

    return false;
 8013d50:	2300      	movs	r3, #0
}
 8013d52:	4618      	mov	r0, r3
 8013d54:	3708      	adds	r7, #8
 8013d56:	46bd      	mov	sp, r7
 8013d58:	bd80      	pop	{r7, pc}
 8013d5a:	bf00      	nop
 8013d5c:	0801b310 	.word	0x0801b310

08013d60 <RS485_InitializeSensors>:

/**
 * @brief 初始化RS485传感器
 * @return 初始化是否成功
 */
bool RS485_InitializeSensors(void) {
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b082      	sub	sp, #8
 8013d64:	af00      	add	r7, sp, #0
    bool success = true;
 8013d66:	2301      	movs	r3, #1
 8013d68:	71fb      	strb	r3, [r7, #7]

    // 初始化RS485主机
    RS485_Master_Init();
 8013d6a:	f7ff fb57 	bl	801341c <RS485_Master_Init>

    // 查询RS485传感器1状态
    if (!RS485_QueryStatus(&rs485_sensor_1)) {
 8013d6e:	4818      	ldr	r0, [pc, #96]	@ (8013dd0 <RS485_InitializeSensors+0x70>)
 8013d70:	f7ff ffba 	bl	8013ce8 <RS485_QueryStatus>
 8013d74:	4603      	mov	r3, r0
 8013d76:	f083 0301 	eor.w	r3, r3, #1
 8013d7a:	b2db      	uxtb	r3, r3
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d001      	beq.n	8013d84 <RS485_InitializeSensors+0x24>
        //sprintf(g_device_status.error_message, "RS485 sensor 1 not responding");
        success = false;
 8013d80:	2300      	movs	r3, #0
 8013d82:	71fb      	strb	r3, [r7, #7]
    }

    // 查询RS485传感器2状态
    if (!RS485_QueryStatus(&rs485_sensor_2)) {
 8013d84:	4813      	ldr	r0, [pc, #76]	@ (8013dd4 <RS485_InitializeSensors+0x74>)
 8013d86:	f7ff ffaf 	bl	8013ce8 <RS485_QueryStatus>
 8013d8a:	4603      	mov	r3, r0
 8013d8c:	f083 0301 	eor.w	r3, r3, #1
 8013d90:	b2db      	uxtb	r3, r3
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d001      	beq.n	8013d9a <RS485_InitializeSensors+0x3a>
        //sprintf(g_device_status.error_message, "RS485 sensor 2 not responding");
        success = false;
 8013d96:	2300      	movs	r3, #0
 8013d98:	71fb      	strb	r3, [r7, #7]
    }

    // 检查是否所有设备都已初始化
    if (success && rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 8013d9a:	79fb      	ldrb	r3, [r7, #7]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d012      	beq.n	8013dc6 <RS485_InitializeSensors+0x66>
 8013da0:	4b0b      	ldr	r3, [pc, #44]	@ (8013dd0 <RS485_InitializeSensors+0x70>)
 8013da2:	7a5b      	ldrb	r3, [r3, #9]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d00e      	beq.n	8013dc6 <RS485_InitializeSensors+0x66>
 8013da8:	4b0a      	ldr	r3, [pc, #40]	@ (8013dd4 <RS485_InitializeSensors+0x74>)
 8013daa:	7a5b      	ldrb	r3, [r3, #9]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d00a      	beq.n	8013dc6 <RS485_InitializeSensors+0x66>
    	printf("Start rs485DataTimerId\r\n");
 8013db0:	4809      	ldr	r0, [pc, #36]	@ (8013dd8 <RS485_InitializeSensors+0x78>)
 8013db2:	f004 f99b 	bl	80180ec <puts>
        // 启动100Hz数据采集定时器
         osTimerStart(rs485DataTimerId, 25); // 10ms = 100Hz
 8013db6:	4b09      	ldr	r3, [pc, #36]	@ (8013ddc <RS485_InitializeSensors+0x7c>)
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	2119      	movs	r1, #25
 8013dbc:	4618      	mov	r0, r3
 8013dbe:	f000 fda7 	bl	8014910 <osTimerStart>

    	//RS485_AUTO_SendDataStart(&rs485_sensor_1);
    	//RS485_AUTO_SendDataStart(&rs485_sensor_2);

        return true;
 8013dc2:	2301      	movs	r3, #1
 8013dc4:	e000      	b.n	8013dc8 <RS485_InitializeSensors+0x68>
    }

    return false;
 8013dc6:	2300      	movs	r3, #0
}
 8013dc8:	4618      	mov	r0, r3
 8013dca:	3708      	adds	r7, #8
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}
 8013dd0:	24002050 	.word	0x24002050
 8013dd4:	2400205c 	.word	0x2400205c
 8013dd8:	0801b32c 	.word	0x0801b32c
 8013ddc:	24002068 	.word	0x24002068

08013de0 <RS485_DataAcquisitionCallback>:
//int counttt = 100;
/**
 * @brief 100Hz数据采集回调函数
 * @param argument 回调参数
 */
void RS485_DataAcquisitionCallback(void *argument) {
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b082      	sub	sp, #8
 8013de4:	af00      	add	r7, sp, #0
 8013de6:	6078      	str	r0, [r7, #4]
    // 读取RS485传感器1数据
    RS485_GetAllData(&rs485_sensor_1);
 8013de8:	4804      	ldr	r0, [pc, #16]	@ (8013dfc <RS485_DataAcquisitionCallback+0x1c>)
 8013dea:	f7ff ff97 	bl	8013d1c <RS485_GetAllData>

    // 读取RS485传感器2数据
    RS485_GetAllData(&rs485_sensor_2);
 8013dee:	4804      	ldr	r0, [pc, #16]	@ (8013e00 <RS485_DataAcquisitionCallback+0x20>)
 8013df0:	f7ff ff94 	bl	8013d1c <RS485_GetAllData>
//	    printf("RS485_DataAcquisitionCallback\r\n");
//
//	    counttt = 100;
//	}

}
 8013df4:	bf00      	nop
 8013df6:	3708      	adds	r7, #8
 8013df8:	46bd      	mov	sp, r7
 8013dfa:	bd80      	pop	{r7, pc}
 8013dfc:	24002050 	.word	0x24002050
 8013e00:	2400205c 	.word	0x2400205c

08013e04 <can_bsp_init>:
* @retval:     	void
* @details:    	CAN ʹ
************************************************************************
**/
void can_bsp_init(void)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	af00      	add	r7, sp, #0
	can_filter_init();
 8013e08:	f000 f80c 	bl	8013e24 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //FDCAN
 8013e0c:	4804      	ldr	r0, [pc, #16]	@ (8013e20 <can_bsp_init+0x1c>)
 8013e0e:	f7f4 f8db 	bl	8007fc8 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8013e12:	2200      	movs	r2, #0
 8013e14:	2101      	movs	r1, #1
 8013e16:	4802      	ldr	r0, [pc, #8]	@ (8013e20 <can_bsp_init+0x1c>)
 8013e18:	f7f4 fa8c 	bl	8008334 <HAL_FDCAN_ActivateNotification>
}
 8013e1c:	bf00      	nop
 8013e1e:	bd80      	pop	{r7, pc}
 8013e20:	24000310 	.word	0x24000310

08013e24 <can_filter_init>:
* @retval:     	void
* @details:    	CAN˲ʼ
************************************************************************
**/
void can_filter_init(void)
{
 8013e24:	b580      	push	{r7, lr}
 8013e26:	b088      	sub	sp, #32
 8013e28:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //׼ID
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //˲
 8013e2e:	2300      	movs	r3, #0
 8013e30:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_RANGE;                  //˲
 8013e32:	2300      	movs	r3, #0
 8013e34:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //0FIFO0
 8013e36:	2301      	movs	r3, #1
 8013e38:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x0580;                               //32λID
 8013e3a:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 8013e3e:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x0583;                               //FDCANΪͳģʽĻ32λ
 8013e40:	f240 5383 	movw	r3, #1411	@ 0x583
 8013e44:	617b      	str	r3, [r7, #20]
	if(HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter)!=HAL_OK) 		 //˲ʼ
 8013e46:	463b      	mov	r3, r7
 8013e48:	4619      	mov	r1, r3
 8013e4a:	4806      	ldr	r0, [pc, #24]	@ (8013e64 <can_filter_init+0x40>)
 8013e4c:	f7f4 f846 	bl	8007edc <HAL_FDCAN_ConfigFilter>
 8013e50:	4603      	mov	r3, r0
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d001      	beq.n	8013e5a <can_filter_init+0x36>
	{
		Error_Handler();
 8013e56:	f7ed fbc5 	bl	80015e4 <Error_Handler>
	}
	//HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_RX_FIFO0, 1);
}
 8013e5a:	bf00      	nop
 8013e5c:	3720      	adds	r7, #32
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	bd80      	pop	{r7, pc}
 8013e62:	bf00      	nop
 8013e64:	24000310 	.word	0x24000310

08013e68 <fdcanx_receive>:
* @retval:     	յݳ
* @details:    	
************************************************************************
**/
uint8_t fdcanx_receive(FDCAN_HandleTypeDef *hfdcan, uint16_t *rec_id, uint8_t *buf)
{    
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	b090      	sub	sp, #64	@ 0x40
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	60f8      	str	r0, [r7, #12]
 8013e70:	60b9      	str	r1, [r7, #8]
 8013e72:	607a      	str	r2, [r7, #4]
    FDCAN_RxHeaderTypeDef pRxHeader;
    uint8_t len = 0;
 8013e74:	2300      	movs	r3, #0
 8013e76:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    
    // FIFO0ǷϢ
    if(HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0)
 8013e7a:	2140      	movs	r1, #64	@ 0x40
 8013e7c:	68f8      	ldr	r0, [r7, #12]
 8013e7e:	f7f4 fa3b 	bl	80082f8 <HAL_FDCAN_GetRxFifoFillLevel>
 8013e82:	4603      	mov	r3, r0
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d047      	beq.n	8013f18 <fdcanx_receive+0xb0>
    {
        if(HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &pRxHeader, buf) == HAL_OK)
 8013e88:	f107 0214 	add.w	r2, r7, #20
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	2140      	movs	r1, #64	@ 0x40
 8013e90:	68f8      	ldr	r0, [r7, #12]
 8013e92:	f7f4 f8c5 	bl	8008020 <HAL_FDCAN_GetRxMessage>
 8013e96:	4603      	mov	r3, r0
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d13d      	bne.n	8013f18 <fdcanx_receive+0xb0>
        {
            *rec_id = pRxHeader.Identifier;
 8013e9c:	697b      	ldr	r3, [r7, #20]
 8013e9e:	b29a      	uxth	r2, r3
 8013ea0:	68bb      	ldr	r3, [r7, #8]
 8013ea2:	801a      	strh	r2, [r3, #0]
            
            // ݳȴתΪʵֽ
            if(pRxHeader.DataLength <= FDCAN_DLC_BYTES_8)
 8013ea4:	6a3b      	ldr	r3, [r7, #32]
 8013ea6:	2b08      	cmp	r3, #8
 8013ea8:	d803      	bhi.n	8013eb2 <fdcanx_receive+0x4a>
                len = pRxHeader.DataLength;
 8013eaa:	6a3b      	ldr	r3, [r7, #32]
 8013eac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013eb0:	e02f      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_12)
 8013eb2:	6a3b      	ldr	r3, [r7, #32]
 8013eb4:	2b09      	cmp	r3, #9
 8013eb6:	d103      	bne.n	8013ec0 <fdcanx_receive+0x58>
                len = 12;
 8013eb8:	230c      	movs	r3, #12
 8013eba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013ebe:	e028      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_16)
 8013ec0:	6a3b      	ldr	r3, [r7, #32]
 8013ec2:	2b0a      	cmp	r3, #10
 8013ec4:	d103      	bne.n	8013ece <fdcanx_receive+0x66>
                len = 16;
 8013ec6:	2310      	movs	r3, #16
 8013ec8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013ecc:	e021      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_20)
 8013ece:	6a3b      	ldr	r3, [r7, #32]
 8013ed0:	2b0b      	cmp	r3, #11
 8013ed2:	d103      	bne.n	8013edc <fdcanx_receive+0x74>
                len = 20;
 8013ed4:	2314      	movs	r3, #20
 8013ed6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013eda:	e01a      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_24)
 8013edc:	6a3b      	ldr	r3, [r7, #32]
 8013ede:	2b0c      	cmp	r3, #12
 8013ee0:	d103      	bne.n	8013eea <fdcanx_receive+0x82>
                len = 24;
 8013ee2:	2318      	movs	r3, #24
 8013ee4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013ee8:	e013      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_32)
 8013eea:	6a3b      	ldr	r3, [r7, #32]
 8013eec:	2b0d      	cmp	r3, #13
 8013eee:	d103      	bne.n	8013ef8 <fdcanx_receive+0x90>
                len = 32;
 8013ef0:	2320      	movs	r3, #32
 8013ef2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013ef6:	e00c      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_48)
 8013ef8:	6a3b      	ldr	r3, [r7, #32]
 8013efa:	2b0e      	cmp	r3, #14
 8013efc:	d103      	bne.n	8013f06 <fdcanx_receive+0x9e>
                len = 48;
 8013efe:	2330      	movs	r3, #48	@ 0x30
 8013f00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8013f04:	e005      	b.n	8013f12 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_64)
 8013f06:	6a3b      	ldr	r3, [r7, #32]
 8013f08:	2b0f      	cmp	r3, #15
 8013f0a:	d102      	bne.n	8013f12 <fdcanx_receive+0xaa>
                len = 64;
 8013f0c:	2340      	movs	r3, #64	@ 0x40
 8013f0e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            
            return len; // ؽյݳ
 8013f12:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8013f16:	e000      	b.n	8013f1a <fdcanx_receive+0xb2>
        }
    }
    return 0; // ûнյ
 8013f18:	2300      	movs	r3, #0
}
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	3740      	adds	r7, #64	@ 0x40
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bd80      	pop	{r7, pc}
	...

08013f24 <HAL_FDCAN_RxFifo0Callback>:
* @retval:     	void
* @details:    	HALFDCANжϻص
************************************************************************
**/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b082      	sub	sp, #8
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
 8013f2c:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8013f2e:	683b      	ldr	r3, [r7, #0]
 8013f30:	f003 0301 	and.w	r3, r3, #1
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d005      	beq.n	8013f44 <HAL_FDCAN_RxFifo0Callback+0x20>
  {
		if(hfdcan == &hfdcan1)
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	4a04      	ldr	r2, [pc, #16]	@ (8013f4c <HAL_FDCAN_RxFifo0Callback+0x28>)
 8013f3c:	4293      	cmp	r3, r2
 8013f3e:	d101      	bne.n	8013f44 <HAL_FDCAN_RxFifo0Callback+0x20>
		{
			fdcan1_rx_callback();
 8013f40:	f000 f806 	bl	8013f50 <fdcan1_rx_callback>
		}
	}
}
 8013f44:	bf00      	nop
 8013f46:	3708      	adds	r7, #8
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	bd80      	pop	{r7, pc}
 8013f4c:	24000310 	.word	0x24000310

08013f50 <fdcan1_rx_callback>:

uint8_t rx_data1[8] = {0};
uint16_t rec_id1;

void fdcan1_rx_callback(void)
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	af00      	add	r7, sp, #0
	uint8_t res;
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 8013f54:	4a03      	ldr	r2, [pc, #12]	@ (8013f64 <fdcan1_rx_callback+0x14>)
 8013f56:	4904      	ldr	r1, [pc, #16]	@ (8013f68 <fdcan1_rx_callback+0x18>)
 8013f58:	4804      	ldr	r0, [pc, #16]	@ (8013f6c <fdcan1_rx_callback+0x1c>)
 8013f5a:	f7ff ff85 	bl	8013e68 <fdcanx_receive>
//	}
//	else{
//		print_rx_data_with_message("ճɹ", rx_data1, res);
//	}
	//print_rx_data_with_message("", rx_data1, res);
}
 8013f5e:	bf00      	nop
 8013f60:	bd80      	pop	{r7, pc}
 8013f62:	bf00      	nop
 8013f64:	2400206c 	.word	0x2400206c
 8013f68:	24002074 	.word	0x24002074
 8013f6c:	24000310 	.word	0x24000310

08013f70 <Start_FAN>:
 */
#include "FAN.h"


void Start_FAN()
{
 8013f70:	b580      	push	{r7, lr}
 8013f72:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_1);
 8013f74:	2100      	movs	r1, #0
 8013f76:	4804      	ldr	r0, [pc, #16]	@ (8013f88 <Start_FAN+0x18>)
 8013f78:	f7f9 fe4c 	bl	800dc14 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim15,TIM_CHANNEL_1);
 8013f7c:	2100      	movs	r1, #0
 8013f7e:	4802      	ldr	r0, [pc, #8]	@ (8013f88 <Start_FAN+0x18>)
 8013f80:	f7fa ffde 	bl	800ef40 <HAL_TIMEx_PWMN_Start>
}
 8013f84:	bf00      	nop
 8013f86:	bd80      	pop	{r7, pc}
 8013f88:	2400071c 	.word	0x2400071c

08013f8c <Delay_850nS>:
@Input      :无
@Retrun     :无
@Others     :T1H T0L 时间在  580ns~1.6us,取850ns   实测855us
----------------------------------------------------------------------------*/
void Delay_850nS(void)
{
 8013f8c:	b480      	push	{r7}
 8013f8e:	af00      	add	r7, sp, #0
	//进入函数所用的时间约为310ns
	DELAY_100nS;
 8013f90:	bf00      	nop
 8013f92:	bf00      	nop
 8013f94:	bf00      	nop
 8013f96:	bf00      	nop
 8013f98:	bf00      	nop
 8013f9a:	bf00      	nop
 8013f9c:	bf00      	nop
 8013f9e:	bf00      	nop
 8013fa0:	bf00      	nop
 8013fa2:	bf00      	nop
 8013fa4:	bf00      	nop
 8013fa6:	bf00      	nop
 8013fa8:	bf00      	nop
 8013faa:	bf00      	nop
 8013fac:	bf00      	nop
 8013fae:	bf00      	nop
 8013fb0:	bf00      	nop
 8013fb2:	bf00      	nop
 8013fb4:	bf00      	nop
 8013fb6:	bf00      	nop
 8013fb8:	bf00      	nop
 8013fba:	bf00      	nop
 8013fbc:	bf00      	nop
 8013fbe:	bf00      	nop
 8013fc0:	bf00      	nop
 8013fc2:	bf00      	nop
 8013fc4:	bf00      	nop
 8013fc6:	bf00      	nop
 8013fc8:	bf00      	nop
 8013fca:	bf00      	nop
 8013fcc:	bf00      	nop
 8013fce:	bf00      	nop
 8013fd0:	bf00      	nop
 8013fd2:	bf00      	nop
 8013fd4:	bf00      	nop
 8013fd6:	bf00      	nop
 8013fd8:	bf00      	nop
 8013fda:	bf00      	nop
 8013fdc:	bf00      	nop
 8013fde:	bf00      	nop
 8013fe0:	bf00      	nop
 8013fe2:	bf00      	nop
 8013fe4:	bf00      	nop
 8013fe6:	bf00      	nop
 8013fe8:	bf00      	nop
 8013fea:	bf00      	nop
 8013fec:	bf00      	nop
 8013fee:	bf00      	nop
 8013ff0:	bf00      	nop
 8013ff2:	bf00      	nop
	DELAY_100nS;
 8013ff4:	bf00      	nop
 8013ff6:	bf00      	nop
 8013ff8:	bf00      	nop
 8013ffa:	bf00      	nop
 8013ffc:	bf00      	nop
 8013ffe:	bf00      	nop
 8014000:	bf00      	nop
 8014002:	bf00      	nop
 8014004:	bf00      	nop
 8014006:	bf00      	nop
 8014008:	bf00      	nop
 801400a:	bf00      	nop
 801400c:	bf00      	nop
 801400e:	bf00      	nop
 8014010:	bf00      	nop
 8014012:	bf00      	nop
 8014014:	bf00      	nop
 8014016:	bf00      	nop
 8014018:	bf00      	nop
 801401a:	bf00      	nop
 801401c:	bf00      	nop
 801401e:	bf00      	nop
 8014020:	bf00      	nop
 8014022:	bf00      	nop
 8014024:	bf00      	nop
 8014026:	bf00      	nop
 8014028:	bf00      	nop
 801402a:	bf00      	nop
 801402c:	bf00      	nop
 801402e:	bf00      	nop
 8014030:	bf00      	nop
 8014032:	bf00      	nop
 8014034:	bf00      	nop
 8014036:	bf00      	nop
 8014038:	bf00      	nop
 801403a:	bf00      	nop
 801403c:	bf00      	nop
 801403e:	bf00      	nop
 8014040:	bf00      	nop
 8014042:	bf00      	nop
 8014044:	bf00      	nop
 8014046:	bf00      	nop
 8014048:	bf00      	nop
 801404a:	bf00      	nop
 801404c:	bf00      	nop
 801404e:	bf00      	nop
 8014050:	bf00      	nop
 8014052:	bf00      	nop
 8014054:	bf00      	nop
 8014056:	bf00      	nop
	DELAY_320nS;
 8014058:	bf00      	nop
 801405a:	bf00      	nop
 801405c:	bf00      	nop
 801405e:	bf00      	nop
 8014060:	bf00      	nop
 8014062:	bf00      	nop
 8014064:	bf00      	nop
 8014066:	bf00      	nop
 8014068:	bf00      	nop
 801406a:	bf00      	nop
 801406c:	bf00      	nop
 801406e:	bf00      	nop
 8014070:	bf00      	nop
 8014072:	bf00      	nop
 8014074:	bf00      	nop
 8014076:	bf00      	nop
 8014078:	bf00      	nop
 801407a:	bf00      	nop
 801407c:	bf00      	nop
 801407e:	bf00      	nop
 8014080:	bf00      	nop
 8014082:	bf00      	nop
 8014084:	bf00      	nop
 8014086:	bf00      	nop
 8014088:	bf00      	nop
 801408a:	bf00      	nop
 801408c:	bf00      	nop
 801408e:	bf00      	nop
 8014090:	bf00      	nop
 8014092:	bf00      	nop
 8014094:	bf00      	nop
 8014096:	bf00      	nop
 8014098:	bf00      	nop
 801409a:	bf00      	nop
 801409c:	bf00      	nop
 801409e:	bf00      	nop
 80140a0:	bf00      	nop
 80140a2:	bf00      	nop
 80140a4:	bf00      	nop
 80140a6:	bf00      	nop
 80140a8:	bf00      	nop
 80140aa:	bf00      	nop
 80140ac:	bf00      	nop
 80140ae:	bf00      	nop
 80140b0:	bf00      	nop
 80140b2:	bf00      	nop
 80140b4:	bf00      	nop
 80140b6:	bf00      	nop
 80140b8:	bf00      	nop
 80140ba:	bf00      	nop
 80140bc:	bf00      	nop
 80140be:	bf00      	nop
 80140c0:	bf00      	nop
 80140c2:	bf00      	nop
 80140c4:	bf00      	nop
 80140c6:	bf00      	nop
 80140c8:	bf00      	nop
 80140ca:	bf00      	nop
 80140cc:	bf00      	nop
 80140ce:	bf00      	nop
 80140d0:	bf00      	nop
 80140d2:	bf00      	nop
 80140d4:	bf00      	nop
 80140d6:	bf00      	nop
 80140d8:	bf00      	nop
 80140da:	bf00      	nop
 80140dc:	bf00      	nop
 80140de:	bf00      	nop
 80140e0:	bf00      	nop
 80140e2:	bf00      	nop
 80140e4:	bf00      	nop
 80140e6:	bf00      	nop
 80140e8:	bf00      	nop
 80140ea:	bf00      	nop
 80140ec:	bf00      	nop
 80140ee:	bf00      	nop
 80140f0:	bf00      	nop
 80140f2:	bf00      	nop
 80140f4:	bf00      	nop
 80140f6:	bf00      	nop
 80140f8:	bf00      	nop
 80140fa:	bf00      	nop
 80140fc:	bf00      	nop
 80140fe:	bf00      	nop
 8014100:	bf00      	nop
 8014102:	bf00      	nop
 8014104:	bf00      	nop
 8014106:	bf00      	nop
 8014108:	bf00      	nop
 801410a:	bf00      	nop
 801410c:	bf00      	nop
 801410e:	bf00      	nop
 8014110:	bf00      	nop
 8014112:	bf00      	nop
 8014114:	bf00      	nop
 8014116:	bf00      	nop
 8014118:	bf00      	nop
 801411a:	bf00      	nop
 801411c:	bf00      	nop
 801411e:	bf00      	nop
 8014120:	bf00      	nop
 8014122:	bf00      	nop
 8014124:	bf00      	nop
 8014126:	bf00      	nop
 8014128:	bf00      	nop
 801412a:	bf00      	nop
 801412c:	bf00      	nop
 801412e:	bf00      	nop
 8014130:	bf00      	nop
 8014132:	bf00      	nop
 8014134:	bf00      	nop
 8014136:	bf00      	nop
 8014138:	bf00      	nop
 801413a:	bf00      	nop
 801413c:	bf00      	nop
 801413e:	bf00      	nop
 8014140:	bf00      	nop
 8014142:	bf00      	nop
 8014144:	bf00      	nop
 8014146:	bf00      	nop
 8014148:	bf00      	nop
 801414a:	bf00      	nop
 801414c:	bf00      	nop
 801414e:	bf00      	nop
 8014150:	bf00      	nop
 8014152:	bf00      	nop
 8014154:	bf00      	nop
 8014156:	bf00      	nop
 8014158:	bf00      	nop
 801415a:	bf00      	nop
 801415c:	bf00      	nop
 801415e:	bf00      	nop
 8014160:	bf00      	nop
 8014162:	bf00      	nop
 8014164:	bf00      	nop
 8014166:	bf00      	nop
 8014168:	bf00      	nop
 801416a:	bf00      	nop
 801416c:	bf00      	nop
 801416e:	bf00      	nop
 8014170:	bf00      	nop
 8014172:	bf00      	nop
 8014174:	bf00      	nop
 8014176:	bf00      	nop
 8014178:	bf00      	nop
 801417a:	bf00      	nop
 801417c:	bf00      	nop
 801417e:	bf00      	nop
 8014180:	bf00      	nop
 8014182:	bf00      	nop
	DELAY_20nS;
 8014184:	bf00      	nop
 8014186:	bf00      	nop
 8014188:	bf00      	nop
 801418a:	bf00      	nop
 801418c:	bf00      	nop
 801418e:	bf00      	nop
 8014190:	bf00      	nop
 8014192:	bf00      	nop
 8014194:	bf00      	nop
 8014196:	bf00      	nop
}
 8014198:	bf00      	nop
 801419a:	46bd      	mov	sp, r7
 801419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141a0:	4770      	bx	lr
	...

080141a4 <WS2812B_WriteByte>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteByte(uint8_t dat)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b084      	sub	sp, #16
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	4603      	mov	r3, r0
 80141ac:	71fb      	strb	r3, [r7, #7]
	u8 i;
	for (i=0;i<8;i++)
 80141ae:	2300      	movs	r3, #0
 80141b0:	73fb      	strb	r3, [r7, #15]
 80141b2:	e155      	b.n	8014460 <WS2812B_WriteByte+0x2bc>
	{
		//先发送高位
		if (dat & 0x80) //1
 80141b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	f280 80a7 	bge.w	801430c <WS2812B_WriteByte+0x168>
		{
			WS2812B_Hi();
 80141be:	2201      	movs	r2, #1
 80141c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80141c4:	4850      	ldr	r0, [pc, #320]	@ (8014308 <WS2812B_WriteByte+0x164>)
 80141c6:	f7f4 ff55 	bl	8009074 <HAL_GPIO_WritePin>
			Delay_850nS(); //T1H
 80141ca:	f7ff fedf 	bl	8013f8c <Delay_850nS>
			WS2812B_Low();
 80141ce:	2200      	movs	r2, #0
 80141d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80141d4:	484c      	ldr	r0, [pc, #304]	@ (8014308 <WS2812B_WriteByte+0x164>)
 80141d6:	f7f4 ff4d 	bl	8009074 <HAL_GPIO_WritePin>
			DELAY_320nS; //T1L
 80141da:	bf00      	nop
 80141dc:	bf00      	nop
 80141de:	bf00      	nop
 80141e0:	bf00      	nop
 80141e2:	bf00      	nop
 80141e4:	bf00      	nop
 80141e6:	bf00      	nop
 80141e8:	bf00      	nop
 80141ea:	bf00      	nop
 80141ec:	bf00      	nop
 80141ee:	bf00      	nop
 80141f0:	bf00      	nop
 80141f2:	bf00      	nop
 80141f4:	bf00      	nop
 80141f6:	bf00      	nop
 80141f8:	bf00      	nop
 80141fa:	bf00      	nop
 80141fc:	bf00      	nop
 80141fe:	bf00      	nop
 8014200:	bf00      	nop
 8014202:	bf00      	nop
 8014204:	bf00      	nop
 8014206:	bf00      	nop
 8014208:	bf00      	nop
 801420a:	bf00      	nop
 801420c:	bf00      	nop
 801420e:	bf00      	nop
 8014210:	bf00      	nop
 8014212:	bf00      	nop
 8014214:	bf00      	nop
 8014216:	bf00      	nop
 8014218:	bf00      	nop
 801421a:	bf00      	nop
 801421c:	bf00      	nop
 801421e:	bf00      	nop
 8014220:	bf00      	nop
 8014222:	bf00      	nop
 8014224:	bf00      	nop
 8014226:	bf00      	nop
 8014228:	bf00      	nop
 801422a:	bf00      	nop
 801422c:	bf00      	nop
 801422e:	bf00      	nop
 8014230:	bf00      	nop
 8014232:	bf00      	nop
 8014234:	bf00      	nop
 8014236:	bf00      	nop
 8014238:	bf00      	nop
 801423a:	bf00      	nop
 801423c:	bf00      	nop
 801423e:	bf00      	nop
 8014240:	bf00      	nop
 8014242:	bf00      	nop
 8014244:	bf00      	nop
 8014246:	bf00      	nop
 8014248:	bf00      	nop
 801424a:	bf00      	nop
 801424c:	bf00      	nop
 801424e:	bf00      	nop
 8014250:	bf00      	nop
 8014252:	bf00      	nop
 8014254:	bf00      	nop
 8014256:	bf00      	nop
 8014258:	bf00      	nop
 801425a:	bf00      	nop
 801425c:	bf00      	nop
 801425e:	bf00      	nop
 8014260:	bf00      	nop
 8014262:	bf00      	nop
 8014264:	bf00      	nop
 8014266:	bf00      	nop
 8014268:	bf00      	nop
 801426a:	bf00      	nop
 801426c:	bf00      	nop
 801426e:	bf00      	nop
 8014270:	bf00      	nop
 8014272:	bf00      	nop
 8014274:	bf00      	nop
 8014276:	bf00      	nop
 8014278:	bf00      	nop
 801427a:	bf00      	nop
 801427c:	bf00      	nop
 801427e:	bf00      	nop
 8014280:	bf00      	nop
 8014282:	bf00      	nop
 8014284:	bf00      	nop
 8014286:	bf00      	nop
 8014288:	bf00      	nop
 801428a:	bf00      	nop
 801428c:	bf00      	nop
 801428e:	bf00      	nop
 8014290:	bf00      	nop
 8014292:	bf00      	nop
 8014294:	bf00      	nop
 8014296:	bf00      	nop
 8014298:	bf00      	nop
 801429a:	bf00      	nop
 801429c:	bf00      	nop
 801429e:	bf00      	nop
 80142a0:	bf00      	nop
 80142a2:	bf00      	nop
 80142a4:	bf00      	nop
 80142a6:	bf00      	nop
 80142a8:	bf00      	nop
 80142aa:	bf00      	nop
 80142ac:	bf00      	nop
 80142ae:	bf00      	nop
 80142b0:	bf00      	nop
 80142b2:	bf00      	nop
 80142b4:	bf00      	nop
 80142b6:	bf00      	nop
 80142b8:	bf00      	nop
 80142ba:	bf00      	nop
 80142bc:	bf00      	nop
 80142be:	bf00      	nop
 80142c0:	bf00      	nop
 80142c2:	bf00      	nop
 80142c4:	bf00      	nop
 80142c6:	bf00      	nop
 80142c8:	bf00      	nop
 80142ca:	bf00      	nop
 80142cc:	bf00      	nop
 80142ce:	bf00      	nop
 80142d0:	bf00      	nop
 80142d2:	bf00      	nop
 80142d4:	bf00      	nop
 80142d6:	bf00      	nop
 80142d8:	bf00      	nop
 80142da:	bf00      	nop
 80142dc:	bf00      	nop
 80142de:	bf00      	nop
 80142e0:	bf00      	nop
 80142e2:	bf00      	nop
 80142e4:	bf00      	nop
 80142e6:	bf00      	nop
 80142e8:	bf00      	nop
 80142ea:	bf00      	nop
 80142ec:	bf00      	nop
 80142ee:	bf00      	nop
 80142f0:	bf00      	nop
 80142f2:	bf00      	nop
 80142f4:	bf00      	nop
 80142f6:	bf00      	nop
 80142f8:	bf00      	nop
 80142fa:	bf00      	nop
 80142fc:	bf00      	nop
 80142fe:	bf00      	nop
 8014300:	bf00      	nop
 8014302:	bf00      	nop
 8014304:	bf00      	nop
 8014306:	e0a5      	b.n	8014454 <WS2812B_WriteByte+0x2b0>
 8014308:	58020c00 	.word	0x58020c00
		}
		else	//0
		{
			WS2812B_Hi();
 801430c:	2201      	movs	r2, #1
 801430e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014312:	4858      	ldr	r0, [pc, #352]	@ (8014474 <WS2812B_WriteByte+0x2d0>)
 8014314:	f7f4 feae 	bl	8009074 <HAL_GPIO_WritePin>
			DELAY_320nS; //T0H
 8014318:	bf00      	nop
 801431a:	bf00      	nop
 801431c:	bf00      	nop
 801431e:	bf00      	nop
 8014320:	bf00      	nop
 8014322:	bf00      	nop
 8014324:	bf00      	nop
 8014326:	bf00      	nop
 8014328:	bf00      	nop
 801432a:	bf00      	nop
 801432c:	bf00      	nop
 801432e:	bf00      	nop
 8014330:	bf00      	nop
 8014332:	bf00      	nop
 8014334:	bf00      	nop
 8014336:	bf00      	nop
 8014338:	bf00      	nop
 801433a:	bf00      	nop
 801433c:	bf00      	nop
 801433e:	bf00      	nop
 8014340:	bf00      	nop
 8014342:	bf00      	nop
 8014344:	bf00      	nop
 8014346:	bf00      	nop
 8014348:	bf00      	nop
 801434a:	bf00      	nop
 801434c:	bf00      	nop
 801434e:	bf00      	nop
 8014350:	bf00      	nop
 8014352:	bf00      	nop
 8014354:	bf00      	nop
 8014356:	bf00      	nop
 8014358:	bf00      	nop
 801435a:	bf00      	nop
 801435c:	bf00      	nop
 801435e:	bf00      	nop
 8014360:	bf00      	nop
 8014362:	bf00      	nop
 8014364:	bf00      	nop
 8014366:	bf00      	nop
 8014368:	bf00      	nop
 801436a:	bf00      	nop
 801436c:	bf00      	nop
 801436e:	bf00      	nop
 8014370:	bf00      	nop
 8014372:	bf00      	nop
 8014374:	bf00      	nop
 8014376:	bf00      	nop
 8014378:	bf00      	nop
 801437a:	bf00      	nop
 801437c:	bf00      	nop
 801437e:	bf00      	nop
 8014380:	bf00      	nop
 8014382:	bf00      	nop
 8014384:	bf00      	nop
 8014386:	bf00      	nop
 8014388:	bf00      	nop
 801438a:	bf00      	nop
 801438c:	bf00      	nop
 801438e:	bf00      	nop
 8014390:	bf00      	nop
 8014392:	bf00      	nop
 8014394:	bf00      	nop
 8014396:	bf00      	nop
 8014398:	bf00      	nop
 801439a:	bf00      	nop
 801439c:	bf00      	nop
 801439e:	bf00      	nop
 80143a0:	bf00      	nop
 80143a2:	bf00      	nop
 80143a4:	bf00      	nop
 80143a6:	bf00      	nop
 80143a8:	bf00      	nop
 80143aa:	bf00      	nop
 80143ac:	bf00      	nop
 80143ae:	bf00      	nop
 80143b0:	bf00      	nop
 80143b2:	bf00      	nop
 80143b4:	bf00      	nop
 80143b6:	bf00      	nop
 80143b8:	bf00      	nop
 80143ba:	bf00      	nop
 80143bc:	bf00      	nop
 80143be:	bf00      	nop
 80143c0:	bf00      	nop
 80143c2:	bf00      	nop
 80143c4:	bf00      	nop
 80143c6:	bf00      	nop
 80143c8:	bf00      	nop
 80143ca:	bf00      	nop
 80143cc:	bf00      	nop
 80143ce:	bf00      	nop
 80143d0:	bf00      	nop
 80143d2:	bf00      	nop
 80143d4:	bf00      	nop
 80143d6:	bf00      	nop
 80143d8:	bf00      	nop
 80143da:	bf00      	nop
 80143dc:	bf00      	nop
 80143de:	bf00      	nop
 80143e0:	bf00      	nop
 80143e2:	bf00      	nop
 80143e4:	bf00      	nop
 80143e6:	bf00      	nop
 80143e8:	bf00      	nop
 80143ea:	bf00      	nop
 80143ec:	bf00      	nop
 80143ee:	bf00      	nop
 80143f0:	bf00      	nop
 80143f2:	bf00      	nop
 80143f4:	bf00      	nop
 80143f6:	bf00      	nop
 80143f8:	bf00      	nop
 80143fa:	bf00      	nop
 80143fc:	bf00      	nop
 80143fe:	bf00      	nop
 8014400:	bf00      	nop
 8014402:	bf00      	nop
 8014404:	bf00      	nop
 8014406:	bf00      	nop
 8014408:	bf00      	nop
 801440a:	bf00      	nop
 801440c:	bf00      	nop
 801440e:	bf00      	nop
 8014410:	bf00      	nop
 8014412:	bf00      	nop
 8014414:	bf00      	nop
 8014416:	bf00      	nop
 8014418:	bf00      	nop
 801441a:	bf00      	nop
 801441c:	bf00      	nop
 801441e:	bf00      	nop
 8014420:	bf00      	nop
 8014422:	bf00      	nop
 8014424:	bf00      	nop
 8014426:	bf00      	nop
 8014428:	bf00      	nop
 801442a:	bf00      	nop
 801442c:	bf00      	nop
 801442e:	bf00      	nop
 8014430:	bf00      	nop
 8014432:	bf00      	nop
 8014434:	bf00      	nop
 8014436:	bf00      	nop
 8014438:	bf00      	nop
 801443a:	bf00      	nop
 801443c:	bf00      	nop
 801443e:	bf00      	nop
 8014440:	bf00      	nop
 8014442:	bf00      	nop
			WS2812B_Low();
 8014444:	2200      	movs	r2, #0
 8014446:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801444a:	480a      	ldr	r0, [pc, #40]	@ (8014474 <WS2812B_WriteByte+0x2d0>)
 801444c:	f7f4 fe12 	bl	8009074 <HAL_GPIO_WritePin>
			Delay_850nS(); //T0L
 8014450:	f7ff fd9c 	bl	8013f8c <Delay_850nS>
		}
		dat<<=1;
 8014454:	79fb      	ldrb	r3, [r7, #7]
 8014456:	005b      	lsls	r3, r3, #1
 8014458:	71fb      	strb	r3, [r7, #7]
	for (i=0;i<8;i++)
 801445a:	7bfb      	ldrb	r3, [r7, #15]
 801445c:	3301      	adds	r3, #1
 801445e:	73fb      	strb	r3, [r7, #15]
 8014460:	7bfb      	ldrb	r3, [r7, #15]
 8014462:	2b07      	cmp	r3, #7
 8014464:	f67f aea6 	bls.w	80141b4 <WS2812B_WriteByte+0x10>
	}
}
 8014468:	bf00      	nop
 801446a:	bf00      	nop
 801446c:	3710      	adds	r7, #16
 801446e:	46bd      	mov	sp, r7
 8014470:	bd80      	pop	{r7, pc}
 8014472:	bf00      	nop
 8014474:	58020c00 	.word	0x58020c00

08014478 <WS2812B_WriteColor>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteColor(Color_TypeDef *pColor)
{
 8014478:	b580      	push	{r7, lr}
 801447a:	b082      	sub	sp, #8
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]
	WS2812B_WriteByte(pColor->G);
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	781b      	ldrb	r3, [r3, #0]
 8014484:	4618      	mov	r0, r3
 8014486:	f7ff fe8d 	bl	80141a4 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->R);
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	785b      	ldrb	r3, [r3, #1]
 801448e:	4618      	mov	r0, r3
 8014490:	f7ff fe88 	bl	80141a4 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->B);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	789b      	ldrb	r3, [r3, #2]
 8014498:	4618      	mov	r0, r3
 801449a:	f7ff fe83 	bl	80141a4 <WS2812B_WriteByte>
}
 801449e:	bf00      	nop
 80144a0:	3708      	adds	r7, #8
 80144a2:	46bd      	mov	sp, r7
 80144a4:	bd80      	pop	{r7, pc}
	...

080144a8 <WS2812B_RefreshPixel>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_RefreshPixel(void)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
	u8 i;

	for(i=0;i<PIXEL_NUM;i++)
 80144ae:	2300      	movs	r3, #0
 80144b0:	71fb      	strb	r3, [r7, #7]
 80144b2:	e00b      	b.n	80144cc <WS2812B_RefreshPixel+0x24>
	{
		WS2812B_WriteColor(&PixelBuf[i]);
 80144b4:	79fa      	ldrb	r2, [r7, #7]
 80144b6:	4613      	mov	r3, r2
 80144b8:	005b      	lsls	r3, r3, #1
 80144ba:	4413      	add	r3, r2
 80144bc:	4a07      	ldr	r2, [pc, #28]	@ (80144dc <WS2812B_RefreshPixel+0x34>)
 80144be:	4413      	add	r3, r2
 80144c0:	4618      	mov	r0, r3
 80144c2:	f7ff ffd9 	bl	8014478 <WS2812B_WriteColor>
	for(i=0;i<PIXEL_NUM;i++)
 80144c6:	79fb      	ldrb	r3, [r7, #7]
 80144c8:	3301      	adds	r3, #1
 80144ca:	71fb      	strb	r3, [r7, #7]
 80144cc:	79fb      	ldrb	r3, [r7, #7]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d0f0      	beq.n	80144b4 <WS2812B_RefreshPixel+0xc>
	}
}
 80144d2:	bf00      	nop
 80144d4:	bf00      	nop
 80144d6:	3708      	adds	r7, #8
 80144d8:	46bd      	mov	sp, r7
 80144da:	bd80      	pop	{r7, pc}
 80144dc:	24002078 	.word	0x24002078

080144e0 <Copy_Color>:

//============================================================================
void Copy_Color(Color_TypeDef *pDst,Color_TypeDef *pScr)
{
 80144e0:	b480      	push	{r7}
 80144e2:	b083      	sub	sp, #12
 80144e4:	af00      	add	r7, sp, #0
 80144e6:	6078      	str	r0, [r7, #4]
 80144e8:	6039      	str	r1, [r7, #0]
	pDst->R = pScr->R;
 80144ea:	683b      	ldr	r3, [r7, #0]
 80144ec:	785a      	ldrb	r2, [r3, #1]
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	705a      	strb	r2, [r3, #1]
	pDst->G = pScr->G;
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	781a      	ldrb	r2, [r3, #0]
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	701a      	strb	r2, [r3, #0]
	pDst->B = pScr->B;
 80144fa:	683b      	ldr	r3, [r7, #0]
 80144fc:	789a      	ldrb	r2, [r3, #2]
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	709a      	strb	r2, [r3, #2]
}
 8014502:	bf00      	nop
 8014504:	370c      	adds	r7, #12
 8014506:	46bd      	mov	sp, r7
 8014508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801450c:	4770      	bx	lr
	...

08014510 <WS2812B_FillColor>:
@Input      :start：开始位置;end:结束信置;pColor:颜色值
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_FillColor(u16 start,u16 end,Color_TypeDef *pColor)
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b084      	sub	sp, #16
 8014514:	af00      	add	r7, sp, #0
 8014516:	4603      	mov	r3, r0
 8014518:	603a      	str	r2, [r7, #0]
 801451a:	80fb      	strh	r3, [r7, #6]
 801451c:	460b      	mov	r3, r1
 801451e:	80bb      	strh	r3, [r7, #4]
	if (start > end) //交换位置
 8014520:	88fa      	ldrh	r2, [r7, #6]
 8014522:	88bb      	ldrh	r3, [r7, #4]
 8014524:	429a      	cmp	r2, r3
 8014526:	d905      	bls.n	8014534 <WS2812B_FillColor+0x24>
	{
		u16 temp;
		temp = start;
 8014528:	88fb      	ldrh	r3, [r7, #6]
 801452a:	81fb      	strh	r3, [r7, #14]
		start = end;
 801452c:	88bb      	ldrh	r3, [r7, #4]
 801452e:	80fb      	strh	r3, [r7, #6]
		end = temp;
 8014530:	89fb      	ldrh	r3, [r7, #14]
 8014532:	80bb      	strh	r3, [r7, #4]
	}

	if (start >= PIXEL_NUM)return; //超出范围
 8014534:	88fb      	ldrh	r3, [r7, #6]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d117      	bne.n	801456a <WS2812B_FillColor+0x5a>
	if (end >= PIXEL_NUM)end = PIXEL_NUM-1;
 801453a:	88bb      	ldrh	r3, [r7, #4]
 801453c:	2b00      	cmp	r3, #0
 801453e:	d00f      	beq.n	8014560 <WS2812B_FillColor+0x50>
 8014540:	2300      	movs	r3, #0
 8014542:	80bb      	strh	r3, [r7, #4]

	//填充颜色值
	while(start <= end)
 8014544:	e00c      	b.n	8014560 <WS2812B_FillColor+0x50>
	{
		Copy_Color(&PixelBuf[start],pColor);
 8014546:	88fa      	ldrh	r2, [r7, #6]
 8014548:	4613      	mov	r3, r2
 801454a:	005b      	lsls	r3, r3, #1
 801454c:	4413      	add	r3, r2
 801454e:	4a09      	ldr	r2, [pc, #36]	@ (8014574 <WS2812B_FillColor+0x64>)
 8014550:	4413      	add	r3, r2
 8014552:	6839      	ldr	r1, [r7, #0]
 8014554:	4618      	mov	r0, r3
 8014556:	f7ff ffc3 	bl	80144e0 <Copy_Color>
		start++;
 801455a:	88fb      	ldrh	r3, [r7, #6]
 801455c:	3301      	adds	r3, #1
 801455e:	80fb      	strh	r3, [r7, #6]
	while(start <= end)
 8014560:	88fa      	ldrh	r2, [r7, #6]
 8014562:	88bb      	ldrh	r3, [r7, #4]
 8014564:	429a      	cmp	r2, r3
 8014566:	d9ee      	bls.n	8014546 <WS2812B_FillColor+0x36>
 8014568:	e000      	b.n	801456c <WS2812B_FillColor+0x5c>
	if (start >= PIXEL_NUM)return; //超出范围
 801456a:	bf00      	nop
	}
}
 801456c:	3710      	adds	r7, #16
 801456e:	46bd      	mov	sp, r7
 8014570:	bd80      	pop	{r7, pc}
 8014572:	bf00      	nop
 8014574:	24002078 	.word	0x24002078

08014578 <__NVIC_SetPriority>:
{
 8014578:	b480      	push	{r7}
 801457a:	b083      	sub	sp, #12
 801457c:	af00      	add	r7, sp, #0
 801457e:	4603      	mov	r3, r0
 8014580:	6039      	str	r1, [r7, #0]
 8014582:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8014584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014588:	2b00      	cmp	r3, #0
 801458a:	db0a      	blt.n	80145a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801458c:	683b      	ldr	r3, [r7, #0]
 801458e:	b2da      	uxtb	r2, r3
 8014590:	490c      	ldr	r1, [pc, #48]	@ (80145c4 <__NVIC_SetPriority+0x4c>)
 8014592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014596:	0112      	lsls	r2, r2, #4
 8014598:	b2d2      	uxtb	r2, r2
 801459a:	440b      	add	r3, r1
 801459c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80145a0:	e00a      	b.n	80145b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80145a2:	683b      	ldr	r3, [r7, #0]
 80145a4:	b2da      	uxtb	r2, r3
 80145a6:	4908      	ldr	r1, [pc, #32]	@ (80145c8 <__NVIC_SetPriority+0x50>)
 80145a8:	88fb      	ldrh	r3, [r7, #6]
 80145aa:	f003 030f 	and.w	r3, r3, #15
 80145ae:	3b04      	subs	r3, #4
 80145b0:	0112      	lsls	r2, r2, #4
 80145b2:	b2d2      	uxtb	r2, r2
 80145b4:	440b      	add	r3, r1
 80145b6:	761a      	strb	r2, [r3, #24]
}
 80145b8:	bf00      	nop
 80145ba:	370c      	adds	r7, #12
 80145bc:	46bd      	mov	sp, r7
 80145be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145c2:	4770      	bx	lr
 80145c4:	e000e100 	.word	0xe000e100
 80145c8:	e000ed00 	.word	0xe000ed00

080145cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80145cc:	b580      	push	{r7, lr}
 80145ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80145d0:	4b05      	ldr	r3, [pc, #20]	@ (80145e8 <SysTick_Handler+0x1c>)
 80145d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80145d4:	f001 fee8 	bl	80163a8 <xTaskGetSchedulerState>
 80145d8:	4603      	mov	r3, r0
 80145da:	2b01      	cmp	r3, #1
 80145dc:	d001      	beq.n	80145e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80145de:	f002 fda3 	bl	8017128 <xPortSysTickHandler>
  }
}
 80145e2:	bf00      	nop
 80145e4:	bd80      	pop	{r7, pc}
 80145e6:	bf00      	nop
 80145e8:	e000e010 	.word	0xe000e010

080145ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80145ec:	b580      	push	{r7, lr}
 80145ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80145f0:	2100      	movs	r1, #0
 80145f2:	f06f 0004 	mvn.w	r0, #4
 80145f6:	f7ff ffbf 	bl	8014578 <__NVIC_SetPriority>
#endif
}
 80145fa:	bf00      	nop
 80145fc:	bd80      	pop	{r7, pc}
	...

08014600 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8014600:	b480      	push	{r7}
 8014602:	b083      	sub	sp, #12
 8014604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014606:	f3ef 8305 	mrs	r3, IPSR
 801460a:	603b      	str	r3, [r7, #0]
  return(result);
 801460c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801460e:	2b00      	cmp	r3, #0
 8014610:	d003      	beq.n	801461a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8014612:	f06f 0305 	mvn.w	r3, #5
 8014616:	607b      	str	r3, [r7, #4]
 8014618:	e00c      	b.n	8014634 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801461a:	4b0a      	ldr	r3, [pc, #40]	@ (8014644 <osKernelInitialize+0x44>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d105      	bne.n	801462e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8014622:	4b08      	ldr	r3, [pc, #32]	@ (8014644 <osKernelInitialize+0x44>)
 8014624:	2201      	movs	r2, #1
 8014626:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8014628:	2300      	movs	r3, #0
 801462a:	607b      	str	r3, [r7, #4]
 801462c:	e002      	b.n	8014634 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801462e:	f04f 33ff 	mov.w	r3, #4294967295
 8014632:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8014634:	687b      	ldr	r3, [r7, #4]
}
 8014636:	4618      	mov	r0, r3
 8014638:	370c      	adds	r7, #12
 801463a:	46bd      	mov	sp, r7
 801463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014640:	4770      	bx	lr
 8014642:	bf00      	nop
 8014644:	2400207c 	.word	0x2400207c

08014648 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8014648:	b580      	push	{r7, lr}
 801464a:	b082      	sub	sp, #8
 801464c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801464e:	f3ef 8305 	mrs	r3, IPSR
 8014652:	603b      	str	r3, [r7, #0]
  return(result);
 8014654:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014656:	2b00      	cmp	r3, #0
 8014658:	d003      	beq.n	8014662 <osKernelStart+0x1a>
    stat = osErrorISR;
 801465a:	f06f 0305 	mvn.w	r3, #5
 801465e:	607b      	str	r3, [r7, #4]
 8014660:	e010      	b.n	8014684 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8014662:	4b0b      	ldr	r3, [pc, #44]	@ (8014690 <osKernelStart+0x48>)
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	2b01      	cmp	r3, #1
 8014668:	d109      	bne.n	801467e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801466a:	f7ff ffbf 	bl	80145ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801466e:	4b08      	ldr	r3, [pc, #32]	@ (8014690 <osKernelStart+0x48>)
 8014670:	2202      	movs	r2, #2
 8014672:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8014674:	f001 fa24 	bl	8015ac0 <vTaskStartScheduler>
      stat = osOK;
 8014678:	2300      	movs	r3, #0
 801467a:	607b      	str	r3, [r7, #4]
 801467c:	e002      	b.n	8014684 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801467e:	f04f 33ff 	mov.w	r3, #4294967295
 8014682:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8014684:	687b      	ldr	r3, [r7, #4]
}
 8014686:	4618      	mov	r0, r3
 8014688:	3708      	adds	r7, #8
 801468a:	46bd      	mov	sp, r7
 801468c:	bd80      	pop	{r7, pc}
 801468e:	bf00      	nop
 8014690:	2400207c 	.word	0x2400207c

08014694 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8014694:	b580      	push	{r7, lr}
 8014696:	b08e      	sub	sp, #56	@ 0x38
 8014698:	af04      	add	r7, sp, #16
 801469a:	60f8      	str	r0, [r7, #12]
 801469c:	60b9      	str	r1, [r7, #8]
 801469e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80146a0:	2300      	movs	r3, #0
 80146a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80146a4:	f3ef 8305 	mrs	r3, IPSR
 80146a8:	617b      	str	r3, [r7, #20]
  return(result);
 80146aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d17e      	bne.n	80147ae <osThreadNew+0x11a>
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d07b      	beq.n	80147ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80146b6:	2380      	movs	r3, #128	@ 0x80
 80146b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80146ba:	2318      	movs	r3, #24
 80146bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80146be:	2300      	movs	r3, #0
 80146c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80146c2:	f04f 33ff 	mov.w	r3, #4294967295
 80146c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d045      	beq.n	801475a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d002      	beq.n	80146dc <osThreadNew+0x48>
        name = attr->name;
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	699b      	ldr	r3, [r3, #24]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d002      	beq.n	80146ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	699b      	ldr	r3, [r3, #24]
 80146e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80146ea:	69fb      	ldr	r3, [r7, #28]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d008      	beq.n	8014702 <osThreadNew+0x6e>
 80146f0:	69fb      	ldr	r3, [r7, #28]
 80146f2:	2b38      	cmp	r3, #56	@ 0x38
 80146f4:	d805      	bhi.n	8014702 <osThreadNew+0x6e>
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	685b      	ldr	r3, [r3, #4]
 80146fa:	f003 0301 	and.w	r3, r3, #1
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d001      	beq.n	8014706 <osThreadNew+0x72>
        return (NULL);
 8014702:	2300      	movs	r3, #0
 8014704:	e054      	b.n	80147b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	695b      	ldr	r3, [r3, #20]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d003      	beq.n	8014716 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	695b      	ldr	r3, [r3, #20]
 8014712:	089b      	lsrs	r3, r3, #2
 8014714:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	689b      	ldr	r3, [r3, #8]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d00e      	beq.n	801473c <osThreadNew+0xa8>
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	68db      	ldr	r3, [r3, #12]
 8014722:	2ba7      	cmp	r3, #167	@ 0xa7
 8014724:	d90a      	bls.n	801473c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801472a:	2b00      	cmp	r3, #0
 801472c:	d006      	beq.n	801473c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	695b      	ldr	r3, [r3, #20]
 8014732:	2b00      	cmp	r3, #0
 8014734:	d002      	beq.n	801473c <osThreadNew+0xa8>
        mem = 1;
 8014736:	2301      	movs	r3, #1
 8014738:	61bb      	str	r3, [r7, #24]
 801473a:	e010      	b.n	801475e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	689b      	ldr	r3, [r3, #8]
 8014740:	2b00      	cmp	r3, #0
 8014742:	d10c      	bne.n	801475e <osThreadNew+0xca>
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	68db      	ldr	r3, [r3, #12]
 8014748:	2b00      	cmp	r3, #0
 801474a:	d108      	bne.n	801475e <osThreadNew+0xca>
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	691b      	ldr	r3, [r3, #16]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d104      	bne.n	801475e <osThreadNew+0xca>
          mem = 0;
 8014754:	2300      	movs	r3, #0
 8014756:	61bb      	str	r3, [r7, #24]
 8014758:	e001      	b.n	801475e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801475a:	2300      	movs	r3, #0
 801475c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801475e:	69bb      	ldr	r3, [r7, #24]
 8014760:	2b01      	cmp	r3, #1
 8014762:	d110      	bne.n	8014786 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8014768:	687a      	ldr	r2, [r7, #4]
 801476a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801476c:	9202      	str	r2, [sp, #8]
 801476e:	9301      	str	r3, [sp, #4]
 8014770:	69fb      	ldr	r3, [r7, #28]
 8014772:	9300      	str	r3, [sp, #0]
 8014774:	68bb      	ldr	r3, [r7, #8]
 8014776:	6a3a      	ldr	r2, [r7, #32]
 8014778:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801477a:	68f8      	ldr	r0, [r7, #12]
 801477c:	f000 ffac 	bl	80156d8 <xTaskCreateStatic>
 8014780:	4603      	mov	r3, r0
 8014782:	613b      	str	r3, [r7, #16]
 8014784:	e013      	b.n	80147ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8014786:	69bb      	ldr	r3, [r7, #24]
 8014788:	2b00      	cmp	r3, #0
 801478a:	d110      	bne.n	80147ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801478c:	6a3b      	ldr	r3, [r7, #32]
 801478e:	b29a      	uxth	r2, r3
 8014790:	f107 0310 	add.w	r3, r7, #16
 8014794:	9301      	str	r3, [sp, #4]
 8014796:	69fb      	ldr	r3, [r7, #28]
 8014798:	9300      	str	r3, [sp, #0]
 801479a:	68bb      	ldr	r3, [r7, #8]
 801479c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801479e:	68f8      	ldr	r0, [r7, #12]
 80147a0:	f000 fffa 	bl	8015798 <xTaskCreate>
 80147a4:	4603      	mov	r3, r0
 80147a6:	2b01      	cmp	r3, #1
 80147a8:	d001      	beq.n	80147ae <osThreadNew+0x11a>
            hTask = NULL;
 80147aa:	2300      	movs	r3, #0
 80147ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80147ae:	693b      	ldr	r3, [r7, #16]
}
 80147b0:	4618      	mov	r0, r3
 80147b2:	3728      	adds	r7, #40	@ 0x28
 80147b4:	46bd      	mov	sp, r7
 80147b6:	bd80      	pop	{r7, pc}

080147b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80147b8:	b580      	push	{r7, lr}
 80147ba:	b084      	sub	sp, #16
 80147bc:	af00      	add	r7, sp, #0
 80147be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80147c0:	f3ef 8305 	mrs	r3, IPSR
 80147c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80147c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d003      	beq.n	80147d4 <osDelay+0x1c>
    stat = osErrorISR;
 80147cc:	f06f 0305 	mvn.w	r3, #5
 80147d0:	60fb      	str	r3, [r7, #12]
 80147d2:	e007      	b.n	80147e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80147d4:	2300      	movs	r3, #0
 80147d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d002      	beq.n	80147e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80147de:	6878      	ldr	r0, [r7, #4]
 80147e0:	f001 f938 	bl	8015a54 <vTaskDelay>
    }
  }

  return (stat);
 80147e4:	68fb      	ldr	r3, [r7, #12]
}
 80147e6:	4618      	mov	r0, r3
 80147e8:	3710      	adds	r7, #16
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bd80      	pop	{r7, pc}

080147ee <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80147ee:	b580      	push	{r7, lr}
 80147f0:	b084      	sub	sp, #16
 80147f2:	af00      	add	r7, sp, #0
 80147f4:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80147f6:	6878      	ldr	r0, [r7, #4]
 80147f8:	f002 fab0 	bl	8016d5c <pvTimerGetTimerID>
 80147fc:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d005      	beq.n	8014810 <TimerCallback+0x22>
    callb->func (callb->arg);
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	68fa      	ldr	r2, [r7, #12]
 801480a:	6852      	ldr	r2, [r2, #4]
 801480c:	4610      	mov	r0, r2
 801480e:	4798      	blx	r3
  }
}
 8014810:	bf00      	nop
 8014812:	3710      	adds	r7, #16
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}

08014818 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8014818:	b580      	push	{r7, lr}
 801481a:	b08c      	sub	sp, #48	@ 0x30
 801481c:	af02      	add	r7, sp, #8
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	607a      	str	r2, [r7, #4]
 8014822:	603b      	str	r3, [r7, #0]
 8014824:	460b      	mov	r3, r1
 8014826:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8014828:	2300      	movs	r3, #0
 801482a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801482c:	f3ef 8305 	mrs	r3, IPSR
 8014830:	613b      	str	r3, [r7, #16]
  return(result);
 8014832:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8014834:	2b00      	cmp	r3, #0
 8014836:	d163      	bne.n	8014900 <osTimerNew+0xe8>
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d060      	beq.n	8014900 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 801483e:	2008      	movs	r0, #8
 8014840:	f002 fd04 	bl	801724c <pvPortMalloc>
 8014844:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8014846:	697b      	ldr	r3, [r7, #20]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d059      	beq.n	8014900 <osTimerNew+0xe8>
      callb->func = func;
 801484c:	697b      	ldr	r3, [r7, #20]
 801484e:	68fa      	ldr	r2, [r7, #12]
 8014850:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8014852:	697b      	ldr	r3, [r7, #20]
 8014854:	687a      	ldr	r2, [r7, #4]
 8014856:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8014858:	7afb      	ldrb	r3, [r7, #11]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d102      	bne.n	8014864 <osTimerNew+0x4c>
        reload = pdFALSE;
 801485e:	2300      	movs	r3, #0
 8014860:	61fb      	str	r3, [r7, #28]
 8014862:	e001      	b.n	8014868 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8014864:	2301      	movs	r3, #1
 8014866:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8014868:	f04f 33ff 	mov.w	r3, #4294967295
 801486c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 801486e:	2300      	movs	r3, #0
 8014870:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8014872:	683b      	ldr	r3, [r7, #0]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d01c      	beq.n	80148b2 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8014878:	683b      	ldr	r3, [r7, #0]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d002      	beq.n	8014886 <osTimerNew+0x6e>
          name = attr->name;
 8014880:	683b      	ldr	r3, [r7, #0]
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8014886:	683b      	ldr	r3, [r7, #0]
 8014888:	689b      	ldr	r3, [r3, #8]
 801488a:	2b00      	cmp	r3, #0
 801488c:	d006      	beq.n	801489c <osTimerNew+0x84>
 801488e:	683b      	ldr	r3, [r7, #0]
 8014890:	68db      	ldr	r3, [r3, #12]
 8014892:	2b2b      	cmp	r3, #43	@ 0x2b
 8014894:	d902      	bls.n	801489c <osTimerNew+0x84>
          mem = 1;
 8014896:	2301      	movs	r3, #1
 8014898:	61bb      	str	r3, [r7, #24]
 801489a:	e00c      	b.n	80148b6 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801489c:	683b      	ldr	r3, [r7, #0]
 801489e:	689b      	ldr	r3, [r3, #8]
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d108      	bne.n	80148b6 <osTimerNew+0x9e>
 80148a4:	683b      	ldr	r3, [r7, #0]
 80148a6:	68db      	ldr	r3, [r3, #12]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d104      	bne.n	80148b6 <osTimerNew+0x9e>
            mem = 0;
 80148ac:	2300      	movs	r3, #0
 80148ae:	61bb      	str	r3, [r7, #24]
 80148b0:	e001      	b.n	80148b6 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80148b2:	2300      	movs	r3, #0
 80148b4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80148b6:	69bb      	ldr	r3, [r7, #24]
 80148b8:	2b01      	cmp	r3, #1
 80148ba:	d10c      	bne.n	80148d6 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80148bc:	683b      	ldr	r3, [r7, #0]
 80148be:	689b      	ldr	r3, [r3, #8]
 80148c0:	9301      	str	r3, [sp, #4]
 80148c2:	4b12      	ldr	r3, [pc, #72]	@ (801490c <osTimerNew+0xf4>)
 80148c4:	9300      	str	r3, [sp, #0]
 80148c6:	697b      	ldr	r3, [r7, #20]
 80148c8:	69fa      	ldr	r2, [r7, #28]
 80148ca:	2101      	movs	r1, #1
 80148cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80148ce:	f001 feb8 	bl	8016642 <xTimerCreateStatic>
 80148d2:	6238      	str	r0, [r7, #32]
 80148d4:	e00b      	b.n	80148ee <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80148d6:	69bb      	ldr	r3, [r7, #24]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d108      	bne.n	80148ee <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80148dc:	4b0b      	ldr	r3, [pc, #44]	@ (801490c <osTimerNew+0xf4>)
 80148de:	9300      	str	r3, [sp, #0]
 80148e0:	697b      	ldr	r3, [r7, #20]
 80148e2:	69fa      	ldr	r2, [r7, #28]
 80148e4:	2101      	movs	r1, #1
 80148e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80148e8:	f001 fe8a 	bl	8016600 <xTimerCreate>
 80148ec:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80148ee:	6a3b      	ldr	r3, [r7, #32]
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d105      	bne.n	8014900 <osTimerNew+0xe8>
 80148f4:	697b      	ldr	r3, [r7, #20]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d002      	beq.n	8014900 <osTimerNew+0xe8>
        vPortFree (callb);
 80148fa:	6978      	ldr	r0, [r7, #20]
 80148fc:	f002 fd74 	bl	80173e8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8014900:	6a3b      	ldr	r3, [r7, #32]
}
 8014902:	4618      	mov	r0, r3
 8014904:	3728      	adds	r7, #40	@ 0x28
 8014906:	46bd      	mov	sp, r7
 8014908:	bd80      	pop	{r7, pc}
 801490a:	bf00      	nop
 801490c:	080147ef 	.word	0x080147ef

08014910 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8014910:	b580      	push	{r7, lr}
 8014912:	b088      	sub	sp, #32
 8014914:	af02      	add	r7, sp, #8
 8014916:	6078      	str	r0, [r7, #4]
 8014918:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801491e:	f3ef 8305 	mrs	r3, IPSR
 8014922:	60fb      	str	r3, [r7, #12]
  return(result);
 8014924:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014926:	2b00      	cmp	r3, #0
 8014928:	d003      	beq.n	8014932 <osTimerStart+0x22>
    stat = osErrorISR;
 801492a:	f06f 0305 	mvn.w	r3, #5
 801492e:	617b      	str	r3, [r7, #20]
 8014930:	e017      	b.n	8014962 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8014932:	693b      	ldr	r3, [r7, #16]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d103      	bne.n	8014940 <osTimerStart+0x30>
    stat = osErrorParameter;
 8014938:	f06f 0303 	mvn.w	r3, #3
 801493c:	617b      	str	r3, [r7, #20]
 801493e:	e010      	b.n	8014962 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8014940:	2300      	movs	r3, #0
 8014942:	9300      	str	r3, [sp, #0]
 8014944:	2300      	movs	r3, #0
 8014946:	683a      	ldr	r2, [r7, #0]
 8014948:	2104      	movs	r1, #4
 801494a:	6938      	ldr	r0, [r7, #16]
 801494c:	f001 fef6 	bl	801673c <xTimerGenericCommand>
 8014950:	4603      	mov	r3, r0
 8014952:	2b01      	cmp	r3, #1
 8014954:	d102      	bne.n	801495c <osTimerStart+0x4c>
      stat = osOK;
 8014956:	2300      	movs	r3, #0
 8014958:	617b      	str	r3, [r7, #20]
 801495a:	e002      	b.n	8014962 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 801495c:	f06f 0302 	mvn.w	r3, #2
 8014960:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8014962:	697b      	ldr	r3, [r7, #20]
}
 8014964:	4618      	mov	r0, r3
 8014966:	3718      	adds	r7, #24
 8014968:	46bd      	mov	sp, r7
 801496a:	bd80      	pop	{r7, pc}

0801496c <osMutexRelease>:
  }

  return (stat);
}

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 801496c:	b580      	push	{r7, lr}
 801496e:	b086      	sub	sp, #24
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	f023 0301 	bic.w	r3, r3, #1
 801497a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	f003 0301 	and.w	r3, r3, #1
 8014982:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8014984:	2300      	movs	r3, #0
 8014986:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014988:	f3ef 8305 	mrs	r3, IPSR
 801498c:	60bb      	str	r3, [r7, #8]
  return(result);
 801498e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8014990:	2b00      	cmp	r3, #0
 8014992:	d003      	beq.n	801499c <osMutexRelease+0x30>
    stat = osErrorISR;
 8014994:	f06f 0305 	mvn.w	r3, #5
 8014998:	617b      	str	r3, [r7, #20]
 801499a:	e01f      	b.n	80149dc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 801499c:	693b      	ldr	r3, [r7, #16]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d103      	bne.n	80149aa <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80149a2:	f06f 0303 	mvn.w	r3, #3
 80149a6:	617b      	str	r3, [r7, #20]
 80149a8:	e018      	b.n	80149dc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d009      	beq.n	80149c4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80149b0:	6938      	ldr	r0, [r7, #16]
 80149b2:	f000 fa6b 	bl	8014e8c <xQueueGiveMutexRecursive>
 80149b6:	4603      	mov	r3, r0
 80149b8:	2b01      	cmp	r3, #1
 80149ba:	d00f      	beq.n	80149dc <osMutexRelease+0x70>
        stat = osErrorResource;
 80149bc:	f06f 0302 	mvn.w	r3, #2
 80149c0:	617b      	str	r3, [r7, #20]
 80149c2:	e00b      	b.n	80149dc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80149c4:	2300      	movs	r3, #0
 80149c6:	2200      	movs	r2, #0
 80149c8:	2100      	movs	r1, #0
 80149ca:	6938      	ldr	r0, [r7, #16]
 80149cc:	f000 fa94 	bl	8014ef8 <xQueueGenericSend>
 80149d0:	4603      	mov	r3, r0
 80149d2:	2b01      	cmp	r3, #1
 80149d4:	d002      	beq.n	80149dc <osMutexRelease+0x70>
        stat = osErrorResource;
 80149d6:	f06f 0302 	mvn.w	r3, #2
 80149da:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80149dc:	697b      	ldr	r3, [r7, #20]
}
 80149de:	4618      	mov	r0, r3
 80149e0:	3718      	adds	r7, #24
 80149e2:	46bd      	mov	sp, r7
 80149e4:	bd80      	pop	{r7, pc}
	...

080149e8 <osMessageQueuePut>:
  }

  return ((osMessageQueueId_t)hQueue);
}

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b088      	sub	sp, #32
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	60f8      	str	r0, [r7, #12]
 80149f0:	60b9      	str	r1, [r7, #8]
 80149f2:	603b      	str	r3, [r7, #0]
 80149f4:	4613      	mov	r3, r2
 80149f6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80149fc:	2300      	movs	r3, #0
 80149fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014a00:	f3ef 8305 	mrs	r3, IPSR
 8014a04:	617b      	str	r3, [r7, #20]
  return(result);
 8014a06:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d028      	beq.n	8014a5e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8014a0c:	69bb      	ldr	r3, [r7, #24]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d005      	beq.n	8014a1e <osMessageQueuePut+0x36>
 8014a12:	68bb      	ldr	r3, [r7, #8]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d002      	beq.n	8014a1e <osMessageQueuePut+0x36>
 8014a18:	683b      	ldr	r3, [r7, #0]
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d003      	beq.n	8014a26 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8014a1e:	f06f 0303 	mvn.w	r3, #3
 8014a22:	61fb      	str	r3, [r7, #28]
 8014a24:	e038      	b.n	8014a98 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8014a26:	2300      	movs	r3, #0
 8014a28:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8014a2a:	f107 0210 	add.w	r2, r7, #16
 8014a2e:	2300      	movs	r3, #0
 8014a30:	68b9      	ldr	r1, [r7, #8]
 8014a32:	69b8      	ldr	r0, [r7, #24]
 8014a34:	f000 fb62 	bl	80150fc <xQueueGenericSendFromISR>
 8014a38:	4603      	mov	r3, r0
 8014a3a:	2b01      	cmp	r3, #1
 8014a3c:	d003      	beq.n	8014a46 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8014a3e:	f06f 0302 	mvn.w	r3, #2
 8014a42:	61fb      	str	r3, [r7, #28]
 8014a44:	e028      	b.n	8014a98 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8014a46:	693b      	ldr	r3, [r7, #16]
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d025      	beq.n	8014a98 <osMessageQueuePut+0xb0>
 8014a4c:	4b15      	ldr	r3, [pc, #84]	@ (8014aa4 <osMessageQueuePut+0xbc>)
 8014a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014a52:	601a      	str	r2, [r3, #0]
 8014a54:	f3bf 8f4f 	dsb	sy
 8014a58:	f3bf 8f6f 	isb	sy
 8014a5c:	e01c      	b.n	8014a98 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8014a5e:	69bb      	ldr	r3, [r7, #24]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d002      	beq.n	8014a6a <osMessageQueuePut+0x82>
 8014a64:	68bb      	ldr	r3, [r7, #8]
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d103      	bne.n	8014a72 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8014a6a:	f06f 0303 	mvn.w	r3, #3
 8014a6e:	61fb      	str	r3, [r7, #28]
 8014a70:	e012      	b.n	8014a98 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8014a72:	2300      	movs	r3, #0
 8014a74:	683a      	ldr	r2, [r7, #0]
 8014a76:	68b9      	ldr	r1, [r7, #8]
 8014a78:	69b8      	ldr	r0, [r7, #24]
 8014a7a:	f000 fa3d 	bl	8014ef8 <xQueueGenericSend>
 8014a7e:	4603      	mov	r3, r0
 8014a80:	2b01      	cmp	r3, #1
 8014a82:	d009      	beq.n	8014a98 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8014a84:	683b      	ldr	r3, [r7, #0]
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	d003      	beq.n	8014a92 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8014a8a:	f06f 0301 	mvn.w	r3, #1
 8014a8e:	61fb      	str	r3, [r7, #28]
 8014a90:	e002      	b.n	8014a98 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8014a92:	f06f 0302 	mvn.w	r3, #2
 8014a96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8014a98:	69fb      	ldr	r3, [r7, #28]
}
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	3720      	adds	r7, #32
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	bd80      	pop	{r7, pc}
 8014aa2:	bf00      	nop
 8014aa4:	e000ed04 	.word	0xe000ed04

08014aa8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014aa8:	b480      	push	{r7}
 8014aaa:	b085      	sub	sp, #20
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	60f8      	str	r0, [r7, #12]
 8014ab0:	60b9      	str	r1, [r7, #8]
 8014ab2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8014ab4:	68fb      	ldr	r3, [r7, #12]
 8014ab6:	4a07      	ldr	r2, [pc, #28]	@ (8014ad4 <vApplicationGetIdleTaskMemory+0x2c>)
 8014ab8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014aba:	68bb      	ldr	r3, [r7, #8]
 8014abc:	4a06      	ldr	r2, [pc, #24]	@ (8014ad8 <vApplicationGetIdleTaskMemory+0x30>)
 8014abe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	2280      	movs	r2, #128	@ 0x80
 8014ac4:	601a      	str	r2, [r3, #0]
}
 8014ac6:	bf00      	nop
 8014ac8:	3714      	adds	r7, #20
 8014aca:	46bd      	mov	sp, r7
 8014acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ad0:	4770      	bx	lr
 8014ad2:	bf00      	nop
 8014ad4:	24002080 	.word	0x24002080
 8014ad8:	24002128 	.word	0x24002128

08014adc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014adc:	b480      	push	{r7}
 8014ade:	b085      	sub	sp, #20
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	60f8      	str	r0, [r7, #12]
 8014ae4:	60b9      	str	r1, [r7, #8]
 8014ae6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	4a07      	ldr	r2, [pc, #28]	@ (8014b08 <vApplicationGetTimerTaskMemory+0x2c>)
 8014aec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	4a06      	ldr	r2, [pc, #24]	@ (8014b0c <vApplicationGetTimerTaskMemory+0x30>)
 8014af2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014afa:	601a      	str	r2, [r3, #0]
}
 8014afc:	bf00      	nop
 8014afe:	3714      	adds	r7, #20
 8014b00:	46bd      	mov	sp, r7
 8014b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b06:	4770      	bx	lr
 8014b08:	24002328 	.word	0x24002328
 8014b0c:	240023d0 	.word	0x240023d0

08014b10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014b10:	b480      	push	{r7}
 8014b12:	b083      	sub	sp, #12
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	f103 0208 	add.w	r2, r3, #8
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	f04f 32ff 	mov.w	r2, #4294967295
 8014b28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	f103 0208 	add.w	r2, r3, #8
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	f103 0208 	add.w	r2, r3, #8
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	2200      	movs	r2, #0
 8014b42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014b44:	bf00      	nop
 8014b46:	370c      	adds	r7, #12
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b4e:	4770      	bx	lr

08014b50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014b50:	b480      	push	{r7}
 8014b52:	b083      	sub	sp, #12
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	2200      	movs	r2, #0
 8014b5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014b5e:	bf00      	nop
 8014b60:	370c      	adds	r7, #12
 8014b62:	46bd      	mov	sp, r7
 8014b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b68:	4770      	bx	lr

08014b6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014b6a:	b480      	push	{r7}
 8014b6c:	b085      	sub	sp, #20
 8014b6e:	af00      	add	r7, sp, #0
 8014b70:	6078      	str	r0, [r7, #4]
 8014b72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	685b      	ldr	r3, [r3, #4]
 8014b78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014b7a:	683b      	ldr	r3, [r7, #0]
 8014b7c:	68fa      	ldr	r2, [r7, #12]
 8014b7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014b80:	68fb      	ldr	r3, [r7, #12]
 8014b82:	689a      	ldr	r2, [r3, #8]
 8014b84:	683b      	ldr	r3, [r7, #0]
 8014b86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	689b      	ldr	r3, [r3, #8]
 8014b8c:	683a      	ldr	r2, [r7, #0]
 8014b8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	683a      	ldr	r2, [r7, #0]
 8014b94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014b96:	683b      	ldr	r3, [r7, #0]
 8014b98:	687a      	ldr	r2, [r7, #4]
 8014b9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	1c5a      	adds	r2, r3, #1
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	601a      	str	r2, [r3, #0]
}
 8014ba6:	bf00      	nop
 8014ba8:	3714      	adds	r7, #20
 8014baa:	46bd      	mov	sp, r7
 8014bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bb0:	4770      	bx	lr

08014bb2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014bb2:	b480      	push	{r7}
 8014bb4:	b085      	sub	sp, #20
 8014bb6:	af00      	add	r7, sp, #0
 8014bb8:	6078      	str	r0, [r7, #4]
 8014bba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014bbc:	683b      	ldr	r3, [r7, #0]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014bc2:	68bb      	ldr	r3, [r7, #8]
 8014bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bc8:	d103      	bne.n	8014bd2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	691b      	ldr	r3, [r3, #16]
 8014bce:	60fb      	str	r3, [r7, #12]
 8014bd0:	e00c      	b.n	8014bec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	3308      	adds	r3, #8
 8014bd6:	60fb      	str	r3, [r7, #12]
 8014bd8:	e002      	b.n	8014be0 <vListInsert+0x2e>
 8014bda:	68fb      	ldr	r3, [r7, #12]
 8014bdc:	685b      	ldr	r3, [r3, #4]
 8014bde:	60fb      	str	r3, [r7, #12]
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	685b      	ldr	r3, [r3, #4]
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	68ba      	ldr	r2, [r7, #8]
 8014be8:	429a      	cmp	r2, r3
 8014bea:	d2f6      	bcs.n	8014bda <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	685a      	ldr	r2, [r3, #4]
 8014bf0:	683b      	ldr	r3, [r7, #0]
 8014bf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014bf4:	683b      	ldr	r3, [r7, #0]
 8014bf6:	685b      	ldr	r3, [r3, #4]
 8014bf8:	683a      	ldr	r2, [r7, #0]
 8014bfa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014bfc:	683b      	ldr	r3, [r7, #0]
 8014bfe:	68fa      	ldr	r2, [r7, #12]
 8014c00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	683a      	ldr	r2, [r7, #0]
 8014c06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014c08:	683b      	ldr	r3, [r7, #0]
 8014c0a:	687a      	ldr	r2, [r7, #4]
 8014c0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	1c5a      	adds	r2, r3, #1
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	601a      	str	r2, [r3, #0]
}
 8014c18:	bf00      	nop
 8014c1a:	3714      	adds	r7, #20
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c22:	4770      	bx	lr

08014c24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014c24:	b480      	push	{r7}
 8014c26:	b085      	sub	sp, #20
 8014c28:	af00      	add	r7, sp, #0
 8014c2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	691b      	ldr	r3, [r3, #16]
 8014c30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	685b      	ldr	r3, [r3, #4]
 8014c36:	687a      	ldr	r2, [r7, #4]
 8014c38:	6892      	ldr	r2, [r2, #8]
 8014c3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	689b      	ldr	r3, [r3, #8]
 8014c40:	687a      	ldr	r2, [r7, #4]
 8014c42:	6852      	ldr	r2, [r2, #4]
 8014c44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014c46:	68fb      	ldr	r3, [r7, #12]
 8014c48:	685b      	ldr	r3, [r3, #4]
 8014c4a:	687a      	ldr	r2, [r7, #4]
 8014c4c:	429a      	cmp	r2, r3
 8014c4e:	d103      	bne.n	8014c58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	689a      	ldr	r2, [r3, #8]
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	2200      	movs	r2, #0
 8014c5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014c5e:	68fb      	ldr	r3, [r7, #12]
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	1e5a      	subs	r2, r3, #1
 8014c64:	68fb      	ldr	r3, [r7, #12]
 8014c66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	681b      	ldr	r3, [r3, #0]
}
 8014c6c:	4618      	mov	r0, r3
 8014c6e:	3714      	adds	r7, #20
 8014c70:	46bd      	mov	sp, r7
 8014c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c76:	4770      	bx	lr

08014c78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	b084      	sub	sp, #16
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	6078      	str	r0, [r7, #4]
 8014c80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d10b      	bne.n	8014ca4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c90:	f383 8811 	msr	BASEPRI, r3
 8014c94:	f3bf 8f6f 	isb	sy
 8014c98:	f3bf 8f4f 	dsb	sy
 8014c9c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014c9e:	bf00      	nop
 8014ca0:	bf00      	nop
 8014ca2:	e7fd      	b.n	8014ca0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014ca4:	f002 f9b0 	bl	8017008 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	681a      	ldr	r2, [r3, #0]
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014cb0:	68f9      	ldr	r1, [r7, #12]
 8014cb2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014cb4:	fb01 f303 	mul.w	r3, r1, r3
 8014cb8:	441a      	add	r2, r3
 8014cba:	68fb      	ldr	r3, [r7, #12]
 8014cbc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014cc4:	68fb      	ldr	r3, [r7, #12]
 8014cc6:	681a      	ldr	r2, [r3, #0]
 8014cc8:	68fb      	ldr	r3, [r7, #12]
 8014cca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ccc:	68fb      	ldr	r3, [r7, #12]
 8014cce:	681a      	ldr	r2, [r3, #0]
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014cd4:	3b01      	subs	r3, #1
 8014cd6:	68f9      	ldr	r1, [r7, #12]
 8014cd8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014cda:	fb01 f303 	mul.w	r3, r1, r3
 8014cde:	441a      	add	r2, r3
 8014ce0:	68fb      	ldr	r3, [r7, #12]
 8014ce2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014ce4:	68fb      	ldr	r3, [r7, #12]
 8014ce6:	22ff      	movs	r2, #255	@ 0xff
 8014ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	22ff      	movs	r2, #255	@ 0xff
 8014cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014cf4:	683b      	ldr	r3, [r7, #0]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d114      	bne.n	8014d24 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	691b      	ldr	r3, [r3, #16]
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d01a      	beq.n	8014d38 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	3310      	adds	r3, #16
 8014d06:	4618      	mov	r0, r3
 8014d08:	f001 f978 	bl	8015ffc <xTaskRemoveFromEventList>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d012      	beq.n	8014d38 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014d12:	4b0d      	ldr	r3, [pc, #52]	@ (8014d48 <xQueueGenericReset+0xd0>)
 8014d14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014d18:	601a      	str	r2, [r3, #0]
 8014d1a:	f3bf 8f4f 	dsb	sy
 8014d1e:	f3bf 8f6f 	isb	sy
 8014d22:	e009      	b.n	8014d38 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014d24:	68fb      	ldr	r3, [r7, #12]
 8014d26:	3310      	adds	r3, #16
 8014d28:	4618      	mov	r0, r3
 8014d2a:	f7ff fef1 	bl	8014b10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	3324      	adds	r3, #36	@ 0x24
 8014d32:	4618      	mov	r0, r3
 8014d34:	f7ff feec 	bl	8014b10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014d38:	f002 f998 	bl	801706c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014d3c:	2301      	movs	r3, #1
}
 8014d3e:	4618      	mov	r0, r3
 8014d40:	3710      	adds	r7, #16
 8014d42:	46bd      	mov	sp, r7
 8014d44:	bd80      	pop	{r7, pc}
 8014d46:	bf00      	nop
 8014d48:	e000ed04 	.word	0xe000ed04

08014d4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	b08e      	sub	sp, #56	@ 0x38
 8014d50:	af02      	add	r7, sp, #8
 8014d52:	60f8      	str	r0, [r7, #12]
 8014d54:	60b9      	str	r1, [r7, #8]
 8014d56:	607a      	str	r2, [r7, #4]
 8014d58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d10b      	bne.n	8014d78 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d64:	f383 8811 	msr	BASEPRI, r3
 8014d68:	f3bf 8f6f 	isb	sy
 8014d6c:	f3bf 8f4f 	dsb	sy
 8014d70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014d72:	bf00      	nop
 8014d74:	bf00      	nop
 8014d76:	e7fd      	b.n	8014d74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014d78:	683b      	ldr	r3, [r7, #0]
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d10b      	bne.n	8014d96 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8014d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d82:	f383 8811 	msr	BASEPRI, r3
 8014d86:	f3bf 8f6f 	isb	sy
 8014d8a:	f3bf 8f4f 	dsb	sy
 8014d8e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014d90:	bf00      	nop
 8014d92:	bf00      	nop
 8014d94:	e7fd      	b.n	8014d92 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d002      	beq.n	8014da2 <xQueueGenericCreateStatic+0x56>
 8014d9c:	68bb      	ldr	r3, [r7, #8]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d001      	beq.n	8014da6 <xQueueGenericCreateStatic+0x5a>
 8014da2:	2301      	movs	r3, #1
 8014da4:	e000      	b.n	8014da8 <xQueueGenericCreateStatic+0x5c>
 8014da6:	2300      	movs	r3, #0
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d10b      	bne.n	8014dc4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014db0:	f383 8811 	msr	BASEPRI, r3
 8014db4:	f3bf 8f6f 	isb	sy
 8014db8:	f3bf 8f4f 	dsb	sy
 8014dbc:	623b      	str	r3, [r7, #32]
}
 8014dbe:	bf00      	nop
 8014dc0:	bf00      	nop
 8014dc2:	e7fd      	b.n	8014dc0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d102      	bne.n	8014dd0 <xQueueGenericCreateStatic+0x84>
 8014dca:	68bb      	ldr	r3, [r7, #8]
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d101      	bne.n	8014dd4 <xQueueGenericCreateStatic+0x88>
 8014dd0:	2301      	movs	r3, #1
 8014dd2:	e000      	b.n	8014dd6 <xQueueGenericCreateStatic+0x8a>
 8014dd4:	2300      	movs	r3, #0
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d10b      	bne.n	8014df2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014dde:	f383 8811 	msr	BASEPRI, r3
 8014de2:	f3bf 8f6f 	isb	sy
 8014de6:	f3bf 8f4f 	dsb	sy
 8014dea:	61fb      	str	r3, [r7, #28]
}
 8014dec:	bf00      	nop
 8014dee:	bf00      	nop
 8014df0:	e7fd      	b.n	8014dee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014df2:	2350      	movs	r3, #80	@ 0x50
 8014df4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014df6:	697b      	ldr	r3, [r7, #20]
 8014df8:	2b50      	cmp	r3, #80	@ 0x50
 8014dfa:	d00b      	beq.n	8014e14 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e00:	f383 8811 	msr	BASEPRI, r3
 8014e04:	f3bf 8f6f 	isb	sy
 8014e08:	f3bf 8f4f 	dsb	sy
 8014e0c:	61bb      	str	r3, [r7, #24]
}
 8014e0e:	bf00      	nop
 8014e10:	bf00      	nop
 8014e12:	e7fd      	b.n	8014e10 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014e14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014e16:	683b      	ldr	r3, [r7, #0]
 8014e18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d00d      	beq.n	8014e3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e22:	2201      	movs	r2, #1
 8014e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014e28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e2e:	9300      	str	r3, [sp, #0]
 8014e30:	4613      	mov	r3, r2
 8014e32:	687a      	ldr	r2, [r7, #4]
 8014e34:	68b9      	ldr	r1, [r7, #8]
 8014e36:	68f8      	ldr	r0, [r7, #12]
 8014e38:	f000 f805 	bl	8014e46 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8014e3e:	4618      	mov	r0, r3
 8014e40:	3730      	adds	r7, #48	@ 0x30
 8014e42:	46bd      	mov	sp, r7
 8014e44:	bd80      	pop	{r7, pc}

08014e46 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014e46:	b580      	push	{r7, lr}
 8014e48:	b084      	sub	sp, #16
 8014e4a:	af00      	add	r7, sp, #0
 8014e4c:	60f8      	str	r0, [r7, #12]
 8014e4e:	60b9      	str	r1, [r7, #8]
 8014e50:	607a      	str	r2, [r7, #4]
 8014e52:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014e54:	68bb      	ldr	r3, [r7, #8]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d103      	bne.n	8014e62 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014e5a:	69bb      	ldr	r3, [r7, #24]
 8014e5c:	69ba      	ldr	r2, [r7, #24]
 8014e5e:	601a      	str	r2, [r3, #0]
 8014e60:	e002      	b.n	8014e68 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014e62:	69bb      	ldr	r3, [r7, #24]
 8014e64:	687a      	ldr	r2, [r7, #4]
 8014e66:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014e68:	69bb      	ldr	r3, [r7, #24]
 8014e6a:	68fa      	ldr	r2, [r7, #12]
 8014e6c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014e6e:	69bb      	ldr	r3, [r7, #24]
 8014e70:	68ba      	ldr	r2, [r7, #8]
 8014e72:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014e74:	2101      	movs	r1, #1
 8014e76:	69b8      	ldr	r0, [r7, #24]
 8014e78:	f7ff fefe 	bl	8014c78 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014e7c:	69bb      	ldr	r3, [r7, #24]
 8014e7e:	78fa      	ldrb	r2, [r7, #3]
 8014e80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014e84:	bf00      	nop
 8014e86:	3710      	adds	r7, #16
 8014e88:	46bd      	mov	sp, r7
 8014e8a:	bd80      	pop	{r7, pc}

08014e8c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8014e8c:	b590      	push	{r4, r7, lr}
 8014e8e:	b087      	sub	sp, #28
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d10b      	bne.n	8014eb6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8014e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ea2:	f383 8811 	msr	BASEPRI, r3
 8014ea6:	f3bf 8f6f 	isb	sy
 8014eaa:	f3bf 8f4f 	dsb	sy
 8014eae:	60fb      	str	r3, [r7, #12]
}
 8014eb0:	bf00      	nop
 8014eb2:	bf00      	nop
 8014eb4:	e7fd      	b.n	8014eb2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8014eb6:	693b      	ldr	r3, [r7, #16]
 8014eb8:	689c      	ldr	r4, [r3, #8]
 8014eba:	f001 fa65 	bl	8016388 <xTaskGetCurrentTaskHandle>
 8014ebe:	4603      	mov	r3, r0
 8014ec0:	429c      	cmp	r4, r3
 8014ec2:	d111      	bne.n	8014ee8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8014ec4:	693b      	ldr	r3, [r7, #16]
 8014ec6:	68db      	ldr	r3, [r3, #12]
 8014ec8:	1e5a      	subs	r2, r3, #1
 8014eca:	693b      	ldr	r3, [r7, #16]
 8014ecc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8014ece:	693b      	ldr	r3, [r7, #16]
 8014ed0:	68db      	ldr	r3, [r3, #12]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d105      	bne.n	8014ee2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8014ed6:	2300      	movs	r3, #0
 8014ed8:	2200      	movs	r2, #0
 8014eda:	2100      	movs	r1, #0
 8014edc:	6938      	ldr	r0, [r7, #16]
 8014ede:	f000 f80b 	bl	8014ef8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8014ee2:	2301      	movs	r3, #1
 8014ee4:	617b      	str	r3, [r7, #20]
 8014ee6:	e001      	b.n	8014eec <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8014ee8:	2300      	movs	r3, #0
 8014eea:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8014eec:	697b      	ldr	r3, [r7, #20]
	}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	371c      	adds	r7, #28
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	bd90      	pop	{r4, r7, pc}
	...

08014ef8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014ef8:	b580      	push	{r7, lr}
 8014efa:	b08e      	sub	sp, #56	@ 0x38
 8014efc:	af00      	add	r7, sp, #0
 8014efe:	60f8      	str	r0, [r7, #12]
 8014f00:	60b9      	str	r1, [r7, #8]
 8014f02:	607a      	str	r2, [r7, #4]
 8014f04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014f06:	2300      	movs	r3, #0
 8014f08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d10b      	bne.n	8014f2c <xQueueGenericSend+0x34>
	__asm volatile
 8014f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f18:	f383 8811 	msr	BASEPRI, r3
 8014f1c:	f3bf 8f6f 	isb	sy
 8014f20:	f3bf 8f4f 	dsb	sy
 8014f24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014f26:	bf00      	nop
 8014f28:	bf00      	nop
 8014f2a:	e7fd      	b.n	8014f28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014f2c:	68bb      	ldr	r3, [r7, #8]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d103      	bne.n	8014f3a <xQueueGenericSend+0x42>
 8014f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d101      	bne.n	8014f3e <xQueueGenericSend+0x46>
 8014f3a:	2301      	movs	r3, #1
 8014f3c:	e000      	b.n	8014f40 <xQueueGenericSend+0x48>
 8014f3e:	2300      	movs	r3, #0
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d10b      	bne.n	8014f5c <xQueueGenericSend+0x64>
	__asm volatile
 8014f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f48:	f383 8811 	msr	BASEPRI, r3
 8014f4c:	f3bf 8f6f 	isb	sy
 8014f50:	f3bf 8f4f 	dsb	sy
 8014f54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014f56:	bf00      	nop
 8014f58:	bf00      	nop
 8014f5a:	e7fd      	b.n	8014f58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	2b02      	cmp	r3, #2
 8014f60:	d103      	bne.n	8014f6a <xQueueGenericSend+0x72>
 8014f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f66:	2b01      	cmp	r3, #1
 8014f68:	d101      	bne.n	8014f6e <xQueueGenericSend+0x76>
 8014f6a:	2301      	movs	r3, #1
 8014f6c:	e000      	b.n	8014f70 <xQueueGenericSend+0x78>
 8014f6e:	2300      	movs	r3, #0
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d10b      	bne.n	8014f8c <xQueueGenericSend+0x94>
	__asm volatile
 8014f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f78:	f383 8811 	msr	BASEPRI, r3
 8014f7c:	f3bf 8f6f 	isb	sy
 8014f80:	f3bf 8f4f 	dsb	sy
 8014f84:	623b      	str	r3, [r7, #32]
}
 8014f86:	bf00      	nop
 8014f88:	bf00      	nop
 8014f8a:	e7fd      	b.n	8014f88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014f8c:	f001 fa0c 	bl	80163a8 <xTaskGetSchedulerState>
 8014f90:	4603      	mov	r3, r0
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d102      	bne.n	8014f9c <xQueueGenericSend+0xa4>
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d101      	bne.n	8014fa0 <xQueueGenericSend+0xa8>
 8014f9c:	2301      	movs	r3, #1
 8014f9e:	e000      	b.n	8014fa2 <xQueueGenericSend+0xaa>
 8014fa0:	2300      	movs	r3, #0
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d10b      	bne.n	8014fbe <xQueueGenericSend+0xc6>
	__asm volatile
 8014fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014faa:	f383 8811 	msr	BASEPRI, r3
 8014fae:	f3bf 8f6f 	isb	sy
 8014fb2:	f3bf 8f4f 	dsb	sy
 8014fb6:	61fb      	str	r3, [r7, #28]
}
 8014fb8:	bf00      	nop
 8014fba:	bf00      	nop
 8014fbc:	e7fd      	b.n	8014fba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014fbe:	f002 f823 	bl	8017008 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014fca:	429a      	cmp	r2, r3
 8014fcc:	d302      	bcc.n	8014fd4 <xQueueGenericSend+0xdc>
 8014fce:	683b      	ldr	r3, [r7, #0]
 8014fd0:	2b02      	cmp	r3, #2
 8014fd2:	d129      	bne.n	8015028 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014fd4:	683a      	ldr	r2, [r7, #0]
 8014fd6:	68b9      	ldr	r1, [r7, #8]
 8014fd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014fda:	f000 fa0f 	bl	80153fc <prvCopyDataToQueue>
 8014fde:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d010      	beq.n	801500a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fea:	3324      	adds	r3, #36	@ 0x24
 8014fec:	4618      	mov	r0, r3
 8014fee:	f001 f805 	bl	8015ffc <xTaskRemoveFromEventList>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d013      	beq.n	8015020 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014ff8:	4b3f      	ldr	r3, [pc, #252]	@ (80150f8 <xQueueGenericSend+0x200>)
 8014ffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ffe:	601a      	str	r2, [r3, #0]
 8015000:	f3bf 8f4f 	dsb	sy
 8015004:	f3bf 8f6f 	isb	sy
 8015008:	e00a      	b.n	8015020 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801500a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801500c:	2b00      	cmp	r3, #0
 801500e:	d007      	beq.n	8015020 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015010:	4b39      	ldr	r3, [pc, #228]	@ (80150f8 <xQueueGenericSend+0x200>)
 8015012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015016:	601a      	str	r2, [r3, #0]
 8015018:	f3bf 8f4f 	dsb	sy
 801501c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015020:	f002 f824 	bl	801706c <vPortExitCritical>
				return pdPASS;
 8015024:	2301      	movs	r3, #1
 8015026:	e063      	b.n	80150f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d103      	bne.n	8015036 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801502e:	f002 f81d 	bl	801706c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015032:	2300      	movs	r3, #0
 8015034:	e05c      	b.n	80150f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015038:	2b00      	cmp	r3, #0
 801503a:	d106      	bne.n	801504a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801503c:	f107 0314 	add.w	r3, r7, #20
 8015040:	4618      	mov	r0, r3
 8015042:	f001 f83f 	bl	80160c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015046:	2301      	movs	r3, #1
 8015048:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801504a:	f002 f80f 	bl	801706c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801504e:	f000 fda7 	bl	8015ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015052:	f001 ffd9 	bl	8017008 <vPortEnterCritical>
 8015056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801505c:	b25b      	sxtb	r3, r3
 801505e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015062:	d103      	bne.n	801506c <xQueueGenericSend+0x174>
 8015064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015066:	2200      	movs	r2, #0
 8015068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801506c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801506e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015072:	b25b      	sxtb	r3, r3
 8015074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015078:	d103      	bne.n	8015082 <xQueueGenericSend+0x18a>
 801507a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801507c:	2200      	movs	r2, #0
 801507e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015082:	f001 fff3 	bl	801706c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015086:	1d3a      	adds	r2, r7, #4
 8015088:	f107 0314 	add.w	r3, r7, #20
 801508c:	4611      	mov	r1, r2
 801508e:	4618      	mov	r0, r3
 8015090:	f001 f82e 	bl	80160f0 <xTaskCheckForTimeOut>
 8015094:	4603      	mov	r3, r0
 8015096:	2b00      	cmp	r3, #0
 8015098:	d124      	bne.n	80150e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801509a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801509c:	f000 faa6 	bl	80155ec <prvIsQueueFull>
 80150a0:	4603      	mov	r3, r0
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d018      	beq.n	80150d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80150a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150a8:	3310      	adds	r3, #16
 80150aa:	687a      	ldr	r2, [r7, #4]
 80150ac:	4611      	mov	r1, r2
 80150ae:	4618      	mov	r0, r3
 80150b0:	f000 ff52 	bl	8015f58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80150b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80150b6:	f000 fa31 	bl	801551c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80150ba:	f000 fd7f 	bl	8015bbc <xTaskResumeAll>
 80150be:	4603      	mov	r3, r0
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	f47f af7c 	bne.w	8014fbe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80150c6:	4b0c      	ldr	r3, [pc, #48]	@ (80150f8 <xQueueGenericSend+0x200>)
 80150c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150cc:	601a      	str	r2, [r3, #0]
 80150ce:	f3bf 8f4f 	dsb	sy
 80150d2:	f3bf 8f6f 	isb	sy
 80150d6:	e772      	b.n	8014fbe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80150d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80150da:	f000 fa1f 	bl	801551c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80150de:	f000 fd6d 	bl	8015bbc <xTaskResumeAll>
 80150e2:	e76c      	b.n	8014fbe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80150e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80150e6:	f000 fa19 	bl	801551c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80150ea:	f000 fd67 	bl	8015bbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80150ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80150f0:	4618      	mov	r0, r3
 80150f2:	3738      	adds	r7, #56	@ 0x38
 80150f4:	46bd      	mov	sp, r7
 80150f6:	bd80      	pop	{r7, pc}
 80150f8:	e000ed04 	.word	0xe000ed04

080150fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80150fc:	b580      	push	{r7, lr}
 80150fe:	b090      	sub	sp, #64	@ 0x40
 8015100:	af00      	add	r7, sp, #0
 8015102:	60f8      	str	r0, [r7, #12]
 8015104:	60b9      	str	r1, [r7, #8]
 8015106:	607a      	str	r2, [r7, #4]
 8015108:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015110:	2b00      	cmp	r3, #0
 8015112:	d10b      	bne.n	801512c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8015114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015118:	f383 8811 	msr	BASEPRI, r3
 801511c:	f3bf 8f6f 	isb	sy
 8015120:	f3bf 8f4f 	dsb	sy
 8015124:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015126:	bf00      	nop
 8015128:	bf00      	nop
 801512a:	e7fd      	b.n	8015128 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801512c:	68bb      	ldr	r3, [r7, #8]
 801512e:	2b00      	cmp	r3, #0
 8015130:	d103      	bne.n	801513a <xQueueGenericSendFromISR+0x3e>
 8015132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015136:	2b00      	cmp	r3, #0
 8015138:	d101      	bne.n	801513e <xQueueGenericSendFromISR+0x42>
 801513a:	2301      	movs	r3, #1
 801513c:	e000      	b.n	8015140 <xQueueGenericSendFromISR+0x44>
 801513e:	2300      	movs	r3, #0
 8015140:	2b00      	cmp	r3, #0
 8015142:	d10b      	bne.n	801515c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8015144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015148:	f383 8811 	msr	BASEPRI, r3
 801514c:	f3bf 8f6f 	isb	sy
 8015150:	f3bf 8f4f 	dsb	sy
 8015154:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015156:	bf00      	nop
 8015158:	bf00      	nop
 801515a:	e7fd      	b.n	8015158 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801515c:	683b      	ldr	r3, [r7, #0]
 801515e:	2b02      	cmp	r3, #2
 8015160:	d103      	bne.n	801516a <xQueueGenericSendFromISR+0x6e>
 8015162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015166:	2b01      	cmp	r3, #1
 8015168:	d101      	bne.n	801516e <xQueueGenericSendFromISR+0x72>
 801516a:	2301      	movs	r3, #1
 801516c:	e000      	b.n	8015170 <xQueueGenericSendFromISR+0x74>
 801516e:	2300      	movs	r3, #0
 8015170:	2b00      	cmp	r3, #0
 8015172:	d10b      	bne.n	801518c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8015174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015178:	f383 8811 	msr	BASEPRI, r3
 801517c:	f3bf 8f6f 	isb	sy
 8015180:	f3bf 8f4f 	dsb	sy
 8015184:	623b      	str	r3, [r7, #32]
}
 8015186:	bf00      	nop
 8015188:	bf00      	nop
 801518a:	e7fd      	b.n	8015188 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801518c:	f002 f81c 	bl	80171c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015190:	f3ef 8211 	mrs	r2, BASEPRI
 8015194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015198:	f383 8811 	msr	BASEPRI, r3
 801519c:	f3bf 8f6f 	isb	sy
 80151a0:	f3bf 8f4f 	dsb	sy
 80151a4:	61fa      	str	r2, [r7, #28]
 80151a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80151a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80151aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80151ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80151b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80151b4:	429a      	cmp	r2, r3
 80151b6:	d302      	bcc.n	80151be <xQueueGenericSendFromISR+0xc2>
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	2b02      	cmp	r3, #2
 80151bc:	d12f      	bne.n	801521e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80151be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80151c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80151c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80151cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80151ce:	683a      	ldr	r2, [r7, #0]
 80151d0:	68b9      	ldr	r1, [r7, #8]
 80151d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80151d4:	f000 f912 	bl	80153fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80151d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80151dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151e0:	d112      	bne.n	8015208 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80151e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d016      	beq.n	8015218 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80151ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151ec:	3324      	adds	r3, #36	@ 0x24
 80151ee:	4618      	mov	r0, r3
 80151f0:	f000 ff04 	bl	8015ffc <xTaskRemoveFromEventList>
 80151f4:	4603      	mov	r3, r0
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d00e      	beq.n	8015218 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d00b      	beq.n	8015218 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2201      	movs	r2, #1
 8015204:	601a      	str	r2, [r3, #0]
 8015206:	e007      	b.n	8015218 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015208:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801520c:	3301      	adds	r3, #1
 801520e:	b2db      	uxtb	r3, r3
 8015210:	b25a      	sxtb	r2, r3
 8015212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015214:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015218:	2301      	movs	r3, #1
 801521a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801521c:	e001      	b.n	8015222 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801521e:	2300      	movs	r3, #0
 8015220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015224:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015226:	697b      	ldr	r3, [r7, #20]
 8015228:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801522c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801522e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8015230:	4618      	mov	r0, r3
 8015232:	3740      	adds	r7, #64	@ 0x40
 8015234:	46bd      	mov	sp, r7
 8015236:	bd80      	pop	{r7, pc}

08015238 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b08c      	sub	sp, #48	@ 0x30
 801523c:	af00      	add	r7, sp, #0
 801523e:	60f8      	str	r0, [r7, #12]
 8015240:	60b9      	str	r1, [r7, #8]
 8015242:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015244:	2300      	movs	r3, #0
 8015246:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015248:	68fb      	ldr	r3, [r7, #12]
 801524a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801524e:	2b00      	cmp	r3, #0
 8015250:	d10b      	bne.n	801526a <xQueueReceive+0x32>
	__asm volatile
 8015252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015256:	f383 8811 	msr	BASEPRI, r3
 801525a:	f3bf 8f6f 	isb	sy
 801525e:	f3bf 8f4f 	dsb	sy
 8015262:	623b      	str	r3, [r7, #32]
}
 8015264:	bf00      	nop
 8015266:	bf00      	nop
 8015268:	e7fd      	b.n	8015266 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801526a:	68bb      	ldr	r3, [r7, #8]
 801526c:	2b00      	cmp	r3, #0
 801526e:	d103      	bne.n	8015278 <xQueueReceive+0x40>
 8015270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015274:	2b00      	cmp	r3, #0
 8015276:	d101      	bne.n	801527c <xQueueReceive+0x44>
 8015278:	2301      	movs	r3, #1
 801527a:	e000      	b.n	801527e <xQueueReceive+0x46>
 801527c:	2300      	movs	r3, #0
 801527e:	2b00      	cmp	r3, #0
 8015280:	d10b      	bne.n	801529a <xQueueReceive+0x62>
	__asm volatile
 8015282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015286:	f383 8811 	msr	BASEPRI, r3
 801528a:	f3bf 8f6f 	isb	sy
 801528e:	f3bf 8f4f 	dsb	sy
 8015292:	61fb      	str	r3, [r7, #28]
}
 8015294:	bf00      	nop
 8015296:	bf00      	nop
 8015298:	e7fd      	b.n	8015296 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801529a:	f001 f885 	bl	80163a8 <xTaskGetSchedulerState>
 801529e:	4603      	mov	r3, r0
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d102      	bne.n	80152aa <xQueueReceive+0x72>
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d101      	bne.n	80152ae <xQueueReceive+0x76>
 80152aa:	2301      	movs	r3, #1
 80152ac:	e000      	b.n	80152b0 <xQueueReceive+0x78>
 80152ae:	2300      	movs	r3, #0
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d10b      	bne.n	80152cc <xQueueReceive+0x94>
	__asm volatile
 80152b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152b8:	f383 8811 	msr	BASEPRI, r3
 80152bc:	f3bf 8f6f 	isb	sy
 80152c0:	f3bf 8f4f 	dsb	sy
 80152c4:	61bb      	str	r3, [r7, #24]
}
 80152c6:	bf00      	nop
 80152c8:	bf00      	nop
 80152ca:	e7fd      	b.n	80152c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80152cc:	f001 fe9c 	bl	8017008 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80152d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80152d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d01f      	beq.n	801531c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80152dc:	68b9      	ldr	r1, [r7, #8]
 80152de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80152e0:	f000 f8f6 	bl	80154d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80152e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152e6:	1e5a      	subs	r2, r3, #1
 80152e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80152ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152ee:	691b      	ldr	r3, [r3, #16]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d00f      	beq.n	8015314 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80152f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152f6:	3310      	adds	r3, #16
 80152f8:	4618      	mov	r0, r3
 80152fa:	f000 fe7f 	bl	8015ffc <xTaskRemoveFromEventList>
 80152fe:	4603      	mov	r3, r0
 8015300:	2b00      	cmp	r3, #0
 8015302:	d007      	beq.n	8015314 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015304:	4b3c      	ldr	r3, [pc, #240]	@ (80153f8 <xQueueReceive+0x1c0>)
 8015306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801530a:	601a      	str	r2, [r3, #0]
 801530c:	f3bf 8f4f 	dsb	sy
 8015310:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015314:	f001 feaa 	bl	801706c <vPortExitCritical>
				return pdPASS;
 8015318:	2301      	movs	r3, #1
 801531a:	e069      	b.n	80153f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d103      	bne.n	801532a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015322:	f001 fea3 	bl	801706c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015326:	2300      	movs	r3, #0
 8015328:	e062      	b.n	80153f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801532a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801532c:	2b00      	cmp	r3, #0
 801532e:	d106      	bne.n	801533e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015330:	f107 0310 	add.w	r3, r7, #16
 8015334:	4618      	mov	r0, r3
 8015336:	f000 fec5 	bl	80160c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801533a:	2301      	movs	r3, #1
 801533c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801533e:	f001 fe95 	bl	801706c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015342:	f000 fc2d 	bl	8015ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015346:	f001 fe5f 	bl	8017008 <vPortEnterCritical>
 801534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801534c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015350:	b25b      	sxtb	r3, r3
 8015352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015356:	d103      	bne.n	8015360 <xQueueReceive+0x128>
 8015358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801535a:	2200      	movs	r2, #0
 801535c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015362:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015366:	b25b      	sxtb	r3, r3
 8015368:	f1b3 3fff 	cmp.w	r3, #4294967295
 801536c:	d103      	bne.n	8015376 <xQueueReceive+0x13e>
 801536e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015370:	2200      	movs	r2, #0
 8015372:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015376:	f001 fe79 	bl	801706c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801537a:	1d3a      	adds	r2, r7, #4
 801537c:	f107 0310 	add.w	r3, r7, #16
 8015380:	4611      	mov	r1, r2
 8015382:	4618      	mov	r0, r3
 8015384:	f000 feb4 	bl	80160f0 <xTaskCheckForTimeOut>
 8015388:	4603      	mov	r3, r0
 801538a:	2b00      	cmp	r3, #0
 801538c:	d123      	bne.n	80153d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801538e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015390:	f000 f916 	bl	80155c0 <prvIsQueueEmpty>
 8015394:	4603      	mov	r3, r0
 8015396:	2b00      	cmp	r3, #0
 8015398:	d017      	beq.n	80153ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801539a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801539c:	3324      	adds	r3, #36	@ 0x24
 801539e:	687a      	ldr	r2, [r7, #4]
 80153a0:	4611      	mov	r1, r2
 80153a2:	4618      	mov	r0, r3
 80153a4:	f000 fdd8 	bl	8015f58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80153a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80153aa:	f000 f8b7 	bl	801551c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80153ae:	f000 fc05 	bl	8015bbc <xTaskResumeAll>
 80153b2:	4603      	mov	r3, r0
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d189      	bne.n	80152cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80153b8:	4b0f      	ldr	r3, [pc, #60]	@ (80153f8 <xQueueReceive+0x1c0>)
 80153ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80153be:	601a      	str	r2, [r3, #0]
 80153c0:	f3bf 8f4f 	dsb	sy
 80153c4:	f3bf 8f6f 	isb	sy
 80153c8:	e780      	b.n	80152cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80153ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80153cc:	f000 f8a6 	bl	801551c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80153d0:	f000 fbf4 	bl	8015bbc <xTaskResumeAll>
 80153d4:	e77a      	b.n	80152cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80153d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80153d8:	f000 f8a0 	bl	801551c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80153dc:	f000 fbee 	bl	8015bbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80153e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80153e2:	f000 f8ed 	bl	80155c0 <prvIsQueueEmpty>
 80153e6:	4603      	mov	r3, r0
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	f43f af6f 	beq.w	80152cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80153ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80153f0:	4618      	mov	r0, r3
 80153f2:	3730      	adds	r7, #48	@ 0x30
 80153f4:	46bd      	mov	sp, r7
 80153f6:	bd80      	pop	{r7, pc}
 80153f8:	e000ed04 	.word	0xe000ed04

080153fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80153fc:	b580      	push	{r7, lr}
 80153fe:	b086      	sub	sp, #24
 8015400:	af00      	add	r7, sp, #0
 8015402:	60f8      	str	r0, [r7, #12]
 8015404:	60b9      	str	r1, [r7, #8]
 8015406:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015408:	2300      	movs	r3, #0
 801540a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015410:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015416:	2b00      	cmp	r3, #0
 8015418:	d10d      	bne.n	8015436 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	681b      	ldr	r3, [r3, #0]
 801541e:	2b00      	cmp	r3, #0
 8015420:	d14d      	bne.n	80154be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	689b      	ldr	r3, [r3, #8]
 8015426:	4618      	mov	r0, r3
 8015428:	f000 ffdc 	bl	80163e4 <xTaskPriorityDisinherit>
 801542c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	2200      	movs	r2, #0
 8015432:	609a      	str	r2, [r3, #8]
 8015434:	e043      	b.n	80154be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d119      	bne.n	8015470 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	6858      	ldr	r0, [r3, #4]
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015444:	461a      	mov	r2, r3
 8015446:	68b9      	ldr	r1, [r7, #8]
 8015448:	f003 f8a7 	bl	801859a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801544c:	68fb      	ldr	r3, [r7, #12]
 801544e:	685a      	ldr	r2, [r3, #4]
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015454:	441a      	add	r2, r3
 8015456:	68fb      	ldr	r3, [r7, #12]
 8015458:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	685a      	ldr	r2, [r3, #4]
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	689b      	ldr	r3, [r3, #8]
 8015462:	429a      	cmp	r2, r3
 8015464:	d32b      	bcc.n	80154be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	681a      	ldr	r2, [r3, #0]
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	605a      	str	r2, [r3, #4]
 801546e:	e026      	b.n	80154be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	68d8      	ldr	r0, [r3, #12]
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015478:	461a      	mov	r2, r3
 801547a:	68b9      	ldr	r1, [r7, #8]
 801547c:	f003 f88d 	bl	801859a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	68da      	ldr	r2, [r3, #12]
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015488:	425b      	negs	r3, r3
 801548a:	441a      	add	r2, r3
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	68da      	ldr	r2, [r3, #12]
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	681b      	ldr	r3, [r3, #0]
 8015498:	429a      	cmp	r2, r3
 801549a:	d207      	bcs.n	80154ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	689a      	ldr	r2, [r3, #8]
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154a4:	425b      	negs	r3, r3
 80154a6:	441a      	add	r2, r3
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	2b02      	cmp	r3, #2
 80154b0:	d105      	bne.n	80154be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80154b2:	693b      	ldr	r3, [r7, #16]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d002      	beq.n	80154be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80154b8:	693b      	ldr	r3, [r7, #16]
 80154ba:	3b01      	subs	r3, #1
 80154bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80154be:	693b      	ldr	r3, [r7, #16]
 80154c0:	1c5a      	adds	r2, r3, #1
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80154c6:	697b      	ldr	r3, [r7, #20]
}
 80154c8:	4618      	mov	r0, r3
 80154ca:	3718      	adds	r7, #24
 80154cc:	46bd      	mov	sp, r7
 80154ce:	bd80      	pop	{r7, pc}

080154d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80154d0:	b580      	push	{r7, lr}
 80154d2:	b082      	sub	sp, #8
 80154d4:	af00      	add	r7, sp, #0
 80154d6:	6078      	str	r0, [r7, #4]
 80154d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d018      	beq.n	8015514 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	68da      	ldr	r2, [r3, #12]
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154ea:	441a      	add	r2, r3
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	68da      	ldr	r2, [r3, #12]
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	689b      	ldr	r3, [r3, #8]
 80154f8:	429a      	cmp	r2, r3
 80154fa:	d303      	bcc.n	8015504 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	681a      	ldr	r2, [r3, #0]
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	68d9      	ldr	r1, [r3, #12]
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801550c:	461a      	mov	r2, r3
 801550e:	6838      	ldr	r0, [r7, #0]
 8015510:	f003 f843 	bl	801859a <memcpy>
	}
}
 8015514:	bf00      	nop
 8015516:	3708      	adds	r7, #8
 8015518:	46bd      	mov	sp, r7
 801551a:	bd80      	pop	{r7, pc}

0801551c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801551c:	b580      	push	{r7, lr}
 801551e:	b084      	sub	sp, #16
 8015520:	af00      	add	r7, sp, #0
 8015522:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015524:	f001 fd70 	bl	8017008 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801552e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015530:	e011      	b.n	8015556 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015536:	2b00      	cmp	r3, #0
 8015538:	d012      	beq.n	8015560 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	3324      	adds	r3, #36	@ 0x24
 801553e:	4618      	mov	r0, r3
 8015540:	f000 fd5c 	bl	8015ffc <xTaskRemoveFromEventList>
 8015544:	4603      	mov	r3, r0
 8015546:	2b00      	cmp	r3, #0
 8015548:	d001      	beq.n	801554e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801554a:	f000 fe35 	bl	80161b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801554e:	7bfb      	ldrb	r3, [r7, #15]
 8015550:	3b01      	subs	r3, #1
 8015552:	b2db      	uxtb	r3, r3
 8015554:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801555a:	2b00      	cmp	r3, #0
 801555c:	dce9      	bgt.n	8015532 <prvUnlockQueue+0x16>
 801555e:	e000      	b.n	8015562 <prvUnlockQueue+0x46>
					break;
 8015560:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	22ff      	movs	r2, #255	@ 0xff
 8015566:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801556a:	f001 fd7f 	bl	801706c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801556e:	f001 fd4b 	bl	8017008 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015578:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801557a:	e011      	b.n	80155a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	691b      	ldr	r3, [r3, #16]
 8015580:	2b00      	cmp	r3, #0
 8015582:	d012      	beq.n	80155aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	3310      	adds	r3, #16
 8015588:	4618      	mov	r0, r3
 801558a:	f000 fd37 	bl	8015ffc <xTaskRemoveFromEventList>
 801558e:	4603      	mov	r3, r0
 8015590:	2b00      	cmp	r3, #0
 8015592:	d001      	beq.n	8015598 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015594:	f000 fe10 	bl	80161b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015598:	7bbb      	ldrb	r3, [r7, #14]
 801559a:	3b01      	subs	r3, #1
 801559c:	b2db      	uxtb	r3, r3
 801559e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80155a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	dce9      	bgt.n	801557c <prvUnlockQueue+0x60>
 80155a8:	e000      	b.n	80155ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80155aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	22ff      	movs	r2, #255	@ 0xff
 80155b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80155b4:	f001 fd5a 	bl	801706c <vPortExitCritical>
}
 80155b8:	bf00      	nop
 80155ba:	3710      	adds	r7, #16
 80155bc:	46bd      	mov	sp, r7
 80155be:	bd80      	pop	{r7, pc}

080155c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b084      	sub	sp, #16
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80155c8:	f001 fd1e 	bl	8017008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d102      	bne.n	80155da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80155d4:	2301      	movs	r3, #1
 80155d6:	60fb      	str	r3, [r7, #12]
 80155d8:	e001      	b.n	80155de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80155da:	2300      	movs	r3, #0
 80155dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80155de:	f001 fd45 	bl	801706c <vPortExitCritical>

	return xReturn;
 80155e2:	68fb      	ldr	r3, [r7, #12]
}
 80155e4:	4618      	mov	r0, r3
 80155e6:	3710      	adds	r7, #16
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}

080155ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b084      	sub	sp, #16
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80155f4:	f001 fd08 	bl	8017008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015600:	429a      	cmp	r2, r3
 8015602:	d102      	bne.n	801560a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015604:	2301      	movs	r3, #1
 8015606:	60fb      	str	r3, [r7, #12]
 8015608:	e001      	b.n	801560e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801560a:	2300      	movs	r3, #0
 801560c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801560e:	f001 fd2d 	bl	801706c <vPortExitCritical>

	return xReturn;
 8015612:	68fb      	ldr	r3, [r7, #12]
}
 8015614:	4618      	mov	r0, r3
 8015616:	3710      	adds	r7, #16
 8015618:	46bd      	mov	sp, r7
 801561a:	bd80      	pop	{r7, pc}

0801561c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801561c:	b480      	push	{r7}
 801561e:	b085      	sub	sp, #20
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
 8015624:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015626:	2300      	movs	r3, #0
 8015628:	60fb      	str	r3, [r7, #12]
 801562a:	e014      	b.n	8015656 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801562c:	4a0f      	ldr	r2, [pc, #60]	@ (801566c <vQueueAddToRegistry+0x50>)
 801562e:	68fb      	ldr	r3, [r7, #12]
 8015630:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015634:	2b00      	cmp	r3, #0
 8015636:	d10b      	bne.n	8015650 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015638:	490c      	ldr	r1, [pc, #48]	@ (801566c <vQueueAddToRegistry+0x50>)
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	683a      	ldr	r2, [r7, #0]
 801563e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8015642:	4a0a      	ldr	r2, [pc, #40]	@ (801566c <vQueueAddToRegistry+0x50>)
 8015644:	68fb      	ldr	r3, [r7, #12]
 8015646:	00db      	lsls	r3, r3, #3
 8015648:	4413      	add	r3, r2
 801564a:	687a      	ldr	r2, [r7, #4]
 801564c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801564e:	e006      	b.n	801565e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	3301      	adds	r3, #1
 8015654:	60fb      	str	r3, [r7, #12]
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	2b07      	cmp	r3, #7
 801565a:	d9e7      	bls.n	801562c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801565c:	bf00      	nop
 801565e:	bf00      	nop
 8015660:	3714      	adds	r7, #20
 8015662:	46bd      	mov	sp, r7
 8015664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015668:	4770      	bx	lr
 801566a:	bf00      	nop
 801566c:	240027d0 	.word	0x240027d0

08015670 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015670:	b580      	push	{r7, lr}
 8015672:	b086      	sub	sp, #24
 8015674:	af00      	add	r7, sp, #0
 8015676:	60f8      	str	r0, [r7, #12]
 8015678:	60b9      	str	r1, [r7, #8]
 801567a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8015680:	f001 fcc2 	bl	8017008 <vPortEnterCritical>
 8015684:	697b      	ldr	r3, [r7, #20]
 8015686:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801568a:	b25b      	sxtb	r3, r3
 801568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015690:	d103      	bne.n	801569a <vQueueWaitForMessageRestricted+0x2a>
 8015692:	697b      	ldr	r3, [r7, #20]
 8015694:	2200      	movs	r2, #0
 8015696:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801569a:	697b      	ldr	r3, [r7, #20]
 801569c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80156a0:	b25b      	sxtb	r3, r3
 80156a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156a6:	d103      	bne.n	80156b0 <vQueueWaitForMessageRestricted+0x40>
 80156a8:	697b      	ldr	r3, [r7, #20]
 80156aa:	2200      	movs	r2, #0
 80156ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80156b0:	f001 fcdc 	bl	801706c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80156b4:	697b      	ldr	r3, [r7, #20]
 80156b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d106      	bne.n	80156ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80156bc:	697b      	ldr	r3, [r7, #20]
 80156be:	3324      	adds	r3, #36	@ 0x24
 80156c0:	687a      	ldr	r2, [r7, #4]
 80156c2:	68b9      	ldr	r1, [r7, #8]
 80156c4:	4618      	mov	r0, r3
 80156c6:	f000 fc6d 	bl	8015fa4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80156ca:	6978      	ldr	r0, [r7, #20]
 80156cc:	f7ff ff26 	bl	801551c <prvUnlockQueue>
	}
 80156d0:	bf00      	nop
 80156d2:	3718      	adds	r7, #24
 80156d4:	46bd      	mov	sp, r7
 80156d6:	bd80      	pop	{r7, pc}

080156d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80156d8:	b580      	push	{r7, lr}
 80156da:	b08e      	sub	sp, #56	@ 0x38
 80156dc:	af04      	add	r7, sp, #16
 80156de:	60f8      	str	r0, [r7, #12]
 80156e0:	60b9      	str	r1, [r7, #8]
 80156e2:	607a      	str	r2, [r7, #4]
 80156e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80156e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d10b      	bne.n	8015704 <xTaskCreateStatic+0x2c>
	__asm volatile
 80156ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f0:	f383 8811 	msr	BASEPRI, r3
 80156f4:	f3bf 8f6f 	isb	sy
 80156f8:	f3bf 8f4f 	dsb	sy
 80156fc:	623b      	str	r3, [r7, #32]
}
 80156fe:	bf00      	nop
 8015700:	bf00      	nop
 8015702:	e7fd      	b.n	8015700 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015706:	2b00      	cmp	r3, #0
 8015708:	d10b      	bne.n	8015722 <xTaskCreateStatic+0x4a>
	__asm volatile
 801570a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801570e:	f383 8811 	msr	BASEPRI, r3
 8015712:	f3bf 8f6f 	isb	sy
 8015716:	f3bf 8f4f 	dsb	sy
 801571a:	61fb      	str	r3, [r7, #28]
}
 801571c:	bf00      	nop
 801571e:	bf00      	nop
 8015720:	e7fd      	b.n	801571e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015722:	23a8      	movs	r3, #168	@ 0xa8
 8015724:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015726:	693b      	ldr	r3, [r7, #16]
 8015728:	2ba8      	cmp	r3, #168	@ 0xa8
 801572a:	d00b      	beq.n	8015744 <xTaskCreateStatic+0x6c>
	__asm volatile
 801572c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015730:	f383 8811 	msr	BASEPRI, r3
 8015734:	f3bf 8f6f 	isb	sy
 8015738:	f3bf 8f4f 	dsb	sy
 801573c:	61bb      	str	r3, [r7, #24]
}
 801573e:	bf00      	nop
 8015740:	bf00      	nop
 8015742:	e7fd      	b.n	8015740 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015744:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015748:	2b00      	cmp	r3, #0
 801574a:	d01e      	beq.n	801578a <xTaskCreateStatic+0xb2>
 801574c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801574e:	2b00      	cmp	r3, #0
 8015750:	d01b      	beq.n	801578a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015754:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015758:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801575a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801575c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801575e:	2202      	movs	r2, #2
 8015760:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015764:	2300      	movs	r3, #0
 8015766:	9303      	str	r3, [sp, #12]
 8015768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801576a:	9302      	str	r3, [sp, #8]
 801576c:	f107 0314 	add.w	r3, r7, #20
 8015770:	9301      	str	r3, [sp, #4]
 8015772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015774:	9300      	str	r3, [sp, #0]
 8015776:	683b      	ldr	r3, [r7, #0]
 8015778:	687a      	ldr	r2, [r7, #4]
 801577a:	68b9      	ldr	r1, [r7, #8]
 801577c:	68f8      	ldr	r0, [r7, #12]
 801577e:	f000 f851 	bl	8015824 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015782:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015784:	f000 f8f6 	bl	8015974 <prvAddNewTaskToReadyList>
 8015788:	e001      	b.n	801578e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801578a:	2300      	movs	r3, #0
 801578c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801578e:	697b      	ldr	r3, [r7, #20]
	}
 8015790:	4618      	mov	r0, r3
 8015792:	3728      	adds	r7, #40	@ 0x28
 8015794:	46bd      	mov	sp, r7
 8015796:	bd80      	pop	{r7, pc}

08015798 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015798:	b580      	push	{r7, lr}
 801579a:	b08c      	sub	sp, #48	@ 0x30
 801579c:	af04      	add	r7, sp, #16
 801579e:	60f8      	str	r0, [r7, #12]
 80157a0:	60b9      	str	r1, [r7, #8]
 80157a2:	603b      	str	r3, [r7, #0]
 80157a4:	4613      	mov	r3, r2
 80157a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80157a8:	88fb      	ldrh	r3, [r7, #6]
 80157aa:	009b      	lsls	r3, r3, #2
 80157ac:	4618      	mov	r0, r3
 80157ae:	f001 fd4d 	bl	801724c <pvPortMalloc>
 80157b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80157b4:	697b      	ldr	r3, [r7, #20]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d00e      	beq.n	80157d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80157ba:	20a8      	movs	r0, #168	@ 0xa8
 80157bc:	f001 fd46 	bl	801724c <pvPortMalloc>
 80157c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80157c2:	69fb      	ldr	r3, [r7, #28]
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d003      	beq.n	80157d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80157c8:	69fb      	ldr	r3, [r7, #28]
 80157ca:	697a      	ldr	r2, [r7, #20]
 80157cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80157ce:	e005      	b.n	80157dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80157d0:	6978      	ldr	r0, [r7, #20]
 80157d2:	f001 fe09 	bl	80173e8 <vPortFree>
 80157d6:	e001      	b.n	80157dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80157d8:	2300      	movs	r3, #0
 80157da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80157dc:	69fb      	ldr	r3, [r7, #28]
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d017      	beq.n	8015812 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80157e2:	69fb      	ldr	r3, [r7, #28]
 80157e4:	2200      	movs	r2, #0
 80157e6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80157ea:	88fa      	ldrh	r2, [r7, #6]
 80157ec:	2300      	movs	r3, #0
 80157ee:	9303      	str	r3, [sp, #12]
 80157f0:	69fb      	ldr	r3, [r7, #28]
 80157f2:	9302      	str	r3, [sp, #8]
 80157f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157f6:	9301      	str	r3, [sp, #4]
 80157f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157fa:	9300      	str	r3, [sp, #0]
 80157fc:	683b      	ldr	r3, [r7, #0]
 80157fe:	68b9      	ldr	r1, [r7, #8]
 8015800:	68f8      	ldr	r0, [r7, #12]
 8015802:	f000 f80f 	bl	8015824 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015806:	69f8      	ldr	r0, [r7, #28]
 8015808:	f000 f8b4 	bl	8015974 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801580c:	2301      	movs	r3, #1
 801580e:	61bb      	str	r3, [r7, #24]
 8015810:	e002      	b.n	8015818 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015812:	f04f 33ff 	mov.w	r3, #4294967295
 8015816:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015818:	69bb      	ldr	r3, [r7, #24]
	}
 801581a:	4618      	mov	r0, r3
 801581c:	3720      	adds	r7, #32
 801581e:	46bd      	mov	sp, r7
 8015820:	bd80      	pop	{r7, pc}
	...

08015824 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015824:	b580      	push	{r7, lr}
 8015826:	b088      	sub	sp, #32
 8015828:	af00      	add	r7, sp, #0
 801582a:	60f8      	str	r0, [r7, #12]
 801582c:	60b9      	str	r1, [r7, #8]
 801582e:	607a      	str	r2, [r7, #4]
 8015830:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015834:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	009b      	lsls	r3, r3, #2
 801583a:	461a      	mov	r2, r3
 801583c:	21a5      	movs	r1, #165	@ 0xa5
 801583e:	f002 fdaf 	bl	80183a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015844:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015846:	6879      	ldr	r1, [r7, #4]
 8015848:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801584c:	440b      	add	r3, r1
 801584e:	009b      	lsls	r3, r3, #2
 8015850:	4413      	add	r3, r2
 8015852:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015854:	69bb      	ldr	r3, [r7, #24]
 8015856:	f023 0307 	bic.w	r3, r3, #7
 801585a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801585c:	69bb      	ldr	r3, [r7, #24]
 801585e:	f003 0307 	and.w	r3, r3, #7
 8015862:	2b00      	cmp	r3, #0
 8015864:	d00b      	beq.n	801587e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8015866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801586a:	f383 8811 	msr	BASEPRI, r3
 801586e:	f3bf 8f6f 	isb	sy
 8015872:	f3bf 8f4f 	dsb	sy
 8015876:	617b      	str	r3, [r7, #20]
}
 8015878:	bf00      	nop
 801587a:	bf00      	nop
 801587c:	e7fd      	b.n	801587a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801587e:	68bb      	ldr	r3, [r7, #8]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d01f      	beq.n	80158c4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015884:	2300      	movs	r3, #0
 8015886:	61fb      	str	r3, [r7, #28]
 8015888:	e012      	b.n	80158b0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801588a:	68ba      	ldr	r2, [r7, #8]
 801588c:	69fb      	ldr	r3, [r7, #28]
 801588e:	4413      	add	r3, r2
 8015890:	7819      	ldrb	r1, [r3, #0]
 8015892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015894:	69fb      	ldr	r3, [r7, #28]
 8015896:	4413      	add	r3, r2
 8015898:	3334      	adds	r3, #52	@ 0x34
 801589a:	460a      	mov	r2, r1
 801589c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801589e:	68ba      	ldr	r2, [r7, #8]
 80158a0:	69fb      	ldr	r3, [r7, #28]
 80158a2:	4413      	add	r3, r2
 80158a4:	781b      	ldrb	r3, [r3, #0]
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d006      	beq.n	80158b8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80158aa:	69fb      	ldr	r3, [r7, #28]
 80158ac:	3301      	adds	r3, #1
 80158ae:	61fb      	str	r3, [r7, #28]
 80158b0:	69fb      	ldr	r3, [r7, #28]
 80158b2:	2b0f      	cmp	r3, #15
 80158b4:	d9e9      	bls.n	801588a <prvInitialiseNewTask+0x66>
 80158b6:	e000      	b.n	80158ba <prvInitialiseNewTask+0x96>
			{
				break;
 80158b8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80158ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158bc:	2200      	movs	r2, #0
 80158be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80158c2:	e003      	b.n	80158cc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80158c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158c6:	2200      	movs	r2, #0
 80158c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80158cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158ce:	2b37      	cmp	r3, #55	@ 0x37
 80158d0:	d901      	bls.n	80158d6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80158d2:	2337      	movs	r3, #55	@ 0x37
 80158d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80158d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80158da:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80158dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80158e0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80158e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158e4:	2200      	movs	r2, #0
 80158e6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80158e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158ea:	3304      	adds	r3, #4
 80158ec:	4618      	mov	r0, r3
 80158ee:	f7ff f92f 	bl	8014b50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80158f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158f4:	3318      	adds	r3, #24
 80158f6:	4618      	mov	r0, r3
 80158f8:	f7ff f92a 	bl	8014b50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80158fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015900:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015904:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801590a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801590c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801590e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015910:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015914:	2200      	movs	r2, #0
 8015916:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801591c:	2200      	movs	r2, #0
 801591e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015924:	3354      	adds	r3, #84	@ 0x54
 8015926:	224c      	movs	r2, #76	@ 0x4c
 8015928:	2100      	movs	r1, #0
 801592a:	4618      	mov	r0, r3
 801592c:	f002 fd38 	bl	80183a0 <memset>
 8015930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015932:	4a0d      	ldr	r2, [pc, #52]	@ (8015968 <prvInitialiseNewTask+0x144>)
 8015934:	659a      	str	r2, [r3, #88]	@ 0x58
 8015936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015938:	4a0c      	ldr	r2, [pc, #48]	@ (801596c <prvInitialiseNewTask+0x148>)
 801593a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801593c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801593e:	4a0c      	ldr	r2, [pc, #48]	@ (8015970 <prvInitialiseNewTask+0x14c>)
 8015940:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015942:	683a      	ldr	r2, [r7, #0]
 8015944:	68f9      	ldr	r1, [r7, #12]
 8015946:	69b8      	ldr	r0, [r7, #24]
 8015948:	f001 fa2a 	bl	8016da0 <pxPortInitialiseStack>
 801594c:	4602      	mov	r2, r0
 801594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015950:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015954:	2b00      	cmp	r3, #0
 8015956:	d002      	beq.n	801595e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801595a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801595c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801595e:	bf00      	nop
 8015960:	3720      	adds	r7, #32
 8015962:	46bd      	mov	sp, r7
 8015964:	bd80      	pop	{r7, pc}
 8015966:	bf00      	nop
 8015968:	2400f574 	.word	0x2400f574
 801596c:	2400f5dc 	.word	0x2400f5dc
 8015970:	2400f644 	.word	0x2400f644

08015974 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b082      	sub	sp, #8
 8015978:	af00      	add	r7, sp, #0
 801597a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801597c:	f001 fb44 	bl	8017008 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015980:	4b2d      	ldr	r3, [pc, #180]	@ (8015a38 <prvAddNewTaskToReadyList+0xc4>)
 8015982:	681b      	ldr	r3, [r3, #0]
 8015984:	3301      	adds	r3, #1
 8015986:	4a2c      	ldr	r2, [pc, #176]	@ (8015a38 <prvAddNewTaskToReadyList+0xc4>)
 8015988:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801598a:	4b2c      	ldr	r3, [pc, #176]	@ (8015a3c <prvAddNewTaskToReadyList+0xc8>)
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	2b00      	cmp	r3, #0
 8015990:	d109      	bne.n	80159a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015992:	4a2a      	ldr	r2, [pc, #168]	@ (8015a3c <prvAddNewTaskToReadyList+0xc8>)
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015998:	4b27      	ldr	r3, [pc, #156]	@ (8015a38 <prvAddNewTaskToReadyList+0xc4>)
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	2b01      	cmp	r3, #1
 801599e:	d110      	bne.n	80159c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80159a0:	f000 fc2e 	bl	8016200 <prvInitialiseTaskLists>
 80159a4:	e00d      	b.n	80159c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80159a6:	4b26      	ldr	r3, [pc, #152]	@ (8015a40 <prvAddNewTaskToReadyList+0xcc>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d109      	bne.n	80159c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80159ae:	4b23      	ldr	r3, [pc, #140]	@ (8015a3c <prvAddNewTaskToReadyList+0xc8>)
 80159b0:	681b      	ldr	r3, [r3, #0]
 80159b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159b8:	429a      	cmp	r2, r3
 80159ba:	d802      	bhi.n	80159c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80159bc:	4a1f      	ldr	r2, [pc, #124]	@ (8015a3c <prvAddNewTaskToReadyList+0xc8>)
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80159c2:	4b20      	ldr	r3, [pc, #128]	@ (8015a44 <prvAddNewTaskToReadyList+0xd0>)
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	3301      	adds	r3, #1
 80159c8:	4a1e      	ldr	r2, [pc, #120]	@ (8015a44 <prvAddNewTaskToReadyList+0xd0>)
 80159ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80159cc:	4b1d      	ldr	r3, [pc, #116]	@ (8015a44 <prvAddNewTaskToReadyList+0xd0>)
 80159ce:	681a      	ldr	r2, [r3, #0]
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80159d8:	4b1b      	ldr	r3, [pc, #108]	@ (8015a48 <prvAddNewTaskToReadyList+0xd4>)
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	429a      	cmp	r2, r3
 80159de:	d903      	bls.n	80159e8 <prvAddNewTaskToReadyList+0x74>
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159e4:	4a18      	ldr	r2, [pc, #96]	@ (8015a48 <prvAddNewTaskToReadyList+0xd4>)
 80159e6:	6013      	str	r3, [r2, #0]
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80159ec:	4613      	mov	r3, r2
 80159ee:	009b      	lsls	r3, r3, #2
 80159f0:	4413      	add	r3, r2
 80159f2:	009b      	lsls	r3, r3, #2
 80159f4:	4a15      	ldr	r2, [pc, #84]	@ (8015a4c <prvAddNewTaskToReadyList+0xd8>)
 80159f6:	441a      	add	r2, r3
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	3304      	adds	r3, #4
 80159fc:	4619      	mov	r1, r3
 80159fe:	4610      	mov	r0, r2
 8015a00:	f7ff f8b3 	bl	8014b6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015a04:	f001 fb32 	bl	801706c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015a08:	4b0d      	ldr	r3, [pc, #52]	@ (8015a40 <prvAddNewTaskToReadyList+0xcc>)
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d00e      	beq.n	8015a2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015a10:	4b0a      	ldr	r3, [pc, #40]	@ (8015a3c <prvAddNewTaskToReadyList+0xc8>)
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a1a:	429a      	cmp	r2, r3
 8015a1c:	d207      	bcs.n	8015a2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8015a50 <prvAddNewTaskToReadyList+0xdc>)
 8015a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015a24:	601a      	str	r2, [r3, #0]
 8015a26:	f3bf 8f4f 	dsb	sy
 8015a2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015a2e:	bf00      	nop
 8015a30:	3708      	adds	r7, #8
 8015a32:	46bd      	mov	sp, r7
 8015a34:	bd80      	pop	{r7, pc}
 8015a36:	bf00      	nop
 8015a38:	24002ce4 	.word	0x24002ce4
 8015a3c:	24002810 	.word	0x24002810
 8015a40:	24002cf0 	.word	0x24002cf0
 8015a44:	24002d00 	.word	0x24002d00
 8015a48:	24002cec 	.word	0x24002cec
 8015a4c:	24002814 	.word	0x24002814
 8015a50:	e000ed04 	.word	0xe000ed04

08015a54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b084      	sub	sp, #16
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d018      	beq.n	8015a98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015a66:	4b14      	ldr	r3, [pc, #80]	@ (8015ab8 <vTaskDelay+0x64>)
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d00b      	beq.n	8015a86 <vTaskDelay+0x32>
	__asm volatile
 8015a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a72:	f383 8811 	msr	BASEPRI, r3
 8015a76:	f3bf 8f6f 	isb	sy
 8015a7a:	f3bf 8f4f 	dsb	sy
 8015a7e:	60bb      	str	r3, [r7, #8]
}
 8015a80:	bf00      	nop
 8015a82:	bf00      	nop
 8015a84:	e7fd      	b.n	8015a82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015a86:	f000 f88b 	bl	8015ba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015a8a:	2100      	movs	r1, #0
 8015a8c:	6878      	ldr	r0, [r7, #4]
 8015a8e:	f000 fd19 	bl	80164c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015a92:	f000 f893 	bl	8015bbc <xTaskResumeAll>
 8015a96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d107      	bne.n	8015aae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8015a9e:	4b07      	ldr	r3, [pc, #28]	@ (8015abc <vTaskDelay+0x68>)
 8015aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015aa4:	601a      	str	r2, [r3, #0]
 8015aa6:	f3bf 8f4f 	dsb	sy
 8015aaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015aae:	bf00      	nop
 8015ab0:	3710      	adds	r7, #16
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}
 8015ab6:	bf00      	nop
 8015ab8:	24002d0c 	.word	0x24002d0c
 8015abc:	e000ed04 	.word	0xe000ed04

08015ac0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b08a      	sub	sp, #40	@ 0x28
 8015ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015aca:	2300      	movs	r3, #0
 8015acc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015ace:	463a      	mov	r2, r7
 8015ad0:	1d39      	adds	r1, r7, #4
 8015ad2:	f107 0308 	add.w	r3, r7, #8
 8015ad6:	4618      	mov	r0, r3
 8015ad8:	f7fe ffe6 	bl	8014aa8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015adc:	6839      	ldr	r1, [r7, #0]
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	68ba      	ldr	r2, [r7, #8]
 8015ae2:	9202      	str	r2, [sp, #8]
 8015ae4:	9301      	str	r3, [sp, #4]
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	9300      	str	r3, [sp, #0]
 8015aea:	2300      	movs	r3, #0
 8015aec:	460a      	mov	r2, r1
 8015aee:	4924      	ldr	r1, [pc, #144]	@ (8015b80 <vTaskStartScheduler+0xc0>)
 8015af0:	4824      	ldr	r0, [pc, #144]	@ (8015b84 <vTaskStartScheduler+0xc4>)
 8015af2:	f7ff fdf1 	bl	80156d8 <xTaskCreateStatic>
 8015af6:	4603      	mov	r3, r0
 8015af8:	4a23      	ldr	r2, [pc, #140]	@ (8015b88 <vTaskStartScheduler+0xc8>)
 8015afa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015afc:	4b22      	ldr	r3, [pc, #136]	@ (8015b88 <vTaskStartScheduler+0xc8>)
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d002      	beq.n	8015b0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015b04:	2301      	movs	r3, #1
 8015b06:	617b      	str	r3, [r7, #20]
 8015b08:	e001      	b.n	8015b0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015b0a:	2300      	movs	r3, #0
 8015b0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015b0e:	697b      	ldr	r3, [r7, #20]
 8015b10:	2b01      	cmp	r3, #1
 8015b12:	d102      	bne.n	8015b1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015b14:	f000 fd2a 	bl	801656c <xTimerCreateTimerTask>
 8015b18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015b1a:	697b      	ldr	r3, [r7, #20]
 8015b1c:	2b01      	cmp	r3, #1
 8015b1e:	d11b      	bne.n	8015b58 <vTaskStartScheduler+0x98>
	__asm volatile
 8015b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b24:	f383 8811 	msr	BASEPRI, r3
 8015b28:	f3bf 8f6f 	isb	sy
 8015b2c:	f3bf 8f4f 	dsb	sy
 8015b30:	613b      	str	r3, [r7, #16]
}
 8015b32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015b34:	4b15      	ldr	r3, [pc, #84]	@ (8015b8c <vTaskStartScheduler+0xcc>)
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	3354      	adds	r3, #84	@ 0x54
 8015b3a:	4a15      	ldr	r2, [pc, #84]	@ (8015b90 <vTaskStartScheduler+0xd0>)
 8015b3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015b3e:	4b15      	ldr	r3, [pc, #84]	@ (8015b94 <vTaskStartScheduler+0xd4>)
 8015b40:	f04f 32ff 	mov.w	r2, #4294967295
 8015b44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015b46:	4b14      	ldr	r3, [pc, #80]	@ (8015b98 <vTaskStartScheduler+0xd8>)
 8015b48:	2201      	movs	r2, #1
 8015b4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015b4c:	4b13      	ldr	r3, [pc, #76]	@ (8015b9c <vTaskStartScheduler+0xdc>)
 8015b4e:	2200      	movs	r2, #0
 8015b50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015b52:	f001 f9b5 	bl	8016ec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015b56:	e00f      	b.n	8015b78 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015b58:	697b      	ldr	r3, [r7, #20]
 8015b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b5e:	d10b      	bne.n	8015b78 <vTaskStartScheduler+0xb8>
	__asm volatile
 8015b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b64:	f383 8811 	msr	BASEPRI, r3
 8015b68:	f3bf 8f6f 	isb	sy
 8015b6c:	f3bf 8f4f 	dsb	sy
 8015b70:	60fb      	str	r3, [r7, #12]
}
 8015b72:	bf00      	nop
 8015b74:	bf00      	nop
 8015b76:	e7fd      	b.n	8015b74 <vTaskStartScheduler+0xb4>
}
 8015b78:	bf00      	nop
 8015b7a:	3718      	adds	r7, #24
 8015b7c:	46bd      	mov	sp, r7
 8015b7e:	bd80      	pop	{r7, pc}
 8015b80:	0801b344 	.word	0x0801b344
 8015b84:	080161d1 	.word	0x080161d1
 8015b88:	24002d08 	.word	0x24002d08
 8015b8c:	24002810 	.word	0x24002810
 8015b90:	24000050 	.word	0x24000050
 8015b94:	24002d04 	.word	0x24002d04
 8015b98:	24002cf0 	.word	0x24002cf0
 8015b9c:	24002ce8 	.word	0x24002ce8

08015ba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015ba0:	b480      	push	{r7}
 8015ba2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015ba4:	4b04      	ldr	r3, [pc, #16]	@ (8015bb8 <vTaskSuspendAll+0x18>)
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	3301      	adds	r3, #1
 8015baa:	4a03      	ldr	r2, [pc, #12]	@ (8015bb8 <vTaskSuspendAll+0x18>)
 8015bac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015bae:	bf00      	nop
 8015bb0:	46bd      	mov	sp, r7
 8015bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bb6:	4770      	bx	lr
 8015bb8:	24002d0c 	.word	0x24002d0c

08015bbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b084      	sub	sp, #16
 8015bc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015bc6:	2300      	movs	r3, #0
 8015bc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015bca:	4b42      	ldr	r3, [pc, #264]	@ (8015cd4 <xTaskResumeAll+0x118>)
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d10b      	bne.n	8015bea <xTaskResumeAll+0x2e>
	__asm volatile
 8015bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bd6:	f383 8811 	msr	BASEPRI, r3
 8015bda:	f3bf 8f6f 	isb	sy
 8015bde:	f3bf 8f4f 	dsb	sy
 8015be2:	603b      	str	r3, [r7, #0]
}
 8015be4:	bf00      	nop
 8015be6:	bf00      	nop
 8015be8:	e7fd      	b.n	8015be6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015bea:	f001 fa0d 	bl	8017008 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015bee:	4b39      	ldr	r3, [pc, #228]	@ (8015cd4 <xTaskResumeAll+0x118>)
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	3b01      	subs	r3, #1
 8015bf4:	4a37      	ldr	r2, [pc, #220]	@ (8015cd4 <xTaskResumeAll+0x118>)
 8015bf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015bf8:	4b36      	ldr	r3, [pc, #216]	@ (8015cd4 <xTaskResumeAll+0x118>)
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	2b00      	cmp	r3, #0
 8015bfe:	d162      	bne.n	8015cc6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015c00:	4b35      	ldr	r3, [pc, #212]	@ (8015cd8 <xTaskResumeAll+0x11c>)
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d05e      	beq.n	8015cc6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c08:	e02f      	b.n	8015c6a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015c0a:	4b34      	ldr	r3, [pc, #208]	@ (8015cdc <xTaskResumeAll+0x120>)
 8015c0c:	68db      	ldr	r3, [r3, #12]
 8015c0e:	68db      	ldr	r3, [r3, #12]
 8015c10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	3318      	adds	r3, #24
 8015c16:	4618      	mov	r0, r3
 8015c18:	f7ff f804 	bl	8014c24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	3304      	adds	r3, #4
 8015c20:	4618      	mov	r0, r3
 8015c22:	f7fe ffff 	bl	8014c24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8015ce0 <xTaskResumeAll+0x124>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	429a      	cmp	r2, r3
 8015c30:	d903      	bls.n	8015c3a <xTaskResumeAll+0x7e>
 8015c32:	68fb      	ldr	r3, [r7, #12]
 8015c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c36:	4a2a      	ldr	r2, [pc, #168]	@ (8015ce0 <xTaskResumeAll+0x124>)
 8015c38:	6013      	str	r3, [r2, #0]
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c3e:	4613      	mov	r3, r2
 8015c40:	009b      	lsls	r3, r3, #2
 8015c42:	4413      	add	r3, r2
 8015c44:	009b      	lsls	r3, r3, #2
 8015c46:	4a27      	ldr	r2, [pc, #156]	@ (8015ce4 <xTaskResumeAll+0x128>)
 8015c48:	441a      	add	r2, r3
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	3304      	adds	r3, #4
 8015c4e:	4619      	mov	r1, r3
 8015c50:	4610      	mov	r0, r2
 8015c52:	f7fe ff8a 	bl	8014b6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c5a:	4b23      	ldr	r3, [pc, #140]	@ (8015ce8 <xTaskResumeAll+0x12c>)
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c60:	429a      	cmp	r2, r3
 8015c62:	d302      	bcc.n	8015c6a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8015c64:	4b21      	ldr	r3, [pc, #132]	@ (8015cec <xTaskResumeAll+0x130>)
 8015c66:	2201      	movs	r2, #1
 8015c68:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8015cdc <xTaskResumeAll+0x120>)
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d1cb      	bne.n	8015c0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d001      	beq.n	8015c7c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015c78:	f000 fb66 	bl	8016348 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8015cf0 <xTaskResumeAll+0x134>)
 8015c7e:	681b      	ldr	r3, [r3, #0]
 8015c80:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d010      	beq.n	8015caa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015c88:	f000 f846 	bl	8015d18 <xTaskIncrementTick>
 8015c8c:	4603      	mov	r3, r0
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d002      	beq.n	8015c98 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8015c92:	4b16      	ldr	r3, [pc, #88]	@ (8015cec <xTaskResumeAll+0x130>)
 8015c94:	2201      	movs	r2, #1
 8015c96:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	3b01      	subs	r3, #1
 8015c9c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d1f1      	bne.n	8015c88 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8015ca4:	4b12      	ldr	r3, [pc, #72]	@ (8015cf0 <xTaskResumeAll+0x134>)
 8015ca6:	2200      	movs	r2, #0
 8015ca8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015caa:	4b10      	ldr	r3, [pc, #64]	@ (8015cec <xTaskResumeAll+0x130>)
 8015cac:	681b      	ldr	r3, [r3, #0]
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d009      	beq.n	8015cc6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015cb2:	2301      	movs	r3, #1
 8015cb4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8015cf4 <xTaskResumeAll+0x138>)
 8015cb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015cbc:	601a      	str	r2, [r3, #0]
 8015cbe:	f3bf 8f4f 	dsb	sy
 8015cc2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015cc6:	f001 f9d1 	bl	801706c <vPortExitCritical>

	return xAlreadyYielded;
 8015cca:	68bb      	ldr	r3, [r7, #8]
}
 8015ccc:	4618      	mov	r0, r3
 8015cce:	3710      	adds	r7, #16
 8015cd0:	46bd      	mov	sp, r7
 8015cd2:	bd80      	pop	{r7, pc}
 8015cd4:	24002d0c 	.word	0x24002d0c
 8015cd8:	24002ce4 	.word	0x24002ce4
 8015cdc:	24002ca4 	.word	0x24002ca4
 8015ce0:	24002cec 	.word	0x24002cec
 8015ce4:	24002814 	.word	0x24002814
 8015ce8:	24002810 	.word	0x24002810
 8015cec:	24002cf8 	.word	0x24002cf8
 8015cf0:	24002cf4 	.word	0x24002cf4
 8015cf4:	e000ed04 	.word	0xe000ed04

08015cf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015cf8:	b480      	push	{r7}
 8015cfa:	b083      	sub	sp, #12
 8015cfc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015cfe:	4b05      	ldr	r3, [pc, #20]	@ (8015d14 <xTaskGetTickCount+0x1c>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015d04:	687b      	ldr	r3, [r7, #4]
}
 8015d06:	4618      	mov	r0, r3
 8015d08:	370c      	adds	r7, #12
 8015d0a:	46bd      	mov	sp, r7
 8015d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d10:	4770      	bx	lr
 8015d12:	bf00      	nop
 8015d14:	24002ce8 	.word	0x24002ce8

08015d18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b086      	sub	sp, #24
 8015d1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015d1e:	2300      	movs	r3, #0
 8015d20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d22:	4b4f      	ldr	r3, [pc, #316]	@ (8015e60 <xTaskIncrementTick+0x148>)
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	f040 8090 	bne.w	8015e4c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8015e64 <xTaskIncrementTick+0x14c>)
 8015d2e:	681b      	ldr	r3, [r3, #0]
 8015d30:	3301      	adds	r3, #1
 8015d32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015d34:	4a4b      	ldr	r2, [pc, #300]	@ (8015e64 <xTaskIncrementTick+0x14c>)
 8015d36:	693b      	ldr	r3, [r7, #16]
 8015d38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015d3a:	693b      	ldr	r3, [r7, #16]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d121      	bne.n	8015d84 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015d40:	4b49      	ldr	r3, [pc, #292]	@ (8015e68 <xTaskIncrementTick+0x150>)
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d00b      	beq.n	8015d62 <xTaskIncrementTick+0x4a>
	__asm volatile
 8015d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d4e:	f383 8811 	msr	BASEPRI, r3
 8015d52:	f3bf 8f6f 	isb	sy
 8015d56:	f3bf 8f4f 	dsb	sy
 8015d5a:	603b      	str	r3, [r7, #0]
}
 8015d5c:	bf00      	nop
 8015d5e:	bf00      	nop
 8015d60:	e7fd      	b.n	8015d5e <xTaskIncrementTick+0x46>
 8015d62:	4b41      	ldr	r3, [pc, #260]	@ (8015e68 <xTaskIncrementTick+0x150>)
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	60fb      	str	r3, [r7, #12]
 8015d68:	4b40      	ldr	r3, [pc, #256]	@ (8015e6c <xTaskIncrementTick+0x154>)
 8015d6a:	681b      	ldr	r3, [r3, #0]
 8015d6c:	4a3e      	ldr	r2, [pc, #248]	@ (8015e68 <xTaskIncrementTick+0x150>)
 8015d6e:	6013      	str	r3, [r2, #0]
 8015d70:	4a3e      	ldr	r2, [pc, #248]	@ (8015e6c <xTaskIncrementTick+0x154>)
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	6013      	str	r3, [r2, #0]
 8015d76:	4b3e      	ldr	r3, [pc, #248]	@ (8015e70 <xTaskIncrementTick+0x158>)
 8015d78:	681b      	ldr	r3, [r3, #0]
 8015d7a:	3301      	adds	r3, #1
 8015d7c:	4a3c      	ldr	r2, [pc, #240]	@ (8015e70 <xTaskIncrementTick+0x158>)
 8015d7e:	6013      	str	r3, [r2, #0]
 8015d80:	f000 fae2 	bl	8016348 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015d84:	4b3b      	ldr	r3, [pc, #236]	@ (8015e74 <xTaskIncrementTick+0x15c>)
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	693a      	ldr	r2, [r7, #16]
 8015d8a:	429a      	cmp	r2, r3
 8015d8c:	d349      	bcc.n	8015e22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015d8e:	4b36      	ldr	r3, [pc, #216]	@ (8015e68 <xTaskIncrementTick+0x150>)
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	681b      	ldr	r3, [r3, #0]
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d104      	bne.n	8015da2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015d98:	4b36      	ldr	r3, [pc, #216]	@ (8015e74 <xTaskIncrementTick+0x15c>)
 8015d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8015d9e:	601a      	str	r2, [r3, #0]
					break;
 8015da0:	e03f      	b.n	8015e22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015da2:	4b31      	ldr	r3, [pc, #196]	@ (8015e68 <xTaskIncrementTick+0x150>)
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	68db      	ldr	r3, [r3, #12]
 8015da8:	68db      	ldr	r3, [r3, #12]
 8015daa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015dac:	68bb      	ldr	r3, [r7, #8]
 8015dae:	685b      	ldr	r3, [r3, #4]
 8015db0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015db2:	693a      	ldr	r2, [r7, #16]
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	429a      	cmp	r2, r3
 8015db8:	d203      	bcs.n	8015dc2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015dba:	4a2e      	ldr	r2, [pc, #184]	@ (8015e74 <xTaskIncrementTick+0x15c>)
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015dc0:	e02f      	b.n	8015e22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	3304      	adds	r3, #4
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	f7fe ff2c 	bl	8014c24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015dcc:	68bb      	ldr	r3, [r7, #8]
 8015dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d004      	beq.n	8015dde <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015dd4:	68bb      	ldr	r3, [r7, #8]
 8015dd6:	3318      	adds	r3, #24
 8015dd8:	4618      	mov	r0, r3
 8015dda:	f7fe ff23 	bl	8014c24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015dde:	68bb      	ldr	r3, [r7, #8]
 8015de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015de2:	4b25      	ldr	r3, [pc, #148]	@ (8015e78 <xTaskIncrementTick+0x160>)
 8015de4:	681b      	ldr	r3, [r3, #0]
 8015de6:	429a      	cmp	r2, r3
 8015de8:	d903      	bls.n	8015df2 <xTaskIncrementTick+0xda>
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015dee:	4a22      	ldr	r2, [pc, #136]	@ (8015e78 <xTaskIncrementTick+0x160>)
 8015df0:	6013      	str	r3, [r2, #0]
 8015df2:	68bb      	ldr	r3, [r7, #8]
 8015df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015df6:	4613      	mov	r3, r2
 8015df8:	009b      	lsls	r3, r3, #2
 8015dfa:	4413      	add	r3, r2
 8015dfc:	009b      	lsls	r3, r3, #2
 8015dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8015e7c <xTaskIncrementTick+0x164>)
 8015e00:	441a      	add	r2, r3
 8015e02:	68bb      	ldr	r3, [r7, #8]
 8015e04:	3304      	adds	r3, #4
 8015e06:	4619      	mov	r1, r3
 8015e08:	4610      	mov	r0, r2
 8015e0a:	f7fe feae 	bl	8014b6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015e0e:	68bb      	ldr	r3, [r7, #8]
 8015e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e12:	4b1b      	ldr	r3, [pc, #108]	@ (8015e80 <xTaskIncrementTick+0x168>)
 8015e14:	681b      	ldr	r3, [r3, #0]
 8015e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e18:	429a      	cmp	r2, r3
 8015e1a:	d3b8      	bcc.n	8015d8e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8015e1c:	2301      	movs	r3, #1
 8015e1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015e20:	e7b5      	b.n	8015d8e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015e22:	4b17      	ldr	r3, [pc, #92]	@ (8015e80 <xTaskIncrementTick+0x168>)
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e28:	4914      	ldr	r1, [pc, #80]	@ (8015e7c <xTaskIncrementTick+0x164>)
 8015e2a:	4613      	mov	r3, r2
 8015e2c:	009b      	lsls	r3, r3, #2
 8015e2e:	4413      	add	r3, r2
 8015e30:	009b      	lsls	r3, r3, #2
 8015e32:	440b      	add	r3, r1
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	2b01      	cmp	r3, #1
 8015e38:	d901      	bls.n	8015e3e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8015e3a:	2301      	movs	r3, #1
 8015e3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015e3e:	4b11      	ldr	r3, [pc, #68]	@ (8015e84 <xTaskIncrementTick+0x16c>)
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d007      	beq.n	8015e56 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8015e46:	2301      	movs	r3, #1
 8015e48:	617b      	str	r3, [r7, #20]
 8015e4a:	e004      	b.n	8015e56 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8015e88 <xTaskIncrementTick+0x170>)
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	3301      	adds	r3, #1
 8015e52:	4a0d      	ldr	r2, [pc, #52]	@ (8015e88 <xTaskIncrementTick+0x170>)
 8015e54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015e56:	697b      	ldr	r3, [r7, #20]
}
 8015e58:	4618      	mov	r0, r3
 8015e5a:	3718      	adds	r7, #24
 8015e5c:	46bd      	mov	sp, r7
 8015e5e:	bd80      	pop	{r7, pc}
 8015e60:	24002d0c 	.word	0x24002d0c
 8015e64:	24002ce8 	.word	0x24002ce8
 8015e68:	24002c9c 	.word	0x24002c9c
 8015e6c:	24002ca0 	.word	0x24002ca0
 8015e70:	24002cfc 	.word	0x24002cfc
 8015e74:	24002d04 	.word	0x24002d04
 8015e78:	24002cec 	.word	0x24002cec
 8015e7c:	24002814 	.word	0x24002814
 8015e80:	24002810 	.word	0x24002810
 8015e84:	24002cf8 	.word	0x24002cf8
 8015e88:	24002cf4 	.word	0x24002cf4

08015e8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015e8c:	b480      	push	{r7}
 8015e8e:	b085      	sub	sp, #20
 8015e90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015e92:	4b2b      	ldr	r3, [pc, #172]	@ (8015f40 <vTaskSwitchContext+0xb4>)
 8015e94:	681b      	ldr	r3, [r3, #0]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d003      	beq.n	8015ea2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8015f44 <vTaskSwitchContext+0xb8>)
 8015e9c:	2201      	movs	r2, #1
 8015e9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015ea0:	e047      	b.n	8015f32 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8015ea2:	4b28      	ldr	r3, [pc, #160]	@ (8015f44 <vTaskSwitchContext+0xb8>)
 8015ea4:	2200      	movs	r2, #0
 8015ea6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ea8:	4b27      	ldr	r3, [pc, #156]	@ (8015f48 <vTaskSwitchContext+0xbc>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	60fb      	str	r3, [r7, #12]
 8015eae:	e011      	b.n	8015ed4 <vTaskSwitchContext+0x48>
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d10b      	bne.n	8015ece <vTaskSwitchContext+0x42>
	__asm volatile
 8015eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eba:	f383 8811 	msr	BASEPRI, r3
 8015ebe:	f3bf 8f6f 	isb	sy
 8015ec2:	f3bf 8f4f 	dsb	sy
 8015ec6:	607b      	str	r3, [r7, #4]
}
 8015ec8:	bf00      	nop
 8015eca:	bf00      	nop
 8015ecc:	e7fd      	b.n	8015eca <vTaskSwitchContext+0x3e>
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	3b01      	subs	r3, #1
 8015ed2:	60fb      	str	r3, [r7, #12]
 8015ed4:	491d      	ldr	r1, [pc, #116]	@ (8015f4c <vTaskSwitchContext+0xc0>)
 8015ed6:	68fa      	ldr	r2, [r7, #12]
 8015ed8:	4613      	mov	r3, r2
 8015eda:	009b      	lsls	r3, r3, #2
 8015edc:	4413      	add	r3, r2
 8015ede:	009b      	lsls	r3, r3, #2
 8015ee0:	440b      	add	r3, r1
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d0e3      	beq.n	8015eb0 <vTaskSwitchContext+0x24>
 8015ee8:	68fa      	ldr	r2, [r7, #12]
 8015eea:	4613      	mov	r3, r2
 8015eec:	009b      	lsls	r3, r3, #2
 8015eee:	4413      	add	r3, r2
 8015ef0:	009b      	lsls	r3, r3, #2
 8015ef2:	4a16      	ldr	r2, [pc, #88]	@ (8015f4c <vTaskSwitchContext+0xc0>)
 8015ef4:	4413      	add	r3, r2
 8015ef6:	60bb      	str	r3, [r7, #8]
 8015ef8:	68bb      	ldr	r3, [r7, #8]
 8015efa:	685b      	ldr	r3, [r3, #4]
 8015efc:	685a      	ldr	r2, [r3, #4]
 8015efe:	68bb      	ldr	r3, [r7, #8]
 8015f00:	605a      	str	r2, [r3, #4]
 8015f02:	68bb      	ldr	r3, [r7, #8]
 8015f04:	685a      	ldr	r2, [r3, #4]
 8015f06:	68bb      	ldr	r3, [r7, #8]
 8015f08:	3308      	adds	r3, #8
 8015f0a:	429a      	cmp	r2, r3
 8015f0c:	d104      	bne.n	8015f18 <vTaskSwitchContext+0x8c>
 8015f0e:	68bb      	ldr	r3, [r7, #8]
 8015f10:	685b      	ldr	r3, [r3, #4]
 8015f12:	685a      	ldr	r2, [r3, #4]
 8015f14:	68bb      	ldr	r3, [r7, #8]
 8015f16:	605a      	str	r2, [r3, #4]
 8015f18:	68bb      	ldr	r3, [r7, #8]
 8015f1a:	685b      	ldr	r3, [r3, #4]
 8015f1c:	68db      	ldr	r3, [r3, #12]
 8015f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8015f50 <vTaskSwitchContext+0xc4>)
 8015f20:	6013      	str	r3, [r2, #0]
 8015f22:	4a09      	ldr	r2, [pc, #36]	@ (8015f48 <vTaskSwitchContext+0xbc>)
 8015f24:	68fb      	ldr	r3, [r7, #12]
 8015f26:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015f28:	4b09      	ldr	r3, [pc, #36]	@ (8015f50 <vTaskSwitchContext+0xc4>)
 8015f2a:	681b      	ldr	r3, [r3, #0]
 8015f2c:	3354      	adds	r3, #84	@ 0x54
 8015f2e:	4a09      	ldr	r2, [pc, #36]	@ (8015f54 <vTaskSwitchContext+0xc8>)
 8015f30:	6013      	str	r3, [r2, #0]
}
 8015f32:	bf00      	nop
 8015f34:	3714      	adds	r7, #20
 8015f36:	46bd      	mov	sp, r7
 8015f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f3c:	4770      	bx	lr
 8015f3e:	bf00      	nop
 8015f40:	24002d0c 	.word	0x24002d0c
 8015f44:	24002cf8 	.word	0x24002cf8
 8015f48:	24002cec 	.word	0x24002cec
 8015f4c:	24002814 	.word	0x24002814
 8015f50:	24002810 	.word	0x24002810
 8015f54:	24000050 	.word	0x24000050

08015f58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	b084      	sub	sp, #16
 8015f5c:	af00      	add	r7, sp, #0
 8015f5e:	6078      	str	r0, [r7, #4]
 8015f60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d10b      	bne.n	8015f80 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8015f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f6c:	f383 8811 	msr	BASEPRI, r3
 8015f70:	f3bf 8f6f 	isb	sy
 8015f74:	f3bf 8f4f 	dsb	sy
 8015f78:	60fb      	str	r3, [r7, #12]
}
 8015f7a:	bf00      	nop
 8015f7c:	bf00      	nop
 8015f7e:	e7fd      	b.n	8015f7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015f80:	4b07      	ldr	r3, [pc, #28]	@ (8015fa0 <vTaskPlaceOnEventList+0x48>)
 8015f82:	681b      	ldr	r3, [r3, #0]
 8015f84:	3318      	adds	r3, #24
 8015f86:	4619      	mov	r1, r3
 8015f88:	6878      	ldr	r0, [r7, #4]
 8015f8a:	f7fe fe12 	bl	8014bb2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015f8e:	2101      	movs	r1, #1
 8015f90:	6838      	ldr	r0, [r7, #0]
 8015f92:	f000 fa97 	bl	80164c4 <prvAddCurrentTaskToDelayedList>
}
 8015f96:	bf00      	nop
 8015f98:	3710      	adds	r7, #16
 8015f9a:	46bd      	mov	sp, r7
 8015f9c:	bd80      	pop	{r7, pc}
 8015f9e:	bf00      	nop
 8015fa0:	24002810 	.word	0x24002810

08015fa4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015fa4:	b580      	push	{r7, lr}
 8015fa6:	b086      	sub	sp, #24
 8015fa8:	af00      	add	r7, sp, #0
 8015faa:	60f8      	str	r0, [r7, #12]
 8015fac:	60b9      	str	r1, [r7, #8]
 8015fae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015fb0:	68fb      	ldr	r3, [r7, #12]
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d10b      	bne.n	8015fce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8015fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fba:	f383 8811 	msr	BASEPRI, r3
 8015fbe:	f3bf 8f6f 	isb	sy
 8015fc2:	f3bf 8f4f 	dsb	sy
 8015fc6:	617b      	str	r3, [r7, #20]
}
 8015fc8:	bf00      	nop
 8015fca:	bf00      	nop
 8015fcc:	e7fd      	b.n	8015fca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015fce:	4b0a      	ldr	r3, [pc, #40]	@ (8015ff8 <vTaskPlaceOnEventListRestricted+0x54>)
 8015fd0:	681b      	ldr	r3, [r3, #0]
 8015fd2:	3318      	adds	r3, #24
 8015fd4:	4619      	mov	r1, r3
 8015fd6:	68f8      	ldr	r0, [r7, #12]
 8015fd8:	f7fe fdc7 	bl	8014b6a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d002      	beq.n	8015fe8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8015fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8015fe6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8015fe8:	6879      	ldr	r1, [r7, #4]
 8015fea:	68b8      	ldr	r0, [r7, #8]
 8015fec:	f000 fa6a 	bl	80164c4 <prvAddCurrentTaskToDelayedList>
	}
 8015ff0:	bf00      	nop
 8015ff2:	3718      	adds	r7, #24
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	bd80      	pop	{r7, pc}
 8015ff8:	24002810 	.word	0x24002810

08015ffc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015ffc:	b580      	push	{r7, lr}
 8015ffe:	b086      	sub	sp, #24
 8016000:	af00      	add	r7, sp, #0
 8016002:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	68db      	ldr	r3, [r3, #12]
 8016008:	68db      	ldr	r3, [r3, #12]
 801600a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801600c:	693b      	ldr	r3, [r7, #16]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d10b      	bne.n	801602a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8016012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016016:	f383 8811 	msr	BASEPRI, r3
 801601a:	f3bf 8f6f 	isb	sy
 801601e:	f3bf 8f4f 	dsb	sy
 8016022:	60fb      	str	r3, [r7, #12]
}
 8016024:	bf00      	nop
 8016026:	bf00      	nop
 8016028:	e7fd      	b.n	8016026 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801602a:	693b      	ldr	r3, [r7, #16]
 801602c:	3318      	adds	r3, #24
 801602e:	4618      	mov	r0, r3
 8016030:	f7fe fdf8 	bl	8014c24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016034:	4b1d      	ldr	r3, [pc, #116]	@ (80160ac <xTaskRemoveFromEventList+0xb0>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d11d      	bne.n	8016078 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801603c:	693b      	ldr	r3, [r7, #16]
 801603e:	3304      	adds	r3, #4
 8016040:	4618      	mov	r0, r3
 8016042:	f7fe fdef 	bl	8014c24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016046:	693b      	ldr	r3, [r7, #16]
 8016048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801604a:	4b19      	ldr	r3, [pc, #100]	@ (80160b0 <xTaskRemoveFromEventList+0xb4>)
 801604c:	681b      	ldr	r3, [r3, #0]
 801604e:	429a      	cmp	r2, r3
 8016050:	d903      	bls.n	801605a <xTaskRemoveFromEventList+0x5e>
 8016052:	693b      	ldr	r3, [r7, #16]
 8016054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016056:	4a16      	ldr	r2, [pc, #88]	@ (80160b0 <xTaskRemoveFromEventList+0xb4>)
 8016058:	6013      	str	r3, [r2, #0]
 801605a:	693b      	ldr	r3, [r7, #16]
 801605c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801605e:	4613      	mov	r3, r2
 8016060:	009b      	lsls	r3, r3, #2
 8016062:	4413      	add	r3, r2
 8016064:	009b      	lsls	r3, r3, #2
 8016066:	4a13      	ldr	r2, [pc, #76]	@ (80160b4 <xTaskRemoveFromEventList+0xb8>)
 8016068:	441a      	add	r2, r3
 801606a:	693b      	ldr	r3, [r7, #16]
 801606c:	3304      	adds	r3, #4
 801606e:	4619      	mov	r1, r3
 8016070:	4610      	mov	r0, r2
 8016072:	f7fe fd7a 	bl	8014b6a <vListInsertEnd>
 8016076:	e005      	b.n	8016084 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016078:	693b      	ldr	r3, [r7, #16]
 801607a:	3318      	adds	r3, #24
 801607c:	4619      	mov	r1, r3
 801607e:	480e      	ldr	r0, [pc, #56]	@ (80160b8 <xTaskRemoveFromEventList+0xbc>)
 8016080:	f7fe fd73 	bl	8014b6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016084:	693b      	ldr	r3, [r7, #16]
 8016086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016088:	4b0c      	ldr	r3, [pc, #48]	@ (80160bc <xTaskRemoveFromEventList+0xc0>)
 801608a:	681b      	ldr	r3, [r3, #0]
 801608c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801608e:	429a      	cmp	r2, r3
 8016090:	d905      	bls.n	801609e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016092:	2301      	movs	r3, #1
 8016094:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016096:	4b0a      	ldr	r3, [pc, #40]	@ (80160c0 <xTaskRemoveFromEventList+0xc4>)
 8016098:	2201      	movs	r2, #1
 801609a:	601a      	str	r2, [r3, #0]
 801609c:	e001      	b.n	80160a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801609e:	2300      	movs	r3, #0
 80160a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80160a2:	697b      	ldr	r3, [r7, #20]
}
 80160a4:	4618      	mov	r0, r3
 80160a6:	3718      	adds	r7, #24
 80160a8:	46bd      	mov	sp, r7
 80160aa:	bd80      	pop	{r7, pc}
 80160ac:	24002d0c 	.word	0x24002d0c
 80160b0:	24002cec 	.word	0x24002cec
 80160b4:	24002814 	.word	0x24002814
 80160b8:	24002ca4 	.word	0x24002ca4
 80160bc:	24002810 	.word	0x24002810
 80160c0:	24002cf8 	.word	0x24002cf8

080160c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80160c4:	b480      	push	{r7}
 80160c6:	b083      	sub	sp, #12
 80160c8:	af00      	add	r7, sp, #0
 80160ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80160cc:	4b06      	ldr	r3, [pc, #24]	@ (80160e8 <vTaskInternalSetTimeOutState+0x24>)
 80160ce:	681a      	ldr	r2, [r3, #0]
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80160d4:	4b05      	ldr	r3, [pc, #20]	@ (80160ec <vTaskInternalSetTimeOutState+0x28>)
 80160d6:	681a      	ldr	r2, [r3, #0]
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	605a      	str	r2, [r3, #4]
}
 80160dc:	bf00      	nop
 80160de:	370c      	adds	r7, #12
 80160e0:	46bd      	mov	sp, r7
 80160e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e6:	4770      	bx	lr
 80160e8:	24002cfc 	.word	0x24002cfc
 80160ec:	24002ce8 	.word	0x24002ce8

080160f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80160f0:	b580      	push	{r7, lr}
 80160f2:	b088      	sub	sp, #32
 80160f4:	af00      	add	r7, sp, #0
 80160f6:	6078      	str	r0, [r7, #4]
 80160f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80160fa:	687b      	ldr	r3, [r7, #4]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d10b      	bne.n	8016118 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8016100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016104:	f383 8811 	msr	BASEPRI, r3
 8016108:	f3bf 8f6f 	isb	sy
 801610c:	f3bf 8f4f 	dsb	sy
 8016110:	613b      	str	r3, [r7, #16]
}
 8016112:	bf00      	nop
 8016114:	bf00      	nop
 8016116:	e7fd      	b.n	8016114 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016118:	683b      	ldr	r3, [r7, #0]
 801611a:	2b00      	cmp	r3, #0
 801611c:	d10b      	bne.n	8016136 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801611e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016122:	f383 8811 	msr	BASEPRI, r3
 8016126:	f3bf 8f6f 	isb	sy
 801612a:	f3bf 8f4f 	dsb	sy
 801612e:	60fb      	str	r3, [r7, #12]
}
 8016130:	bf00      	nop
 8016132:	bf00      	nop
 8016134:	e7fd      	b.n	8016132 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8016136:	f000 ff67 	bl	8017008 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801613a:	4b1d      	ldr	r3, [pc, #116]	@ (80161b0 <xTaskCheckForTimeOut+0xc0>)
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	685b      	ldr	r3, [r3, #4]
 8016144:	69ba      	ldr	r2, [r7, #24]
 8016146:	1ad3      	subs	r3, r2, r3
 8016148:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801614a:	683b      	ldr	r3, [r7, #0]
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016152:	d102      	bne.n	801615a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016154:	2300      	movs	r3, #0
 8016156:	61fb      	str	r3, [r7, #28]
 8016158:	e023      	b.n	80161a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	681a      	ldr	r2, [r3, #0]
 801615e:	4b15      	ldr	r3, [pc, #84]	@ (80161b4 <xTaskCheckForTimeOut+0xc4>)
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	429a      	cmp	r2, r3
 8016164:	d007      	beq.n	8016176 <xTaskCheckForTimeOut+0x86>
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	685b      	ldr	r3, [r3, #4]
 801616a:	69ba      	ldr	r2, [r7, #24]
 801616c:	429a      	cmp	r2, r3
 801616e:	d302      	bcc.n	8016176 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016170:	2301      	movs	r3, #1
 8016172:	61fb      	str	r3, [r7, #28]
 8016174:	e015      	b.n	80161a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016176:	683b      	ldr	r3, [r7, #0]
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	697a      	ldr	r2, [r7, #20]
 801617c:	429a      	cmp	r2, r3
 801617e:	d20b      	bcs.n	8016198 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016180:	683b      	ldr	r3, [r7, #0]
 8016182:	681a      	ldr	r2, [r3, #0]
 8016184:	697b      	ldr	r3, [r7, #20]
 8016186:	1ad2      	subs	r2, r2, r3
 8016188:	683b      	ldr	r3, [r7, #0]
 801618a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801618c:	6878      	ldr	r0, [r7, #4]
 801618e:	f7ff ff99 	bl	80160c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016192:	2300      	movs	r3, #0
 8016194:	61fb      	str	r3, [r7, #28]
 8016196:	e004      	b.n	80161a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8016198:	683b      	ldr	r3, [r7, #0]
 801619a:	2200      	movs	r2, #0
 801619c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801619e:	2301      	movs	r3, #1
 80161a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80161a2:	f000 ff63 	bl	801706c <vPortExitCritical>

	return xReturn;
 80161a6:	69fb      	ldr	r3, [r7, #28]
}
 80161a8:	4618      	mov	r0, r3
 80161aa:	3720      	adds	r7, #32
 80161ac:	46bd      	mov	sp, r7
 80161ae:	bd80      	pop	{r7, pc}
 80161b0:	24002ce8 	.word	0x24002ce8
 80161b4:	24002cfc 	.word	0x24002cfc

080161b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80161b8:	b480      	push	{r7}
 80161ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80161bc:	4b03      	ldr	r3, [pc, #12]	@ (80161cc <vTaskMissedYield+0x14>)
 80161be:	2201      	movs	r2, #1
 80161c0:	601a      	str	r2, [r3, #0]
}
 80161c2:	bf00      	nop
 80161c4:	46bd      	mov	sp, r7
 80161c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161ca:	4770      	bx	lr
 80161cc:	24002cf8 	.word	0x24002cf8

080161d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80161d0:	b580      	push	{r7, lr}
 80161d2:	b082      	sub	sp, #8
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80161d8:	f000 f852 	bl	8016280 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80161dc:	4b06      	ldr	r3, [pc, #24]	@ (80161f8 <prvIdleTask+0x28>)
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	2b01      	cmp	r3, #1
 80161e2:	d9f9      	bls.n	80161d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80161e4:	4b05      	ldr	r3, [pc, #20]	@ (80161fc <prvIdleTask+0x2c>)
 80161e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80161ea:	601a      	str	r2, [r3, #0]
 80161ec:	f3bf 8f4f 	dsb	sy
 80161f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80161f4:	e7f0      	b.n	80161d8 <prvIdleTask+0x8>
 80161f6:	bf00      	nop
 80161f8:	24002814 	.word	0x24002814
 80161fc:	e000ed04 	.word	0xe000ed04

08016200 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016200:	b580      	push	{r7, lr}
 8016202:	b082      	sub	sp, #8
 8016204:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016206:	2300      	movs	r3, #0
 8016208:	607b      	str	r3, [r7, #4]
 801620a:	e00c      	b.n	8016226 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801620c:	687a      	ldr	r2, [r7, #4]
 801620e:	4613      	mov	r3, r2
 8016210:	009b      	lsls	r3, r3, #2
 8016212:	4413      	add	r3, r2
 8016214:	009b      	lsls	r3, r3, #2
 8016216:	4a12      	ldr	r2, [pc, #72]	@ (8016260 <prvInitialiseTaskLists+0x60>)
 8016218:	4413      	add	r3, r2
 801621a:	4618      	mov	r0, r3
 801621c:	f7fe fc78 	bl	8014b10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	3301      	adds	r3, #1
 8016224:	607b      	str	r3, [r7, #4]
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	2b37      	cmp	r3, #55	@ 0x37
 801622a:	d9ef      	bls.n	801620c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801622c:	480d      	ldr	r0, [pc, #52]	@ (8016264 <prvInitialiseTaskLists+0x64>)
 801622e:	f7fe fc6f 	bl	8014b10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016232:	480d      	ldr	r0, [pc, #52]	@ (8016268 <prvInitialiseTaskLists+0x68>)
 8016234:	f7fe fc6c 	bl	8014b10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016238:	480c      	ldr	r0, [pc, #48]	@ (801626c <prvInitialiseTaskLists+0x6c>)
 801623a:	f7fe fc69 	bl	8014b10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801623e:	480c      	ldr	r0, [pc, #48]	@ (8016270 <prvInitialiseTaskLists+0x70>)
 8016240:	f7fe fc66 	bl	8014b10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016244:	480b      	ldr	r0, [pc, #44]	@ (8016274 <prvInitialiseTaskLists+0x74>)
 8016246:	f7fe fc63 	bl	8014b10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801624a:	4b0b      	ldr	r3, [pc, #44]	@ (8016278 <prvInitialiseTaskLists+0x78>)
 801624c:	4a05      	ldr	r2, [pc, #20]	@ (8016264 <prvInitialiseTaskLists+0x64>)
 801624e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016250:	4b0a      	ldr	r3, [pc, #40]	@ (801627c <prvInitialiseTaskLists+0x7c>)
 8016252:	4a05      	ldr	r2, [pc, #20]	@ (8016268 <prvInitialiseTaskLists+0x68>)
 8016254:	601a      	str	r2, [r3, #0]
}
 8016256:	bf00      	nop
 8016258:	3708      	adds	r7, #8
 801625a:	46bd      	mov	sp, r7
 801625c:	bd80      	pop	{r7, pc}
 801625e:	bf00      	nop
 8016260:	24002814 	.word	0x24002814
 8016264:	24002c74 	.word	0x24002c74
 8016268:	24002c88 	.word	0x24002c88
 801626c:	24002ca4 	.word	0x24002ca4
 8016270:	24002cb8 	.word	0x24002cb8
 8016274:	24002cd0 	.word	0x24002cd0
 8016278:	24002c9c 	.word	0x24002c9c
 801627c:	24002ca0 	.word	0x24002ca0

08016280 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016280:	b580      	push	{r7, lr}
 8016282:	b082      	sub	sp, #8
 8016284:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016286:	e019      	b.n	80162bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016288:	f000 febe 	bl	8017008 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801628c:	4b10      	ldr	r3, [pc, #64]	@ (80162d0 <prvCheckTasksWaitingTermination+0x50>)
 801628e:	68db      	ldr	r3, [r3, #12]
 8016290:	68db      	ldr	r3, [r3, #12]
 8016292:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	3304      	adds	r3, #4
 8016298:	4618      	mov	r0, r3
 801629a:	f7fe fcc3 	bl	8014c24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801629e:	4b0d      	ldr	r3, [pc, #52]	@ (80162d4 <prvCheckTasksWaitingTermination+0x54>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	3b01      	subs	r3, #1
 80162a4:	4a0b      	ldr	r2, [pc, #44]	@ (80162d4 <prvCheckTasksWaitingTermination+0x54>)
 80162a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80162a8:	4b0b      	ldr	r3, [pc, #44]	@ (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	3b01      	subs	r3, #1
 80162ae:	4a0a      	ldr	r2, [pc, #40]	@ (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80162b2:	f000 fedb 	bl	801706c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80162b6:	6878      	ldr	r0, [r7, #4]
 80162b8:	f000 f810 	bl	80162dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80162bc:	4b06      	ldr	r3, [pc, #24]	@ (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d1e1      	bne.n	8016288 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80162c4:	bf00      	nop
 80162c6:	bf00      	nop
 80162c8:	3708      	adds	r7, #8
 80162ca:	46bd      	mov	sp, r7
 80162cc:	bd80      	pop	{r7, pc}
 80162ce:	bf00      	nop
 80162d0:	24002cb8 	.word	0x24002cb8
 80162d4:	24002ce4 	.word	0x24002ce4
 80162d8:	24002ccc 	.word	0x24002ccc

080162dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80162dc:	b580      	push	{r7, lr}
 80162de:	b084      	sub	sp, #16
 80162e0:	af00      	add	r7, sp, #0
 80162e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	3354      	adds	r3, #84	@ 0x54
 80162e8:	4618      	mov	r0, r3
 80162ea:	f002 f89d 	bl	8018428 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d108      	bne.n	801630a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80162fc:	4618      	mov	r0, r3
 80162fe:	f001 f873 	bl	80173e8 <vPortFree>
				vPortFree( pxTCB );
 8016302:	6878      	ldr	r0, [r7, #4]
 8016304:	f001 f870 	bl	80173e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016308:	e019      	b.n	801633e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016310:	2b01      	cmp	r3, #1
 8016312:	d103      	bne.n	801631c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016314:	6878      	ldr	r0, [r7, #4]
 8016316:	f001 f867 	bl	80173e8 <vPortFree>
	}
 801631a:	e010      	b.n	801633e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016322:	2b02      	cmp	r3, #2
 8016324:	d00b      	beq.n	801633e <prvDeleteTCB+0x62>
	__asm volatile
 8016326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801632a:	f383 8811 	msr	BASEPRI, r3
 801632e:	f3bf 8f6f 	isb	sy
 8016332:	f3bf 8f4f 	dsb	sy
 8016336:	60fb      	str	r3, [r7, #12]
}
 8016338:	bf00      	nop
 801633a:	bf00      	nop
 801633c:	e7fd      	b.n	801633a <prvDeleteTCB+0x5e>
	}
 801633e:	bf00      	nop
 8016340:	3710      	adds	r7, #16
 8016342:	46bd      	mov	sp, r7
 8016344:	bd80      	pop	{r7, pc}
	...

08016348 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016348:	b480      	push	{r7}
 801634a:	b083      	sub	sp, #12
 801634c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801634e:	4b0c      	ldr	r3, [pc, #48]	@ (8016380 <prvResetNextTaskUnblockTime+0x38>)
 8016350:	681b      	ldr	r3, [r3, #0]
 8016352:	681b      	ldr	r3, [r3, #0]
 8016354:	2b00      	cmp	r3, #0
 8016356:	d104      	bne.n	8016362 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016358:	4b0a      	ldr	r3, [pc, #40]	@ (8016384 <prvResetNextTaskUnblockTime+0x3c>)
 801635a:	f04f 32ff 	mov.w	r2, #4294967295
 801635e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016360:	e008      	b.n	8016374 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016362:	4b07      	ldr	r3, [pc, #28]	@ (8016380 <prvResetNextTaskUnblockTime+0x38>)
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	68db      	ldr	r3, [r3, #12]
 8016368:	68db      	ldr	r3, [r3, #12]
 801636a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	685b      	ldr	r3, [r3, #4]
 8016370:	4a04      	ldr	r2, [pc, #16]	@ (8016384 <prvResetNextTaskUnblockTime+0x3c>)
 8016372:	6013      	str	r3, [r2, #0]
}
 8016374:	bf00      	nop
 8016376:	370c      	adds	r7, #12
 8016378:	46bd      	mov	sp, r7
 801637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801637e:	4770      	bx	lr
 8016380:	24002c9c 	.word	0x24002c9c
 8016384:	24002d04 	.word	0x24002d04

08016388 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8016388:	b480      	push	{r7}
 801638a:	b083      	sub	sp, #12
 801638c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801638e:	4b05      	ldr	r3, [pc, #20]	@ (80163a4 <xTaskGetCurrentTaskHandle+0x1c>)
 8016390:	681b      	ldr	r3, [r3, #0]
 8016392:	607b      	str	r3, [r7, #4]

		return xReturn;
 8016394:	687b      	ldr	r3, [r7, #4]
	}
 8016396:	4618      	mov	r0, r3
 8016398:	370c      	adds	r7, #12
 801639a:	46bd      	mov	sp, r7
 801639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163a0:	4770      	bx	lr
 80163a2:	bf00      	nop
 80163a4:	24002810 	.word	0x24002810

080163a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80163a8:	b480      	push	{r7}
 80163aa:	b083      	sub	sp, #12
 80163ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80163ae:	4b0b      	ldr	r3, [pc, #44]	@ (80163dc <xTaskGetSchedulerState+0x34>)
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d102      	bne.n	80163bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80163b6:	2301      	movs	r3, #1
 80163b8:	607b      	str	r3, [r7, #4]
 80163ba:	e008      	b.n	80163ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163bc:	4b08      	ldr	r3, [pc, #32]	@ (80163e0 <xTaskGetSchedulerState+0x38>)
 80163be:	681b      	ldr	r3, [r3, #0]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d102      	bne.n	80163ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80163c4:	2302      	movs	r3, #2
 80163c6:	607b      	str	r3, [r7, #4]
 80163c8:	e001      	b.n	80163ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80163ca:	2300      	movs	r3, #0
 80163cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80163ce:	687b      	ldr	r3, [r7, #4]
	}
 80163d0:	4618      	mov	r0, r3
 80163d2:	370c      	adds	r7, #12
 80163d4:	46bd      	mov	sp, r7
 80163d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163da:	4770      	bx	lr
 80163dc:	24002cf0 	.word	0x24002cf0
 80163e0:	24002d0c 	.word	0x24002d0c

080163e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80163e4:	b580      	push	{r7, lr}
 80163e6:	b086      	sub	sp, #24
 80163e8:	af00      	add	r7, sp, #0
 80163ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80163f0:	2300      	movs	r3, #0
 80163f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d058      	beq.n	80164ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80163fa:	4b2f      	ldr	r3, [pc, #188]	@ (80164b8 <xTaskPriorityDisinherit+0xd4>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	693a      	ldr	r2, [r7, #16]
 8016400:	429a      	cmp	r2, r3
 8016402:	d00b      	beq.n	801641c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8016404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016408:	f383 8811 	msr	BASEPRI, r3
 801640c:	f3bf 8f6f 	isb	sy
 8016410:	f3bf 8f4f 	dsb	sy
 8016414:	60fb      	str	r3, [r7, #12]
}
 8016416:	bf00      	nop
 8016418:	bf00      	nop
 801641a:	e7fd      	b.n	8016418 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801641c:	693b      	ldr	r3, [r7, #16]
 801641e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016420:	2b00      	cmp	r3, #0
 8016422:	d10b      	bne.n	801643c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8016424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016428:	f383 8811 	msr	BASEPRI, r3
 801642c:	f3bf 8f6f 	isb	sy
 8016430:	f3bf 8f4f 	dsb	sy
 8016434:	60bb      	str	r3, [r7, #8]
}
 8016436:	bf00      	nop
 8016438:	bf00      	nop
 801643a:	e7fd      	b.n	8016438 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801643c:	693b      	ldr	r3, [r7, #16]
 801643e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016440:	1e5a      	subs	r2, r3, #1
 8016442:	693b      	ldr	r3, [r7, #16]
 8016444:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016446:	693b      	ldr	r3, [r7, #16]
 8016448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801644a:	693b      	ldr	r3, [r7, #16]
 801644c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801644e:	429a      	cmp	r2, r3
 8016450:	d02c      	beq.n	80164ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016452:	693b      	ldr	r3, [r7, #16]
 8016454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016456:	2b00      	cmp	r3, #0
 8016458:	d128      	bne.n	80164ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801645a:	693b      	ldr	r3, [r7, #16]
 801645c:	3304      	adds	r3, #4
 801645e:	4618      	mov	r0, r3
 8016460:	f7fe fbe0 	bl	8014c24 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016464:	693b      	ldr	r3, [r7, #16]
 8016466:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016468:	693b      	ldr	r3, [r7, #16]
 801646a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801646c:	693b      	ldr	r3, [r7, #16]
 801646e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016470:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016474:	693b      	ldr	r3, [r7, #16]
 8016476:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016478:	693b      	ldr	r3, [r7, #16]
 801647a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801647c:	4b0f      	ldr	r3, [pc, #60]	@ (80164bc <xTaskPriorityDisinherit+0xd8>)
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	429a      	cmp	r2, r3
 8016482:	d903      	bls.n	801648c <xTaskPriorityDisinherit+0xa8>
 8016484:	693b      	ldr	r3, [r7, #16]
 8016486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016488:	4a0c      	ldr	r2, [pc, #48]	@ (80164bc <xTaskPriorityDisinherit+0xd8>)
 801648a:	6013      	str	r3, [r2, #0]
 801648c:	693b      	ldr	r3, [r7, #16]
 801648e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016490:	4613      	mov	r3, r2
 8016492:	009b      	lsls	r3, r3, #2
 8016494:	4413      	add	r3, r2
 8016496:	009b      	lsls	r3, r3, #2
 8016498:	4a09      	ldr	r2, [pc, #36]	@ (80164c0 <xTaskPriorityDisinherit+0xdc>)
 801649a:	441a      	add	r2, r3
 801649c:	693b      	ldr	r3, [r7, #16]
 801649e:	3304      	adds	r3, #4
 80164a0:	4619      	mov	r1, r3
 80164a2:	4610      	mov	r0, r2
 80164a4:	f7fe fb61 	bl	8014b6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80164a8:	2301      	movs	r3, #1
 80164aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80164ac:	697b      	ldr	r3, [r7, #20]
	}
 80164ae:	4618      	mov	r0, r3
 80164b0:	3718      	adds	r7, #24
 80164b2:	46bd      	mov	sp, r7
 80164b4:	bd80      	pop	{r7, pc}
 80164b6:	bf00      	nop
 80164b8:	24002810 	.word	0x24002810
 80164bc:	24002cec 	.word	0x24002cec
 80164c0:	24002814 	.word	0x24002814

080164c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b084      	sub	sp, #16
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	6078      	str	r0, [r7, #4]
 80164cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80164ce:	4b21      	ldr	r3, [pc, #132]	@ (8016554 <prvAddCurrentTaskToDelayedList+0x90>)
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80164d4:	4b20      	ldr	r3, [pc, #128]	@ (8016558 <prvAddCurrentTaskToDelayedList+0x94>)
 80164d6:	681b      	ldr	r3, [r3, #0]
 80164d8:	3304      	adds	r3, #4
 80164da:	4618      	mov	r0, r3
 80164dc:	f7fe fba2 	bl	8014c24 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164e6:	d10a      	bne.n	80164fe <prvAddCurrentTaskToDelayedList+0x3a>
 80164e8:	683b      	ldr	r3, [r7, #0]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d007      	beq.n	80164fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164ee:	4b1a      	ldr	r3, [pc, #104]	@ (8016558 <prvAddCurrentTaskToDelayedList+0x94>)
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	3304      	adds	r3, #4
 80164f4:	4619      	mov	r1, r3
 80164f6:	4819      	ldr	r0, [pc, #100]	@ (801655c <prvAddCurrentTaskToDelayedList+0x98>)
 80164f8:	f7fe fb37 	bl	8014b6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80164fc:	e026      	b.n	801654c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80164fe:	68fa      	ldr	r2, [r7, #12]
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	4413      	add	r3, r2
 8016504:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016506:	4b14      	ldr	r3, [pc, #80]	@ (8016558 <prvAddCurrentTaskToDelayedList+0x94>)
 8016508:	681b      	ldr	r3, [r3, #0]
 801650a:	68ba      	ldr	r2, [r7, #8]
 801650c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801650e:	68ba      	ldr	r2, [r7, #8]
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	429a      	cmp	r2, r3
 8016514:	d209      	bcs.n	801652a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016516:	4b12      	ldr	r3, [pc, #72]	@ (8016560 <prvAddCurrentTaskToDelayedList+0x9c>)
 8016518:	681a      	ldr	r2, [r3, #0]
 801651a:	4b0f      	ldr	r3, [pc, #60]	@ (8016558 <prvAddCurrentTaskToDelayedList+0x94>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	3304      	adds	r3, #4
 8016520:	4619      	mov	r1, r3
 8016522:	4610      	mov	r0, r2
 8016524:	f7fe fb45 	bl	8014bb2 <vListInsert>
}
 8016528:	e010      	b.n	801654c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801652a:	4b0e      	ldr	r3, [pc, #56]	@ (8016564 <prvAddCurrentTaskToDelayedList+0xa0>)
 801652c:	681a      	ldr	r2, [r3, #0]
 801652e:	4b0a      	ldr	r3, [pc, #40]	@ (8016558 <prvAddCurrentTaskToDelayedList+0x94>)
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	3304      	adds	r3, #4
 8016534:	4619      	mov	r1, r3
 8016536:	4610      	mov	r0, r2
 8016538:	f7fe fb3b 	bl	8014bb2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801653c:	4b0a      	ldr	r3, [pc, #40]	@ (8016568 <prvAddCurrentTaskToDelayedList+0xa4>)
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	68ba      	ldr	r2, [r7, #8]
 8016542:	429a      	cmp	r2, r3
 8016544:	d202      	bcs.n	801654c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8016546:	4a08      	ldr	r2, [pc, #32]	@ (8016568 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016548:	68bb      	ldr	r3, [r7, #8]
 801654a:	6013      	str	r3, [r2, #0]
}
 801654c:	bf00      	nop
 801654e:	3710      	adds	r7, #16
 8016550:	46bd      	mov	sp, r7
 8016552:	bd80      	pop	{r7, pc}
 8016554:	24002ce8 	.word	0x24002ce8
 8016558:	24002810 	.word	0x24002810
 801655c:	24002cd0 	.word	0x24002cd0
 8016560:	24002ca0 	.word	0x24002ca0
 8016564:	24002c9c 	.word	0x24002c9c
 8016568:	24002d04 	.word	0x24002d04

0801656c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b08a      	sub	sp, #40	@ 0x28
 8016570:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8016572:	2300      	movs	r3, #0
 8016574:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8016576:	f000 fbb1 	bl	8016cdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801657a:	4b1d      	ldr	r3, [pc, #116]	@ (80165f0 <xTimerCreateTimerTask+0x84>)
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d021      	beq.n	80165c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8016582:	2300      	movs	r3, #0
 8016584:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8016586:	2300      	movs	r3, #0
 8016588:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801658a:	1d3a      	adds	r2, r7, #4
 801658c:	f107 0108 	add.w	r1, r7, #8
 8016590:	f107 030c 	add.w	r3, r7, #12
 8016594:	4618      	mov	r0, r3
 8016596:	f7fe faa1 	bl	8014adc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801659a:	6879      	ldr	r1, [r7, #4]
 801659c:	68bb      	ldr	r3, [r7, #8]
 801659e:	68fa      	ldr	r2, [r7, #12]
 80165a0:	9202      	str	r2, [sp, #8]
 80165a2:	9301      	str	r3, [sp, #4]
 80165a4:	2302      	movs	r3, #2
 80165a6:	9300      	str	r3, [sp, #0]
 80165a8:	2300      	movs	r3, #0
 80165aa:	460a      	mov	r2, r1
 80165ac:	4911      	ldr	r1, [pc, #68]	@ (80165f4 <xTimerCreateTimerTask+0x88>)
 80165ae:	4812      	ldr	r0, [pc, #72]	@ (80165f8 <xTimerCreateTimerTask+0x8c>)
 80165b0:	f7ff f892 	bl	80156d8 <xTaskCreateStatic>
 80165b4:	4603      	mov	r3, r0
 80165b6:	4a11      	ldr	r2, [pc, #68]	@ (80165fc <xTimerCreateTimerTask+0x90>)
 80165b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80165ba:	4b10      	ldr	r3, [pc, #64]	@ (80165fc <xTimerCreateTimerTask+0x90>)
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d001      	beq.n	80165c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80165c2:	2301      	movs	r3, #1
 80165c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80165c6:	697b      	ldr	r3, [r7, #20]
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d10b      	bne.n	80165e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80165cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165d0:	f383 8811 	msr	BASEPRI, r3
 80165d4:	f3bf 8f6f 	isb	sy
 80165d8:	f3bf 8f4f 	dsb	sy
 80165dc:	613b      	str	r3, [r7, #16]
}
 80165de:	bf00      	nop
 80165e0:	bf00      	nop
 80165e2:	e7fd      	b.n	80165e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80165e4:	697b      	ldr	r3, [r7, #20]
}
 80165e6:	4618      	mov	r0, r3
 80165e8:	3718      	adds	r7, #24
 80165ea:	46bd      	mov	sp, r7
 80165ec:	bd80      	pop	{r7, pc}
 80165ee:	bf00      	nop
 80165f0:	24002d40 	.word	0x24002d40
 80165f4:	0801b34c 	.word	0x0801b34c
 80165f8:	08016875 	.word	0x08016875
 80165fc:	24002d44 	.word	0x24002d44

08016600 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8016600:	b580      	push	{r7, lr}
 8016602:	b088      	sub	sp, #32
 8016604:	af02      	add	r7, sp, #8
 8016606:	60f8      	str	r0, [r7, #12]
 8016608:	60b9      	str	r1, [r7, #8]
 801660a:	607a      	str	r2, [r7, #4]
 801660c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 801660e:	202c      	movs	r0, #44	@ 0x2c
 8016610:	f000 fe1c 	bl	801724c <pvPortMalloc>
 8016614:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8016616:	697b      	ldr	r3, [r7, #20]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d00d      	beq.n	8016638 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 801661c:	697b      	ldr	r3, [r7, #20]
 801661e:	2200      	movs	r2, #0
 8016620:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8016624:	697b      	ldr	r3, [r7, #20]
 8016626:	9301      	str	r3, [sp, #4]
 8016628:	6a3b      	ldr	r3, [r7, #32]
 801662a:	9300      	str	r3, [sp, #0]
 801662c:	683b      	ldr	r3, [r7, #0]
 801662e:	687a      	ldr	r2, [r7, #4]
 8016630:	68b9      	ldr	r1, [r7, #8]
 8016632:	68f8      	ldr	r0, [r7, #12]
 8016634:	f000 f845 	bl	80166c2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8016638:	697b      	ldr	r3, [r7, #20]
	}
 801663a:	4618      	mov	r0, r3
 801663c:	3718      	adds	r7, #24
 801663e:	46bd      	mov	sp, r7
 8016640:	bd80      	pop	{r7, pc}

08016642 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8016642:	b580      	push	{r7, lr}
 8016644:	b08a      	sub	sp, #40	@ 0x28
 8016646:	af02      	add	r7, sp, #8
 8016648:	60f8      	str	r0, [r7, #12]
 801664a:	60b9      	str	r1, [r7, #8]
 801664c:	607a      	str	r2, [r7, #4]
 801664e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8016650:	232c      	movs	r3, #44	@ 0x2c
 8016652:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8016654:	693b      	ldr	r3, [r7, #16]
 8016656:	2b2c      	cmp	r3, #44	@ 0x2c
 8016658:	d00b      	beq.n	8016672 <xTimerCreateStatic+0x30>
	__asm volatile
 801665a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801665e:	f383 8811 	msr	BASEPRI, r3
 8016662:	f3bf 8f6f 	isb	sy
 8016666:	f3bf 8f4f 	dsb	sy
 801666a:	61bb      	str	r3, [r7, #24]
}
 801666c:	bf00      	nop
 801666e:	bf00      	nop
 8016670:	e7fd      	b.n	801666e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016672:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8016674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016676:	2b00      	cmp	r3, #0
 8016678:	d10b      	bne.n	8016692 <xTimerCreateStatic+0x50>
	__asm volatile
 801667a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801667e:	f383 8811 	msr	BASEPRI, r3
 8016682:	f3bf 8f6f 	isb	sy
 8016686:	f3bf 8f4f 	dsb	sy
 801668a:	617b      	str	r3, [r7, #20]
}
 801668c:	bf00      	nop
 801668e:	bf00      	nop
 8016690:	e7fd      	b.n	801668e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8016692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016694:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8016696:	69fb      	ldr	r3, [r7, #28]
 8016698:	2b00      	cmp	r3, #0
 801669a:	d00d      	beq.n	80166b8 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 801669c:	69fb      	ldr	r3, [r7, #28]
 801669e:	2202      	movs	r2, #2
 80166a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80166a4:	69fb      	ldr	r3, [r7, #28]
 80166a6:	9301      	str	r3, [sp, #4]
 80166a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166aa:	9300      	str	r3, [sp, #0]
 80166ac:	683b      	ldr	r3, [r7, #0]
 80166ae:	687a      	ldr	r2, [r7, #4]
 80166b0:	68b9      	ldr	r1, [r7, #8]
 80166b2:	68f8      	ldr	r0, [r7, #12]
 80166b4:	f000 f805 	bl	80166c2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80166b8:	69fb      	ldr	r3, [r7, #28]
	}
 80166ba:	4618      	mov	r0, r3
 80166bc:	3720      	adds	r7, #32
 80166be:	46bd      	mov	sp, r7
 80166c0:	bd80      	pop	{r7, pc}

080166c2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80166c2:	b580      	push	{r7, lr}
 80166c4:	b086      	sub	sp, #24
 80166c6:	af00      	add	r7, sp, #0
 80166c8:	60f8      	str	r0, [r7, #12]
 80166ca:	60b9      	str	r1, [r7, #8]
 80166cc:	607a      	str	r2, [r7, #4]
 80166ce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80166d0:	68bb      	ldr	r3, [r7, #8]
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d10b      	bne.n	80166ee <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80166d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166da:	f383 8811 	msr	BASEPRI, r3
 80166de:	f3bf 8f6f 	isb	sy
 80166e2:	f3bf 8f4f 	dsb	sy
 80166e6:	617b      	str	r3, [r7, #20]
}
 80166e8:	bf00      	nop
 80166ea:	bf00      	nop
 80166ec:	e7fd      	b.n	80166ea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80166ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d01e      	beq.n	8016732 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80166f4:	f000 faf2 	bl	8016cdc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80166f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166fa:	68fa      	ldr	r2, [r7, #12]
 80166fc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80166fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016700:	68ba      	ldr	r2, [r7, #8]
 8016702:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8016704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016706:	683a      	ldr	r2, [r7, #0]
 8016708:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 801670a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801670c:	6a3a      	ldr	r2, [r7, #32]
 801670e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8016710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016712:	3304      	adds	r3, #4
 8016714:	4618      	mov	r0, r3
 8016716:	f7fe fa1b 	bl	8014b50 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d008      	beq.n	8016732 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8016720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016722:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016726:	f043 0304 	orr.w	r3, r3, #4
 801672a:	b2da      	uxtb	r2, r3
 801672c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801672e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8016732:	bf00      	nop
 8016734:	3718      	adds	r7, #24
 8016736:	46bd      	mov	sp, r7
 8016738:	bd80      	pop	{r7, pc}
	...

0801673c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801673c:	b580      	push	{r7, lr}
 801673e:	b08a      	sub	sp, #40	@ 0x28
 8016740:	af00      	add	r7, sp, #0
 8016742:	60f8      	str	r0, [r7, #12]
 8016744:	60b9      	str	r1, [r7, #8]
 8016746:	607a      	str	r2, [r7, #4]
 8016748:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801674a:	2300      	movs	r3, #0
 801674c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	2b00      	cmp	r3, #0
 8016752:	d10b      	bne.n	801676c <xTimerGenericCommand+0x30>
	__asm volatile
 8016754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016758:	f383 8811 	msr	BASEPRI, r3
 801675c:	f3bf 8f6f 	isb	sy
 8016760:	f3bf 8f4f 	dsb	sy
 8016764:	623b      	str	r3, [r7, #32]
}
 8016766:	bf00      	nop
 8016768:	bf00      	nop
 801676a:	e7fd      	b.n	8016768 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801676c:	4b19      	ldr	r3, [pc, #100]	@ (80167d4 <xTimerGenericCommand+0x98>)
 801676e:	681b      	ldr	r3, [r3, #0]
 8016770:	2b00      	cmp	r3, #0
 8016772:	d02a      	beq.n	80167ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8016774:	68bb      	ldr	r3, [r7, #8]
 8016776:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801677c:	68fb      	ldr	r3, [r7, #12]
 801677e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8016780:	68bb      	ldr	r3, [r7, #8]
 8016782:	2b05      	cmp	r3, #5
 8016784:	dc18      	bgt.n	80167b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8016786:	f7ff fe0f 	bl	80163a8 <xTaskGetSchedulerState>
 801678a:	4603      	mov	r3, r0
 801678c:	2b02      	cmp	r3, #2
 801678e:	d109      	bne.n	80167a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016790:	4b10      	ldr	r3, [pc, #64]	@ (80167d4 <xTimerGenericCommand+0x98>)
 8016792:	6818      	ldr	r0, [r3, #0]
 8016794:	f107 0110 	add.w	r1, r7, #16
 8016798:	2300      	movs	r3, #0
 801679a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801679c:	f7fe fbac 	bl	8014ef8 <xQueueGenericSend>
 80167a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80167a2:	e012      	b.n	80167ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80167a4:	4b0b      	ldr	r3, [pc, #44]	@ (80167d4 <xTimerGenericCommand+0x98>)
 80167a6:	6818      	ldr	r0, [r3, #0]
 80167a8:	f107 0110 	add.w	r1, r7, #16
 80167ac:	2300      	movs	r3, #0
 80167ae:	2200      	movs	r2, #0
 80167b0:	f7fe fba2 	bl	8014ef8 <xQueueGenericSend>
 80167b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80167b6:	e008      	b.n	80167ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80167b8:	4b06      	ldr	r3, [pc, #24]	@ (80167d4 <xTimerGenericCommand+0x98>)
 80167ba:	6818      	ldr	r0, [r3, #0]
 80167bc:	f107 0110 	add.w	r1, r7, #16
 80167c0:	2300      	movs	r3, #0
 80167c2:	683a      	ldr	r2, [r7, #0]
 80167c4:	f7fe fc9a 	bl	80150fc <xQueueGenericSendFromISR>
 80167c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80167ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80167cc:	4618      	mov	r0, r3
 80167ce:	3728      	adds	r7, #40	@ 0x28
 80167d0:	46bd      	mov	sp, r7
 80167d2:	bd80      	pop	{r7, pc}
 80167d4:	24002d40 	.word	0x24002d40

080167d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80167d8:	b580      	push	{r7, lr}
 80167da:	b088      	sub	sp, #32
 80167dc:	af02      	add	r7, sp, #8
 80167de:	6078      	str	r0, [r7, #4]
 80167e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167e2:	4b23      	ldr	r3, [pc, #140]	@ (8016870 <prvProcessExpiredTimer+0x98>)
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	68db      	ldr	r3, [r3, #12]
 80167e8:	68db      	ldr	r3, [r3, #12]
 80167ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80167ec:	697b      	ldr	r3, [r7, #20]
 80167ee:	3304      	adds	r3, #4
 80167f0:	4618      	mov	r0, r3
 80167f2:	f7fe fa17 	bl	8014c24 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80167f6:	697b      	ldr	r3, [r7, #20]
 80167f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80167fc:	f003 0304 	and.w	r3, r3, #4
 8016800:	2b00      	cmp	r3, #0
 8016802:	d023      	beq.n	801684c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8016804:	697b      	ldr	r3, [r7, #20]
 8016806:	699a      	ldr	r2, [r3, #24]
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	18d1      	adds	r1, r2, r3
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	683a      	ldr	r2, [r7, #0]
 8016810:	6978      	ldr	r0, [r7, #20]
 8016812:	f000 f8d5 	bl	80169c0 <prvInsertTimerInActiveList>
 8016816:	4603      	mov	r3, r0
 8016818:	2b00      	cmp	r3, #0
 801681a:	d020      	beq.n	801685e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801681c:	2300      	movs	r3, #0
 801681e:	9300      	str	r3, [sp, #0]
 8016820:	2300      	movs	r3, #0
 8016822:	687a      	ldr	r2, [r7, #4]
 8016824:	2100      	movs	r1, #0
 8016826:	6978      	ldr	r0, [r7, #20]
 8016828:	f7ff ff88 	bl	801673c <xTimerGenericCommand>
 801682c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801682e:	693b      	ldr	r3, [r7, #16]
 8016830:	2b00      	cmp	r3, #0
 8016832:	d114      	bne.n	801685e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8016834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016838:	f383 8811 	msr	BASEPRI, r3
 801683c:	f3bf 8f6f 	isb	sy
 8016840:	f3bf 8f4f 	dsb	sy
 8016844:	60fb      	str	r3, [r7, #12]
}
 8016846:	bf00      	nop
 8016848:	bf00      	nop
 801684a:	e7fd      	b.n	8016848 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801684c:	697b      	ldr	r3, [r7, #20]
 801684e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016852:	f023 0301 	bic.w	r3, r3, #1
 8016856:	b2da      	uxtb	r2, r3
 8016858:	697b      	ldr	r3, [r7, #20]
 801685a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801685e:	697b      	ldr	r3, [r7, #20]
 8016860:	6a1b      	ldr	r3, [r3, #32]
 8016862:	6978      	ldr	r0, [r7, #20]
 8016864:	4798      	blx	r3
}
 8016866:	bf00      	nop
 8016868:	3718      	adds	r7, #24
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}
 801686e:	bf00      	nop
 8016870:	24002d38 	.word	0x24002d38

08016874 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8016874:	b580      	push	{r7, lr}
 8016876:	b084      	sub	sp, #16
 8016878:	af00      	add	r7, sp, #0
 801687a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801687c:	f107 0308 	add.w	r3, r7, #8
 8016880:	4618      	mov	r0, r3
 8016882:	f000 f859 	bl	8016938 <prvGetNextExpireTime>
 8016886:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8016888:	68bb      	ldr	r3, [r7, #8]
 801688a:	4619      	mov	r1, r3
 801688c:	68f8      	ldr	r0, [r7, #12]
 801688e:	f000 f805 	bl	801689c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016892:	f000 f8d7 	bl	8016a44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016896:	bf00      	nop
 8016898:	e7f0      	b.n	801687c <prvTimerTask+0x8>
	...

0801689c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801689c:	b580      	push	{r7, lr}
 801689e:	b084      	sub	sp, #16
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	6078      	str	r0, [r7, #4]
 80168a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80168a6:	f7ff f97b 	bl	8015ba0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80168aa:	f107 0308 	add.w	r3, r7, #8
 80168ae:	4618      	mov	r0, r3
 80168b0:	f000 f866 	bl	8016980 <prvSampleTimeNow>
 80168b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80168b6:	68bb      	ldr	r3, [r7, #8]
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	d130      	bne.n	801691e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80168bc:	683b      	ldr	r3, [r7, #0]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d10a      	bne.n	80168d8 <prvProcessTimerOrBlockTask+0x3c>
 80168c2:	687a      	ldr	r2, [r7, #4]
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	429a      	cmp	r2, r3
 80168c8:	d806      	bhi.n	80168d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80168ca:	f7ff f977 	bl	8015bbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80168ce:	68f9      	ldr	r1, [r7, #12]
 80168d0:	6878      	ldr	r0, [r7, #4]
 80168d2:	f7ff ff81 	bl	80167d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80168d6:	e024      	b.n	8016922 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80168d8:	683b      	ldr	r3, [r7, #0]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d008      	beq.n	80168f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80168de:	4b13      	ldr	r3, [pc, #76]	@ (801692c <prvProcessTimerOrBlockTask+0x90>)
 80168e0:	681b      	ldr	r3, [r3, #0]
 80168e2:	681b      	ldr	r3, [r3, #0]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d101      	bne.n	80168ec <prvProcessTimerOrBlockTask+0x50>
 80168e8:	2301      	movs	r3, #1
 80168ea:	e000      	b.n	80168ee <prvProcessTimerOrBlockTask+0x52>
 80168ec:	2300      	movs	r3, #0
 80168ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80168f0:	4b0f      	ldr	r3, [pc, #60]	@ (8016930 <prvProcessTimerOrBlockTask+0x94>)
 80168f2:	6818      	ldr	r0, [r3, #0]
 80168f4:	687a      	ldr	r2, [r7, #4]
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	1ad3      	subs	r3, r2, r3
 80168fa:	683a      	ldr	r2, [r7, #0]
 80168fc:	4619      	mov	r1, r3
 80168fe:	f7fe feb7 	bl	8015670 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016902:	f7ff f95b 	bl	8015bbc <xTaskResumeAll>
 8016906:	4603      	mov	r3, r0
 8016908:	2b00      	cmp	r3, #0
 801690a:	d10a      	bne.n	8016922 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801690c:	4b09      	ldr	r3, [pc, #36]	@ (8016934 <prvProcessTimerOrBlockTask+0x98>)
 801690e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016912:	601a      	str	r2, [r3, #0]
 8016914:	f3bf 8f4f 	dsb	sy
 8016918:	f3bf 8f6f 	isb	sy
}
 801691c:	e001      	b.n	8016922 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801691e:	f7ff f94d 	bl	8015bbc <xTaskResumeAll>
}
 8016922:	bf00      	nop
 8016924:	3710      	adds	r7, #16
 8016926:	46bd      	mov	sp, r7
 8016928:	bd80      	pop	{r7, pc}
 801692a:	bf00      	nop
 801692c:	24002d3c 	.word	0x24002d3c
 8016930:	24002d40 	.word	0x24002d40
 8016934:	e000ed04 	.word	0xe000ed04

08016938 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8016938:	b480      	push	{r7}
 801693a:	b085      	sub	sp, #20
 801693c:	af00      	add	r7, sp, #0
 801693e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016940:	4b0e      	ldr	r3, [pc, #56]	@ (801697c <prvGetNextExpireTime+0x44>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	2b00      	cmp	r3, #0
 8016948:	d101      	bne.n	801694e <prvGetNextExpireTime+0x16>
 801694a:	2201      	movs	r2, #1
 801694c:	e000      	b.n	8016950 <prvGetNextExpireTime+0x18>
 801694e:	2200      	movs	r2, #0
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	681b      	ldr	r3, [r3, #0]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d105      	bne.n	8016968 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801695c:	4b07      	ldr	r3, [pc, #28]	@ (801697c <prvGetNextExpireTime+0x44>)
 801695e:	681b      	ldr	r3, [r3, #0]
 8016960:	68db      	ldr	r3, [r3, #12]
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	60fb      	str	r3, [r7, #12]
 8016966:	e001      	b.n	801696c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8016968:	2300      	movs	r3, #0
 801696a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801696c:	68fb      	ldr	r3, [r7, #12]
}
 801696e:	4618      	mov	r0, r3
 8016970:	3714      	adds	r7, #20
 8016972:	46bd      	mov	sp, r7
 8016974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016978:	4770      	bx	lr
 801697a:	bf00      	nop
 801697c:	24002d38 	.word	0x24002d38

08016980 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8016980:	b580      	push	{r7, lr}
 8016982:	b084      	sub	sp, #16
 8016984:	af00      	add	r7, sp, #0
 8016986:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8016988:	f7ff f9b6 	bl	8015cf8 <xTaskGetTickCount>
 801698c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801698e:	4b0b      	ldr	r3, [pc, #44]	@ (80169bc <prvSampleTimeNow+0x3c>)
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	68fa      	ldr	r2, [r7, #12]
 8016994:	429a      	cmp	r2, r3
 8016996:	d205      	bcs.n	80169a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016998:	f000 f93a 	bl	8016c10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	2201      	movs	r2, #1
 80169a0:	601a      	str	r2, [r3, #0]
 80169a2:	e002      	b.n	80169aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	2200      	movs	r2, #0
 80169a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80169aa:	4a04      	ldr	r2, [pc, #16]	@ (80169bc <prvSampleTimeNow+0x3c>)
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80169b0:	68fb      	ldr	r3, [r7, #12]
}
 80169b2:	4618      	mov	r0, r3
 80169b4:	3710      	adds	r7, #16
 80169b6:	46bd      	mov	sp, r7
 80169b8:	bd80      	pop	{r7, pc}
 80169ba:	bf00      	nop
 80169bc:	24002d48 	.word	0x24002d48

080169c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b086      	sub	sp, #24
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	60f8      	str	r0, [r7, #12]
 80169c8:	60b9      	str	r1, [r7, #8]
 80169ca:	607a      	str	r2, [r7, #4]
 80169cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80169ce:	2300      	movs	r3, #0
 80169d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80169d2:	68fb      	ldr	r3, [r7, #12]
 80169d4:	68ba      	ldr	r2, [r7, #8]
 80169d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80169d8:	68fb      	ldr	r3, [r7, #12]
 80169da:	68fa      	ldr	r2, [r7, #12]
 80169dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80169de:	68ba      	ldr	r2, [r7, #8]
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	429a      	cmp	r2, r3
 80169e4:	d812      	bhi.n	8016a0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80169e6:	687a      	ldr	r2, [r7, #4]
 80169e8:	683b      	ldr	r3, [r7, #0]
 80169ea:	1ad2      	subs	r2, r2, r3
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	699b      	ldr	r3, [r3, #24]
 80169f0:	429a      	cmp	r2, r3
 80169f2:	d302      	bcc.n	80169fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80169f4:	2301      	movs	r3, #1
 80169f6:	617b      	str	r3, [r7, #20]
 80169f8:	e01b      	b.n	8016a32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80169fa:	4b10      	ldr	r3, [pc, #64]	@ (8016a3c <prvInsertTimerInActiveList+0x7c>)
 80169fc:	681a      	ldr	r2, [r3, #0]
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	3304      	adds	r3, #4
 8016a02:	4619      	mov	r1, r3
 8016a04:	4610      	mov	r0, r2
 8016a06:	f7fe f8d4 	bl	8014bb2 <vListInsert>
 8016a0a:	e012      	b.n	8016a32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016a0c:	687a      	ldr	r2, [r7, #4]
 8016a0e:	683b      	ldr	r3, [r7, #0]
 8016a10:	429a      	cmp	r2, r3
 8016a12:	d206      	bcs.n	8016a22 <prvInsertTimerInActiveList+0x62>
 8016a14:	68ba      	ldr	r2, [r7, #8]
 8016a16:	683b      	ldr	r3, [r7, #0]
 8016a18:	429a      	cmp	r2, r3
 8016a1a:	d302      	bcc.n	8016a22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016a1c:	2301      	movs	r3, #1
 8016a1e:	617b      	str	r3, [r7, #20]
 8016a20:	e007      	b.n	8016a32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016a22:	4b07      	ldr	r3, [pc, #28]	@ (8016a40 <prvInsertTimerInActiveList+0x80>)
 8016a24:	681a      	ldr	r2, [r3, #0]
 8016a26:	68fb      	ldr	r3, [r7, #12]
 8016a28:	3304      	adds	r3, #4
 8016a2a:	4619      	mov	r1, r3
 8016a2c:	4610      	mov	r0, r2
 8016a2e:	f7fe f8c0 	bl	8014bb2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016a32:	697b      	ldr	r3, [r7, #20]
}
 8016a34:	4618      	mov	r0, r3
 8016a36:	3718      	adds	r7, #24
 8016a38:	46bd      	mov	sp, r7
 8016a3a:	bd80      	pop	{r7, pc}
 8016a3c:	24002d3c 	.word	0x24002d3c
 8016a40:	24002d38 	.word	0x24002d38

08016a44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016a44:	b580      	push	{r7, lr}
 8016a46:	b08e      	sub	sp, #56	@ 0x38
 8016a48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016a4a:	e0ce      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	da19      	bge.n	8016a86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8016a52:	1d3b      	adds	r3, r7, #4
 8016a54:	3304      	adds	r3, #4
 8016a56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d10b      	bne.n	8016a76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8016a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a62:	f383 8811 	msr	BASEPRI, r3
 8016a66:	f3bf 8f6f 	isb	sy
 8016a6a:	f3bf 8f4f 	dsb	sy
 8016a6e:	61fb      	str	r3, [r7, #28]
}
 8016a70:	bf00      	nop
 8016a72:	bf00      	nop
 8016a74:	e7fd      	b.n	8016a72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8016a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016a7c:	6850      	ldr	r0, [r2, #4]
 8016a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016a80:	6892      	ldr	r2, [r2, #8]
 8016a82:	4611      	mov	r1, r2
 8016a84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	f2c0 80ae 	blt.w	8016bea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8016a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a94:	695b      	ldr	r3, [r3, #20]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d004      	beq.n	8016aa4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a9c:	3304      	adds	r3, #4
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f7fe f8c0 	bl	8014c24 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016aa4:	463b      	mov	r3, r7
 8016aa6:	4618      	mov	r0, r3
 8016aa8:	f7ff ff6a 	bl	8016980 <prvSampleTimeNow>
 8016aac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	2b09      	cmp	r3, #9
 8016ab2:	f200 8097 	bhi.w	8016be4 <prvProcessReceivedCommands+0x1a0>
 8016ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8016abc <prvProcessReceivedCommands+0x78>)
 8016ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016abc:	08016ae5 	.word	0x08016ae5
 8016ac0:	08016ae5 	.word	0x08016ae5
 8016ac4:	08016ae5 	.word	0x08016ae5
 8016ac8:	08016b5b 	.word	0x08016b5b
 8016acc:	08016b6f 	.word	0x08016b6f
 8016ad0:	08016bbb 	.word	0x08016bbb
 8016ad4:	08016ae5 	.word	0x08016ae5
 8016ad8:	08016ae5 	.word	0x08016ae5
 8016adc:	08016b5b 	.word	0x08016b5b
 8016ae0:	08016b6f 	.word	0x08016b6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ae6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016aea:	f043 0301 	orr.w	r3, r3, #1
 8016aee:	b2da      	uxtb	r2, r3
 8016af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016af2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016af6:	68ba      	ldr	r2, [r7, #8]
 8016af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016afa:	699b      	ldr	r3, [r3, #24]
 8016afc:	18d1      	adds	r1, r2, r3
 8016afe:	68bb      	ldr	r3, [r7, #8]
 8016b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016b04:	f7ff ff5c 	bl	80169c0 <prvInsertTimerInActiveList>
 8016b08:	4603      	mov	r3, r0
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	d06c      	beq.n	8016be8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b10:	6a1b      	ldr	r3, [r3, #32]
 8016b12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016b14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016b1c:	f003 0304 	and.w	r3, r3, #4
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d061      	beq.n	8016be8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016b24:	68ba      	ldr	r2, [r7, #8]
 8016b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b28:	699b      	ldr	r3, [r3, #24]
 8016b2a:	441a      	add	r2, r3
 8016b2c:	2300      	movs	r3, #0
 8016b2e:	9300      	str	r3, [sp, #0]
 8016b30:	2300      	movs	r3, #0
 8016b32:	2100      	movs	r1, #0
 8016b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016b36:	f7ff fe01 	bl	801673c <xTimerGenericCommand>
 8016b3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016b3c:	6a3b      	ldr	r3, [r7, #32]
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d152      	bne.n	8016be8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8016b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b46:	f383 8811 	msr	BASEPRI, r3
 8016b4a:	f3bf 8f6f 	isb	sy
 8016b4e:	f3bf 8f4f 	dsb	sy
 8016b52:	61bb      	str	r3, [r7, #24]
}
 8016b54:	bf00      	nop
 8016b56:	bf00      	nop
 8016b58:	e7fd      	b.n	8016b56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016b60:	f023 0301 	bic.w	r3, r3, #1
 8016b64:	b2da      	uxtb	r2, r3
 8016b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016b6c:	e03d      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016b74:	f043 0301 	orr.w	r3, r3, #1
 8016b78:	b2da      	uxtb	r2, r3
 8016b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8016b80:	68ba      	ldr	r2, [r7, #8]
 8016b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8016b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b88:	699b      	ldr	r3, [r3, #24]
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d10b      	bne.n	8016ba6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8016b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b92:	f383 8811 	msr	BASEPRI, r3
 8016b96:	f3bf 8f6f 	isb	sy
 8016b9a:	f3bf 8f4f 	dsb	sy
 8016b9e:	617b      	str	r3, [r7, #20]
}
 8016ba0:	bf00      	nop
 8016ba2:	bf00      	nop
 8016ba4:	e7fd      	b.n	8016ba2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ba8:	699a      	ldr	r2, [r3, #24]
 8016baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bac:	18d1      	adds	r1, r2, r3
 8016bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bb4:	f7ff ff04 	bl	80169c0 <prvInsertTimerInActiveList>
					break;
 8016bb8:	e017      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8016bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016bc0:	f003 0302 	and.w	r3, r3, #2
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d103      	bne.n	8016bd0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8016bc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bca:	f000 fc0d 	bl	80173e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8016bce:	e00c      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016bd6:	f023 0301 	bic.w	r3, r3, #1
 8016bda:	b2da      	uxtb	r2, r3
 8016bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016be2:	e002      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8016be4:	bf00      	nop
 8016be6:	e000      	b.n	8016bea <prvProcessReceivedCommands+0x1a6>
					break;
 8016be8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016bea:	4b08      	ldr	r3, [pc, #32]	@ (8016c0c <prvProcessReceivedCommands+0x1c8>)
 8016bec:	681b      	ldr	r3, [r3, #0]
 8016bee:	1d39      	adds	r1, r7, #4
 8016bf0:	2200      	movs	r2, #0
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	f7fe fb20 	bl	8015238 <xQueueReceive>
 8016bf8:	4603      	mov	r3, r0
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	f47f af26 	bne.w	8016a4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016c00:	bf00      	nop
 8016c02:	bf00      	nop
 8016c04:	3730      	adds	r7, #48	@ 0x30
 8016c06:	46bd      	mov	sp, r7
 8016c08:	bd80      	pop	{r7, pc}
 8016c0a:	bf00      	nop
 8016c0c:	24002d40 	.word	0x24002d40

08016c10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016c10:	b580      	push	{r7, lr}
 8016c12:	b088      	sub	sp, #32
 8016c14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016c16:	e049      	b.n	8016cac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016c18:	4b2e      	ldr	r3, [pc, #184]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016c1a:	681b      	ldr	r3, [r3, #0]
 8016c1c:	68db      	ldr	r3, [r3, #12]
 8016c1e:	681b      	ldr	r3, [r3, #0]
 8016c20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c22:	4b2c      	ldr	r3, [pc, #176]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	68db      	ldr	r3, [r3, #12]
 8016c28:	68db      	ldr	r3, [r3, #12]
 8016c2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	3304      	adds	r3, #4
 8016c30:	4618      	mov	r0, r3
 8016c32:	f7fd fff7 	bl	8014c24 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016c36:	68fb      	ldr	r3, [r7, #12]
 8016c38:	6a1b      	ldr	r3, [r3, #32]
 8016c3a:	68f8      	ldr	r0, [r7, #12]
 8016c3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016c3e:	68fb      	ldr	r3, [r7, #12]
 8016c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c44:	f003 0304 	and.w	r3, r3, #4
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d02f      	beq.n	8016cac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8016c4c:	68fb      	ldr	r3, [r7, #12]
 8016c4e:	699b      	ldr	r3, [r3, #24]
 8016c50:	693a      	ldr	r2, [r7, #16]
 8016c52:	4413      	add	r3, r2
 8016c54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8016c56:	68ba      	ldr	r2, [r7, #8]
 8016c58:	693b      	ldr	r3, [r7, #16]
 8016c5a:	429a      	cmp	r2, r3
 8016c5c:	d90e      	bls.n	8016c7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8016c5e:	68fb      	ldr	r3, [r7, #12]
 8016c60:	68ba      	ldr	r2, [r7, #8]
 8016c62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016c64:	68fb      	ldr	r3, [r7, #12]
 8016c66:	68fa      	ldr	r2, [r7, #12]
 8016c68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016c6c:	681a      	ldr	r2, [r3, #0]
 8016c6e:	68fb      	ldr	r3, [r7, #12]
 8016c70:	3304      	adds	r3, #4
 8016c72:	4619      	mov	r1, r3
 8016c74:	4610      	mov	r0, r2
 8016c76:	f7fd ff9c 	bl	8014bb2 <vListInsert>
 8016c7a:	e017      	b.n	8016cac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016c7c:	2300      	movs	r3, #0
 8016c7e:	9300      	str	r3, [sp, #0]
 8016c80:	2300      	movs	r3, #0
 8016c82:	693a      	ldr	r2, [r7, #16]
 8016c84:	2100      	movs	r1, #0
 8016c86:	68f8      	ldr	r0, [r7, #12]
 8016c88:	f7ff fd58 	bl	801673c <xTimerGenericCommand>
 8016c8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d10b      	bne.n	8016cac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8016c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c98:	f383 8811 	msr	BASEPRI, r3
 8016c9c:	f3bf 8f6f 	isb	sy
 8016ca0:	f3bf 8f4f 	dsb	sy
 8016ca4:	603b      	str	r3, [r7, #0]
}
 8016ca6:	bf00      	nop
 8016ca8:	bf00      	nop
 8016caa:	e7fd      	b.n	8016ca8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016cac:	4b09      	ldr	r3, [pc, #36]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	681b      	ldr	r3, [r3, #0]
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	d1b0      	bne.n	8016c18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016cb6:	4b07      	ldr	r3, [pc, #28]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016cb8:	681b      	ldr	r3, [r3, #0]
 8016cba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016cbc:	4b06      	ldr	r3, [pc, #24]	@ (8016cd8 <prvSwitchTimerLists+0xc8>)
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	4a04      	ldr	r2, [pc, #16]	@ (8016cd4 <prvSwitchTimerLists+0xc4>)
 8016cc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016cc4:	4a04      	ldr	r2, [pc, #16]	@ (8016cd8 <prvSwitchTimerLists+0xc8>)
 8016cc6:	697b      	ldr	r3, [r7, #20]
 8016cc8:	6013      	str	r3, [r2, #0]
}
 8016cca:	bf00      	nop
 8016ccc:	3718      	adds	r7, #24
 8016cce:	46bd      	mov	sp, r7
 8016cd0:	bd80      	pop	{r7, pc}
 8016cd2:	bf00      	nop
 8016cd4:	24002d38 	.word	0x24002d38
 8016cd8:	24002d3c 	.word	0x24002d3c

08016cdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016cdc:	b580      	push	{r7, lr}
 8016cde:	b082      	sub	sp, #8
 8016ce0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8016ce2:	f000 f991 	bl	8017008 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8016ce6:	4b15      	ldr	r3, [pc, #84]	@ (8016d3c <prvCheckForValidListAndQueue+0x60>)
 8016ce8:	681b      	ldr	r3, [r3, #0]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d120      	bne.n	8016d30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8016cee:	4814      	ldr	r0, [pc, #80]	@ (8016d40 <prvCheckForValidListAndQueue+0x64>)
 8016cf0:	f7fd ff0e 	bl	8014b10 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016cf4:	4813      	ldr	r0, [pc, #76]	@ (8016d44 <prvCheckForValidListAndQueue+0x68>)
 8016cf6:	f7fd ff0b 	bl	8014b10 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8016cfa:	4b13      	ldr	r3, [pc, #76]	@ (8016d48 <prvCheckForValidListAndQueue+0x6c>)
 8016cfc:	4a10      	ldr	r2, [pc, #64]	@ (8016d40 <prvCheckForValidListAndQueue+0x64>)
 8016cfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016d00:	4b12      	ldr	r3, [pc, #72]	@ (8016d4c <prvCheckForValidListAndQueue+0x70>)
 8016d02:	4a10      	ldr	r2, [pc, #64]	@ (8016d44 <prvCheckForValidListAndQueue+0x68>)
 8016d04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016d06:	2300      	movs	r3, #0
 8016d08:	9300      	str	r3, [sp, #0]
 8016d0a:	4b11      	ldr	r3, [pc, #68]	@ (8016d50 <prvCheckForValidListAndQueue+0x74>)
 8016d0c:	4a11      	ldr	r2, [pc, #68]	@ (8016d54 <prvCheckForValidListAndQueue+0x78>)
 8016d0e:	2110      	movs	r1, #16
 8016d10:	200a      	movs	r0, #10
 8016d12:	f7fe f81b 	bl	8014d4c <xQueueGenericCreateStatic>
 8016d16:	4603      	mov	r3, r0
 8016d18:	4a08      	ldr	r2, [pc, #32]	@ (8016d3c <prvCheckForValidListAndQueue+0x60>)
 8016d1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016d1c:	4b07      	ldr	r3, [pc, #28]	@ (8016d3c <prvCheckForValidListAndQueue+0x60>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d005      	beq.n	8016d30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016d24:	4b05      	ldr	r3, [pc, #20]	@ (8016d3c <prvCheckForValidListAndQueue+0x60>)
 8016d26:	681b      	ldr	r3, [r3, #0]
 8016d28:	490b      	ldr	r1, [pc, #44]	@ (8016d58 <prvCheckForValidListAndQueue+0x7c>)
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	f7fe fc76 	bl	801561c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016d30:	f000 f99c 	bl	801706c <vPortExitCritical>
}
 8016d34:	bf00      	nop
 8016d36:	46bd      	mov	sp, r7
 8016d38:	bd80      	pop	{r7, pc}
 8016d3a:	bf00      	nop
 8016d3c:	24002d40 	.word	0x24002d40
 8016d40:	24002d10 	.word	0x24002d10
 8016d44:	24002d24 	.word	0x24002d24
 8016d48:	24002d38 	.word	0x24002d38
 8016d4c:	24002d3c 	.word	0x24002d3c
 8016d50:	24002dec 	.word	0x24002dec
 8016d54:	24002d4c 	.word	0x24002d4c
 8016d58:	0801b354 	.word	0x0801b354

08016d5c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8016d5c:	b580      	push	{r7, lr}
 8016d5e:	b086      	sub	sp, #24
 8016d60:	af00      	add	r7, sp, #0
 8016d62:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d10b      	bne.n	8016d86 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8016d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d72:	f383 8811 	msr	BASEPRI, r3
 8016d76:	f3bf 8f6f 	isb	sy
 8016d7a:	f3bf 8f4f 	dsb	sy
 8016d7e:	60fb      	str	r3, [r7, #12]
}
 8016d80:	bf00      	nop
 8016d82:	bf00      	nop
 8016d84:	e7fd      	b.n	8016d82 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8016d86:	f000 f93f 	bl	8017008 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8016d8a:	697b      	ldr	r3, [r7, #20]
 8016d8c:	69db      	ldr	r3, [r3, #28]
 8016d8e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8016d90:	f000 f96c 	bl	801706c <vPortExitCritical>

	return pvReturn;
 8016d94:	693b      	ldr	r3, [r7, #16]
}
 8016d96:	4618      	mov	r0, r3
 8016d98:	3718      	adds	r7, #24
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	bd80      	pop	{r7, pc}
	...

08016da0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016da0:	b480      	push	{r7}
 8016da2:	b085      	sub	sp, #20
 8016da4:	af00      	add	r7, sp, #0
 8016da6:	60f8      	str	r0, [r7, #12]
 8016da8:	60b9      	str	r1, [r7, #8]
 8016daa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	3b04      	subs	r3, #4
 8016db0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	3b04      	subs	r3, #4
 8016dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016dc0:	68bb      	ldr	r3, [r7, #8]
 8016dc2:	f023 0201 	bic.w	r2, r3, #1
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016dca:	68fb      	ldr	r3, [r7, #12]
 8016dcc:	3b04      	subs	r3, #4
 8016dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8016e04 <pxPortInitialiseStack+0x64>)
 8016dd2:	68fb      	ldr	r3, [r7, #12]
 8016dd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	3b14      	subs	r3, #20
 8016dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016ddc:	687a      	ldr	r2, [r7, #4]
 8016dde:	68fb      	ldr	r3, [r7, #12]
 8016de0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	3b04      	subs	r3, #4
 8016de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	f06f 0202 	mvn.w	r2, #2
 8016dee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	3b20      	subs	r3, #32
 8016df4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016df6:	68fb      	ldr	r3, [r7, #12]
}
 8016df8:	4618      	mov	r0, r3
 8016dfa:	3714      	adds	r7, #20
 8016dfc:	46bd      	mov	sp, r7
 8016dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e02:	4770      	bx	lr
 8016e04:	08016e09 	.word	0x08016e09

08016e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016e08:	b480      	push	{r7}
 8016e0a:	b085      	sub	sp, #20
 8016e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016e0e:	2300      	movs	r3, #0
 8016e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016e12:	4b13      	ldr	r3, [pc, #76]	@ (8016e60 <prvTaskExitError+0x58>)
 8016e14:	681b      	ldr	r3, [r3, #0]
 8016e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e1a:	d00b      	beq.n	8016e34 <prvTaskExitError+0x2c>
	__asm volatile
 8016e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e20:	f383 8811 	msr	BASEPRI, r3
 8016e24:	f3bf 8f6f 	isb	sy
 8016e28:	f3bf 8f4f 	dsb	sy
 8016e2c:	60fb      	str	r3, [r7, #12]
}
 8016e2e:	bf00      	nop
 8016e30:	bf00      	nop
 8016e32:	e7fd      	b.n	8016e30 <prvTaskExitError+0x28>
	__asm volatile
 8016e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e38:	f383 8811 	msr	BASEPRI, r3
 8016e3c:	f3bf 8f6f 	isb	sy
 8016e40:	f3bf 8f4f 	dsb	sy
 8016e44:	60bb      	str	r3, [r7, #8]
}
 8016e46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016e48:	bf00      	nop
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d0fc      	beq.n	8016e4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016e50:	bf00      	nop
 8016e52:	bf00      	nop
 8016e54:	3714      	adds	r7, #20
 8016e56:	46bd      	mov	sp, r7
 8016e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e5c:	4770      	bx	lr
 8016e5e:	bf00      	nop
 8016e60:	24000040 	.word	0x24000040
	...

08016e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016e70:	4b07      	ldr	r3, [pc, #28]	@ (8016e90 <pxCurrentTCBConst2>)
 8016e72:	6819      	ldr	r1, [r3, #0]
 8016e74:	6808      	ldr	r0, [r1, #0]
 8016e76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e7a:	f380 8809 	msr	PSP, r0
 8016e7e:	f3bf 8f6f 	isb	sy
 8016e82:	f04f 0000 	mov.w	r0, #0
 8016e86:	f380 8811 	msr	BASEPRI, r0
 8016e8a:	4770      	bx	lr
 8016e8c:	f3af 8000 	nop.w

08016e90 <pxCurrentTCBConst2>:
 8016e90:	24002810 	.word	0x24002810
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016e94:	bf00      	nop
 8016e96:	bf00      	nop

08016e98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016e98:	4808      	ldr	r0, [pc, #32]	@ (8016ebc <prvPortStartFirstTask+0x24>)
 8016e9a:	6800      	ldr	r0, [r0, #0]
 8016e9c:	6800      	ldr	r0, [r0, #0]
 8016e9e:	f380 8808 	msr	MSP, r0
 8016ea2:	f04f 0000 	mov.w	r0, #0
 8016ea6:	f380 8814 	msr	CONTROL, r0
 8016eaa:	b662      	cpsie	i
 8016eac:	b661      	cpsie	f
 8016eae:	f3bf 8f4f 	dsb	sy
 8016eb2:	f3bf 8f6f 	isb	sy
 8016eb6:	df00      	svc	0
 8016eb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016eba:	bf00      	nop
 8016ebc:	e000ed08 	.word	0xe000ed08

08016ec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016ec0:	b580      	push	{r7, lr}
 8016ec2:	b086      	sub	sp, #24
 8016ec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016ec6:	4b47      	ldr	r3, [pc, #284]	@ (8016fe4 <xPortStartScheduler+0x124>)
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	4a47      	ldr	r2, [pc, #284]	@ (8016fe8 <xPortStartScheduler+0x128>)
 8016ecc:	4293      	cmp	r3, r2
 8016ece:	d10b      	bne.n	8016ee8 <xPortStartScheduler+0x28>
	__asm volatile
 8016ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ed4:	f383 8811 	msr	BASEPRI, r3
 8016ed8:	f3bf 8f6f 	isb	sy
 8016edc:	f3bf 8f4f 	dsb	sy
 8016ee0:	613b      	str	r3, [r7, #16]
}
 8016ee2:	bf00      	nop
 8016ee4:	bf00      	nop
 8016ee6:	e7fd      	b.n	8016ee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8016fe4 <xPortStartScheduler+0x124>)
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	4a3f      	ldr	r2, [pc, #252]	@ (8016fec <xPortStartScheduler+0x12c>)
 8016eee:	4293      	cmp	r3, r2
 8016ef0:	d10b      	bne.n	8016f0a <xPortStartScheduler+0x4a>
	__asm volatile
 8016ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ef6:	f383 8811 	msr	BASEPRI, r3
 8016efa:	f3bf 8f6f 	isb	sy
 8016efe:	f3bf 8f4f 	dsb	sy
 8016f02:	60fb      	str	r3, [r7, #12]
}
 8016f04:	bf00      	nop
 8016f06:	bf00      	nop
 8016f08:	e7fd      	b.n	8016f06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f0a:	4b39      	ldr	r3, [pc, #228]	@ (8016ff0 <xPortStartScheduler+0x130>)
 8016f0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f0e:	697b      	ldr	r3, [r7, #20]
 8016f10:	781b      	ldrb	r3, [r3, #0]
 8016f12:	b2db      	uxtb	r3, r3
 8016f14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016f16:	697b      	ldr	r3, [r7, #20]
 8016f18:	22ff      	movs	r2, #255	@ 0xff
 8016f1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016f1c:	697b      	ldr	r3, [r7, #20]
 8016f1e:	781b      	ldrb	r3, [r3, #0]
 8016f20:	b2db      	uxtb	r3, r3
 8016f22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016f24:	78fb      	ldrb	r3, [r7, #3]
 8016f26:	b2db      	uxtb	r3, r3
 8016f28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016f2c:	b2da      	uxtb	r2, r3
 8016f2e:	4b31      	ldr	r3, [pc, #196]	@ (8016ff4 <xPortStartScheduler+0x134>)
 8016f30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016f32:	4b31      	ldr	r3, [pc, #196]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f34:	2207      	movs	r2, #7
 8016f36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f38:	e009      	b.n	8016f4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8016f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	3b01      	subs	r3, #1
 8016f40:	4a2d      	ldr	r2, [pc, #180]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016f44:	78fb      	ldrb	r3, [r7, #3]
 8016f46:	b2db      	uxtb	r3, r3
 8016f48:	005b      	lsls	r3, r3, #1
 8016f4a:	b2db      	uxtb	r3, r3
 8016f4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f4e:	78fb      	ldrb	r3, [r7, #3]
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016f56:	2b80      	cmp	r3, #128	@ 0x80
 8016f58:	d0ef      	beq.n	8016f3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016f5a:	4b27      	ldr	r3, [pc, #156]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f5c:	681b      	ldr	r3, [r3, #0]
 8016f5e:	f1c3 0307 	rsb	r3, r3, #7
 8016f62:	2b04      	cmp	r3, #4
 8016f64:	d00b      	beq.n	8016f7e <xPortStartScheduler+0xbe>
	__asm volatile
 8016f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f6a:	f383 8811 	msr	BASEPRI, r3
 8016f6e:	f3bf 8f6f 	isb	sy
 8016f72:	f3bf 8f4f 	dsb	sy
 8016f76:	60bb      	str	r3, [r7, #8]
}
 8016f78:	bf00      	nop
 8016f7a:	bf00      	nop
 8016f7c:	e7fd      	b.n	8016f7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	021b      	lsls	r3, r3, #8
 8016f84:	4a1c      	ldr	r2, [pc, #112]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016f88:	4b1b      	ldr	r3, [pc, #108]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f8a:	681b      	ldr	r3, [r3, #0]
 8016f8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016f90:	4a19      	ldr	r2, [pc, #100]	@ (8016ff8 <xPortStartScheduler+0x138>)
 8016f92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	b2da      	uxtb	r2, r3
 8016f98:	697b      	ldr	r3, [r7, #20]
 8016f9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016f9c:	4b17      	ldr	r3, [pc, #92]	@ (8016ffc <xPortStartScheduler+0x13c>)
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	4a16      	ldr	r2, [pc, #88]	@ (8016ffc <xPortStartScheduler+0x13c>)
 8016fa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016fa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016fa8:	4b14      	ldr	r3, [pc, #80]	@ (8016ffc <xPortStartScheduler+0x13c>)
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	4a13      	ldr	r2, [pc, #76]	@ (8016ffc <xPortStartScheduler+0x13c>)
 8016fae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016fb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016fb4:	f000 f8da 	bl	801716c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016fb8:	4b11      	ldr	r3, [pc, #68]	@ (8017000 <xPortStartScheduler+0x140>)
 8016fba:	2200      	movs	r2, #0
 8016fbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016fbe:	f000 f8f9 	bl	80171b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016fc2:	4b10      	ldr	r3, [pc, #64]	@ (8017004 <xPortStartScheduler+0x144>)
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8017004 <xPortStartScheduler+0x144>)
 8016fc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016fcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016fce:	f7ff ff63 	bl	8016e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016fd2:	f7fe ff5b 	bl	8015e8c <vTaskSwitchContext>
	prvTaskExitError();
 8016fd6:	f7ff ff17 	bl	8016e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016fda:	2300      	movs	r3, #0
}
 8016fdc:	4618      	mov	r0, r3
 8016fde:	3718      	adds	r7, #24
 8016fe0:	46bd      	mov	sp, r7
 8016fe2:	bd80      	pop	{r7, pc}
 8016fe4:	e000ed00 	.word	0xe000ed00
 8016fe8:	410fc271 	.word	0x410fc271
 8016fec:	410fc270 	.word	0x410fc270
 8016ff0:	e000e400 	.word	0xe000e400
 8016ff4:	24002e3c 	.word	0x24002e3c
 8016ff8:	24002e40 	.word	0x24002e40
 8016ffc:	e000ed20 	.word	0xe000ed20
 8017000:	24000040 	.word	0x24000040
 8017004:	e000ef34 	.word	0xe000ef34

08017008 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017008:	b480      	push	{r7}
 801700a:	b083      	sub	sp, #12
 801700c:	af00      	add	r7, sp, #0
	__asm volatile
 801700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017012:	f383 8811 	msr	BASEPRI, r3
 8017016:	f3bf 8f6f 	isb	sy
 801701a:	f3bf 8f4f 	dsb	sy
 801701e:	607b      	str	r3, [r7, #4]
}
 8017020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017022:	4b10      	ldr	r3, [pc, #64]	@ (8017064 <vPortEnterCritical+0x5c>)
 8017024:	681b      	ldr	r3, [r3, #0]
 8017026:	3301      	adds	r3, #1
 8017028:	4a0e      	ldr	r2, [pc, #56]	@ (8017064 <vPortEnterCritical+0x5c>)
 801702a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801702c:	4b0d      	ldr	r3, [pc, #52]	@ (8017064 <vPortEnterCritical+0x5c>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	2b01      	cmp	r3, #1
 8017032:	d110      	bne.n	8017056 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017034:	4b0c      	ldr	r3, [pc, #48]	@ (8017068 <vPortEnterCritical+0x60>)
 8017036:	681b      	ldr	r3, [r3, #0]
 8017038:	b2db      	uxtb	r3, r3
 801703a:	2b00      	cmp	r3, #0
 801703c:	d00b      	beq.n	8017056 <vPortEnterCritical+0x4e>
	__asm volatile
 801703e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017042:	f383 8811 	msr	BASEPRI, r3
 8017046:	f3bf 8f6f 	isb	sy
 801704a:	f3bf 8f4f 	dsb	sy
 801704e:	603b      	str	r3, [r7, #0]
}
 8017050:	bf00      	nop
 8017052:	bf00      	nop
 8017054:	e7fd      	b.n	8017052 <vPortEnterCritical+0x4a>
	}
}
 8017056:	bf00      	nop
 8017058:	370c      	adds	r7, #12
 801705a:	46bd      	mov	sp, r7
 801705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017060:	4770      	bx	lr
 8017062:	bf00      	nop
 8017064:	24000040 	.word	0x24000040
 8017068:	e000ed04 	.word	0xe000ed04

0801706c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801706c:	b480      	push	{r7}
 801706e:	b083      	sub	sp, #12
 8017070:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017072:	4b12      	ldr	r3, [pc, #72]	@ (80170bc <vPortExitCritical+0x50>)
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	2b00      	cmp	r3, #0
 8017078:	d10b      	bne.n	8017092 <vPortExitCritical+0x26>
	__asm volatile
 801707a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801707e:	f383 8811 	msr	BASEPRI, r3
 8017082:	f3bf 8f6f 	isb	sy
 8017086:	f3bf 8f4f 	dsb	sy
 801708a:	607b      	str	r3, [r7, #4]
}
 801708c:	bf00      	nop
 801708e:	bf00      	nop
 8017090:	e7fd      	b.n	801708e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8017092:	4b0a      	ldr	r3, [pc, #40]	@ (80170bc <vPortExitCritical+0x50>)
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	3b01      	subs	r3, #1
 8017098:	4a08      	ldr	r2, [pc, #32]	@ (80170bc <vPortExitCritical+0x50>)
 801709a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801709c:	4b07      	ldr	r3, [pc, #28]	@ (80170bc <vPortExitCritical+0x50>)
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	d105      	bne.n	80170b0 <vPortExitCritical+0x44>
 80170a4:	2300      	movs	r3, #0
 80170a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80170a8:	683b      	ldr	r3, [r7, #0]
 80170aa:	f383 8811 	msr	BASEPRI, r3
}
 80170ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80170b0:	bf00      	nop
 80170b2:	370c      	adds	r7, #12
 80170b4:	46bd      	mov	sp, r7
 80170b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ba:	4770      	bx	lr
 80170bc:	24000040 	.word	0x24000040

080170c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80170c0:	f3ef 8009 	mrs	r0, PSP
 80170c4:	f3bf 8f6f 	isb	sy
 80170c8:	4b15      	ldr	r3, [pc, #84]	@ (8017120 <pxCurrentTCBConst>)
 80170ca:	681a      	ldr	r2, [r3, #0]
 80170cc:	f01e 0f10 	tst.w	lr, #16
 80170d0:	bf08      	it	eq
 80170d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80170d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170da:	6010      	str	r0, [r2, #0]
 80170dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80170e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80170e4:	f380 8811 	msr	BASEPRI, r0
 80170e8:	f3bf 8f4f 	dsb	sy
 80170ec:	f3bf 8f6f 	isb	sy
 80170f0:	f7fe fecc 	bl	8015e8c <vTaskSwitchContext>
 80170f4:	f04f 0000 	mov.w	r0, #0
 80170f8:	f380 8811 	msr	BASEPRI, r0
 80170fc:	bc09      	pop	{r0, r3}
 80170fe:	6819      	ldr	r1, [r3, #0]
 8017100:	6808      	ldr	r0, [r1, #0]
 8017102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017106:	f01e 0f10 	tst.w	lr, #16
 801710a:	bf08      	it	eq
 801710c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017110:	f380 8809 	msr	PSP, r0
 8017114:	f3bf 8f6f 	isb	sy
 8017118:	4770      	bx	lr
 801711a:	bf00      	nop
 801711c:	f3af 8000 	nop.w

08017120 <pxCurrentTCBConst>:
 8017120:	24002810 	.word	0x24002810
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017124:	bf00      	nop
 8017126:	bf00      	nop

08017128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b082      	sub	sp, #8
 801712c:	af00      	add	r7, sp, #0
	__asm volatile
 801712e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017132:	f383 8811 	msr	BASEPRI, r3
 8017136:	f3bf 8f6f 	isb	sy
 801713a:	f3bf 8f4f 	dsb	sy
 801713e:	607b      	str	r3, [r7, #4]
}
 8017140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017142:	f7fe fde9 	bl	8015d18 <xTaskIncrementTick>
 8017146:	4603      	mov	r3, r0
 8017148:	2b00      	cmp	r3, #0
 801714a:	d003      	beq.n	8017154 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801714c:	4b06      	ldr	r3, [pc, #24]	@ (8017168 <xPortSysTickHandler+0x40>)
 801714e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017152:	601a      	str	r2, [r3, #0]
 8017154:	2300      	movs	r3, #0
 8017156:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017158:	683b      	ldr	r3, [r7, #0]
 801715a:	f383 8811 	msr	BASEPRI, r3
}
 801715e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017160:	bf00      	nop
 8017162:	3708      	adds	r7, #8
 8017164:	46bd      	mov	sp, r7
 8017166:	bd80      	pop	{r7, pc}
 8017168:	e000ed04 	.word	0xe000ed04

0801716c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801716c:	b480      	push	{r7}
 801716e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017170:	4b0b      	ldr	r3, [pc, #44]	@ (80171a0 <vPortSetupTimerInterrupt+0x34>)
 8017172:	2200      	movs	r2, #0
 8017174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8017176:	4b0b      	ldr	r3, [pc, #44]	@ (80171a4 <vPortSetupTimerInterrupt+0x38>)
 8017178:	2200      	movs	r2, #0
 801717a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801717c:	4b0a      	ldr	r3, [pc, #40]	@ (80171a8 <vPortSetupTimerInterrupt+0x3c>)
 801717e:	681b      	ldr	r3, [r3, #0]
 8017180:	4a0a      	ldr	r2, [pc, #40]	@ (80171ac <vPortSetupTimerInterrupt+0x40>)
 8017182:	fba2 2303 	umull	r2, r3, r2, r3
 8017186:	099b      	lsrs	r3, r3, #6
 8017188:	4a09      	ldr	r2, [pc, #36]	@ (80171b0 <vPortSetupTimerInterrupt+0x44>)
 801718a:	3b01      	subs	r3, #1
 801718c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801718e:	4b04      	ldr	r3, [pc, #16]	@ (80171a0 <vPortSetupTimerInterrupt+0x34>)
 8017190:	2207      	movs	r2, #7
 8017192:	601a      	str	r2, [r3, #0]
}
 8017194:	bf00      	nop
 8017196:	46bd      	mov	sp, r7
 8017198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801719c:	4770      	bx	lr
 801719e:	bf00      	nop
 80171a0:	e000e010 	.word	0xe000e010
 80171a4:	e000e018 	.word	0xe000e018
 80171a8:	24000000 	.word	0x24000000
 80171ac:	10624dd3 	.word	0x10624dd3
 80171b0:	e000e014 	.word	0xe000e014

080171b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80171b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80171c4 <vPortEnableVFP+0x10>
 80171b8:	6801      	ldr	r1, [r0, #0]
 80171ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80171be:	6001      	str	r1, [r0, #0]
 80171c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80171c2:	bf00      	nop
 80171c4:	e000ed88 	.word	0xe000ed88

080171c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80171c8:	b480      	push	{r7}
 80171ca:	b085      	sub	sp, #20
 80171cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80171ce:	f3ef 8305 	mrs	r3, IPSR
 80171d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80171d4:	68fb      	ldr	r3, [r7, #12]
 80171d6:	2b0f      	cmp	r3, #15
 80171d8:	d915      	bls.n	8017206 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80171da:	4a18      	ldr	r2, [pc, #96]	@ (801723c <vPortValidateInterruptPriority+0x74>)
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	4413      	add	r3, r2
 80171e0:	781b      	ldrb	r3, [r3, #0]
 80171e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80171e4:	4b16      	ldr	r3, [pc, #88]	@ (8017240 <vPortValidateInterruptPriority+0x78>)
 80171e6:	781b      	ldrb	r3, [r3, #0]
 80171e8:	7afa      	ldrb	r2, [r7, #11]
 80171ea:	429a      	cmp	r2, r3
 80171ec:	d20b      	bcs.n	8017206 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80171ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171f2:	f383 8811 	msr	BASEPRI, r3
 80171f6:	f3bf 8f6f 	isb	sy
 80171fa:	f3bf 8f4f 	dsb	sy
 80171fe:	607b      	str	r3, [r7, #4]
}
 8017200:	bf00      	nop
 8017202:	bf00      	nop
 8017204:	e7fd      	b.n	8017202 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017206:	4b0f      	ldr	r3, [pc, #60]	@ (8017244 <vPortValidateInterruptPriority+0x7c>)
 8017208:	681b      	ldr	r3, [r3, #0]
 801720a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801720e:	4b0e      	ldr	r3, [pc, #56]	@ (8017248 <vPortValidateInterruptPriority+0x80>)
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	429a      	cmp	r2, r3
 8017214:	d90b      	bls.n	801722e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8017216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801721a:	f383 8811 	msr	BASEPRI, r3
 801721e:	f3bf 8f6f 	isb	sy
 8017222:	f3bf 8f4f 	dsb	sy
 8017226:	603b      	str	r3, [r7, #0]
}
 8017228:	bf00      	nop
 801722a:	bf00      	nop
 801722c:	e7fd      	b.n	801722a <vPortValidateInterruptPriority+0x62>
	}
 801722e:	bf00      	nop
 8017230:	3714      	adds	r7, #20
 8017232:	46bd      	mov	sp, r7
 8017234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017238:	4770      	bx	lr
 801723a:	bf00      	nop
 801723c:	e000e3f0 	.word	0xe000e3f0
 8017240:	24002e3c 	.word	0x24002e3c
 8017244:	e000ed0c 	.word	0xe000ed0c
 8017248:	24002e40 	.word	0x24002e40

0801724c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801724c:	b580      	push	{r7, lr}
 801724e:	b08a      	sub	sp, #40	@ 0x28
 8017250:	af00      	add	r7, sp, #0
 8017252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017254:	2300      	movs	r3, #0
 8017256:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017258:	f7fe fca2 	bl	8015ba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801725c:	4b5c      	ldr	r3, [pc, #368]	@ (80173d0 <pvPortMalloc+0x184>)
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	2b00      	cmp	r3, #0
 8017262:	d101      	bne.n	8017268 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017264:	f000 f924 	bl	80174b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017268:	4b5a      	ldr	r3, [pc, #360]	@ (80173d4 <pvPortMalloc+0x188>)
 801726a:	681a      	ldr	r2, [r3, #0]
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	4013      	ands	r3, r2
 8017270:	2b00      	cmp	r3, #0
 8017272:	f040 8095 	bne.w	80173a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	2b00      	cmp	r3, #0
 801727a:	d01e      	beq.n	80172ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801727c:	2208      	movs	r2, #8
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	4413      	add	r3, r2
 8017282:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	f003 0307 	and.w	r3, r3, #7
 801728a:	2b00      	cmp	r3, #0
 801728c:	d015      	beq.n	80172ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	f023 0307 	bic.w	r3, r3, #7
 8017294:	3308      	adds	r3, #8
 8017296:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	f003 0307 	and.w	r3, r3, #7
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d00b      	beq.n	80172ba <pvPortMalloc+0x6e>
	__asm volatile
 80172a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172a6:	f383 8811 	msr	BASEPRI, r3
 80172aa:	f3bf 8f6f 	isb	sy
 80172ae:	f3bf 8f4f 	dsb	sy
 80172b2:	617b      	str	r3, [r7, #20]
}
 80172b4:	bf00      	nop
 80172b6:	bf00      	nop
 80172b8:	e7fd      	b.n	80172b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d06f      	beq.n	80173a0 <pvPortMalloc+0x154>
 80172c0:	4b45      	ldr	r3, [pc, #276]	@ (80173d8 <pvPortMalloc+0x18c>)
 80172c2:	681b      	ldr	r3, [r3, #0]
 80172c4:	687a      	ldr	r2, [r7, #4]
 80172c6:	429a      	cmp	r2, r3
 80172c8:	d86a      	bhi.n	80173a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80172ca:	4b44      	ldr	r3, [pc, #272]	@ (80173dc <pvPortMalloc+0x190>)
 80172cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80172ce:	4b43      	ldr	r3, [pc, #268]	@ (80173dc <pvPortMalloc+0x190>)
 80172d0:	681b      	ldr	r3, [r3, #0]
 80172d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80172d4:	e004      	b.n	80172e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80172d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80172da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80172e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172e2:	685b      	ldr	r3, [r3, #4]
 80172e4:	687a      	ldr	r2, [r7, #4]
 80172e6:	429a      	cmp	r2, r3
 80172e8:	d903      	bls.n	80172f2 <pvPortMalloc+0xa6>
 80172ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172ec:	681b      	ldr	r3, [r3, #0]
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d1f1      	bne.n	80172d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80172f2:	4b37      	ldr	r3, [pc, #220]	@ (80173d0 <pvPortMalloc+0x184>)
 80172f4:	681b      	ldr	r3, [r3, #0]
 80172f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172f8:	429a      	cmp	r2, r3
 80172fa:	d051      	beq.n	80173a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80172fc:	6a3b      	ldr	r3, [r7, #32]
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	2208      	movs	r2, #8
 8017302:	4413      	add	r3, r2
 8017304:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017308:	681a      	ldr	r2, [r3, #0]
 801730a:	6a3b      	ldr	r3, [r7, #32]
 801730c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017310:	685a      	ldr	r2, [r3, #4]
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	1ad2      	subs	r2, r2, r3
 8017316:	2308      	movs	r3, #8
 8017318:	005b      	lsls	r3, r3, #1
 801731a:	429a      	cmp	r2, r3
 801731c:	d920      	bls.n	8017360 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801731e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017320:	687b      	ldr	r3, [r7, #4]
 8017322:	4413      	add	r3, r2
 8017324:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017326:	69bb      	ldr	r3, [r7, #24]
 8017328:	f003 0307 	and.w	r3, r3, #7
 801732c:	2b00      	cmp	r3, #0
 801732e:	d00b      	beq.n	8017348 <pvPortMalloc+0xfc>
	__asm volatile
 8017330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017334:	f383 8811 	msr	BASEPRI, r3
 8017338:	f3bf 8f6f 	isb	sy
 801733c:	f3bf 8f4f 	dsb	sy
 8017340:	613b      	str	r3, [r7, #16]
}
 8017342:	bf00      	nop
 8017344:	bf00      	nop
 8017346:	e7fd      	b.n	8017344 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801734a:	685a      	ldr	r2, [r3, #4]
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	1ad2      	subs	r2, r2, r3
 8017350:	69bb      	ldr	r3, [r7, #24]
 8017352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017356:	687a      	ldr	r2, [r7, #4]
 8017358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801735a:	69b8      	ldr	r0, [r7, #24]
 801735c:	f000 f90a 	bl	8017574 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017360:	4b1d      	ldr	r3, [pc, #116]	@ (80173d8 <pvPortMalloc+0x18c>)
 8017362:	681a      	ldr	r2, [r3, #0]
 8017364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017366:	685b      	ldr	r3, [r3, #4]
 8017368:	1ad3      	subs	r3, r2, r3
 801736a:	4a1b      	ldr	r2, [pc, #108]	@ (80173d8 <pvPortMalloc+0x18c>)
 801736c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801736e:	4b1a      	ldr	r3, [pc, #104]	@ (80173d8 <pvPortMalloc+0x18c>)
 8017370:	681a      	ldr	r2, [r3, #0]
 8017372:	4b1b      	ldr	r3, [pc, #108]	@ (80173e0 <pvPortMalloc+0x194>)
 8017374:	681b      	ldr	r3, [r3, #0]
 8017376:	429a      	cmp	r2, r3
 8017378:	d203      	bcs.n	8017382 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801737a:	4b17      	ldr	r3, [pc, #92]	@ (80173d8 <pvPortMalloc+0x18c>)
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	4a18      	ldr	r2, [pc, #96]	@ (80173e0 <pvPortMalloc+0x194>)
 8017380:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017384:	685a      	ldr	r2, [r3, #4]
 8017386:	4b13      	ldr	r3, [pc, #76]	@ (80173d4 <pvPortMalloc+0x188>)
 8017388:	681b      	ldr	r3, [r3, #0]
 801738a:	431a      	orrs	r2, r3
 801738c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801738e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017392:	2200      	movs	r2, #0
 8017394:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017396:	4b13      	ldr	r3, [pc, #76]	@ (80173e4 <pvPortMalloc+0x198>)
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	3301      	adds	r3, #1
 801739c:	4a11      	ldr	r2, [pc, #68]	@ (80173e4 <pvPortMalloc+0x198>)
 801739e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80173a0:	f7fe fc0c 	bl	8015bbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80173a4:	69fb      	ldr	r3, [r7, #28]
 80173a6:	f003 0307 	and.w	r3, r3, #7
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d00b      	beq.n	80173c6 <pvPortMalloc+0x17a>
	__asm volatile
 80173ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173b2:	f383 8811 	msr	BASEPRI, r3
 80173b6:	f3bf 8f6f 	isb	sy
 80173ba:	f3bf 8f4f 	dsb	sy
 80173be:	60fb      	str	r3, [r7, #12]
}
 80173c0:	bf00      	nop
 80173c2:	bf00      	nop
 80173c4:	e7fd      	b.n	80173c2 <pvPortMalloc+0x176>
	return pvReturn;
 80173c6:	69fb      	ldr	r3, [r7, #28]
}
 80173c8:	4618      	mov	r0, r3
 80173ca:	3728      	adds	r7, #40	@ 0x28
 80173cc:	46bd      	mov	sp, r7
 80173ce:	bd80      	pop	{r7, pc}
 80173d0:	2400f55c 	.word	0x2400f55c
 80173d4:	2400f570 	.word	0x2400f570
 80173d8:	2400f560 	.word	0x2400f560
 80173dc:	2400f554 	.word	0x2400f554
 80173e0:	2400f564 	.word	0x2400f564
 80173e4:	2400f568 	.word	0x2400f568

080173e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80173e8:	b580      	push	{r7, lr}
 80173ea:	b086      	sub	sp, #24
 80173ec:	af00      	add	r7, sp, #0
 80173ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	2b00      	cmp	r3, #0
 80173f8:	d04f      	beq.n	801749a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80173fa:	2308      	movs	r3, #8
 80173fc:	425b      	negs	r3, r3
 80173fe:	697a      	ldr	r2, [r7, #20]
 8017400:	4413      	add	r3, r2
 8017402:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017404:	697b      	ldr	r3, [r7, #20]
 8017406:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017408:	693b      	ldr	r3, [r7, #16]
 801740a:	685a      	ldr	r2, [r3, #4]
 801740c:	4b25      	ldr	r3, [pc, #148]	@ (80174a4 <vPortFree+0xbc>)
 801740e:	681b      	ldr	r3, [r3, #0]
 8017410:	4013      	ands	r3, r2
 8017412:	2b00      	cmp	r3, #0
 8017414:	d10b      	bne.n	801742e <vPortFree+0x46>
	__asm volatile
 8017416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801741a:	f383 8811 	msr	BASEPRI, r3
 801741e:	f3bf 8f6f 	isb	sy
 8017422:	f3bf 8f4f 	dsb	sy
 8017426:	60fb      	str	r3, [r7, #12]
}
 8017428:	bf00      	nop
 801742a:	bf00      	nop
 801742c:	e7fd      	b.n	801742a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801742e:	693b      	ldr	r3, [r7, #16]
 8017430:	681b      	ldr	r3, [r3, #0]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d00b      	beq.n	801744e <vPortFree+0x66>
	__asm volatile
 8017436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801743a:	f383 8811 	msr	BASEPRI, r3
 801743e:	f3bf 8f6f 	isb	sy
 8017442:	f3bf 8f4f 	dsb	sy
 8017446:	60bb      	str	r3, [r7, #8]
}
 8017448:	bf00      	nop
 801744a:	bf00      	nop
 801744c:	e7fd      	b.n	801744a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801744e:	693b      	ldr	r3, [r7, #16]
 8017450:	685a      	ldr	r2, [r3, #4]
 8017452:	4b14      	ldr	r3, [pc, #80]	@ (80174a4 <vPortFree+0xbc>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	4013      	ands	r3, r2
 8017458:	2b00      	cmp	r3, #0
 801745a:	d01e      	beq.n	801749a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801745c:	693b      	ldr	r3, [r7, #16]
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	2b00      	cmp	r3, #0
 8017462:	d11a      	bne.n	801749a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017464:	693b      	ldr	r3, [r7, #16]
 8017466:	685a      	ldr	r2, [r3, #4]
 8017468:	4b0e      	ldr	r3, [pc, #56]	@ (80174a4 <vPortFree+0xbc>)
 801746a:	681b      	ldr	r3, [r3, #0]
 801746c:	43db      	mvns	r3, r3
 801746e:	401a      	ands	r2, r3
 8017470:	693b      	ldr	r3, [r7, #16]
 8017472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017474:	f7fe fb94 	bl	8015ba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017478:	693b      	ldr	r3, [r7, #16]
 801747a:	685a      	ldr	r2, [r3, #4]
 801747c:	4b0a      	ldr	r3, [pc, #40]	@ (80174a8 <vPortFree+0xc0>)
 801747e:	681b      	ldr	r3, [r3, #0]
 8017480:	4413      	add	r3, r2
 8017482:	4a09      	ldr	r2, [pc, #36]	@ (80174a8 <vPortFree+0xc0>)
 8017484:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017486:	6938      	ldr	r0, [r7, #16]
 8017488:	f000 f874 	bl	8017574 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801748c:	4b07      	ldr	r3, [pc, #28]	@ (80174ac <vPortFree+0xc4>)
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	3301      	adds	r3, #1
 8017492:	4a06      	ldr	r2, [pc, #24]	@ (80174ac <vPortFree+0xc4>)
 8017494:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017496:	f7fe fb91 	bl	8015bbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801749a:	bf00      	nop
 801749c:	3718      	adds	r7, #24
 801749e:	46bd      	mov	sp, r7
 80174a0:	bd80      	pop	{r7, pc}
 80174a2:	bf00      	nop
 80174a4:	2400f570 	.word	0x2400f570
 80174a8:	2400f560 	.word	0x2400f560
 80174ac:	2400f56c 	.word	0x2400f56c

080174b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80174b0:	b480      	push	{r7}
 80174b2:	b085      	sub	sp, #20
 80174b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80174b6:	f24c 7310 	movw	r3, #50960	@ 0xc710
 80174ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80174bc:	4b27      	ldr	r3, [pc, #156]	@ (801755c <prvHeapInit+0xac>)
 80174be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	f003 0307 	and.w	r3, r3, #7
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d00c      	beq.n	80174e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80174ca:	68fb      	ldr	r3, [r7, #12]
 80174cc:	3307      	adds	r3, #7
 80174ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	f023 0307 	bic.w	r3, r3, #7
 80174d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80174d8:	68ba      	ldr	r2, [r7, #8]
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	1ad3      	subs	r3, r2, r3
 80174de:	4a1f      	ldr	r2, [pc, #124]	@ (801755c <prvHeapInit+0xac>)
 80174e0:	4413      	add	r3, r2
 80174e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80174e8:	4a1d      	ldr	r2, [pc, #116]	@ (8017560 <prvHeapInit+0xb0>)
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80174ee:	4b1c      	ldr	r3, [pc, #112]	@ (8017560 <prvHeapInit+0xb0>)
 80174f0:	2200      	movs	r2, #0
 80174f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	68ba      	ldr	r2, [r7, #8]
 80174f8:	4413      	add	r3, r2
 80174fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80174fc:	2208      	movs	r2, #8
 80174fe:	68fb      	ldr	r3, [r7, #12]
 8017500:	1a9b      	subs	r3, r3, r2
 8017502:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	f023 0307 	bic.w	r3, r3, #7
 801750a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801750c:	68fb      	ldr	r3, [r7, #12]
 801750e:	4a15      	ldr	r2, [pc, #84]	@ (8017564 <prvHeapInit+0xb4>)
 8017510:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017512:	4b14      	ldr	r3, [pc, #80]	@ (8017564 <prvHeapInit+0xb4>)
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	2200      	movs	r2, #0
 8017518:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801751a:	4b12      	ldr	r3, [pc, #72]	@ (8017564 <prvHeapInit+0xb4>)
 801751c:	681b      	ldr	r3, [r3, #0]
 801751e:	2200      	movs	r2, #0
 8017520:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017526:	683b      	ldr	r3, [r7, #0]
 8017528:	68fa      	ldr	r2, [r7, #12]
 801752a:	1ad2      	subs	r2, r2, r3
 801752c:	683b      	ldr	r3, [r7, #0]
 801752e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017530:	4b0c      	ldr	r3, [pc, #48]	@ (8017564 <prvHeapInit+0xb4>)
 8017532:	681a      	ldr	r2, [r3, #0]
 8017534:	683b      	ldr	r3, [r7, #0]
 8017536:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017538:	683b      	ldr	r3, [r7, #0]
 801753a:	685b      	ldr	r3, [r3, #4]
 801753c:	4a0a      	ldr	r2, [pc, #40]	@ (8017568 <prvHeapInit+0xb8>)
 801753e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017540:	683b      	ldr	r3, [r7, #0]
 8017542:	685b      	ldr	r3, [r3, #4]
 8017544:	4a09      	ldr	r2, [pc, #36]	@ (801756c <prvHeapInit+0xbc>)
 8017546:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017548:	4b09      	ldr	r3, [pc, #36]	@ (8017570 <prvHeapInit+0xc0>)
 801754a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801754e:	601a      	str	r2, [r3, #0]
}
 8017550:	bf00      	nop
 8017552:	3714      	adds	r7, #20
 8017554:	46bd      	mov	sp, r7
 8017556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801755a:	4770      	bx	lr
 801755c:	24002e44 	.word	0x24002e44
 8017560:	2400f554 	.word	0x2400f554
 8017564:	2400f55c 	.word	0x2400f55c
 8017568:	2400f564 	.word	0x2400f564
 801756c:	2400f560 	.word	0x2400f560
 8017570:	2400f570 	.word	0x2400f570

08017574 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017574:	b480      	push	{r7}
 8017576:	b085      	sub	sp, #20
 8017578:	af00      	add	r7, sp, #0
 801757a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801757c:	4b28      	ldr	r3, [pc, #160]	@ (8017620 <prvInsertBlockIntoFreeList+0xac>)
 801757e:	60fb      	str	r3, [r7, #12]
 8017580:	e002      	b.n	8017588 <prvInsertBlockIntoFreeList+0x14>
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	681b      	ldr	r3, [r3, #0]
 8017586:	60fb      	str	r3, [r7, #12]
 8017588:	68fb      	ldr	r3, [r7, #12]
 801758a:	681b      	ldr	r3, [r3, #0]
 801758c:	687a      	ldr	r2, [r7, #4]
 801758e:	429a      	cmp	r2, r3
 8017590:	d8f7      	bhi.n	8017582 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017592:	68fb      	ldr	r3, [r7, #12]
 8017594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017596:	68fb      	ldr	r3, [r7, #12]
 8017598:	685b      	ldr	r3, [r3, #4]
 801759a:	68ba      	ldr	r2, [r7, #8]
 801759c:	4413      	add	r3, r2
 801759e:	687a      	ldr	r2, [r7, #4]
 80175a0:	429a      	cmp	r2, r3
 80175a2:	d108      	bne.n	80175b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	685a      	ldr	r2, [r3, #4]
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	685b      	ldr	r3, [r3, #4]
 80175ac:	441a      	add	r2, r3
 80175ae:	68fb      	ldr	r3, [r7, #12]
 80175b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	685b      	ldr	r3, [r3, #4]
 80175be:	68ba      	ldr	r2, [r7, #8]
 80175c0:	441a      	add	r2, r3
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	681b      	ldr	r3, [r3, #0]
 80175c6:	429a      	cmp	r2, r3
 80175c8:	d118      	bne.n	80175fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80175ca:	68fb      	ldr	r3, [r7, #12]
 80175cc:	681a      	ldr	r2, [r3, #0]
 80175ce:	4b15      	ldr	r3, [pc, #84]	@ (8017624 <prvInsertBlockIntoFreeList+0xb0>)
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	429a      	cmp	r2, r3
 80175d4:	d00d      	beq.n	80175f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	685a      	ldr	r2, [r3, #4]
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	681b      	ldr	r3, [r3, #0]
 80175de:	685b      	ldr	r3, [r3, #4]
 80175e0:	441a      	add	r2, r3
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80175e6:	68fb      	ldr	r3, [r7, #12]
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	681a      	ldr	r2, [r3, #0]
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	601a      	str	r2, [r3, #0]
 80175f0:	e008      	b.n	8017604 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80175f2:	4b0c      	ldr	r3, [pc, #48]	@ (8017624 <prvInsertBlockIntoFreeList+0xb0>)
 80175f4:	681a      	ldr	r2, [r3, #0]
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	601a      	str	r2, [r3, #0]
 80175fa:	e003      	b.n	8017604 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80175fc:	68fb      	ldr	r3, [r7, #12]
 80175fe:	681a      	ldr	r2, [r3, #0]
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017604:	68fa      	ldr	r2, [r7, #12]
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	429a      	cmp	r2, r3
 801760a:	d002      	beq.n	8017612 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801760c:	68fb      	ldr	r3, [r7, #12]
 801760e:	687a      	ldr	r2, [r7, #4]
 8017610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017612:	bf00      	nop
 8017614:	3714      	adds	r7, #20
 8017616:	46bd      	mov	sp, r7
 8017618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801761c:	4770      	bx	lr
 801761e:	bf00      	nop
 8017620:	2400f554 	.word	0x2400f554
 8017624:	2400f55c 	.word	0x2400f55c

08017628 <__cvt>:
 8017628:	b5f0      	push	{r4, r5, r6, r7, lr}
 801762a:	ed2d 8b02 	vpush	{d8}
 801762e:	eeb0 8b40 	vmov.f64	d8, d0
 8017632:	b085      	sub	sp, #20
 8017634:	4617      	mov	r7, r2
 8017636:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8017638:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801763a:	ee18 2a90 	vmov	r2, s17
 801763e:	f025 0520 	bic.w	r5, r5, #32
 8017642:	2a00      	cmp	r2, #0
 8017644:	bfb6      	itet	lt
 8017646:	222d      	movlt	r2, #45	@ 0x2d
 8017648:	2200      	movge	r2, #0
 801764a:	eeb1 8b40 	vneglt.f64	d8, d0
 801764e:	2d46      	cmp	r5, #70	@ 0x46
 8017650:	460c      	mov	r4, r1
 8017652:	701a      	strb	r2, [r3, #0]
 8017654:	d004      	beq.n	8017660 <__cvt+0x38>
 8017656:	2d45      	cmp	r5, #69	@ 0x45
 8017658:	d100      	bne.n	801765c <__cvt+0x34>
 801765a:	3401      	adds	r4, #1
 801765c:	2102      	movs	r1, #2
 801765e:	e000      	b.n	8017662 <__cvt+0x3a>
 8017660:	2103      	movs	r1, #3
 8017662:	ab03      	add	r3, sp, #12
 8017664:	9301      	str	r3, [sp, #4]
 8017666:	ab02      	add	r3, sp, #8
 8017668:	9300      	str	r3, [sp, #0]
 801766a:	4622      	mov	r2, r4
 801766c:	4633      	mov	r3, r6
 801766e:	eeb0 0b48 	vmov.f64	d0, d8
 8017672:	f001 f829 	bl	80186c8 <_dtoa_r>
 8017676:	2d47      	cmp	r5, #71	@ 0x47
 8017678:	d114      	bne.n	80176a4 <__cvt+0x7c>
 801767a:	07fb      	lsls	r3, r7, #31
 801767c:	d50a      	bpl.n	8017694 <__cvt+0x6c>
 801767e:	1902      	adds	r2, r0, r4
 8017680:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8017684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017688:	bf08      	it	eq
 801768a:	9203      	streq	r2, [sp, #12]
 801768c:	2130      	movs	r1, #48	@ 0x30
 801768e:	9b03      	ldr	r3, [sp, #12]
 8017690:	4293      	cmp	r3, r2
 8017692:	d319      	bcc.n	80176c8 <__cvt+0xa0>
 8017694:	9b03      	ldr	r3, [sp, #12]
 8017696:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017698:	1a1b      	subs	r3, r3, r0
 801769a:	6013      	str	r3, [r2, #0]
 801769c:	b005      	add	sp, #20
 801769e:	ecbd 8b02 	vpop	{d8}
 80176a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80176a4:	2d46      	cmp	r5, #70	@ 0x46
 80176a6:	eb00 0204 	add.w	r2, r0, r4
 80176aa:	d1e9      	bne.n	8017680 <__cvt+0x58>
 80176ac:	7803      	ldrb	r3, [r0, #0]
 80176ae:	2b30      	cmp	r3, #48	@ 0x30
 80176b0:	d107      	bne.n	80176c2 <__cvt+0x9a>
 80176b2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80176b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80176ba:	bf1c      	itt	ne
 80176bc:	f1c4 0401 	rsbne	r4, r4, #1
 80176c0:	6034      	strne	r4, [r6, #0]
 80176c2:	6833      	ldr	r3, [r6, #0]
 80176c4:	441a      	add	r2, r3
 80176c6:	e7db      	b.n	8017680 <__cvt+0x58>
 80176c8:	1c5c      	adds	r4, r3, #1
 80176ca:	9403      	str	r4, [sp, #12]
 80176cc:	7019      	strb	r1, [r3, #0]
 80176ce:	e7de      	b.n	801768e <__cvt+0x66>

080176d0 <__exponent>:
 80176d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80176d2:	2900      	cmp	r1, #0
 80176d4:	bfba      	itte	lt
 80176d6:	4249      	neglt	r1, r1
 80176d8:	232d      	movlt	r3, #45	@ 0x2d
 80176da:	232b      	movge	r3, #43	@ 0x2b
 80176dc:	2909      	cmp	r1, #9
 80176de:	7002      	strb	r2, [r0, #0]
 80176e0:	7043      	strb	r3, [r0, #1]
 80176e2:	dd29      	ble.n	8017738 <__exponent+0x68>
 80176e4:	f10d 0307 	add.w	r3, sp, #7
 80176e8:	461d      	mov	r5, r3
 80176ea:	270a      	movs	r7, #10
 80176ec:	461a      	mov	r2, r3
 80176ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80176f2:	fb07 1416 	mls	r4, r7, r6, r1
 80176f6:	3430      	adds	r4, #48	@ 0x30
 80176f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80176fc:	460c      	mov	r4, r1
 80176fe:	2c63      	cmp	r4, #99	@ 0x63
 8017700:	f103 33ff 	add.w	r3, r3, #4294967295
 8017704:	4631      	mov	r1, r6
 8017706:	dcf1      	bgt.n	80176ec <__exponent+0x1c>
 8017708:	3130      	adds	r1, #48	@ 0x30
 801770a:	1e94      	subs	r4, r2, #2
 801770c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017710:	1c41      	adds	r1, r0, #1
 8017712:	4623      	mov	r3, r4
 8017714:	42ab      	cmp	r3, r5
 8017716:	d30a      	bcc.n	801772e <__exponent+0x5e>
 8017718:	f10d 0309 	add.w	r3, sp, #9
 801771c:	1a9b      	subs	r3, r3, r2
 801771e:	42ac      	cmp	r4, r5
 8017720:	bf88      	it	hi
 8017722:	2300      	movhi	r3, #0
 8017724:	3302      	adds	r3, #2
 8017726:	4403      	add	r3, r0
 8017728:	1a18      	subs	r0, r3, r0
 801772a:	b003      	add	sp, #12
 801772c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801772e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017732:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017736:	e7ed      	b.n	8017714 <__exponent+0x44>
 8017738:	2330      	movs	r3, #48	@ 0x30
 801773a:	3130      	adds	r1, #48	@ 0x30
 801773c:	7083      	strb	r3, [r0, #2]
 801773e:	70c1      	strb	r1, [r0, #3]
 8017740:	1d03      	adds	r3, r0, #4
 8017742:	e7f1      	b.n	8017728 <__exponent+0x58>
 8017744:	0000      	movs	r0, r0
	...

08017748 <_printf_float>:
 8017748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801774c:	b08d      	sub	sp, #52	@ 0x34
 801774e:	460c      	mov	r4, r1
 8017750:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017754:	4616      	mov	r6, r2
 8017756:	461f      	mov	r7, r3
 8017758:	4605      	mov	r5, r0
 801775a:	f000 fe51 	bl	8018400 <_localeconv_r>
 801775e:	f8d0 b000 	ldr.w	fp, [r0]
 8017762:	4658      	mov	r0, fp
 8017764:	f7e8 fe24 	bl	80003b0 <strlen>
 8017768:	2300      	movs	r3, #0
 801776a:	930a      	str	r3, [sp, #40]	@ 0x28
 801776c:	f8d8 3000 	ldr.w	r3, [r8]
 8017770:	f894 9018 	ldrb.w	r9, [r4, #24]
 8017774:	6822      	ldr	r2, [r4, #0]
 8017776:	9005      	str	r0, [sp, #20]
 8017778:	3307      	adds	r3, #7
 801777a:	f023 0307 	bic.w	r3, r3, #7
 801777e:	f103 0108 	add.w	r1, r3, #8
 8017782:	f8c8 1000 	str.w	r1, [r8]
 8017786:	ed93 0b00 	vldr	d0, [r3]
 801778a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80179e8 <_printf_float+0x2a0>
 801778e:	eeb0 7bc0 	vabs.f64	d7, d0
 8017792:	eeb4 7b46 	vcmp.f64	d7, d6
 8017796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801779a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801779e:	dd24      	ble.n	80177ea <_printf_float+0xa2>
 80177a0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80177a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177a8:	d502      	bpl.n	80177b0 <_printf_float+0x68>
 80177aa:	232d      	movs	r3, #45	@ 0x2d
 80177ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80177b0:	498f      	ldr	r1, [pc, #572]	@ (80179f0 <_printf_float+0x2a8>)
 80177b2:	4b90      	ldr	r3, [pc, #576]	@ (80179f4 <_printf_float+0x2ac>)
 80177b4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80177b8:	bf94      	ite	ls
 80177ba:	4688      	movls	r8, r1
 80177bc:	4698      	movhi	r8, r3
 80177be:	f022 0204 	bic.w	r2, r2, #4
 80177c2:	2303      	movs	r3, #3
 80177c4:	6123      	str	r3, [r4, #16]
 80177c6:	6022      	str	r2, [r4, #0]
 80177c8:	f04f 0a00 	mov.w	sl, #0
 80177cc:	9700      	str	r7, [sp, #0]
 80177ce:	4633      	mov	r3, r6
 80177d0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80177d2:	4621      	mov	r1, r4
 80177d4:	4628      	mov	r0, r5
 80177d6:	f000 f9d1 	bl	8017b7c <_printf_common>
 80177da:	3001      	adds	r0, #1
 80177dc:	f040 8089 	bne.w	80178f2 <_printf_float+0x1aa>
 80177e0:	f04f 30ff 	mov.w	r0, #4294967295
 80177e4:	b00d      	add	sp, #52	@ 0x34
 80177e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177ea:	eeb4 0b40 	vcmp.f64	d0, d0
 80177ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177f2:	d709      	bvc.n	8017808 <_printf_float+0xc0>
 80177f4:	ee10 3a90 	vmov	r3, s1
 80177f8:	2b00      	cmp	r3, #0
 80177fa:	bfbc      	itt	lt
 80177fc:	232d      	movlt	r3, #45	@ 0x2d
 80177fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017802:	497d      	ldr	r1, [pc, #500]	@ (80179f8 <_printf_float+0x2b0>)
 8017804:	4b7d      	ldr	r3, [pc, #500]	@ (80179fc <_printf_float+0x2b4>)
 8017806:	e7d5      	b.n	80177b4 <_printf_float+0x6c>
 8017808:	6863      	ldr	r3, [r4, #4]
 801780a:	1c59      	adds	r1, r3, #1
 801780c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8017810:	d139      	bne.n	8017886 <_printf_float+0x13e>
 8017812:	2306      	movs	r3, #6
 8017814:	6063      	str	r3, [r4, #4]
 8017816:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801781a:	2300      	movs	r3, #0
 801781c:	6022      	str	r2, [r4, #0]
 801781e:	9303      	str	r3, [sp, #12]
 8017820:	ab0a      	add	r3, sp, #40	@ 0x28
 8017822:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8017826:	ab09      	add	r3, sp, #36	@ 0x24
 8017828:	9300      	str	r3, [sp, #0]
 801782a:	6861      	ldr	r1, [r4, #4]
 801782c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017830:	4628      	mov	r0, r5
 8017832:	f7ff fef9 	bl	8017628 <__cvt>
 8017836:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801783a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801783c:	4680      	mov	r8, r0
 801783e:	d129      	bne.n	8017894 <_printf_float+0x14c>
 8017840:	1cc8      	adds	r0, r1, #3
 8017842:	db02      	blt.n	801784a <_printf_float+0x102>
 8017844:	6863      	ldr	r3, [r4, #4]
 8017846:	4299      	cmp	r1, r3
 8017848:	dd41      	ble.n	80178ce <_printf_float+0x186>
 801784a:	f1a9 0902 	sub.w	r9, r9, #2
 801784e:	fa5f f989 	uxtb.w	r9, r9
 8017852:	3901      	subs	r1, #1
 8017854:	464a      	mov	r2, r9
 8017856:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801785a:	9109      	str	r1, [sp, #36]	@ 0x24
 801785c:	f7ff ff38 	bl	80176d0 <__exponent>
 8017860:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017862:	1813      	adds	r3, r2, r0
 8017864:	2a01      	cmp	r2, #1
 8017866:	4682      	mov	sl, r0
 8017868:	6123      	str	r3, [r4, #16]
 801786a:	dc02      	bgt.n	8017872 <_printf_float+0x12a>
 801786c:	6822      	ldr	r2, [r4, #0]
 801786e:	07d2      	lsls	r2, r2, #31
 8017870:	d501      	bpl.n	8017876 <_printf_float+0x12e>
 8017872:	3301      	adds	r3, #1
 8017874:	6123      	str	r3, [r4, #16]
 8017876:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801787a:	2b00      	cmp	r3, #0
 801787c:	d0a6      	beq.n	80177cc <_printf_float+0x84>
 801787e:	232d      	movs	r3, #45	@ 0x2d
 8017880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017884:	e7a2      	b.n	80177cc <_printf_float+0x84>
 8017886:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801788a:	d1c4      	bne.n	8017816 <_printf_float+0xce>
 801788c:	2b00      	cmp	r3, #0
 801788e:	d1c2      	bne.n	8017816 <_printf_float+0xce>
 8017890:	2301      	movs	r3, #1
 8017892:	e7bf      	b.n	8017814 <_printf_float+0xcc>
 8017894:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8017898:	d9db      	bls.n	8017852 <_printf_float+0x10a>
 801789a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801789e:	d118      	bne.n	80178d2 <_printf_float+0x18a>
 80178a0:	2900      	cmp	r1, #0
 80178a2:	6863      	ldr	r3, [r4, #4]
 80178a4:	dd0b      	ble.n	80178be <_printf_float+0x176>
 80178a6:	6121      	str	r1, [r4, #16]
 80178a8:	b913      	cbnz	r3, 80178b0 <_printf_float+0x168>
 80178aa:	6822      	ldr	r2, [r4, #0]
 80178ac:	07d0      	lsls	r0, r2, #31
 80178ae:	d502      	bpl.n	80178b6 <_printf_float+0x16e>
 80178b0:	3301      	adds	r3, #1
 80178b2:	440b      	add	r3, r1
 80178b4:	6123      	str	r3, [r4, #16]
 80178b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80178b8:	f04f 0a00 	mov.w	sl, #0
 80178bc:	e7db      	b.n	8017876 <_printf_float+0x12e>
 80178be:	b913      	cbnz	r3, 80178c6 <_printf_float+0x17e>
 80178c0:	6822      	ldr	r2, [r4, #0]
 80178c2:	07d2      	lsls	r2, r2, #31
 80178c4:	d501      	bpl.n	80178ca <_printf_float+0x182>
 80178c6:	3302      	adds	r3, #2
 80178c8:	e7f4      	b.n	80178b4 <_printf_float+0x16c>
 80178ca:	2301      	movs	r3, #1
 80178cc:	e7f2      	b.n	80178b4 <_printf_float+0x16c>
 80178ce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80178d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80178d4:	4299      	cmp	r1, r3
 80178d6:	db05      	blt.n	80178e4 <_printf_float+0x19c>
 80178d8:	6823      	ldr	r3, [r4, #0]
 80178da:	6121      	str	r1, [r4, #16]
 80178dc:	07d8      	lsls	r0, r3, #31
 80178de:	d5ea      	bpl.n	80178b6 <_printf_float+0x16e>
 80178e0:	1c4b      	adds	r3, r1, #1
 80178e2:	e7e7      	b.n	80178b4 <_printf_float+0x16c>
 80178e4:	2900      	cmp	r1, #0
 80178e6:	bfd4      	ite	le
 80178e8:	f1c1 0202 	rsble	r2, r1, #2
 80178ec:	2201      	movgt	r2, #1
 80178ee:	4413      	add	r3, r2
 80178f0:	e7e0      	b.n	80178b4 <_printf_float+0x16c>
 80178f2:	6823      	ldr	r3, [r4, #0]
 80178f4:	055a      	lsls	r2, r3, #21
 80178f6:	d407      	bmi.n	8017908 <_printf_float+0x1c0>
 80178f8:	6923      	ldr	r3, [r4, #16]
 80178fa:	4642      	mov	r2, r8
 80178fc:	4631      	mov	r1, r6
 80178fe:	4628      	mov	r0, r5
 8017900:	47b8      	blx	r7
 8017902:	3001      	adds	r0, #1
 8017904:	d12a      	bne.n	801795c <_printf_float+0x214>
 8017906:	e76b      	b.n	80177e0 <_printf_float+0x98>
 8017908:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801790c:	f240 80e0 	bls.w	8017ad0 <_printf_float+0x388>
 8017910:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8017914:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801791c:	d133      	bne.n	8017986 <_printf_float+0x23e>
 801791e:	4a38      	ldr	r2, [pc, #224]	@ (8017a00 <_printf_float+0x2b8>)
 8017920:	2301      	movs	r3, #1
 8017922:	4631      	mov	r1, r6
 8017924:	4628      	mov	r0, r5
 8017926:	47b8      	blx	r7
 8017928:	3001      	adds	r0, #1
 801792a:	f43f af59 	beq.w	80177e0 <_printf_float+0x98>
 801792e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017932:	4543      	cmp	r3, r8
 8017934:	db02      	blt.n	801793c <_printf_float+0x1f4>
 8017936:	6823      	ldr	r3, [r4, #0]
 8017938:	07d8      	lsls	r0, r3, #31
 801793a:	d50f      	bpl.n	801795c <_printf_float+0x214>
 801793c:	9b05      	ldr	r3, [sp, #20]
 801793e:	465a      	mov	r2, fp
 8017940:	4631      	mov	r1, r6
 8017942:	4628      	mov	r0, r5
 8017944:	47b8      	blx	r7
 8017946:	3001      	adds	r0, #1
 8017948:	f43f af4a 	beq.w	80177e0 <_printf_float+0x98>
 801794c:	f04f 0900 	mov.w	r9, #0
 8017950:	f108 38ff 	add.w	r8, r8, #4294967295
 8017954:	f104 0a1a 	add.w	sl, r4, #26
 8017958:	45c8      	cmp	r8, r9
 801795a:	dc09      	bgt.n	8017970 <_printf_float+0x228>
 801795c:	6823      	ldr	r3, [r4, #0]
 801795e:	079b      	lsls	r3, r3, #30
 8017960:	f100 8107 	bmi.w	8017b72 <_printf_float+0x42a>
 8017964:	68e0      	ldr	r0, [r4, #12]
 8017966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017968:	4298      	cmp	r0, r3
 801796a:	bfb8      	it	lt
 801796c:	4618      	movlt	r0, r3
 801796e:	e739      	b.n	80177e4 <_printf_float+0x9c>
 8017970:	2301      	movs	r3, #1
 8017972:	4652      	mov	r2, sl
 8017974:	4631      	mov	r1, r6
 8017976:	4628      	mov	r0, r5
 8017978:	47b8      	blx	r7
 801797a:	3001      	adds	r0, #1
 801797c:	f43f af30 	beq.w	80177e0 <_printf_float+0x98>
 8017980:	f109 0901 	add.w	r9, r9, #1
 8017984:	e7e8      	b.n	8017958 <_printf_float+0x210>
 8017986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017988:	2b00      	cmp	r3, #0
 801798a:	dc3b      	bgt.n	8017a04 <_printf_float+0x2bc>
 801798c:	4a1c      	ldr	r2, [pc, #112]	@ (8017a00 <_printf_float+0x2b8>)
 801798e:	2301      	movs	r3, #1
 8017990:	4631      	mov	r1, r6
 8017992:	4628      	mov	r0, r5
 8017994:	47b8      	blx	r7
 8017996:	3001      	adds	r0, #1
 8017998:	f43f af22 	beq.w	80177e0 <_printf_float+0x98>
 801799c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80179a0:	ea59 0303 	orrs.w	r3, r9, r3
 80179a4:	d102      	bne.n	80179ac <_printf_float+0x264>
 80179a6:	6823      	ldr	r3, [r4, #0]
 80179a8:	07d9      	lsls	r1, r3, #31
 80179aa:	d5d7      	bpl.n	801795c <_printf_float+0x214>
 80179ac:	9b05      	ldr	r3, [sp, #20]
 80179ae:	465a      	mov	r2, fp
 80179b0:	4631      	mov	r1, r6
 80179b2:	4628      	mov	r0, r5
 80179b4:	47b8      	blx	r7
 80179b6:	3001      	adds	r0, #1
 80179b8:	f43f af12 	beq.w	80177e0 <_printf_float+0x98>
 80179bc:	f04f 0a00 	mov.w	sl, #0
 80179c0:	f104 0b1a 	add.w	fp, r4, #26
 80179c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80179c6:	425b      	negs	r3, r3
 80179c8:	4553      	cmp	r3, sl
 80179ca:	dc01      	bgt.n	80179d0 <_printf_float+0x288>
 80179cc:	464b      	mov	r3, r9
 80179ce:	e794      	b.n	80178fa <_printf_float+0x1b2>
 80179d0:	2301      	movs	r3, #1
 80179d2:	465a      	mov	r2, fp
 80179d4:	4631      	mov	r1, r6
 80179d6:	4628      	mov	r0, r5
 80179d8:	47b8      	blx	r7
 80179da:	3001      	adds	r0, #1
 80179dc:	f43f af00 	beq.w	80177e0 <_printf_float+0x98>
 80179e0:	f10a 0a01 	add.w	sl, sl, #1
 80179e4:	e7ee      	b.n	80179c4 <_printf_float+0x27c>
 80179e6:	bf00      	nop
 80179e8:	ffffffff 	.word	0xffffffff
 80179ec:	7fefffff 	.word	0x7fefffff
 80179f0:	0801b574 	.word	0x0801b574
 80179f4:	0801b578 	.word	0x0801b578
 80179f8:	0801b57c 	.word	0x0801b57c
 80179fc:	0801b580 	.word	0x0801b580
 8017a00:	0801b7af 	.word	0x0801b7af
 8017a04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017a06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017a0a:	4553      	cmp	r3, sl
 8017a0c:	bfa8      	it	ge
 8017a0e:	4653      	movge	r3, sl
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	4699      	mov	r9, r3
 8017a14:	dc37      	bgt.n	8017a86 <_printf_float+0x33e>
 8017a16:	2300      	movs	r3, #0
 8017a18:	9307      	str	r3, [sp, #28]
 8017a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017a1e:	f104 021a 	add.w	r2, r4, #26
 8017a22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017a24:	9907      	ldr	r1, [sp, #28]
 8017a26:	9306      	str	r3, [sp, #24]
 8017a28:	eba3 0309 	sub.w	r3, r3, r9
 8017a2c:	428b      	cmp	r3, r1
 8017a2e:	dc31      	bgt.n	8017a94 <_printf_float+0x34c>
 8017a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a32:	459a      	cmp	sl, r3
 8017a34:	dc3b      	bgt.n	8017aae <_printf_float+0x366>
 8017a36:	6823      	ldr	r3, [r4, #0]
 8017a38:	07da      	lsls	r2, r3, #31
 8017a3a:	d438      	bmi.n	8017aae <_printf_float+0x366>
 8017a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a3e:	ebaa 0903 	sub.w	r9, sl, r3
 8017a42:	9b06      	ldr	r3, [sp, #24]
 8017a44:	ebaa 0303 	sub.w	r3, sl, r3
 8017a48:	4599      	cmp	r9, r3
 8017a4a:	bfa8      	it	ge
 8017a4c:	4699      	movge	r9, r3
 8017a4e:	f1b9 0f00 	cmp.w	r9, #0
 8017a52:	dc34      	bgt.n	8017abe <_printf_float+0x376>
 8017a54:	f04f 0800 	mov.w	r8, #0
 8017a58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017a5c:	f104 0b1a 	add.w	fp, r4, #26
 8017a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a62:	ebaa 0303 	sub.w	r3, sl, r3
 8017a66:	eba3 0309 	sub.w	r3, r3, r9
 8017a6a:	4543      	cmp	r3, r8
 8017a6c:	f77f af76 	ble.w	801795c <_printf_float+0x214>
 8017a70:	2301      	movs	r3, #1
 8017a72:	465a      	mov	r2, fp
 8017a74:	4631      	mov	r1, r6
 8017a76:	4628      	mov	r0, r5
 8017a78:	47b8      	blx	r7
 8017a7a:	3001      	adds	r0, #1
 8017a7c:	f43f aeb0 	beq.w	80177e0 <_printf_float+0x98>
 8017a80:	f108 0801 	add.w	r8, r8, #1
 8017a84:	e7ec      	b.n	8017a60 <_printf_float+0x318>
 8017a86:	4642      	mov	r2, r8
 8017a88:	4631      	mov	r1, r6
 8017a8a:	4628      	mov	r0, r5
 8017a8c:	47b8      	blx	r7
 8017a8e:	3001      	adds	r0, #1
 8017a90:	d1c1      	bne.n	8017a16 <_printf_float+0x2ce>
 8017a92:	e6a5      	b.n	80177e0 <_printf_float+0x98>
 8017a94:	2301      	movs	r3, #1
 8017a96:	4631      	mov	r1, r6
 8017a98:	4628      	mov	r0, r5
 8017a9a:	9206      	str	r2, [sp, #24]
 8017a9c:	47b8      	blx	r7
 8017a9e:	3001      	adds	r0, #1
 8017aa0:	f43f ae9e 	beq.w	80177e0 <_printf_float+0x98>
 8017aa4:	9b07      	ldr	r3, [sp, #28]
 8017aa6:	9a06      	ldr	r2, [sp, #24]
 8017aa8:	3301      	adds	r3, #1
 8017aaa:	9307      	str	r3, [sp, #28]
 8017aac:	e7b9      	b.n	8017a22 <_printf_float+0x2da>
 8017aae:	9b05      	ldr	r3, [sp, #20]
 8017ab0:	465a      	mov	r2, fp
 8017ab2:	4631      	mov	r1, r6
 8017ab4:	4628      	mov	r0, r5
 8017ab6:	47b8      	blx	r7
 8017ab8:	3001      	adds	r0, #1
 8017aba:	d1bf      	bne.n	8017a3c <_printf_float+0x2f4>
 8017abc:	e690      	b.n	80177e0 <_printf_float+0x98>
 8017abe:	9a06      	ldr	r2, [sp, #24]
 8017ac0:	464b      	mov	r3, r9
 8017ac2:	4442      	add	r2, r8
 8017ac4:	4631      	mov	r1, r6
 8017ac6:	4628      	mov	r0, r5
 8017ac8:	47b8      	blx	r7
 8017aca:	3001      	adds	r0, #1
 8017acc:	d1c2      	bne.n	8017a54 <_printf_float+0x30c>
 8017ace:	e687      	b.n	80177e0 <_printf_float+0x98>
 8017ad0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8017ad4:	f1b9 0f01 	cmp.w	r9, #1
 8017ad8:	dc01      	bgt.n	8017ade <_printf_float+0x396>
 8017ada:	07db      	lsls	r3, r3, #31
 8017adc:	d536      	bpl.n	8017b4c <_printf_float+0x404>
 8017ade:	2301      	movs	r3, #1
 8017ae0:	4642      	mov	r2, r8
 8017ae2:	4631      	mov	r1, r6
 8017ae4:	4628      	mov	r0, r5
 8017ae6:	47b8      	blx	r7
 8017ae8:	3001      	adds	r0, #1
 8017aea:	f43f ae79 	beq.w	80177e0 <_printf_float+0x98>
 8017aee:	9b05      	ldr	r3, [sp, #20]
 8017af0:	465a      	mov	r2, fp
 8017af2:	4631      	mov	r1, r6
 8017af4:	4628      	mov	r0, r5
 8017af6:	47b8      	blx	r7
 8017af8:	3001      	adds	r0, #1
 8017afa:	f43f ae71 	beq.w	80177e0 <_printf_float+0x98>
 8017afe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8017b02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8017b0e:	d018      	beq.n	8017b42 <_printf_float+0x3fa>
 8017b10:	464b      	mov	r3, r9
 8017b12:	f108 0201 	add.w	r2, r8, #1
 8017b16:	4631      	mov	r1, r6
 8017b18:	4628      	mov	r0, r5
 8017b1a:	47b8      	blx	r7
 8017b1c:	3001      	adds	r0, #1
 8017b1e:	d10c      	bne.n	8017b3a <_printf_float+0x3f2>
 8017b20:	e65e      	b.n	80177e0 <_printf_float+0x98>
 8017b22:	2301      	movs	r3, #1
 8017b24:	465a      	mov	r2, fp
 8017b26:	4631      	mov	r1, r6
 8017b28:	4628      	mov	r0, r5
 8017b2a:	47b8      	blx	r7
 8017b2c:	3001      	adds	r0, #1
 8017b2e:	f43f ae57 	beq.w	80177e0 <_printf_float+0x98>
 8017b32:	f108 0801 	add.w	r8, r8, #1
 8017b36:	45c8      	cmp	r8, r9
 8017b38:	dbf3      	blt.n	8017b22 <_printf_float+0x3da>
 8017b3a:	4653      	mov	r3, sl
 8017b3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017b40:	e6dc      	b.n	80178fc <_printf_float+0x1b4>
 8017b42:	f04f 0800 	mov.w	r8, #0
 8017b46:	f104 0b1a 	add.w	fp, r4, #26
 8017b4a:	e7f4      	b.n	8017b36 <_printf_float+0x3ee>
 8017b4c:	2301      	movs	r3, #1
 8017b4e:	4642      	mov	r2, r8
 8017b50:	e7e1      	b.n	8017b16 <_printf_float+0x3ce>
 8017b52:	2301      	movs	r3, #1
 8017b54:	464a      	mov	r2, r9
 8017b56:	4631      	mov	r1, r6
 8017b58:	4628      	mov	r0, r5
 8017b5a:	47b8      	blx	r7
 8017b5c:	3001      	adds	r0, #1
 8017b5e:	f43f ae3f 	beq.w	80177e0 <_printf_float+0x98>
 8017b62:	f108 0801 	add.w	r8, r8, #1
 8017b66:	68e3      	ldr	r3, [r4, #12]
 8017b68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017b6a:	1a5b      	subs	r3, r3, r1
 8017b6c:	4543      	cmp	r3, r8
 8017b6e:	dcf0      	bgt.n	8017b52 <_printf_float+0x40a>
 8017b70:	e6f8      	b.n	8017964 <_printf_float+0x21c>
 8017b72:	f04f 0800 	mov.w	r8, #0
 8017b76:	f104 0919 	add.w	r9, r4, #25
 8017b7a:	e7f4      	b.n	8017b66 <_printf_float+0x41e>

08017b7c <_printf_common>:
 8017b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017b80:	4616      	mov	r6, r2
 8017b82:	4698      	mov	r8, r3
 8017b84:	688a      	ldr	r2, [r1, #8]
 8017b86:	690b      	ldr	r3, [r1, #16]
 8017b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017b8c:	4293      	cmp	r3, r2
 8017b8e:	bfb8      	it	lt
 8017b90:	4613      	movlt	r3, r2
 8017b92:	6033      	str	r3, [r6, #0]
 8017b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017b98:	4607      	mov	r7, r0
 8017b9a:	460c      	mov	r4, r1
 8017b9c:	b10a      	cbz	r2, 8017ba2 <_printf_common+0x26>
 8017b9e:	3301      	adds	r3, #1
 8017ba0:	6033      	str	r3, [r6, #0]
 8017ba2:	6823      	ldr	r3, [r4, #0]
 8017ba4:	0699      	lsls	r1, r3, #26
 8017ba6:	bf42      	ittt	mi
 8017ba8:	6833      	ldrmi	r3, [r6, #0]
 8017baa:	3302      	addmi	r3, #2
 8017bac:	6033      	strmi	r3, [r6, #0]
 8017bae:	6825      	ldr	r5, [r4, #0]
 8017bb0:	f015 0506 	ands.w	r5, r5, #6
 8017bb4:	d106      	bne.n	8017bc4 <_printf_common+0x48>
 8017bb6:	f104 0a19 	add.w	sl, r4, #25
 8017bba:	68e3      	ldr	r3, [r4, #12]
 8017bbc:	6832      	ldr	r2, [r6, #0]
 8017bbe:	1a9b      	subs	r3, r3, r2
 8017bc0:	42ab      	cmp	r3, r5
 8017bc2:	dc26      	bgt.n	8017c12 <_printf_common+0x96>
 8017bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017bc8:	6822      	ldr	r2, [r4, #0]
 8017bca:	3b00      	subs	r3, #0
 8017bcc:	bf18      	it	ne
 8017bce:	2301      	movne	r3, #1
 8017bd0:	0692      	lsls	r2, r2, #26
 8017bd2:	d42b      	bmi.n	8017c2c <_printf_common+0xb0>
 8017bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017bd8:	4641      	mov	r1, r8
 8017bda:	4638      	mov	r0, r7
 8017bdc:	47c8      	blx	r9
 8017bde:	3001      	adds	r0, #1
 8017be0:	d01e      	beq.n	8017c20 <_printf_common+0xa4>
 8017be2:	6823      	ldr	r3, [r4, #0]
 8017be4:	6922      	ldr	r2, [r4, #16]
 8017be6:	f003 0306 	and.w	r3, r3, #6
 8017bea:	2b04      	cmp	r3, #4
 8017bec:	bf02      	ittt	eq
 8017bee:	68e5      	ldreq	r5, [r4, #12]
 8017bf0:	6833      	ldreq	r3, [r6, #0]
 8017bf2:	1aed      	subeq	r5, r5, r3
 8017bf4:	68a3      	ldr	r3, [r4, #8]
 8017bf6:	bf0c      	ite	eq
 8017bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017bfc:	2500      	movne	r5, #0
 8017bfe:	4293      	cmp	r3, r2
 8017c00:	bfc4      	itt	gt
 8017c02:	1a9b      	subgt	r3, r3, r2
 8017c04:	18ed      	addgt	r5, r5, r3
 8017c06:	2600      	movs	r6, #0
 8017c08:	341a      	adds	r4, #26
 8017c0a:	42b5      	cmp	r5, r6
 8017c0c:	d11a      	bne.n	8017c44 <_printf_common+0xc8>
 8017c0e:	2000      	movs	r0, #0
 8017c10:	e008      	b.n	8017c24 <_printf_common+0xa8>
 8017c12:	2301      	movs	r3, #1
 8017c14:	4652      	mov	r2, sl
 8017c16:	4641      	mov	r1, r8
 8017c18:	4638      	mov	r0, r7
 8017c1a:	47c8      	blx	r9
 8017c1c:	3001      	adds	r0, #1
 8017c1e:	d103      	bne.n	8017c28 <_printf_common+0xac>
 8017c20:	f04f 30ff 	mov.w	r0, #4294967295
 8017c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017c28:	3501      	adds	r5, #1
 8017c2a:	e7c6      	b.n	8017bba <_printf_common+0x3e>
 8017c2c:	18e1      	adds	r1, r4, r3
 8017c2e:	1c5a      	adds	r2, r3, #1
 8017c30:	2030      	movs	r0, #48	@ 0x30
 8017c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017c36:	4422      	add	r2, r4
 8017c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017c40:	3302      	adds	r3, #2
 8017c42:	e7c7      	b.n	8017bd4 <_printf_common+0x58>
 8017c44:	2301      	movs	r3, #1
 8017c46:	4622      	mov	r2, r4
 8017c48:	4641      	mov	r1, r8
 8017c4a:	4638      	mov	r0, r7
 8017c4c:	47c8      	blx	r9
 8017c4e:	3001      	adds	r0, #1
 8017c50:	d0e6      	beq.n	8017c20 <_printf_common+0xa4>
 8017c52:	3601      	adds	r6, #1
 8017c54:	e7d9      	b.n	8017c0a <_printf_common+0x8e>
	...

08017c58 <_printf_i>:
 8017c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017c5c:	7e0f      	ldrb	r7, [r1, #24]
 8017c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017c60:	2f78      	cmp	r7, #120	@ 0x78
 8017c62:	4691      	mov	r9, r2
 8017c64:	4680      	mov	r8, r0
 8017c66:	460c      	mov	r4, r1
 8017c68:	469a      	mov	sl, r3
 8017c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017c6e:	d807      	bhi.n	8017c80 <_printf_i+0x28>
 8017c70:	2f62      	cmp	r7, #98	@ 0x62
 8017c72:	d80a      	bhi.n	8017c8a <_printf_i+0x32>
 8017c74:	2f00      	cmp	r7, #0
 8017c76:	f000 80d2 	beq.w	8017e1e <_printf_i+0x1c6>
 8017c7a:	2f58      	cmp	r7, #88	@ 0x58
 8017c7c:	f000 80b9 	beq.w	8017df2 <_printf_i+0x19a>
 8017c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017c88:	e03a      	b.n	8017d00 <_printf_i+0xa8>
 8017c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017c8e:	2b15      	cmp	r3, #21
 8017c90:	d8f6      	bhi.n	8017c80 <_printf_i+0x28>
 8017c92:	a101      	add	r1, pc, #4	@ (adr r1, 8017c98 <_printf_i+0x40>)
 8017c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017c98:	08017cf1 	.word	0x08017cf1
 8017c9c:	08017d05 	.word	0x08017d05
 8017ca0:	08017c81 	.word	0x08017c81
 8017ca4:	08017c81 	.word	0x08017c81
 8017ca8:	08017c81 	.word	0x08017c81
 8017cac:	08017c81 	.word	0x08017c81
 8017cb0:	08017d05 	.word	0x08017d05
 8017cb4:	08017c81 	.word	0x08017c81
 8017cb8:	08017c81 	.word	0x08017c81
 8017cbc:	08017c81 	.word	0x08017c81
 8017cc0:	08017c81 	.word	0x08017c81
 8017cc4:	08017e05 	.word	0x08017e05
 8017cc8:	08017d2f 	.word	0x08017d2f
 8017ccc:	08017dbf 	.word	0x08017dbf
 8017cd0:	08017c81 	.word	0x08017c81
 8017cd4:	08017c81 	.word	0x08017c81
 8017cd8:	08017e27 	.word	0x08017e27
 8017cdc:	08017c81 	.word	0x08017c81
 8017ce0:	08017d2f 	.word	0x08017d2f
 8017ce4:	08017c81 	.word	0x08017c81
 8017ce8:	08017c81 	.word	0x08017c81
 8017cec:	08017dc7 	.word	0x08017dc7
 8017cf0:	6833      	ldr	r3, [r6, #0]
 8017cf2:	1d1a      	adds	r2, r3, #4
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	6032      	str	r2, [r6, #0]
 8017cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017d00:	2301      	movs	r3, #1
 8017d02:	e09d      	b.n	8017e40 <_printf_i+0x1e8>
 8017d04:	6833      	ldr	r3, [r6, #0]
 8017d06:	6820      	ldr	r0, [r4, #0]
 8017d08:	1d19      	adds	r1, r3, #4
 8017d0a:	6031      	str	r1, [r6, #0]
 8017d0c:	0606      	lsls	r6, r0, #24
 8017d0e:	d501      	bpl.n	8017d14 <_printf_i+0xbc>
 8017d10:	681d      	ldr	r5, [r3, #0]
 8017d12:	e003      	b.n	8017d1c <_printf_i+0xc4>
 8017d14:	0645      	lsls	r5, r0, #25
 8017d16:	d5fb      	bpl.n	8017d10 <_printf_i+0xb8>
 8017d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017d1c:	2d00      	cmp	r5, #0
 8017d1e:	da03      	bge.n	8017d28 <_printf_i+0xd0>
 8017d20:	232d      	movs	r3, #45	@ 0x2d
 8017d22:	426d      	negs	r5, r5
 8017d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017d28:	4859      	ldr	r0, [pc, #356]	@ (8017e90 <_printf_i+0x238>)
 8017d2a:	230a      	movs	r3, #10
 8017d2c:	e011      	b.n	8017d52 <_printf_i+0xfa>
 8017d2e:	6821      	ldr	r1, [r4, #0]
 8017d30:	6833      	ldr	r3, [r6, #0]
 8017d32:	0608      	lsls	r0, r1, #24
 8017d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8017d38:	d402      	bmi.n	8017d40 <_printf_i+0xe8>
 8017d3a:	0649      	lsls	r1, r1, #25
 8017d3c:	bf48      	it	mi
 8017d3e:	b2ad      	uxthmi	r5, r5
 8017d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8017d42:	4853      	ldr	r0, [pc, #332]	@ (8017e90 <_printf_i+0x238>)
 8017d44:	6033      	str	r3, [r6, #0]
 8017d46:	bf14      	ite	ne
 8017d48:	230a      	movne	r3, #10
 8017d4a:	2308      	moveq	r3, #8
 8017d4c:	2100      	movs	r1, #0
 8017d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017d52:	6866      	ldr	r6, [r4, #4]
 8017d54:	60a6      	str	r6, [r4, #8]
 8017d56:	2e00      	cmp	r6, #0
 8017d58:	bfa2      	ittt	ge
 8017d5a:	6821      	ldrge	r1, [r4, #0]
 8017d5c:	f021 0104 	bicge.w	r1, r1, #4
 8017d60:	6021      	strge	r1, [r4, #0]
 8017d62:	b90d      	cbnz	r5, 8017d68 <_printf_i+0x110>
 8017d64:	2e00      	cmp	r6, #0
 8017d66:	d04b      	beq.n	8017e00 <_printf_i+0x1a8>
 8017d68:	4616      	mov	r6, r2
 8017d6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8017d6e:	fb03 5711 	mls	r7, r3, r1, r5
 8017d72:	5dc7      	ldrb	r7, [r0, r7]
 8017d74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017d78:	462f      	mov	r7, r5
 8017d7a:	42bb      	cmp	r3, r7
 8017d7c:	460d      	mov	r5, r1
 8017d7e:	d9f4      	bls.n	8017d6a <_printf_i+0x112>
 8017d80:	2b08      	cmp	r3, #8
 8017d82:	d10b      	bne.n	8017d9c <_printf_i+0x144>
 8017d84:	6823      	ldr	r3, [r4, #0]
 8017d86:	07df      	lsls	r7, r3, #31
 8017d88:	d508      	bpl.n	8017d9c <_printf_i+0x144>
 8017d8a:	6923      	ldr	r3, [r4, #16]
 8017d8c:	6861      	ldr	r1, [r4, #4]
 8017d8e:	4299      	cmp	r1, r3
 8017d90:	bfde      	ittt	le
 8017d92:	2330      	movle	r3, #48	@ 0x30
 8017d94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017d98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017d9c:	1b92      	subs	r2, r2, r6
 8017d9e:	6122      	str	r2, [r4, #16]
 8017da0:	f8cd a000 	str.w	sl, [sp]
 8017da4:	464b      	mov	r3, r9
 8017da6:	aa03      	add	r2, sp, #12
 8017da8:	4621      	mov	r1, r4
 8017daa:	4640      	mov	r0, r8
 8017dac:	f7ff fee6 	bl	8017b7c <_printf_common>
 8017db0:	3001      	adds	r0, #1
 8017db2:	d14a      	bne.n	8017e4a <_printf_i+0x1f2>
 8017db4:	f04f 30ff 	mov.w	r0, #4294967295
 8017db8:	b004      	add	sp, #16
 8017dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017dbe:	6823      	ldr	r3, [r4, #0]
 8017dc0:	f043 0320 	orr.w	r3, r3, #32
 8017dc4:	6023      	str	r3, [r4, #0]
 8017dc6:	4833      	ldr	r0, [pc, #204]	@ (8017e94 <_printf_i+0x23c>)
 8017dc8:	2778      	movs	r7, #120	@ 0x78
 8017dca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017dce:	6823      	ldr	r3, [r4, #0]
 8017dd0:	6831      	ldr	r1, [r6, #0]
 8017dd2:	061f      	lsls	r7, r3, #24
 8017dd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8017dd8:	d402      	bmi.n	8017de0 <_printf_i+0x188>
 8017dda:	065f      	lsls	r7, r3, #25
 8017ddc:	bf48      	it	mi
 8017dde:	b2ad      	uxthmi	r5, r5
 8017de0:	6031      	str	r1, [r6, #0]
 8017de2:	07d9      	lsls	r1, r3, #31
 8017de4:	bf44      	itt	mi
 8017de6:	f043 0320 	orrmi.w	r3, r3, #32
 8017dea:	6023      	strmi	r3, [r4, #0]
 8017dec:	b11d      	cbz	r5, 8017df6 <_printf_i+0x19e>
 8017dee:	2310      	movs	r3, #16
 8017df0:	e7ac      	b.n	8017d4c <_printf_i+0xf4>
 8017df2:	4827      	ldr	r0, [pc, #156]	@ (8017e90 <_printf_i+0x238>)
 8017df4:	e7e9      	b.n	8017dca <_printf_i+0x172>
 8017df6:	6823      	ldr	r3, [r4, #0]
 8017df8:	f023 0320 	bic.w	r3, r3, #32
 8017dfc:	6023      	str	r3, [r4, #0]
 8017dfe:	e7f6      	b.n	8017dee <_printf_i+0x196>
 8017e00:	4616      	mov	r6, r2
 8017e02:	e7bd      	b.n	8017d80 <_printf_i+0x128>
 8017e04:	6833      	ldr	r3, [r6, #0]
 8017e06:	6825      	ldr	r5, [r4, #0]
 8017e08:	6961      	ldr	r1, [r4, #20]
 8017e0a:	1d18      	adds	r0, r3, #4
 8017e0c:	6030      	str	r0, [r6, #0]
 8017e0e:	062e      	lsls	r6, r5, #24
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	d501      	bpl.n	8017e18 <_printf_i+0x1c0>
 8017e14:	6019      	str	r1, [r3, #0]
 8017e16:	e002      	b.n	8017e1e <_printf_i+0x1c6>
 8017e18:	0668      	lsls	r0, r5, #25
 8017e1a:	d5fb      	bpl.n	8017e14 <_printf_i+0x1bc>
 8017e1c:	8019      	strh	r1, [r3, #0]
 8017e1e:	2300      	movs	r3, #0
 8017e20:	6123      	str	r3, [r4, #16]
 8017e22:	4616      	mov	r6, r2
 8017e24:	e7bc      	b.n	8017da0 <_printf_i+0x148>
 8017e26:	6833      	ldr	r3, [r6, #0]
 8017e28:	1d1a      	adds	r2, r3, #4
 8017e2a:	6032      	str	r2, [r6, #0]
 8017e2c:	681e      	ldr	r6, [r3, #0]
 8017e2e:	6862      	ldr	r2, [r4, #4]
 8017e30:	2100      	movs	r1, #0
 8017e32:	4630      	mov	r0, r6
 8017e34:	f7e8 fa6c 	bl	8000310 <memchr>
 8017e38:	b108      	cbz	r0, 8017e3e <_printf_i+0x1e6>
 8017e3a:	1b80      	subs	r0, r0, r6
 8017e3c:	6060      	str	r0, [r4, #4]
 8017e3e:	6863      	ldr	r3, [r4, #4]
 8017e40:	6123      	str	r3, [r4, #16]
 8017e42:	2300      	movs	r3, #0
 8017e44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017e48:	e7aa      	b.n	8017da0 <_printf_i+0x148>
 8017e4a:	6923      	ldr	r3, [r4, #16]
 8017e4c:	4632      	mov	r2, r6
 8017e4e:	4649      	mov	r1, r9
 8017e50:	4640      	mov	r0, r8
 8017e52:	47d0      	blx	sl
 8017e54:	3001      	adds	r0, #1
 8017e56:	d0ad      	beq.n	8017db4 <_printf_i+0x15c>
 8017e58:	6823      	ldr	r3, [r4, #0]
 8017e5a:	079b      	lsls	r3, r3, #30
 8017e5c:	d413      	bmi.n	8017e86 <_printf_i+0x22e>
 8017e5e:	68e0      	ldr	r0, [r4, #12]
 8017e60:	9b03      	ldr	r3, [sp, #12]
 8017e62:	4298      	cmp	r0, r3
 8017e64:	bfb8      	it	lt
 8017e66:	4618      	movlt	r0, r3
 8017e68:	e7a6      	b.n	8017db8 <_printf_i+0x160>
 8017e6a:	2301      	movs	r3, #1
 8017e6c:	4632      	mov	r2, r6
 8017e6e:	4649      	mov	r1, r9
 8017e70:	4640      	mov	r0, r8
 8017e72:	47d0      	blx	sl
 8017e74:	3001      	adds	r0, #1
 8017e76:	d09d      	beq.n	8017db4 <_printf_i+0x15c>
 8017e78:	3501      	adds	r5, #1
 8017e7a:	68e3      	ldr	r3, [r4, #12]
 8017e7c:	9903      	ldr	r1, [sp, #12]
 8017e7e:	1a5b      	subs	r3, r3, r1
 8017e80:	42ab      	cmp	r3, r5
 8017e82:	dcf2      	bgt.n	8017e6a <_printf_i+0x212>
 8017e84:	e7eb      	b.n	8017e5e <_printf_i+0x206>
 8017e86:	2500      	movs	r5, #0
 8017e88:	f104 0619 	add.w	r6, r4, #25
 8017e8c:	e7f5      	b.n	8017e7a <_printf_i+0x222>
 8017e8e:	bf00      	nop
 8017e90:	0801b584 	.word	0x0801b584
 8017e94:	0801b595 	.word	0x0801b595

08017e98 <std>:
 8017e98:	2300      	movs	r3, #0
 8017e9a:	b510      	push	{r4, lr}
 8017e9c:	4604      	mov	r4, r0
 8017e9e:	e9c0 3300 	strd	r3, r3, [r0]
 8017ea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017ea6:	6083      	str	r3, [r0, #8]
 8017ea8:	8181      	strh	r1, [r0, #12]
 8017eaa:	6643      	str	r3, [r0, #100]	@ 0x64
 8017eac:	81c2      	strh	r2, [r0, #14]
 8017eae:	6183      	str	r3, [r0, #24]
 8017eb0:	4619      	mov	r1, r3
 8017eb2:	2208      	movs	r2, #8
 8017eb4:	305c      	adds	r0, #92	@ 0x5c
 8017eb6:	f000 fa73 	bl	80183a0 <memset>
 8017eba:	4b0d      	ldr	r3, [pc, #52]	@ (8017ef0 <std+0x58>)
 8017ebc:	6263      	str	r3, [r4, #36]	@ 0x24
 8017ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8017ef4 <std+0x5c>)
 8017ec0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8017ef8 <std+0x60>)
 8017ec4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8017ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8017efc <std+0x64>)
 8017ec8:	6323      	str	r3, [r4, #48]	@ 0x30
 8017eca:	4b0d      	ldr	r3, [pc, #52]	@ (8017f00 <std+0x68>)
 8017ecc:	6224      	str	r4, [r4, #32]
 8017ece:	429c      	cmp	r4, r3
 8017ed0:	d006      	beq.n	8017ee0 <std+0x48>
 8017ed2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8017ed6:	4294      	cmp	r4, r2
 8017ed8:	d002      	beq.n	8017ee0 <std+0x48>
 8017eda:	33d0      	adds	r3, #208	@ 0xd0
 8017edc:	429c      	cmp	r4, r3
 8017ede:	d105      	bne.n	8017eec <std+0x54>
 8017ee0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017ee8:	f000 bb54 	b.w	8018594 <__retarget_lock_init_recursive>
 8017eec:	bd10      	pop	{r4, pc}
 8017eee:	bf00      	nop
 8017ef0:	080181b9 	.word	0x080181b9
 8017ef4:	080181df 	.word	0x080181df
 8017ef8:	08018217 	.word	0x08018217
 8017efc:	0801823b 	.word	0x0801823b
 8017f00:	2400f574 	.word	0x2400f574

08017f04 <stdio_exit_handler>:
 8017f04:	4a02      	ldr	r2, [pc, #8]	@ (8017f10 <stdio_exit_handler+0xc>)
 8017f06:	4903      	ldr	r1, [pc, #12]	@ (8017f14 <stdio_exit_handler+0x10>)
 8017f08:	4803      	ldr	r0, [pc, #12]	@ (8017f18 <stdio_exit_handler+0x14>)
 8017f0a:	f000 b869 	b.w	8017fe0 <_fwalk_sglue>
 8017f0e:	bf00      	nop
 8017f10:	24000044 	.word	0x24000044
 8017f14:	0801a6e9 	.word	0x0801a6e9
 8017f18:	24000054 	.word	0x24000054

08017f1c <cleanup_stdio>:
 8017f1c:	6841      	ldr	r1, [r0, #4]
 8017f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8017f50 <cleanup_stdio+0x34>)
 8017f20:	4299      	cmp	r1, r3
 8017f22:	b510      	push	{r4, lr}
 8017f24:	4604      	mov	r4, r0
 8017f26:	d001      	beq.n	8017f2c <cleanup_stdio+0x10>
 8017f28:	f002 fbde 	bl	801a6e8 <_fflush_r>
 8017f2c:	68a1      	ldr	r1, [r4, #8]
 8017f2e:	4b09      	ldr	r3, [pc, #36]	@ (8017f54 <cleanup_stdio+0x38>)
 8017f30:	4299      	cmp	r1, r3
 8017f32:	d002      	beq.n	8017f3a <cleanup_stdio+0x1e>
 8017f34:	4620      	mov	r0, r4
 8017f36:	f002 fbd7 	bl	801a6e8 <_fflush_r>
 8017f3a:	68e1      	ldr	r1, [r4, #12]
 8017f3c:	4b06      	ldr	r3, [pc, #24]	@ (8017f58 <cleanup_stdio+0x3c>)
 8017f3e:	4299      	cmp	r1, r3
 8017f40:	d004      	beq.n	8017f4c <cleanup_stdio+0x30>
 8017f42:	4620      	mov	r0, r4
 8017f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f48:	f002 bbce 	b.w	801a6e8 <_fflush_r>
 8017f4c:	bd10      	pop	{r4, pc}
 8017f4e:	bf00      	nop
 8017f50:	2400f574 	.word	0x2400f574
 8017f54:	2400f5dc 	.word	0x2400f5dc
 8017f58:	2400f644 	.word	0x2400f644

08017f5c <global_stdio_init.part.0>:
 8017f5c:	b510      	push	{r4, lr}
 8017f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8017f8c <global_stdio_init.part.0+0x30>)
 8017f60:	4c0b      	ldr	r4, [pc, #44]	@ (8017f90 <global_stdio_init.part.0+0x34>)
 8017f62:	4a0c      	ldr	r2, [pc, #48]	@ (8017f94 <global_stdio_init.part.0+0x38>)
 8017f64:	601a      	str	r2, [r3, #0]
 8017f66:	4620      	mov	r0, r4
 8017f68:	2200      	movs	r2, #0
 8017f6a:	2104      	movs	r1, #4
 8017f6c:	f7ff ff94 	bl	8017e98 <std>
 8017f70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017f74:	2201      	movs	r2, #1
 8017f76:	2109      	movs	r1, #9
 8017f78:	f7ff ff8e 	bl	8017e98 <std>
 8017f7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017f80:	2202      	movs	r2, #2
 8017f82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f86:	2112      	movs	r1, #18
 8017f88:	f7ff bf86 	b.w	8017e98 <std>
 8017f8c:	2400f6ac 	.word	0x2400f6ac
 8017f90:	2400f574 	.word	0x2400f574
 8017f94:	08017f05 	.word	0x08017f05

08017f98 <__sfp_lock_acquire>:
 8017f98:	4801      	ldr	r0, [pc, #4]	@ (8017fa0 <__sfp_lock_acquire+0x8>)
 8017f9a:	f000 bafc 	b.w	8018596 <__retarget_lock_acquire_recursive>
 8017f9e:	bf00      	nop
 8017fa0:	2400f6b5 	.word	0x2400f6b5

08017fa4 <__sfp_lock_release>:
 8017fa4:	4801      	ldr	r0, [pc, #4]	@ (8017fac <__sfp_lock_release+0x8>)
 8017fa6:	f000 baf7 	b.w	8018598 <__retarget_lock_release_recursive>
 8017faa:	bf00      	nop
 8017fac:	2400f6b5 	.word	0x2400f6b5

08017fb0 <__sinit>:
 8017fb0:	b510      	push	{r4, lr}
 8017fb2:	4604      	mov	r4, r0
 8017fb4:	f7ff fff0 	bl	8017f98 <__sfp_lock_acquire>
 8017fb8:	6a23      	ldr	r3, [r4, #32]
 8017fba:	b11b      	cbz	r3, 8017fc4 <__sinit+0x14>
 8017fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017fc0:	f7ff bff0 	b.w	8017fa4 <__sfp_lock_release>
 8017fc4:	4b04      	ldr	r3, [pc, #16]	@ (8017fd8 <__sinit+0x28>)
 8017fc6:	6223      	str	r3, [r4, #32]
 8017fc8:	4b04      	ldr	r3, [pc, #16]	@ (8017fdc <__sinit+0x2c>)
 8017fca:	681b      	ldr	r3, [r3, #0]
 8017fcc:	2b00      	cmp	r3, #0
 8017fce:	d1f5      	bne.n	8017fbc <__sinit+0xc>
 8017fd0:	f7ff ffc4 	bl	8017f5c <global_stdio_init.part.0>
 8017fd4:	e7f2      	b.n	8017fbc <__sinit+0xc>
 8017fd6:	bf00      	nop
 8017fd8:	08017f1d 	.word	0x08017f1d
 8017fdc:	2400f6ac 	.word	0x2400f6ac

08017fe0 <_fwalk_sglue>:
 8017fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017fe4:	4607      	mov	r7, r0
 8017fe6:	4688      	mov	r8, r1
 8017fe8:	4614      	mov	r4, r2
 8017fea:	2600      	movs	r6, #0
 8017fec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017ff0:	f1b9 0901 	subs.w	r9, r9, #1
 8017ff4:	d505      	bpl.n	8018002 <_fwalk_sglue+0x22>
 8017ff6:	6824      	ldr	r4, [r4, #0]
 8017ff8:	2c00      	cmp	r4, #0
 8017ffa:	d1f7      	bne.n	8017fec <_fwalk_sglue+0xc>
 8017ffc:	4630      	mov	r0, r6
 8017ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018002:	89ab      	ldrh	r3, [r5, #12]
 8018004:	2b01      	cmp	r3, #1
 8018006:	d907      	bls.n	8018018 <_fwalk_sglue+0x38>
 8018008:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801800c:	3301      	adds	r3, #1
 801800e:	d003      	beq.n	8018018 <_fwalk_sglue+0x38>
 8018010:	4629      	mov	r1, r5
 8018012:	4638      	mov	r0, r7
 8018014:	47c0      	blx	r8
 8018016:	4306      	orrs	r6, r0
 8018018:	3568      	adds	r5, #104	@ 0x68
 801801a:	e7e9      	b.n	8017ff0 <_fwalk_sglue+0x10>

0801801c <iprintf>:
 801801c:	b40f      	push	{r0, r1, r2, r3}
 801801e:	b507      	push	{r0, r1, r2, lr}
 8018020:	4906      	ldr	r1, [pc, #24]	@ (801803c <iprintf+0x20>)
 8018022:	ab04      	add	r3, sp, #16
 8018024:	6808      	ldr	r0, [r1, #0]
 8018026:	f853 2b04 	ldr.w	r2, [r3], #4
 801802a:	6881      	ldr	r1, [r0, #8]
 801802c:	9301      	str	r3, [sp, #4]
 801802e:	f002 f871 	bl	801a114 <_vfiprintf_r>
 8018032:	b003      	add	sp, #12
 8018034:	f85d eb04 	ldr.w	lr, [sp], #4
 8018038:	b004      	add	sp, #16
 801803a:	4770      	bx	lr
 801803c:	24000050 	.word	0x24000050

08018040 <_puts_r>:
 8018040:	6a03      	ldr	r3, [r0, #32]
 8018042:	b570      	push	{r4, r5, r6, lr}
 8018044:	6884      	ldr	r4, [r0, #8]
 8018046:	4605      	mov	r5, r0
 8018048:	460e      	mov	r6, r1
 801804a:	b90b      	cbnz	r3, 8018050 <_puts_r+0x10>
 801804c:	f7ff ffb0 	bl	8017fb0 <__sinit>
 8018050:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018052:	07db      	lsls	r3, r3, #31
 8018054:	d405      	bmi.n	8018062 <_puts_r+0x22>
 8018056:	89a3      	ldrh	r3, [r4, #12]
 8018058:	0598      	lsls	r0, r3, #22
 801805a:	d402      	bmi.n	8018062 <_puts_r+0x22>
 801805c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801805e:	f000 fa9a 	bl	8018596 <__retarget_lock_acquire_recursive>
 8018062:	89a3      	ldrh	r3, [r4, #12]
 8018064:	0719      	lsls	r1, r3, #28
 8018066:	d502      	bpl.n	801806e <_puts_r+0x2e>
 8018068:	6923      	ldr	r3, [r4, #16]
 801806a:	2b00      	cmp	r3, #0
 801806c:	d135      	bne.n	80180da <_puts_r+0x9a>
 801806e:	4621      	mov	r1, r4
 8018070:	4628      	mov	r0, r5
 8018072:	f000 f925 	bl	80182c0 <__swsetup_r>
 8018076:	b380      	cbz	r0, 80180da <_puts_r+0x9a>
 8018078:	f04f 35ff 	mov.w	r5, #4294967295
 801807c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801807e:	07da      	lsls	r2, r3, #31
 8018080:	d405      	bmi.n	801808e <_puts_r+0x4e>
 8018082:	89a3      	ldrh	r3, [r4, #12]
 8018084:	059b      	lsls	r3, r3, #22
 8018086:	d402      	bmi.n	801808e <_puts_r+0x4e>
 8018088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801808a:	f000 fa85 	bl	8018598 <__retarget_lock_release_recursive>
 801808e:	4628      	mov	r0, r5
 8018090:	bd70      	pop	{r4, r5, r6, pc}
 8018092:	2b00      	cmp	r3, #0
 8018094:	da04      	bge.n	80180a0 <_puts_r+0x60>
 8018096:	69a2      	ldr	r2, [r4, #24]
 8018098:	429a      	cmp	r2, r3
 801809a:	dc17      	bgt.n	80180cc <_puts_r+0x8c>
 801809c:	290a      	cmp	r1, #10
 801809e:	d015      	beq.n	80180cc <_puts_r+0x8c>
 80180a0:	6823      	ldr	r3, [r4, #0]
 80180a2:	1c5a      	adds	r2, r3, #1
 80180a4:	6022      	str	r2, [r4, #0]
 80180a6:	7019      	strb	r1, [r3, #0]
 80180a8:	68a3      	ldr	r3, [r4, #8]
 80180aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80180ae:	3b01      	subs	r3, #1
 80180b0:	60a3      	str	r3, [r4, #8]
 80180b2:	2900      	cmp	r1, #0
 80180b4:	d1ed      	bne.n	8018092 <_puts_r+0x52>
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	da11      	bge.n	80180de <_puts_r+0x9e>
 80180ba:	4622      	mov	r2, r4
 80180bc:	210a      	movs	r1, #10
 80180be:	4628      	mov	r0, r5
 80180c0:	f000 f8bf 	bl	8018242 <__swbuf_r>
 80180c4:	3001      	adds	r0, #1
 80180c6:	d0d7      	beq.n	8018078 <_puts_r+0x38>
 80180c8:	250a      	movs	r5, #10
 80180ca:	e7d7      	b.n	801807c <_puts_r+0x3c>
 80180cc:	4622      	mov	r2, r4
 80180ce:	4628      	mov	r0, r5
 80180d0:	f000 f8b7 	bl	8018242 <__swbuf_r>
 80180d4:	3001      	adds	r0, #1
 80180d6:	d1e7      	bne.n	80180a8 <_puts_r+0x68>
 80180d8:	e7ce      	b.n	8018078 <_puts_r+0x38>
 80180da:	3e01      	subs	r6, #1
 80180dc:	e7e4      	b.n	80180a8 <_puts_r+0x68>
 80180de:	6823      	ldr	r3, [r4, #0]
 80180e0:	1c5a      	adds	r2, r3, #1
 80180e2:	6022      	str	r2, [r4, #0]
 80180e4:	220a      	movs	r2, #10
 80180e6:	701a      	strb	r2, [r3, #0]
 80180e8:	e7ee      	b.n	80180c8 <_puts_r+0x88>
	...

080180ec <puts>:
 80180ec:	4b02      	ldr	r3, [pc, #8]	@ (80180f8 <puts+0xc>)
 80180ee:	4601      	mov	r1, r0
 80180f0:	6818      	ldr	r0, [r3, #0]
 80180f2:	f7ff bfa5 	b.w	8018040 <_puts_r>
 80180f6:	bf00      	nop
 80180f8:	24000050 	.word	0x24000050

080180fc <sniprintf>:
 80180fc:	b40c      	push	{r2, r3}
 80180fe:	b530      	push	{r4, r5, lr}
 8018100:	4b17      	ldr	r3, [pc, #92]	@ (8018160 <sniprintf+0x64>)
 8018102:	1e0c      	subs	r4, r1, #0
 8018104:	681d      	ldr	r5, [r3, #0]
 8018106:	b09d      	sub	sp, #116	@ 0x74
 8018108:	da08      	bge.n	801811c <sniprintf+0x20>
 801810a:	238b      	movs	r3, #139	@ 0x8b
 801810c:	602b      	str	r3, [r5, #0]
 801810e:	f04f 30ff 	mov.w	r0, #4294967295
 8018112:	b01d      	add	sp, #116	@ 0x74
 8018114:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018118:	b002      	add	sp, #8
 801811a:	4770      	bx	lr
 801811c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018120:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018124:	bf14      	ite	ne
 8018126:	f104 33ff 	addne.w	r3, r4, #4294967295
 801812a:	4623      	moveq	r3, r4
 801812c:	9304      	str	r3, [sp, #16]
 801812e:	9307      	str	r3, [sp, #28]
 8018130:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018134:	9002      	str	r0, [sp, #8]
 8018136:	9006      	str	r0, [sp, #24]
 8018138:	f8ad 3016 	strh.w	r3, [sp, #22]
 801813c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801813e:	ab21      	add	r3, sp, #132	@ 0x84
 8018140:	a902      	add	r1, sp, #8
 8018142:	4628      	mov	r0, r5
 8018144:	9301      	str	r3, [sp, #4]
 8018146:	f001 fcf3 	bl	8019b30 <_svfiprintf_r>
 801814a:	1c43      	adds	r3, r0, #1
 801814c:	bfbc      	itt	lt
 801814e:	238b      	movlt	r3, #139	@ 0x8b
 8018150:	602b      	strlt	r3, [r5, #0]
 8018152:	2c00      	cmp	r4, #0
 8018154:	d0dd      	beq.n	8018112 <sniprintf+0x16>
 8018156:	9b02      	ldr	r3, [sp, #8]
 8018158:	2200      	movs	r2, #0
 801815a:	701a      	strb	r2, [r3, #0]
 801815c:	e7d9      	b.n	8018112 <sniprintf+0x16>
 801815e:	bf00      	nop
 8018160:	24000050 	.word	0x24000050

08018164 <siscanf>:
 8018164:	b40e      	push	{r1, r2, r3}
 8018166:	b530      	push	{r4, r5, lr}
 8018168:	b09c      	sub	sp, #112	@ 0x70
 801816a:	ac1f      	add	r4, sp, #124	@ 0x7c
 801816c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8018170:	f854 5b04 	ldr.w	r5, [r4], #4
 8018174:	f8ad 2014 	strh.w	r2, [sp, #20]
 8018178:	9002      	str	r0, [sp, #8]
 801817a:	9006      	str	r0, [sp, #24]
 801817c:	f7e8 f918 	bl	80003b0 <strlen>
 8018180:	4b0b      	ldr	r3, [pc, #44]	@ (80181b0 <siscanf+0x4c>)
 8018182:	9003      	str	r0, [sp, #12]
 8018184:	9007      	str	r0, [sp, #28]
 8018186:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018188:	480a      	ldr	r0, [pc, #40]	@ (80181b4 <siscanf+0x50>)
 801818a:	9401      	str	r4, [sp, #4]
 801818c:	2300      	movs	r3, #0
 801818e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018190:	9314      	str	r3, [sp, #80]	@ 0x50
 8018192:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018196:	f8ad 3016 	strh.w	r3, [sp, #22]
 801819a:	462a      	mov	r2, r5
 801819c:	4623      	mov	r3, r4
 801819e:	a902      	add	r1, sp, #8
 80181a0:	6800      	ldr	r0, [r0, #0]
 80181a2:	f001 fe19 	bl	8019dd8 <__ssvfiscanf_r>
 80181a6:	b01c      	add	sp, #112	@ 0x70
 80181a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80181ac:	b003      	add	sp, #12
 80181ae:	4770      	bx	lr
 80181b0:	080181db 	.word	0x080181db
 80181b4:	24000050 	.word	0x24000050

080181b8 <__sread>:
 80181b8:	b510      	push	{r4, lr}
 80181ba:	460c      	mov	r4, r1
 80181bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181c0:	f000 f99a 	bl	80184f8 <_read_r>
 80181c4:	2800      	cmp	r0, #0
 80181c6:	bfab      	itete	ge
 80181c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80181ca:	89a3      	ldrhlt	r3, [r4, #12]
 80181cc:	181b      	addge	r3, r3, r0
 80181ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80181d2:	bfac      	ite	ge
 80181d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80181d6:	81a3      	strhlt	r3, [r4, #12]
 80181d8:	bd10      	pop	{r4, pc}

080181da <__seofread>:
 80181da:	2000      	movs	r0, #0
 80181dc:	4770      	bx	lr

080181de <__swrite>:
 80181de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80181e2:	461f      	mov	r7, r3
 80181e4:	898b      	ldrh	r3, [r1, #12]
 80181e6:	05db      	lsls	r3, r3, #23
 80181e8:	4605      	mov	r5, r0
 80181ea:	460c      	mov	r4, r1
 80181ec:	4616      	mov	r6, r2
 80181ee:	d505      	bpl.n	80181fc <__swrite+0x1e>
 80181f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181f4:	2302      	movs	r3, #2
 80181f6:	2200      	movs	r2, #0
 80181f8:	f000 f96c 	bl	80184d4 <_lseek_r>
 80181fc:	89a3      	ldrh	r3, [r4, #12]
 80181fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018202:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018206:	81a3      	strh	r3, [r4, #12]
 8018208:	4632      	mov	r2, r6
 801820a:	463b      	mov	r3, r7
 801820c:	4628      	mov	r0, r5
 801820e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018212:	f000 b983 	b.w	801851c <_write_r>

08018216 <__sseek>:
 8018216:	b510      	push	{r4, lr}
 8018218:	460c      	mov	r4, r1
 801821a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801821e:	f000 f959 	bl	80184d4 <_lseek_r>
 8018222:	1c43      	adds	r3, r0, #1
 8018224:	89a3      	ldrh	r3, [r4, #12]
 8018226:	bf15      	itete	ne
 8018228:	6560      	strne	r0, [r4, #84]	@ 0x54
 801822a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801822e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018232:	81a3      	strheq	r3, [r4, #12]
 8018234:	bf18      	it	ne
 8018236:	81a3      	strhne	r3, [r4, #12]
 8018238:	bd10      	pop	{r4, pc}

0801823a <__sclose>:
 801823a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801823e:	f000 b8e3 	b.w	8018408 <_close_r>

08018242 <__swbuf_r>:
 8018242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018244:	460e      	mov	r6, r1
 8018246:	4614      	mov	r4, r2
 8018248:	4605      	mov	r5, r0
 801824a:	b118      	cbz	r0, 8018254 <__swbuf_r+0x12>
 801824c:	6a03      	ldr	r3, [r0, #32]
 801824e:	b90b      	cbnz	r3, 8018254 <__swbuf_r+0x12>
 8018250:	f7ff feae 	bl	8017fb0 <__sinit>
 8018254:	69a3      	ldr	r3, [r4, #24]
 8018256:	60a3      	str	r3, [r4, #8]
 8018258:	89a3      	ldrh	r3, [r4, #12]
 801825a:	071a      	lsls	r2, r3, #28
 801825c:	d501      	bpl.n	8018262 <__swbuf_r+0x20>
 801825e:	6923      	ldr	r3, [r4, #16]
 8018260:	b943      	cbnz	r3, 8018274 <__swbuf_r+0x32>
 8018262:	4621      	mov	r1, r4
 8018264:	4628      	mov	r0, r5
 8018266:	f000 f82b 	bl	80182c0 <__swsetup_r>
 801826a:	b118      	cbz	r0, 8018274 <__swbuf_r+0x32>
 801826c:	f04f 37ff 	mov.w	r7, #4294967295
 8018270:	4638      	mov	r0, r7
 8018272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018274:	6823      	ldr	r3, [r4, #0]
 8018276:	6922      	ldr	r2, [r4, #16]
 8018278:	1a98      	subs	r0, r3, r2
 801827a:	6963      	ldr	r3, [r4, #20]
 801827c:	b2f6      	uxtb	r6, r6
 801827e:	4283      	cmp	r3, r0
 8018280:	4637      	mov	r7, r6
 8018282:	dc05      	bgt.n	8018290 <__swbuf_r+0x4e>
 8018284:	4621      	mov	r1, r4
 8018286:	4628      	mov	r0, r5
 8018288:	f002 fa2e 	bl	801a6e8 <_fflush_r>
 801828c:	2800      	cmp	r0, #0
 801828e:	d1ed      	bne.n	801826c <__swbuf_r+0x2a>
 8018290:	68a3      	ldr	r3, [r4, #8]
 8018292:	3b01      	subs	r3, #1
 8018294:	60a3      	str	r3, [r4, #8]
 8018296:	6823      	ldr	r3, [r4, #0]
 8018298:	1c5a      	adds	r2, r3, #1
 801829a:	6022      	str	r2, [r4, #0]
 801829c:	701e      	strb	r6, [r3, #0]
 801829e:	6962      	ldr	r2, [r4, #20]
 80182a0:	1c43      	adds	r3, r0, #1
 80182a2:	429a      	cmp	r2, r3
 80182a4:	d004      	beq.n	80182b0 <__swbuf_r+0x6e>
 80182a6:	89a3      	ldrh	r3, [r4, #12]
 80182a8:	07db      	lsls	r3, r3, #31
 80182aa:	d5e1      	bpl.n	8018270 <__swbuf_r+0x2e>
 80182ac:	2e0a      	cmp	r6, #10
 80182ae:	d1df      	bne.n	8018270 <__swbuf_r+0x2e>
 80182b0:	4621      	mov	r1, r4
 80182b2:	4628      	mov	r0, r5
 80182b4:	f002 fa18 	bl	801a6e8 <_fflush_r>
 80182b8:	2800      	cmp	r0, #0
 80182ba:	d0d9      	beq.n	8018270 <__swbuf_r+0x2e>
 80182bc:	e7d6      	b.n	801826c <__swbuf_r+0x2a>
	...

080182c0 <__swsetup_r>:
 80182c0:	b538      	push	{r3, r4, r5, lr}
 80182c2:	4b29      	ldr	r3, [pc, #164]	@ (8018368 <__swsetup_r+0xa8>)
 80182c4:	4605      	mov	r5, r0
 80182c6:	6818      	ldr	r0, [r3, #0]
 80182c8:	460c      	mov	r4, r1
 80182ca:	b118      	cbz	r0, 80182d4 <__swsetup_r+0x14>
 80182cc:	6a03      	ldr	r3, [r0, #32]
 80182ce:	b90b      	cbnz	r3, 80182d4 <__swsetup_r+0x14>
 80182d0:	f7ff fe6e 	bl	8017fb0 <__sinit>
 80182d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80182d8:	0719      	lsls	r1, r3, #28
 80182da:	d422      	bmi.n	8018322 <__swsetup_r+0x62>
 80182dc:	06da      	lsls	r2, r3, #27
 80182de:	d407      	bmi.n	80182f0 <__swsetup_r+0x30>
 80182e0:	2209      	movs	r2, #9
 80182e2:	602a      	str	r2, [r5, #0]
 80182e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80182e8:	81a3      	strh	r3, [r4, #12]
 80182ea:	f04f 30ff 	mov.w	r0, #4294967295
 80182ee:	e033      	b.n	8018358 <__swsetup_r+0x98>
 80182f0:	0758      	lsls	r0, r3, #29
 80182f2:	d512      	bpl.n	801831a <__swsetup_r+0x5a>
 80182f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80182f6:	b141      	cbz	r1, 801830a <__swsetup_r+0x4a>
 80182f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80182fc:	4299      	cmp	r1, r3
 80182fe:	d002      	beq.n	8018306 <__swsetup_r+0x46>
 8018300:	4628      	mov	r0, r5
 8018302:	f000 ff37 	bl	8019174 <_free_r>
 8018306:	2300      	movs	r3, #0
 8018308:	6363      	str	r3, [r4, #52]	@ 0x34
 801830a:	89a3      	ldrh	r3, [r4, #12]
 801830c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018310:	81a3      	strh	r3, [r4, #12]
 8018312:	2300      	movs	r3, #0
 8018314:	6063      	str	r3, [r4, #4]
 8018316:	6923      	ldr	r3, [r4, #16]
 8018318:	6023      	str	r3, [r4, #0]
 801831a:	89a3      	ldrh	r3, [r4, #12]
 801831c:	f043 0308 	orr.w	r3, r3, #8
 8018320:	81a3      	strh	r3, [r4, #12]
 8018322:	6923      	ldr	r3, [r4, #16]
 8018324:	b94b      	cbnz	r3, 801833a <__swsetup_r+0x7a>
 8018326:	89a3      	ldrh	r3, [r4, #12]
 8018328:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801832c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018330:	d003      	beq.n	801833a <__swsetup_r+0x7a>
 8018332:	4621      	mov	r1, r4
 8018334:	4628      	mov	r0, r5
 8018336:	f002 fa25 	bl	801a784 <__smakebuf_r>
 801833a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801833e:	f013 0201 	ands.w	r2, r3, #1
 8018342:	d00a      	beq.n	801835a <__swsetup_r+0x9a>
 8018344:	2200      	movs	r2, #0
 8018346:	60a2      	str	r2, [r4, #8]
 8018348:	6962      	ldr	r2, [r4, #20]
 801834a:	4252      	negs	r2, r2
 801834c:	61a2      	str	r2, [r4, #24]
 801834e:	6922      	ldr	r2, [r4, #16]
 8018350:	b942      	cbnz	r2, 8018364 <__swsetup_r+0xa4>
 8018352:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018356:	d1c5      	bne.n	80182e4 <__swsetup_r+0x24>
 8018358:	bd38      	pop	{r3, r4, r5, pc}
 801835a:	0799      	lsls	r1, r3, #30
 801835c:	bf58      	it	pl
 801835e:	6962      	ldrpl	r2, [r4, #20]
 8018360:	60a2      	str	r2, [r4, #8]
 8018362:	e7f4      	b.n	801834e <__swsetup_r+0x8e>
 8018364:	2000      	movs	r0, #0
 8018366:	e7f7      	b.n	8018358 <__swsetup_r+0x98>
 8018368:	24000050 	.word	0x24000050

0801836c <memmove>:
 801836c:	4288      	cmp	r0, r1
 801836e:	b510      	push	{r4, lr}
 8018370:	eb01 0402 	add.w	r4, r1, r2
 8018374:	d902      	bls.n	801837c <memmove+0x10>
 8018376:	4284      	cmp	r4, r0
 8018378:	4623      	mov	r3, r4
 801837a:	d807      	bhi.n	801838c <memmove+0x20>
 801837c:	1e43      	subs	r3, r0, #1
 801837e:	42a1      	cmp	r1, r4
 8018380:	d008      	beq.n	8018394 <memmove+0x28>
 8018382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018386:	f803 2f01 	strb.w	r2, [r3, #1]!
 801838a:	e7f8      	b.n	801837e <memmove+0x12>
 801838c:	4402      	add	r2, r0
 801838e:	4601      	mov	r1, r0
 8018390:	428a      	cmp	r2, r1
 8018392:	d100      	bne.n	8018396 <memmove+0x2a>
 8018394:	bd10      	pop	{r4, pc}
 8018396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801839a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801839e:	e7f7      	b.n	8018390 <memmove+0x24>

080183a0 <memset>:
 80183a0:	4402      	add	r2, r0
 80183a2:	4603      	mov	r3, r0
 80183a4:	4293      	cmp	r3, r2
 80183a6:	d100      	bne.n	80183aa <memset+0xa>
 80183a8:	4770      	bx	lr
 80183aa:	f803 1b01 	strb.w	r1, [r3], #1
 80183ae:	e7f9      	b.n	80183a4 <memset+0x4>

080183b0 <strncmp>:
 80183b0:	b510      	push	{r4, lr}
 80183b2:	b16a      	cbz	r2, 80183d0 <strncmp+0x20>
 80183b4:	3901      	subs	r1, #1
 80183b6:	1884      	adds	r4, r0, r2
 80183b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80183bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80183c0:	429a      	cmp	r2, r3
 80183c2:	d103      	bne.n	80183cc <strncmp+0x1c>
 80183c4:	42a0      	cmp	r0, r4
 80183c6:	d001      	beq.n	80183cc <strncmp+0x1c>
 80183c8:	2a00      	cmp	r2, #0
 80183ca:	d1f5      	bne.n	80183b8 <strncmp+0x8>
 80183cc:	1ad0      	subs	r0, r2, r3
 80183ce:	bd10      	pop	{r4, pc}
 80183d0:	4610      	mov	r0, r2
 80183d2:	e7fc      	b.n	80183ce <strncmp+0x1e>

080183d4 <strstr>:
 80183d4:	780a      	ldrb	r2, [r1, #0]
 80183d6:	b570      	push	{r4, r5, r6, lr}
 80183d8:	b96a      	cbnz	r2, 80183f6 <strstr+0x22>
 80183da:	bd70      	pop	{r4, r5, r6, pc}
 80183dc:	429a      	cmp	r2, r3
 80183de:	d109      	bne.n	80183f4 <strstr+0x20>
 80183e0:	460c      	mov	r4, r1
 80183e2:	4605      	mov	r5, r0
 80183e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80183e8:	2b00      	cmp	r3, #0
 80183ea:	d0f6      	beq.n	80183da <strstr+0x6>
 80183ec:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80183f0:	429e      	cmp	r6, r3
 80183f2:	d0f7      	beq.n	80183e4 <strstr+0x10>
 80183f4:	3001      	adds	r0, #1
 80183f6:	7803      	ldrb	r3, [r0, #0]
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	d1ef      	bne.n	80183dc <strstr+0x8>
 80183fc:	4618      	mov	r0, r3
 80183fe:	e7ec      	b.n	80183da <strstr+0x6>

08018400 <_localeconv_r>:
 8018400:	4800      	ldr	r0, [pc, #0]	@ (8018404 <_localeconv_r+0x4>)
 8018402:	4770      	bx	lr
 8018404:	24000190 	.word	0x24000190

08018408 <_close_r>:
 8018408:	b538      	push	{r3, r4, r5, lr}
 801840a:	4d06      	ldr	r5, [pc, #24]	@ (8018424 <_close_r+0x1c>)
 801840c:	2300      	movs	r3, #0
 801840e:	4604      	mov	r4, r0
 8018410:	4608      	mov	r0, r1
 8018412:	602b      	str	r3, [r5, #0]
 8018414:	f7e9 fbc6 	bl	8001ba4 <_close>
 8018418:	1c43      	adds	r3, r0, #1
 801841a:	d102      	bne.n	8018422 <_close_r+0x1a>
 801841c:	682b      	ldr	r3, [r5, #0]
 801841e:	b103      	cbz	r3, 8018422 <_close_r+0x1a>
 8018420:	6023      	str	r3, [r4, #0]
 8018422:	bd38      	pop	{r3, r4, r5, pc}
 8018424:	2400f6b0 	.word	0x2400f6b0

08018428 <_reclaim_reent>:
 8018428:	4b29      	ldr	r3, [pc, #164]	@ (80184d0 <_reclaim_reent+0xa8>)
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	4283      	cmp	r3, r0
 801842e:	b570      	push	{r4, r5, r6, lr}
 8018430:	4604      	mov	r4, r0
 8018432:	d04b      	beq.n	80184cc <_reclaim_reent+0xa4>
 8018434:	69c3      	ldr	r3, [r0, #28]
 8018436:	b1ab      	cbz	r3, 8018464 <_reclaim_reent+0x3c>
 8018438:	68db      	ldr	r3, [r3, #12]
 801843a:	b16b      	cbz	r3, 8018458 <_reclaim_reent+0x30>
 801843c:	2500      	movs	r5, #0
 801843e:	69e3      	ldr	r3, [r4, #28]
 8018440:	68db      	ldr	r3, [r3, #12]
 8018442:	5959      	ldr	r1, [r3, r5]
 8018444:	2900      	cmp	r1, #0
 8018446:	d13b      	bne.n	80184c0 <_reclaim_reent+0x98>
 8018448:	3504      	adds	r5, #4
 801844a:	2d80      	cmp	r5, #128	@ 0x80
 801844c:	d1f7      	bne.n	801843e <_reclaim_reent+0x16>
 801844e:	69e3      	ldr	r3, [r4, #28]
 8018450:	4620      	mov	r0, r4
 8018452:	68d9      	ldr	r1, [r3, #12]
 8018454:	f000 fe8e 	bl	8019174 <_free_r>
 8018458:	69e3      	ldr	r3, [r4, #28]
 801845a:	6819      	ldr	r1, [r3, #0]
 801845c:	b111      	cbz	r1, 8018464 <_reclaim_reent+0x3c>
 801845e:	4620      	mov	r0, r4
 8018460:	f000 fe88 	bl	8019174 <_free_r>
 8018464:	6961      	ldr	r1, [r4, #20]
 8018466:	b111      	cbz	r1, 801846e <_reclaim_reent+0x46>
 8018468:	4620      	mov	r0, r4
 801846a:	f000 fe83 	bl	8019174 <_free_r>
 801846e:	69e1      	ldr	r1, [r4, #28]
 8018470:	b111      	cbz	r1, 8018478 <_reclaim_reent+0x50>
 8018472:	4620      	mov	r0, r4
 8018474:	f000 fe7e 	bl	8019174 <_free_r>
 8018478:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801847a:	b111      	cbz	r1, 8018482 <_reclaim_reent+0x5a>
 801847c:	4620      	mov	r0, r4
 801847e:	f000 fe79 	bl	8019174 <_free_r>
 8018482:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018484:	b111      	cbz	r1, 801848c <_reclaim_reent+0x64>
 8018486:	4620      	mov	r0, r4
 8018488:	f000 fe74 	bl	8019174 <_free_r>
 801848c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801848e:	b111      	cbz	r1, 8018496 <_reclaim_reent+0x6e>
 8018490:	4620      	mov	r0, r4
 8018492:	f000 fe6f 	bl	8019174 <_free_r>
 8018496:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018498:	b111      	cbz	r1, 80184a0 <_reclaim_reent+0x78>
 801849a:	4620      	mov	r0, r4
 801849c:	f000 fe6a 	bl	8019174 <_free_r>
 80184a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80184a2:	b111      	cbz	r1, 80184aa <_reclaim_reent+0x82>
 80184a4:	4620      	mov	r0, r4
 80184a6:	f000 fe65 	bl	8019174 <_free_r>
 80184aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80184ac:	b111      	cbz	r1, 80184b4 <_reclaim_reent+0x8c>
 80184ae:	4620      	mov	r0, r4
 80184b0:	f000 fe60 	bl	8019174 <_free_r>
 80184b4:	6a23      	ldr	r3, [r4, #32]
 80184b6:	b14b      	cbz	r3, 80184cc <_reclaim_reent+0xa4>
 80184b8:	4620      	mov	r0, r4
 80184ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80184be:	4718      	bx	r3
 80184c0:	680e      	ldr	r6, [r1, #0]
 80184c2:	4620      	mov	r0, r4
 80184c4:	f000 fe56 	bl	8019174 <_free_r>
 80184c8:	4631      	mov	r1, r6
 80184ca:	e7bb      	b.n	8018444 <_reclaim_reent+0x1c>
 80184cc:	bd70      	pop	{r4, r5, r6, pc}
 80184ce:	bf00      	nop
 80184d0:	24000050 	.word	0x24000050

080184d4 <_lseek_r>:
 80184d4:	b538      	push	{r3, r4, r5, lr}
 80184d6:	4d07      	ldr	r5, [pc, #28]	@ (80184f4 <_lseek_r+0x20>)
 80184d8:	4604      	mov	r4, r0
 80184da:	4608      	mov	r0, r1
 80184dc:	4611      	mov	r1, r2
 80184de:	2200      	movs	r2, #0
 80184e0:	602a      	str	r2, [r5, #0]
 80184e2:	461a      	mov	r2, r3
 80184e4:	f7e9 fb85 	bl	8001bf2 <_lseek>
 80184e8:	1c43      	adds	r3, r0, #1
 80184ea:	d102      	bne.n	80184f2 <_lseek_r+0x1e>
 80184ec:	682b      	ldr	r3, [r5, #0]
 80184ee:	b103      	cbz	r3, 80184f2 <_lseek_r+0x1e>
 80184f0:	6023      	str	r3, [r4, #0]
 80184f2:	bd38      	pop	{r3, r4, r5, pc}
 80184f4:	2400f6b0 	.word	0x2400f6b0

080184f8 <_read_r>:
 80184f8:	b538      	push	{r3, r4, r5, lr}
 80184fa:	4d07      	ldr	r5, [pc, #28]	@ (8018518 <_read_r+0x20>)
 80184fc:	4604      	mov	r4, r0
 80184fe:	4608      	mov	r0, r1
 8018500:	4611      	mov	r1, r2
 8018502:	2200      	movs	r2, #0
 8018504:	602a      	str	r2, [r5, #0]
 8018506:	461a      	mov	r2, r3
 8018508:	f7e9 fb13 	bl	8001b32 <_read>
 801850c:	1c43      	adds	r3, r0, #1
 801850e:	d102      	bne.n	8018516 <_read_r+0x1e>
 8018510:	682b      	ldr	r3, [r5, #0]
 8018512:	b103      	cbz	r3, 8018516 <_read_r+0x1e>
 8018514:	6023      	str	r3, [r4, #0]
 8018516:	bd38      	pop	{r3, r4, r5, pc}
 8018518:	2400f6b0 	.word	0x2400f6b0

0801851c <_write_r>:
 801851c:	b538      	push	{r3, r4, r5, lr}
 801851e:	4d07      	ldr	r5, [pc, #28]	@ (801853c <_write_r+0x20>)
 8018520:	4604      	mov	r4, r0
 8018522:	4608      	mov	r0, r1
 8018524:	4611      	mov	r1, r2
 8018526:	2200      	movs	r2, #0
 8018528:	602a      	str	r2, [r5, #0]
 801852a:	461a      	mov	r2, r3
 801852c:	f7e9 fb1e 	bl	8001b6c <_write>
 8018530:	1c43      	adds	r3, r0, #1
 8018532:	d102      	bne.n	801853a <_write_r+0x1e>
 8018534:	682b      	ldr	r3, [r5, #0]
 8018536:	b103      	cbz	r3, 801853a <_write_r+0x1e>
 8018538:	6023      	str	r3, [r4, #0]
 801853a:	bd38      	pop	{r3, r4, r5, pc}
 801853c:	2400f6b0 	.word	0x2400f6b0

08018540 <__errno>:
 8018540:	4b01      	ldr	r3, [pc, #4]	@ (8018548 <__errno+0x8>)
 8018542:	6818      	ldr	r0, [r3, #0]
 8018544:	4770      	bx	lr
 8018546:	bf00      	nop
 8018548:	24000050 	.word	0x24000050

0801854c <__libc_init_array>:
 801854c:	b570      	push	{r4, r5, r6, lr}
 801854e:	4d0d      	ldr	r5, [pc, #52]	@ (8018584 <__libc_init_array+0x38>)
 8018550:	4c0d      	ldr	r4, [pc, #52]	@ (8018588 <__libc_init_array+0x3c>)
 8018552:	1b64      	subs	r4, r4, r5
 8018554:	10a4      	asrs	r4, r4, #2
 8018556:	2600      	movs	r6, #0
 8018558:	42a6      	cmp	r6, r4
 801855a:	d109      	bne.n	8018570 <__libc_init_array+0x24>
 801855c:	4d0b      	ldr	r5, [pc, #44]	@ (801858c <__libc_init_array+0x40>)
 801855e:	4c0c      	ldr	r4, [pc, #48]	@ (8018590 <__libc_init_array+0x44>)
 8018560:	f002 fbc4 	bl	801acec <_init>
 8018564:	1b64      	subs	r4, r4, r5
 8018566:	10a4      	asrs	r4, r4, #2
 8018568:	2600      	movs	r6, #0
 801856a:	42a6      	cmp	r6, r4
 801856c:	d105      	bne.n	801857a <__libc_init_array+0x2e>
 801856e:	bd70      	pop	{r4, r5, r6, pc}
 8018570:	f855 3b04 	ldr.w	r3, [r5], #4
 8018574:	4798      	blx	r3
 8018576:	3601      	adds	r6, #1
 8018578:	e7ee      	b.n	8018558 <__libc_init_array+0xc>
 801857a:	f855 3b04 	ldr.w	r3, [r5], #4
 801857e:	4798      	blx	r3
 8018580:	3601      	adds	r6, #1
 8018582:	e7f2      	b.n	801856a <__libc_init_array+0x1e>
 8018584:	0801b804 	.word	0x0801b804
 8018588:	0801b804 	.word	0x0801b804
 801858c:	0801b804 	.word	0x0801b804
 8018590:	0801b808 	.word	0x0801b808

08018594 <__retarget_lock_init_recursive>:
 8018594:	4770      	bx	lr

08018596 <__retarget_lock_acquire_recursive>:
 8018596:	4770      	bx	lr

08018598 <__retarget_lock_release_recursive>:
 8018598:	4770      	bx	lr

0801859a <memcpy>:
 801859a:	440a      	add	r2, r1
 801859c:	4291      	cmp	r1, r2
 801859e:	f100 33ff 	add.w	r3, r0, #4294967295
 80185a2:	d100      	bne.n	80185a6 <memcpy+0xc>
 80185a4:	4770      	bx	lr
 80185a6:	b510      	push	{r4, lr}
 80185a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80185ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80185b0:	4291      	cmp	r1, r2
 80185b2:	d1f9      	bne.n	80185a8 <memcpy+0xe>
 80185b4:	bd10      	pop	{r4, pc}

080185b6 <quorem>:
 80185b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185ba:	6903      	ldr	r3, [r0, #16]
 80185bc:	690c      	ldr	r4, [r1, #16]
 80185be:	42a3      	cmp	r3, r4
 80185c0:	4607      	mov	r7, r0
 80185c2:	db7e      	blt.n	80186c2 <quorem+0x10c>
 80185c4:	3c01      	subs	r4, #1
 80185c6:	f101 0814 	add.w	r8, r1, #20
 80185ca:	00a3      	lsls	r3, r4, #2
 80185cc:	f100 0514 	add.w	r5, r0, #20
 80185d0:	9300      	str	r3, [sp, #0]
 80185d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80185d6:	9301      	str	r3, [sp, #4]
 80185d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80185dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80185e0:	3301      	adds	r3, #1
 80185e2:	429a      	cmp	r2, r3
 80185e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80185e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80185ec:	d32e      	bcc.n	801864c <quorem+0x96>
 80185ee:	f04f 0a00 	mov.w	sl, #0
 80185f2:	46c4      	mov	ip, r8
 80185f4:	46ae      	mov	lr, r5
 80185f6:	46d3      	mov	fp, sl
 80185f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80185fc:	b298      	uxth	r0, r3
 80185fe:	fb06 a000 	mla	r0, r6, r0, sl
 8018602:	0c02      	lsrs	r2, r0, #16
 8018604:	0c1b      	lsrs	r3, r3, #16
 8018606:	fb06 2303 	mla	r3, r6, r3, r2
 801860a:	f8de 2000 	ldr.w	r2, [lr]
 801860e:	b280      	uxth	r0, r0
 8018610:	b292      	uxth	r2, r2
 8018612:	1a12      	subs	r2, r2, r0
 8018614:	445a      	add	r2, fp
 8018616:	f8de 0000 	ldr.w	r0, [lr]
 801861a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801861e:	b29b      	uxth	r3, r3
 8018620:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018624:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018628:	b292      	uxth	r2, r2
 801862a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801862e:	45e1      	cmp	r9, ip
 8018630:	f84e 2b04 	str.w	r2, [lr], #4
 8018634:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018638:	d2de      	bcs.n	80185f8 <quorem+0x42>
 801863a:	9b00      	ldr	r3, [sp, #0]
 801863c:	58eb      	ldr	r3, [r5, r3]
 801863e:	b92b      	cbnz	r3, 801864c <quorem+0x96>
 8018640:	9b01      	ldr	r3, [sp, #4]
 8018642:	3b04      	subs	r3, #4
 8018644:	429d      	cmp	r5, r3
 8018646:	461a      	mov	r2, r3
 8018648:	d32f      	bcc.n	80186aa <quorem+0xf4>
 801864a:	613c      	str	r4, [r7, #16]
 801864c:	4638      	mov	r0, r7
 801864e:	f001 f90b 	bl	8019868 <__mcmp>
 8018652:	2800      	cmp	r0, #0
 8018654:	db25      	blt.n	80186a2 <quorem+0xec>
 8018656:	4629      	mov	r1, r5
 8018658:	2000      	movs	r0, #0
 801865a:	f858 2b04 	ldr.w	r2, [r8], #4
 801865e:	f8d1 c000 	ldr.w	ip, [r1]
 8018662:	fa1f fe82 	uxth.w	lr, r2
 8018666:	fa1f f38c 	uxth.w	r3, ip
 801866a:	eba3 030e 	sub.w	r3, r3, lr
 801866e:	4403      	add	r3, r0
 8018670:	0c12      	lsrs	r2, r2, #16
 8018672:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018676:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801867a:	b29b      	uxth	r3, r3
 801867c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018680:	45c1      	cmp	r9, r8
 8018682:	f841 3b04 	str.w	r3, [r1], #4
 8018686:	ea4f 4022 	mov.w	r0, r2, asr #16
 801868a:	d2e6      	bcs.n	801865a <quorem+0xa4>
 801868c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018690:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018694:	b922      	cbnz	r2, 80186a0 <quorem+0xea>
 8018696:	3b04      	subs	r3, #4
 8018698:	429d      	cmp	r5, r3
 801869a:	461a      	mov	r2, r3
 801869c:	d30b      	bcc.n	80186b6 <quorem+0x100>
 801869e:	613c      	str	r4, [r7, #16]
 80186a0:	3601      	adds	r6, #1
 80186a2:	4630      	mov	r0, r6
 80186a4:	b003      	add	sp, #12
 80186a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186aa:	6812      	ldr	r2, [r2, #0]
 80186ac:	3b04      	subs	r3, #4
 80186ae:	2a00      	cmp	r2, #0
 80186b0:	d1cb      	bne.n	801864a <quorem+0x94>
 80186b2:	3c01      	subs	r4, #1
 80186b4:	e7c6      	b.n	8018644 <quorem+0x8e>
 80186b6:	6812      	ldr	r2, [r2, #0]
 80186b8:	3b04      	subs	r3, #4
 80186ba:	2a00      	cmp	r2, #0
 80186bc:	d1ef      	bne.n	801869e <quorem+0xe8>
 80186be:	3c01      	subs	r4, #1
 80186c0:	e7ea      	b.n	8018698 <quorem+0xe2>
 80186c2:	2000      	movs	r0, #0
 80186c4:	e7ee      	b.n	80186a4 <quorem+0xee>
	...

080186c8 <_dtoa_r>:
 80186c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186cc:	ed2d 8b02 	vpush	{d8}
 80186d0:	69c7      	ldr	r7, [r0, #28]
 80186d2:	b091      	sub	sp, #68	@ 0x44
 80186d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80186d8:	ec55 4b10 	vmov	r4, r5, d0
 80186dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80186de:	9107      	str	r1, [sp, #28]
 80186e0:	4681      	mov	r9, r0
 80186e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80186e4:	930d      	str	r3, [sp, #52]	@ 0x34
 80186e6:	b97f      	cbnz	r7, 8018708 <_dtoa_r+0x40>
 80186e8:	2010      	movs	r0, #16
 80186ea:	f000 fd8d 	bl	8019208 <malloc>
 80186ee:	4602      	mov	r2, r0
 80186f0:	f8c9 001c 	str.w	r0, [r9, #28]
 80186f4:	b920      	cbnz	r0, 8018700 <_dtoa_r+0x38>
 80186f6:	4ba0      	ldr	r3, [pc, #640]	@ (8018978 <_dtoa_r+0x2b0>)
 80186f8:	21ef      	movs	r1, #239	@ 0xef
 80186fa:	48a0      	ldr	r0, [pc, #640]	@ (801897c <_dtoa_r+0x2b4>)
 80186fc:	f002 f924 	bl	801a948 <__assert_func>
 8018700:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018704:	6007      	str	r7, [r0, #0]
 8018706:	60c7      	str	r7, [r0, #12]
 8018708:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801870c:	6819      	ldr	r1, [r3, #0]
 801870e:	b159      	cbz	r1, 8018728 <_dtoa_r+0x60>
 8018710:	685a      	ldr	r2, [r3, #4]
 8018712:	604a      	str	r2, [r1, #4]
 8018714:	2301      	movs	r3, #1
 8018716:	4093      	lsls	r3, r2
 8018718:	608b      	str	r3, [r1, #8]
 801871a:	4648      	mov	r0, r9
 801871c:	f000 fe6a 	bl	80193f4 <_Bfree>
 8018720:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018724:	2200      	movs	r2, #0
 8018726:	601a      	str	r2, [r3, #0]
 8018728:	1e2b      	subs	r3, r5, #0
 801872a:	bfbb      	ittet	lt
 801872c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8018730:	9303      	strlt	r3, [sp, #12]
 8018732:	2300      	movge	r3, #0
 8018734:	2201      	movlt	r2, #1
 8018736:	bfac      	ite	ge
 8018738:	6033      	strge	r3, [r6, #0]
 801873a:	6032      	strlt	r2, [r6, #0]
 801873c:	4b90      	ldr	r3, [pc, #576]	@ (8018980 <_dtoa_r+0x2b8>)
 801873e:	9e03      	ldr	r6, [sp, #12]
 8018740:	43b3      	bics	r3, r6
 8018742:	d110      	bne.n	8018766 <_dtoa_r+0x9e>
 8018744:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018746:	f242 730f 	movw	r3, #9999	@ 0x270f
 801874a:	6013      	str	r3, [r2, #0]
 801874c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8018750:	4323      	orrs	r3, r4
 8018752:	f000 84de 	beq.w	8019112 <_dtoa_r+0xa4a>
 8018756:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018758:	4f8a      	ldr	r7, [pc, #552]	@ (8018984 <_dtoa_r+0x2bc>)
 801875a:	2b00      	cmp	r3, #0
 801875c:	f000 84e0 	beq.w	8019120 <_dtoa_r+0xa58>
 8018760:	1cfb      	adds	r3, r7, #3
 8018762:	f000 bcdb 	b.w	801911c <_dtoa_r+0xa54>
 8018766:	ed9d 8b02 	vldr	d8, [sp, #8]
 801876a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801876e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018772:	d10a      	bne.n	801878a <_dtoa_r+0xc2>
 8018774:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018776:	2301      	movs	r3, #1
 8018778:	6013      	str	r3, [r2, #0]
 801877a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801877c:	b113      	cbz	r3, 8018784 <_dtoa_r+0xbc>
 801877e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8018780:	4b81      	ldr	r3, [pc, #516]	@ (8018988 <_dtoa_r+0x2c0>)
 8018782:	6013      	str	r3, [r2, #0]
 8018784:	4f81      	ldr	r7, [pc, #516]	@ (801898c <_dtoa_r+0x2c4>)
 8018786:	f000 bccb 	b.w	8019120 <_dtoa_r+0xa58>
 801878a:	aa0e      	add	r2, sp, #56	@ 0x38
 801878c:	a90f      	add	r1, sp, #60	@ 0x3c
 801878e:	4648      	mov	r0, r9
 8018790:	eeb0 0b48 	vmov.f64	d0, d8
 8018794:	f001 f918 	bl	80199c8 <__d2b>
 8018798:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801879c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801879e:	9001      	str	r0, [sp, #4]
 80187a0:	2b00      	cmp	r3, #0
 80187a2:	d045      	beq.n	8018830 <_dtoa_r+0x168>
 80187a4:	eeb0 7b48 	vmov.f64	d7, d8
 80187a8:	ee18 1a90 	vmov	r1, s17
 80187ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80187b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80187b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80187b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80187bc:	2500      	movs	r5, #0
 80187be:	ee07 1a90 	vmov	s15, r1
 80187c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80187c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8018960 <_dtoa_r+0x298>
 80187ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80187ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8018968 <_dtoa_r+0x2a0>
 80187d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80187d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8018970 <_dtoa_r+0x2a8>
 80187da:	ee07 3a90 	vmov	s15, r3
 80187de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80187e2:	eeb0 7b46 	vmov.f64	d7, d6
 80187e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80187ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80187ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80187f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80187f6:	ee16 8a90 	vmov	r8, s13
 80187fa:	d508      	bpl.n	801880e <_dtoa_r+0x146>
 80187fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8018800:	eeb4 6b47 	vcmp.f64	d6, d7
 8018804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018808:	bf18      	it	ne
 801880a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801880e:	f1b8 0f16 	cmp.w	r8, #22
 8018812:	d82b      	bhi.n	801886c <_dtoa_r+0x1a4>
 8018814:	495e      	ldr	r1, [pc, #376]	@ (8018990 <_dtoa_r+0x2c8>)
 8018816:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801881a:	ed91 7b00 	vldr	d7, [r1]
 801881e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8018822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018826:	d501      	bpl.n	801882c <_dtoa_r+0x164>
 8018828:	f108 38ff 	add.w	r8, r8, #4294967295
 801882c:	2100      	movs	r1, #0
 801882e:	e01e      	b.n	801886e <_dtoa_r+0x1a6>
 8018830:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018832:	4413      	add	r3, r2
 8018834:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8018838:	2920      	cmp	r1, #32
 801883a:	bfc1      	itttt	gt
 801883c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8018840:	408e      	lslgt	r6, r1
 8018842:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8018846:	fa24 f101 	lsrgt.w	r1, r4, r1
 801884a:	bfd6      	itet	le
 801884c:	f1c1 0120 	rsble	r1, r1, #32
 8018850:	4331      	orrgt	r1, r6
 8018852:	fa04 f101 	lslle.w	r1, r4, r1
 8018856:	ee07 1a90 	vmov	s15, r1
 801885a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801885e:	3b01      	subs	r3, #1
 8018860:	ee17 1a90 	vmov	r1, s15
 8018864:	2501      	movs	r5, #1
 8018866:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801886a:	e7a8      	b.n	80187be <_dtoa_r+0xf6>
 801886c:	2101      	movs	r1, #1
 801886e:	1ad2      	subs	r2, r2, r3
 8018870:	1e53      	subs	r3, r2, #1
 8018872:	9306      	str	r3, [sp, #24]
 8018874:	bf45      	ittet	mi
 8018876:	f1c2 0301 	rsbmi	r3, r2, #1
 801887a:	9305      	strmi	r3, [sp, #20]
 801887c:	2300      	movpl	r3, #0
 801887e:	2300      	movmi	r3, #0
 8018880:	bf4c      	ite	mi
 8018882:	9306      	strmi	r3, [sp, #24]
 8018884:	9305      	strpl	r3, [sp, #20]
 8018886:	f1b8 0f00 	cmp.w	r8, #0
 801888a:	910c      	str	r1, [sp, #48]	@ 0x30
 801888c:	db18      	blt.n	80188c0 <_dtoa_r+0x1f8>
 801888e:	9b06      	ldr	r3, [sp, #24]
 8018890:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8018894:	4443      	add	r3, r8
 8018896:	9306      	str	r3, [sp, #24]
 8018898:	2300      	movs	r3, #0
 801889a:	9a07      	ldr	r2, [sp, #28]
 801889c:	2a09      	cmp	r2, #9
 801889e:	d849      	bhi.n	8018934 <_dtoa_r+0x26c>
 80188a0:	2a05      	cmp	r2, #5
 80188a2:	bfc4      	itt	gt
 80188a4:	3a04      	subgt	r2, #4
 80188a6:	9207      	strgt	r2, [sp, #28]
 80188a8:	9a07      	ldr	r2, [sp, #28]
 80188aa:	f1a2 0202 	sub.w	r2, r2, #2
 80188ae:	bfcc      	ite	gt
 80188b0:	2400      	movgt	r4, #0
 80188b2:	2401      	movle	r4, #1
 80188b4:	2a03      	cmp	r2, #3
 80188b6:	d848      	bhi.n	801894a <_dtoa_r+0x282>
 80188b8:	e8df f002 	tbb	[pc, r2]
 80188bc:	3a2c2e0b 	.word	0x3a2c2e0b
 80188c0:	9b05      	ldr	r3, [sp, #20]
 80188c2:	2200      	movs	r2, #0
 80188c4:	eba3 0308 	sub.w	r3, r3, r8
 80188c8:	9305      	str	r3, [sp, #20]
 80188ca:	920a      	str	r2, [sp, #40]	@ 0x28
 80188cc:	f1c8 0300 	rsb	r3, r8, #0
 80188d0:	e7e3      	b.n	801889a <_dtoa_r+0x1d2>
 80188d2:	2200      	movs	r2, #0
 80188d4:	9208      	str	r2, [sp, #32]
 80188d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80188d8:	2a00      	cmp	r2, #0
 80188da:	dc39      	bgt.n	8018950 <_dtoa_r+0x288>
 80188dc:	f04f 0b01 	mov.w	fp, #1
 80188e0:	46da      	mov	sl, fp
 80188e2:	465a      	mov	r2, fp
 80188e4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80188e8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80188ec:	2100      	movs	r1, #0
 80188ee:	2004      	movs	r0, #4
 80188f0:	f100 0614 	add.w	r6, r0, #20
 80188f4:	4296      	cmp	r6, r2
 80188f6:	d930      	bls.n	801895a <_dtoa_r+0x292>
 80188f8:	6079      	str	r1, [r7, #4]
 80188fa:	4648      	mov	r0, r9
 80188fc:	9304      	str	r3, [sp, #16]
 80188fe:	f000 fd39 	bl	8019374 <_Balloc>
 8018902:	9b04      	ldr	r3, [sp, #16]
 8018904:	4607      	mov	r7, r0
 8018906:	2800      	cmp	r0, #0
 8018908:	d146      	bne.n	8018998 <_dtoa_r+0x2d0>
 801890a:	4b22      	ldr	r3, [pc, #136]	@ (8018994 <_dtoa_r+0x2cc>)
 801890c:	4602      	mov	r2, r0
 801890e:	f240 11af 	movw	r1, #431	@ 0x1af
 8018912:	e6f2      	b.n	80186fa <_dtoa_r+0x32>
 8018914:	2201      	movs	r2, #1
 8018916:	e7dd      	b.n	80188d4 <_dtoa_r+0x20c>
 8018918:	2200      	movs	r2, #0
 801891a:	9208      	str	r2, [sp, #32]
 801891c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801891e:	eb08 0b02 	add.w	fp, r8, r2
 8018922:	f10b 0a01 	add.w	sl, fp, #1
 8018926:	4652      	mov	r2, sl
 8018928:	2a01      	cmp	r2, #1
 801892a:	bfb8      	it	lt
 801892c:	2201      	movlt	r2, #1
 801892e:	e7db      	b.n	80188e8 <_dtoa_r+0x220>
 8018930:	2201      	movs	r2, #1
 8018932:	e7f2      	b.n	801891a <_dtoa_r+0x252>
 8018934:	2401      	movs	r4, #1
 8018936:	2200      	movs	r2, #0
 8018938:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801893c:	f04f 3bff 	mov.w	fp, #4294967295
 8018940:	2100      	movs	r1, #0
 8018942:	46da      	mov	sl, fp
 8018944:	2212      	movs	r2, #18
 8018946:	9109      	str	r1, [sp, #36]	@ 0x24
 8018948:	e7ce      	b.n	80188e8 <_dtoa_r+0x220>
 801894a:	2201      	movs	r2, #1
 801894c:	9208      	str	r2, [sp, #32]
 801894e:	e7f5      	b.n	801893c <_dtoa_r+0x274>
 8018950:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8018954:	46da      	mov	sl, fp
 8018956:	465a      	mov	r2, fp
 8018958:	e7c6      	b.n	80188e8 <_dtoa_r+0x220>
 801895a:	3101      	adds	r1, #1
 801895c:	0040      	lsls	r0, r0, #1
 801895e:	e7c7      	b.n	80188f0 <_dtoa_r+0x228>
 8018960:	636f4361 	.word	0x636f4361
 8018964:	3fd287a7 	.word	0x3fd287a7
 8018968:	8b60c8b3 	.word	0x8b60c8b3
 801896c:	3fc68a28 	.word	0x3fc68a28
 8018970:	509f79fb 	.word	0x509f79fb
 8018974:	3fd34413 	.word	0x3fd34413
 8018978:	0801b5b3 	.word	0x0801b5b3
 801897c:	0801b5ca 	.word	0x0801b5ca
 8018980:	7ff00000 	.word	0x7ff00000
 8018984:	0801b5af 	.word	0x0801b5af
 8018988:	0801b7b0 	.word	0x0801b7b0
 801898c:	0801b7af 	.word	0x0801b7af
 8018990:	0801b6c0 	.word	0x0801b6c0
 8018994:	0801b622 	.word	0x0801b622
 8018998:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801899c:	f1ba 0f0e 	cmp.w	sl, #14
 80189a0:	6010      	str	r0, [r2, #0]
 80189a2:	d86f      	bhi.n	8018a84 <_dtoa_r+0x3bc>
 80189a4:	2c00      	cmp	r4, #0
 80189a6:	d06d      	beq.n	8018a84 <_dtoa_r+0x3bc>
 80189a8:	f1b8 0f00 	cmp.w	r8, #0
 80189ac:	f340 80c2 	ble.w	8018b34 <_dtoa_r+0x46c>
 80189b0:	4aca      	ldr	r2, [pc, #808]	@ (8018cdc <_dtoa_r+0x614>)
 80189b2:	f008 010f 	and.w	r1, r8, #15
 80189b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80189ba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80189be:	ed92 7b00 	vldr	d7, [r2]
 80189c2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80189c6:	f000 80a9 	beq.w	8018b1c <_dtoa_r+0x454>
 80189ca:	4ac5      	ldr	r2, [pc, #788]	@ (8018ce0 <_dtoa_r+0x618>)
 80189cc:	ed92 6b08 	vldr	d6, [r2, #32]
 80189d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80189d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80189d8:	f001 010f 	and.w	r1, r1, #15
 80189dc:	2203      	movs	r2, #3
 80189de:	48c0      	ldr	r0, [pc, #768]	@ (8018ce0 <_dtoa_r+0x618>)
 80189e0:	2900      	cmp	r1, #0
 80189e2:	f040 809d 	bne.w	8018b20 <_dtoa_r+0x458>
 80189e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80189ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80189ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 80189f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80189f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80189f8:	2900      	cmp	r1, #0
 80189fa:	f000 80c1 	beq.w	8018b80 <_dtoa_r+0x4b8>
 80189fe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8018a02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a0a:	f140 80b9 	bpl.w	8018b80 <_dtoa_r+0x4b8>
 8018a0e:	f1ba 0f00 	cmp.w	sl, #0
 8018a12:	f000 80b5 	beq.w	8018b80 <_dtoa_r+0x4b8>
 8018a16:	f1bb 0f00 	cmp.w	fp, #0
 8018a1a:	dd31      	ble.n	8018a80 <_dtoa_r+0x3b8>
 8018a1c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8018a20:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018a24:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018a28:	f108 31ff 	add.w	r1, r8, #4294967295
 8018a2c:	9104      	str	r1, [sp, #16]
 8018a2e:	3201      	adds	r2, #1
 8018a30:	465c      	mov	r4, fp
 8018a32:	ed9d 6b02 	vldr	d6, [sp, #8]
 8018a36:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8018a3a:	ee07 2a90 	vmov	s15, r2
 8018a3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8018a42:	eea7 5b06 	vfma.f64	d5, d7, d6
 8018a46:	ee15 2a90 	vmov	r2, s11
 8018a4a:	ec51 0b15 	vmov	r0, r1, d5
 8018a4e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8018a52:	2c00      	cmp	r4, #0
 8018a54:	f040 8098 	bne.w	8018b88 <_dtoa_r+0x4c0>
 8018a58:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8018a5c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8018a60:	ec41 0b17 	vmov	d7, r0, r1
 8018a64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8018a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a6c:	f300 8261 	bgt.w	8018f32 <_dtoa_r+0x86a>
 8018a70:	eeb1 7b47 	vneg.f64	d7, d7
 8018a74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8018a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a7c:	f100 80f5 	bmi.w	8018c6a <_dtoa_r+0x5a2>
 8018a80:	ed8d 8b02 	vstr	d8, [sp, #8]
 8018a84:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018a86:	2a00      	cmp	r2, #0
 8018a88:	f2c0 812c 	blt.w	8018ce4 <_dtoa_r+0x61c>
 8018a8c:	f1b8 0f0e 	cmp.w	r8, #14
 8018a90:	f300 8128 	bgt.w	8018ce4 <_dtoa_r+0x61c>
 8018a94:	4b91      	ldr	r3, [pc, #580]	@ (8018cdc <_dtoa_r+0x614>)
 8018a96:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8018a9a:	ed93 6b00 	vldr	d6, [r3]
 8018a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018aa0:	2b00      	cmp	r3, #0
 8018aa2:	da03      	bge.n	8018aac <_dtoa_r+0x3e4>
 8018aa4:	f1ba 0f00 	cmp.w	sl, #0
 8018aa8:	f340 80d2 	ble.w	8018c50 <_dtoa_r+0x588>
 8018aac:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8018ab0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8018ab4:	463e      	mov	r6, r7
 8018ab6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8018aba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8018abe:	ee15 3a10 	vmov	r3, s10
 8018ac2:	3330      	adds	r3, #48	@ 0x30
 8018ac4:	f806 3b01 	strb.w	r3, [r6], #1
 8018ac8:	1bf3      	subs	r3, r6, r7
 8018aca:	459a      	cmp	sl, r3
 8018acc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8018ad0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8018ad4:	f040 80f8 	bne.w	8018cc8 <_dtoa_r+0x600>
 8018ad8:	ee37 7b07 	vadd.f64	d7, d7, d7
 8018adc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ae4:	f300 80dd 	bgt.w	8018ca2 <_dtoa_r+0x5da>
 8018ae8:	eeb4 7b46 	vcmp.f64	d7, d6
 8018aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018af0:	d104      	bne.n	8018afc <_dtoa_r+0x434>
 8018af2:	ee15 3a10 	vmov	r3, s10
 8018af6:	07db      	lsls	r3, r3, #31
 8018af8:	f100 80d3 	bmi.w	8018ca2 <_dtoa_r+0x5da>
 8018afc:	9901      	ldr	r1, [sp, #4]
 8018afe:	4648      	mov	r0, r9
 8018b00:	f000 fc78 	bl	80193f4 <_Bfree>
 8018b04:	2300      	movs	r3, #0
 8018b06:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018b08:	7033      	strb	r3, [r6, #0]
 8018b0a:	f108 0301 	add.w	r3, r8, #1
 8018b0e:	6013      	str	r3, [r2, #0]
 8018b10:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	f000 8304 	beq.w	8019120 <_dtoa_r+0xa58>
 8018b18:	601e      	str	r6, [r3, #0]
 8018b1a:	e301      	b.n	8019120 <_dtoa_r+0xa58>
 8018b1c:	2202      	movs	r2, #2
 8018b1e:	e75e      	b.n	80189de <_dtoa_r+0x316>
 8018b20:	07cc      	lsls	r4, r1, #31
 8018b22:	d504      	bpl.n	8018b2e <_dtoa_r+0x466>
 8018b24:	ed90 6b00 	vldr	d6, [r0]
 8018b28:	3201      	adds	r2, #1
 8018b2a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018b2e:	1049      	asrs	r1, r1, #1
 8018b30:	3008      	adds	r0, #8
 8018b32:	e755      	b.n	80189e0 <_dtoa_r+0x318>
 8018b34:	d022      	beq.n	8018b7c <_dtoa_r+0x4b4>
 8018b36:	f1c8 0100 	rsb	r1, r8, #0
 8018b3a:	4a68      	ldr	r2, [pc, #416]	@ (8018cdc <_dtoa_r+0x614>)
 8018b3c:	f001 000f 	and.w	r0, r1, #15
 8018b40:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8018b44:	ed92 7b00 	vldr	d7, [r2]
 8018b48:	ee28 7b07 	vmul.f64	d7, d8, d7
 8018b4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018b50:	4863      	ldr	r0, [pc, #396]	@ (8018ce0 <_dtoa_r+0x618>)
 8018b52:	1109      	asrs	r1, r1, #4
 8018b54:	2400      	movs	r4, #0
 8018b56:	2202      	movs	r2, #2
 8018b58:	b929      	cbnz	r1, 8018b66 <_dtoa_r+0x49e>
 8018b5a:	2c00      	cmp	r4, #0
 8018b5c:	f43f af49 	beq.w	80189f2 <_dtoa_r+0x32a>
 8018b60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018b64:	e745      	b.n	80189f2 <_dtoa_r+0x32a>
 8018b66:	07ce      	lsls	r6, r1, #31
 8018b68:	d505      	bpl.n	8018b76 <_dtoa_r+0x4ae>
 8018b6a:	ed90 6b00 	vldr	d6, [r0]
 8018b6e:	3201      	adds	r2, #1
 8018b70:	2401      	movs	r4, #1
 8018b72:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018b76:	1049      	asrs	r1, r1, #1
 8018b78:	3008      	adds	r0, #8
 8018b7a:	e7ed      	b.n	8018b58 <_dtoa_r+0x490>
 8018b7c:	2202      	movs	r2, #2
 8018b7e:	e738      	b.n	80189f2 <_dtoa_r+0x32a>
 8018b80:	f8cd 8010 	str.w	r8, [sp, #16]
 8018b84:	4654      	mov	r4, sl
 8018b86:	e754      	b.n	8018a32 <_dtoa_r+0x36a>
 8018b88:	4a54      	ldr	r2, [pc, #336]	@ (8018cdc <_dtoa_r+0x614>)
 8018b8a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8018b8e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8018b92:	9a08      	ldr	r2, [sp, #32]
 8018b94:	ec41 0b17 	vmov	d7, r0, r1
 8018b98:	443c      	add	r4, r7
 8018b9a:	b34a      	cbz	r2, 8018bf0 <_dtoa_r+0x528>
 8018b9c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8018ba0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8018ba4:	463e      	mov	r6, r7
 8018ba6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8018baa:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8018bae:	ee35 7b47 	vsub.f64	d7, d5, d7
 8018bb2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8018bb6:	ee14 2a90 	vmov	r2, s9
 8018bba:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8018bbe:	3230      	adds	r2, #48	@ 0x30
 8018bc0:	ee36 6b45 	vsub.f64	d6, d6, d5
 8018bc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8018bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018bcc:	f806 2b01 	strb.w	r2, [r6], #1
 8018bd0:	d438      	bmi.n	8018c44 <_dtoa_r+0x57c>
 8018bd2:	ee32 5b46 	vsub.f64	d5, d2, d6
 8018bd6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8018bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018bde:	d462      	bmi.n	8018ca6 <_dtoa_r+0x5de>
 8018be0:	42a6      	cmp	r6, r4
 8018be2:	f43f af4d 	beq.w	8018a80 <_dtoa_r+0x3b8>
 8018be6:	ee27 7b03 	vmul.f64	d7, d7, d3
 8018bea:	ee26 6b03 	vmul.f64	d6, d6, d3
 8018bee:	e7e0      	b.n	8018bb2 <_dtoa_r+0x4ea>
 8018bf0:	4621      	mov	r1, r4
 8018bf2:	463e      	mov	r6, r7
 8018bf4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8018bf8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8018bfc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8018c00:	ee14 2a90 	vmov	r2, s9
 8018c04:	3230      	adds	r2, #48	@ 0x30
 8018c06:	f806 2b01 	strb.w	r2, [r6], #1
 8018c0a:	42a6      	cmp	r6, r4
 8018c0c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8018c10:	ee36 6b45 	vsub.f64	d6, d6, d5
 8018c14:	d119      	bne.n	8018c4a <_dtoa_r+0x582>
 8018c16:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8018c1a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8018c1e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8018c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c26:	dc3e      	bgt.n	8018ca6 <_dtoa_r+0x5de>
 8018c28:	ee35 5b47 	vsub.f64	d5, d5, d7
 8018c2c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8018c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c34:	f57f af24 	bpl.w	8018a80 <_dtoa_r+0x3b8>
 8018c38:	460e      	mov	r6, r1
 8018c3a:	3901      	subs	r1, #1
 8018c3c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018c40:	2b30      	cmp	r3, #48	@ 0x30
 8018c42:	d0f9      	beq.n	8018c38 <_dtoa_r+0x570>
 8018c44:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8018c48:	e758      	b.n	8018afc <_dtoa_r+0x434>
 8018c4a:	ee26 6b03 	vmul.f64	d6, d6, d3
 8018c4e:	e7d5      	b.n	8018bfc <_dtoa_r+0x534>
 8018c50:	d10b      	bne.n	8018c6a <_dtoa_r+0x5a2>
 8018c52:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8018c56:	ee26 6b07 	vmul.f64	d6, d6, d7
 8018c5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8018c5e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8018c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c66:	f2c0 8161 	blt.w	8018f2c <_dtoa_r+0x864>
 8018c6a:	2400      	movs	r4, #0
 8018c6c:	4625      	mov	r5, r4
 8018c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c70:	43db      	mvns	r3, r3
 8018c72:	9304      	str	r3, [sp, #16]
 8018c74:	463e      	mov	r6, r7
 8018c76:	f04f 0800 	mov.w	r8, #0
 8018c7a:	4621      	mov	r1, r4
 8018c7c:	4648      	mov	r0, r9
 8018c7e:	f000 fbb9 	bl	80193f4 <_Bfree>
 8018c82:	2d00      	cmp	r5, #0
 8018c84:	d0de      	beq.n	8018c44 <_dtoa_r+0x57c>
 8018c86:	f1b8 0f00 	cmp.w	r8, #0
 8018c8a:	d005      	beq.n	8018c98 <_dtoa_r+0x5d0>
 8018c8c:	45a8      	cmp	r8, r5
 8018c8e:	d003      	beq.n	8018c98 <_dtoa_r+0x5d0>
 8018c90:	4641      	mov	r1, r8
 8018c92:	4648      	mov	r0, r9
 8018c94:	f000 fbae 	bl	80193f4 <_Bfree>
 8018c98:	4629      	mov	r1, r5
 8018c9a:	4648      	mov	r0, r9
 8018c9c:	f000 fbaa 	bl	80193f4 <_Bfree>
 8018ca0:	e7d0      	b.n	8018c44 <_dtoa_r+0x57c>
 8018ca2:	f8cd 8010 	str.w	r8, [sp, #16]
 8018ca6:	4633      	mov	r3, r6
 8018ca8:	461e      	mov	r6, r3
 8018caa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018cae:	2a39      	cmp	r2, #57	@ 0x39
 8018cb0:	d106      	bne.n	8018cc0 <_dtoa_r+0x5f8>
 8018cb2:	429f      	cmp	r7, r3
 8018cb4:	d1f8      	bne.n	8018ca8 <_dtoa_r+0x5e0>
 8018cb6:	9a04      	ldr	r2, [sp, #16]
 8018cb8:	3201      	adds	r2, #1
 8018cba:	9204      	str	r2, [sp, #16]
 8018cbc:	2230      	movs	r2, #48	@ 0x30
 8018cbe:	703a      	strb	r2, [r7, #0]
 8018cc0:	781a      	ldrb	r2, [r3, #0]
 8018cc2:	3201      	adds	r2, #1
 8018cc4:	701a      	strb	r2, [r3, #0]
 8018cc6:	e7bd      	b.n	8018c44 <_dtoa_r+0x57c>
 8018cc8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8018ccc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018cd4:	f47f aeef 	bne.w	8018ab6 <_dtoa_r+0x3ee>
 8018cd8:	e710      	b.n	8018afc <_dtoa_r+0x434>
 8018cda:	bf00      	nop
 8018cdc:	0801b6c0 	.word	0x0801b6c0
 8018ce0:	0801b698 	.word	0x0801b698
 8018ce4:	9908      	ldr	r1, [sp, #32]
 8018ce6:	2900      	cmp	r1, #0
 8018ce8:	f000 80e3 	beq.w	8018eb2 <_dtoa_r+0x7ea>
 8018cec:	9907      	ldr	r1, [sp, #28]
 8018cee:	2901      	cmp	r1, #1
 8018cf0:	f300 80c8 	bgt.w	8018e84 <_dtoa_r+0x7bc>
 8018cf4:	2d00      	cmp	r5, #0
 8018cf6:	f000 80c1 	beq.w	8018e7c <_dtoa_r+0x7b4>
 8018cfa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8018cfe:	9e05      	ldr	r6, [sp, #20]
 8018d00:	461c      	mov	r4, r3
 8018d02:	9304      	str	r3, [sp, #16]
 8018d04:	9b05      	ldr	r3, [sp, #20]
 8018d06:	4413      	add	r3, r2
 8018d08:	9305      	str	r3, [sp, #20]
 8018d0a:	9b06      	ldr	r3, [sp, #24]
 8018d0c:	2101      	movs	r1, #1
 8018d0e:	4413      	add	r3, r2
 8018d10:	4648      	mov	r0, r9
 8018d12:	9306      	str	r3, [sp, #24]
 8018d14:	f000 fc22 	bl	801955c <__i2b>
 8018d18:	9b04      	ldr	r3, [sp, #16]
 8018d1a:	4605      	mov	r5, r0
 8018d1c:	b166      	cbz	r6, 8018d38 <_dtoa_r+0x670>
 8018d1e:	9a06      	ldr	r2, [sp, #24]
 8018d20:	2a00      	cmp	r2, #0
 8018d22:	dd09      	ble.n	8018d38 <_dtoa_r+0x670>
 8018d24:	42b2      	cmp	r2, r6
 8018d26:	9905      	ldr	r1, [sp, #20]
 8018d28:	bfa8      	it	ge
 8018d2a:	4632      	movge	r2, r6
 8018d2c:	1a89      	subs	r1, r1, r2
 8018d2e:	9105      	str	r1, [sp, #20]
 8018d30:	9906      	ldr	r1, [sp, #24]
 8018d32:	1ab6      	subs	r6, r6, r2
 8018d34:	1a8a      	subs	r2, r1, r2
 8018d36:	9206      	str	r2, [sp, #24]
 8018d38:	b1fb      	cbz	r3, 8018d7a <_dtoa_r+0x6b2>
 8018d3a:	9a08      	ldr	r2, [sp, #32]
 8018d3c:	2a00      	cmp	r2, #0
 8018d3e:	f000 80bc 	beq.w	8018eba <_dtoa_r+0x7f2>
 8018d42:	b19c      	cbz	r4, 8018d6c <_dtoa_r+0x6a4>
 8018d44:	4629      	mov	r1, r5
 8018d46:	4622      	mov	r2, r4
 8018d48:	4648      	mov	r0, r9
 8018d4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018d4c:	f000 fcc6 	bl	80196dc <__pow5mult>
 8018d50:	9a01      	ldr	r2, [sp, #4]
 8018d52:	4601      	mov	r1, r0
 8018d54:	4605      	mov	r5, r0
 8018d56:	4648      	mov	r0, r9
 8018d58:	f000 fc16 	bl	8019588 <__multiply>
 8018d5c:	9901      	ldr	r1, [sp, #4]
 8018d5e:	9004      	str	r0, [sp, #16]
 8018d60:	4648      	mov	r0, r9
 8018d62:	f000 fb47 	bl	80193f4 <_Bfree>
 8018d66:	9a04      	ldr	r2, [sp, #16]
 8018d68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018d6a:	9201      	str	r2, [sp, #4]
 8018d6c:	1b1a      	subs	r2, r3, r4
 8018d6e:	d004      	beq.n	8018d7a <_dtoa_r+0x6b2>
 8018d70:	9901      	ldr	r1, [sp, #4]
 8018d72:	4648      	mov	r0, r9
 8018d74:	f000 fcb2 	bl	80196dc <__pow5mult>
 8018d78:	9001      	str	r0, [sp, #4]
 8018d7a:	2101      	movs	r1, #1
 8018d7c:	4648      	mov	r0, r9
 8018d7e:	f000 fbed 	bl	801955c <__i2b>
 8018d82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018d84:	4604      	mov	r4, r0
 8018d86:	2b00      	cmp	r3, #0
 8018d88:	f000 81d0 	beq.w	801912c <_dtoa_r+0xa64>
 8018d8c:	461a      	mov	r2, r3
 8018d8e:	4601      	mov	r1, r0
 8018d90:	4648      	mov	r0, r9
 8018d92:	f000 fca3 	bl	80196dc <__pow5mult>
 8018d96:	9b07      	ldr	r3, [sp, #28]
 8018d98:	2b01      	cmp	r3, #1
 8018d9a:	4604      	mov	r4, r0
 8018d9c:	f300 8095 	bgt.w	8018eca <_dtoa_r+0x802>
 8018da0:	9b02      	ldr	r3, [sp, #8]
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	f040 808b 	bne.w	8018ebe <_dtoa_r+0x7f6>
 8018da8:	9b03      	ldr	r3, [sp, #12]
 8018daa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8018dae:	2a00      	cmp	r2, #0
 8018db0:	f040 8087 	bne.w	8018ec2 <_dtoa_r+0x7fa>
 8018db4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8018db8:	0d12      	lsrs	r2, r2, #20
 8018dba:	0512      	lsls	r2, r2, #20
 8018dbc:	2a00      	cmp	r2, #0
 8018dbe:	f000 8082 	beq.w	8018ec6 <_dtoa_r+0x7fe>
 8018dc2:	9b05      	ldr	r3, [sp, #20]
 8018dc4:	3301      	adds	r3, #1
 8018dc6:	9305      	str	r3, [sp, #20]
 8018dc8:	9b06      	ldr	r3, [sp, #24]
 8018dca:	3301      	adds	r3, #1
 8018dcc:	9306      	str	r3, [sp, #24]
 8018dce:	2301      	movs	r3, #1
 8018dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018dd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	f000 81af 	beq.w	8019138 <_dtoa_r+0xa70>
 8018dda:	6922      	ldr	r2, [r4, #16]
 8018ddc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8018de0:	6910      	ldr	r0, [r2, #16]
 8018de2:	f000 fb6f 	bl	80194c4 <__hi0bits>
 8018de6:	f1c0 0020 	rsb	r0, r0, #32
 8018dea:	9b06      	ldr	r3, [sp, #24]
 8018dec:	4418      	add	r0, r3
 8018dee:	f010 001f 	ands.w	r0, r0, #31
 8018df2:	d076      	beq.n	8018ee2 <_dtoa_r+0x81a>
 8018df4:	f1c0 0220 	rsb	r2, r0, #32
 8018df8:	2a04      	cmp	r2, #4
 8018dfa:	dd69      	ble.n	8018ed0 <_dtoa_r+0x808>
 8018dfc:	9b05      	ldr	r3, [sp, #20]
 8018dfe:	f1c0 001c 	rsb	r0, r0, #28
 8018e02:	4403      	add	r3, r0
 8018e04:	9305      	str	r3, [sp, #20]
 8018e06:	9b06      	ldr	r3, [sp, #24]
 8018e08:	4406      	add	r6, r0
 8018e0a:	4403      	add	r3, r0
 8018e0c:	9306      	str	r3, [sp, #24]
 8018e0e:	9b05      	ldr	r3, [sp, #20]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	dd05      	ble.n	8018e20 <_dtoa_r+0x758>
 8018e14:	9901      	ldr	r1, [sp, #4]
 8018e16:	461a      	mov	r2, r3
 8018e18:	4648      	mov	r0, r9
 8018e1a:	f000 fcb9 	bl	8019790 <__lshift>
 8018e1e:	9001      	str	r0, [sp, #4]
 8018e20:	9b06      	ldr	r3, [sp, #24]
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	dd05      	ble.n	8018e32 <_dtoa_r+0x76a>
 8018e26:	4621      	mov	r1, r4
 8018e28:	461a      	mov	r2, r3
 8018e2a:	4648      	mov	r0, r9
 8018e2c:	f000 fcb0 	bl	8019790 <__lshift>
 8018e30:	4604      	mov	r4, r0
 8018e32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	d056      	beq.n	8018ee6 <_dtoa_r+0x81e>
 8018e38:	9801      	ldr	r0, [sp, #4]
 8018e3a:	4621      	mov	r1, r4
 8018e3c:	f000 fd14 	bl	8019868 <__mcmp>
 8018e40:	2800      	cmp	r0, #0
 8018e42:	da50      	bge.n	8018ee6 <_dtoa_r+0x81e>
 8018e44:	f108 33ff 	add.w	r3, r8, #4294967295
 8018e48:	9304      	str	r3, [sp, #16]
 8018e4a:	9901      	ldr	r1, [sp, #4]
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	220a      	movs	r2, #10
 8018e50:	4648      	mov	r0, r9
 8018e52:	f000 faf1 	bl	8019438 <__multadd>
 8018e56:	9b08      	ldr	r3, [sp, #32]
 8018e58:	9001      	str	r0, [sp, #4]
 8018e5a:	2b00      	cmp	r3, #0
 8018e5c:	f000 816e 	beq.w	801913c <_dtoa_r+0xa74>
 8018e60:	4629      	mov	r1, r5
 8018e62:	2300      	movs	r3, #0
 8018e64:	220a      	movs	r2, #10
 8018e66:	4648      	mov	r0, r9
 8018e68:	f000 fae6 	bl	8019438 <__multadd>
 8018e6c:	f1bb 0f00 	cmp.w	fp, #0
 8018e70:	4605      	mov	r5, r0
 8018e72:	dc64      	bgt.n	8018f3e <_dtoa_r+0x876>
 8018e74:	9b07      	ldr	r3, [sp, #28]
 8018e76:	2b02      	cmp	r3, #2
 8018e78:	dc3e      	bgt.n	8018ef8 <_dtoa_r+0x830>
 8018e7a:	e060      	b.n	8018f3e <_dtoa_r+0x876>
 8018e7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018e7e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8018e82:	e73c      	b.n	8018cfe <_dtoa_r+0x636>
 8018e84:	f10a 34ff 	add.w	r4, sl, #4294967295
 8018e88:	42a3      	cmp	r3, r4
 8018e8a:	bfbf      	itttt	lt
 8018e8c:	1ae2      	sublt	r2, r4, r3
 8018e8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8018e90:	189b      	addlt	r3, r3, r2
 8018e92:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8018e94:	bfae      	itee	ge
 8018e96:	1b1c      	subge	r4, r3, r4
 8018e98:	4623      	movlt	r3, r4
 8018e9a:	2400      	movlt	r4, #0
 8018e9c:	f1ba 0f00 	cmp.w	sl, #0
 8018ea0:	bfb5      	itete	lt
 8018ea2:	9a05      	ldrlt	r2, [sp, #20]
 8018ea4:	9e05      	ldrge	r6, [sp, #20]
 8018ea6:	eba2 060a 	sublt.w	r6, r2, sl
 8018eaa:	4652      	movge	r2, sl
 8018eac:	bfb8      	it	lt
 8018eae:	2200      	movlt	r2, #0
 8018eb0:	e727      	b.n	8018d02 <_dtoa_r+0x63a>
 8018eb2:	9e05      	ldr	r6, [sp, #20]
 8018eb4:	9d08      	ldr	r5, [sp, #32]
 8018eb6:	461c      	mov	r4, r3
 8018eb8:	e730      	b.n	8018d1c <_dtoa_r+0x654>
 8018eba:	461a      	mov	r2, r3
 8018ebc:	e758      	b.n	8018d70 <_dtoa_r+0x6a8>
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	e786      	b.n	8018dd0 <_dtoa_r+0x708>
 8018ec2:	9b02      	ldr	r3, [sp, #8]
 8018ec4:	e784      	b.n	8018dd0 <_dtoa_r+0x708>
 8018ec6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018ec8:	e783      	b.n	8018dd2 <_dtoa_r+0x70a>
 8018eca:	2300      	movs	r3, #0
 8018ecc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018ece:	e784      	b.n	8018dda <_dtoa_r+0x712>
 8018ed0:	d09d      	beq.n	8018e0e <_dtoa_r+0x746>
 8018ed2:	9b05      	ldr	r3, [sp, #20]
 8018ed4:	321c      	adds	r2, #28
 8018ed6:	4413      	add	r3, r2
 8018ed8:	9305      	str	r3, [sp, #20]
 8018eda:	9b06      	ldr	r3, [sp, #24]
 8018edc:	4416      	add	r6, r2
 8018ede:	4413      	add	r3, r2
 8018ee0:	e794      	b.n	8018e0c <_dtoa_r+0x744>
 8018ee2:	4602      	mov	r2, r0
 8018ee4:	e7f5      	b.n	8018ed2 <_dtoa_r+0x80a>
 8018ee6:	f1ba 0f00 	cmp.w	sl, #0
 8018eea:	f8cd 8010 	str.w	r8, [sp, #16]
 8018eee:	46d3      	mov	fp, sl
 8018ef0:	dc21      	bgt.n	8018f36 <_dtoa_r+0x86e>
 8018ef2:	9b07      	ldr	r3, [sp, #28]
 8018ef4:	2b02      	cmp	r3, #2
 8018ef6:	dd1e      	ble.n	8018f36 <_dtoa_r+0x86e>
 8018ef8:	f1bb 0f00 	cmp.w	fp, #0
 8018efc:	f47f aeb7 	bne.w	8018c6e <_dtoa_r+0x5a6>
 8018f00:	4621      	mov	r1, r4
 8018f02:	465b      	mov	r3, fp
 8018f04:	2205      	movs	r2, #5
 8018f06:	4648      	mov	r0, r9
 8018f08:	f000 fa96 	bl	8019438 <__multadd>
 8018f0c:	4601      	mov	r1, r0
 8018f0e:	4604      	mov	r4, r0
 8018f10:	9801      	ldr	r0, [sp, #4]
 8018f12:	f000 fca9 	bl	8019868 <__mcmp>
 8018f16:	2800      	cmp	r0, #0
 8018f18:	f77f aea9 	ble.w	8018c6e <_dtoa_r+0x5a6>
 8018f1c:	463e      	mov	r6, r7
 8018f1e:	2331      	movs	r3, #49	@ 0x31
 8018f20:	f806 3b01 	strb.w	r3, [r6], #1
 8018f24:	9b04      	ldr	r3, [sp, #16]
 8018f26:	3301      	adds	r3, #1
 8018f28:	9304      	str	r3, [sp, #16]
 8018f2a:	e6a4      	b.n	8018c76 <_dtoa_r+0x5ae>
 8018f2c:	f8cd 8010 	str.w	r8, [sp, #16]
 8018f30:	4654      	mov	r4, sl
 8018f32:	4625      	mov	r5, r4
 8018f34:	e7f2      	b.n	8018f1c <_dtoa_r+0x854>
 8018f36:	9b08      	ldr	r3, [sp, #32]
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	f000 8103 	beq.w	8019144 <_dtoa_r+0xa7c>
 8018f3e:	2e00      	cmp	r6, #0
 8018f40:	dd05      	ble.n	8018f4e <_dtoa_r+0x886>
 8018f42:	4629      	mov	r1, r5
 8018f44:	4632      	mov	r2, r6
 8018f46:	4648      	mov	r0, r9
 8018f48:	f000 fc22 	bl	8019790 <__lshift>
 8018f4c:	4605      	mov	r5, r0
 8018f4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d058      	beq.n	8019006 <_dtoa_r+0x93e>
 8018f54:	6869      	ldr	r1, [r5, #4]
 8018f56:	4648      	mov	r0, r9
 8018f58:	f000 fa0c 	bl	8019374 <_Balloc>
 8018f5c:	4606      	mov	r6, r0
 8018f5e:	b928      	cbnz	r0, 8018f6c <_dtoa_r+0x8a4>
 8018f60:	4b82      	ldr	r3, [pc, #520]	@ (801916c <_dtoa_r+0xaa4>)
 8018f62:	4602      	mov	r2, r0
 8018f64:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8018f68:	f7ff bbc7 	b.w	80186fa <_dtoa_r+0x32>
 8018f6c:	692a      	ldr	r2, [r5, #16]
 8018f6e:	3202      	adds	r2, #2
 8018f70:	0092      	lsls	r2, r2, #2
 8018f72:	f105 010c 	add.w	r1, r5, #12
 8018f76:	300c      	adds	r0, #12
 8018f78:	f7ff fb0f 	bl	801859a <memcpy>
 8018f7c:	2201      	movs	r2, #1
 8018f7e:	4631      	mov	r1, r6
 8018f80:	4648      	mov	r0, r9
 8018f82:	f000 fc05 	bl	8019790 <__lshift>
 8018f86:	1c7b      	adds	r3, r7, #1
 8018f88:	9305      	str	r3, [sp, #20]
 8018f8a:	eb07 030b 	add.w	r3, r7, fp
 8018f8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8018f90:	9b02      	ldr	r3, [sp, #8]
 8018f92:	f003 0301 	and.w	r3, r3, #1
 8018f96:	46a8      	mov	r8, r5
 8018f98:	9308      	str	r3, [sp, #32]
 8018f9a:	4605      	mov	r5, r0
 8018f9c:	9b05      	ldr	r3, [sp, #20]
 8018f9e:	9801      	ldr	r0, [sp, #4]
 8018fa0:	4621      	mov	r1, r4
 8018fa2:	f103 3bff 	add.w	fp, r3, #4294967295
 8018fa6:	f7ff fb06 	bl	80185b6 <quorem>
 8018faa:	4641      	mov	r1, r8
 8018fac:	9002      	str	r0, [sp, #8]
 8018fae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8018fb2:	9801      	ldr	r0, [sp, #4]
 8018fb4:	f000 fc58 	bl	8019868 <__mcmp>
 8018fb8:	462a      	mov	r2, r5
 8018fba:	9006      	str	r0, [sp, #24]
 8018fbc:	4621      	mov	r1, r4
 8018fbe:	4648      	mov	r0, r9
 8018fc0:	f000 fc6e 	bl	80198a0 <__mdiff>
 8018fc4:	68c2      	ldr	r2, [r0, #12]
 8018fc6:	4606      	mov	r6, r0
 8018fc8:	b9fa      	cbnz	r2, 801900a <_dtoa_r+0x942>
 8018fca:	4601      	mov	r1, r0
 8018fcc:	9801      	ldr	r0, [sp, #4]
 8018fce:	f000 fc4b 	bl	8019868 <__mcmp>
 8018fd2:	4602      	mov	r2, r0
 8018fd4:	4631      	mov	r1, r6
 8018fd6:	4648      	mov	r0, r9
 8018fd8:	920a      	str	r2, [sp, #40]	@ 0x28
 8018fda:	f000 fa0b 	bl	80193f4 <_Bfree>
 8018fde:	9b07      	ldr	r3, [sp, #28]
 8018fe0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018fe2:	9e05      	ldr	r6, [sp, #20]
 8018fe4:	ea43 0102 	orr.w	r1, r3, r2
 8018fe8:	9b08      	ldr	r3, [sp, #32]
 8018fea:	4319      	orrs	r1, r3
 8018fec:	d10f      	bne.n	801900e <_dtoa_r+0x946>
 8018fee:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8018ff2:	d028      	beq.n	8019046 <_dtoa_r+0x97e>
 8018ff4:	9b06      	ldr	r3, [sp, #24]
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	dd02      	ble.n	8019000 <_dtoa_r+0x938>
 8018ffa:	9b02      	ldr	r3, [sp, #8]
 8018ffc:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8019000:	f88b a000 	strb.w	sl, [fp]
 8019004:	e639      	b.n	8018c7a <_dtoa_r+0x5b2>
 8019006:	4628      	mov	r0, r5
 8019008:	e7bd      	b.n	8018f86 <_dtoa_r+0x8be>
 801900a:	2201      	movs	r2, #1
 801900c:	e7e2      	b.n	8018fd4 <_dtoa_r+0x90c>
 801900e:	9b06      	ldr	r3, [sp, #24]
 8019010:	2b00      	cmp	r3, #0
 8019012:	db04      	blt.n	801901e <_dtoa_r+0x956>
 8019014:	9907      	ldr	r1, [sp, #28]
 8019016:	430b      	orrs	r3, r1
 8019018:	9908      	ldr	r1, [sp, #32]
 801901a:	430b      	orrs	r3, r1
 801901c:	d120      	bne.n	8019060 <_dtoa_r+0x998>
 801901e:	2a00      	cmp	r2, #0
 8019020:	ddee      	ble.n	8019000 <_dtoa_r+0x938>
 8019022:	9901      	ldr	r1, [sp, #4]
 8019024:	2201      	movs	r2, #1
 8019026:	4648      	mov	r0, r9
 8019028:	f000 fbb2 	bl	8019790 <__lshift>
 801902c:	4621      	mov	r1, r4
 801902e:	9001      	str	r0, [sp, #4]
 8019030:	f000 fc1a 	bl	8019868 <__mcmp>
 8019034:	2800      	cmp	r0, #0
 8019036:	dc03      	bgt.n	8019040 <_dtoa_r+0x978>
 8019038:	d1e2      	bne.n	8019000 <_dtoa_r+0x938>
 801903a:	f01a 0f01 	tst.w	sl, #1
 801903e:	d0df      	beq.n	8019000 <_dtoa_r+0x938>
 8019040:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8019044:	d1d9      	bne.n	8018ffa <_dtoa_r+0x932>
 8019046:	2339      	movs	r3, #57	@ 0x39
 8019048:	f88b 3000 	strb.w	r3, [fp]
 801904c:	4633      	mov	r3, r6
 801904e:	461e      	mov	r6, r3
 8019050:	3b01      	subs	r3, #1
 8019052:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019056:	2a39      	cmp	r2, #57	@ 0x39
 8019058:	d053      	beq.n	8019102 <_dtoa_r+0xa3a>
 801905a:	3201      	adds	r2, #1
 801905c:	701a      	strb	r2, [r3, #0]
 801905e:	e60c      	b.n	8018c7a <_dtoa_r+0x5b2>
 8019060:	2a00      	cmp	r2, #0
 8019062:	dd07      	ble.n	8019074 <_dtoa_r+0x9ac>
 8019064:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8019068:	d0ed      	beq.n	8019046 <_dtoa_r+0x97e>
 801906a:	f10a 0301 	add.w	r3, sl, #1
 801906e:	f88b 3000 	strb.w	r3, [fp]
 8019072:	e602      	b.n	8018c7a <_dtoa_r+0x5b2>
 8019074:	9b05      	ldr	r3, [sp, #20]
 8019076:	9a05      	ldr	r2, [sp, #20]
 8019078:	f803 ac01 	strb.w	sl, [r3, #-1]
 801907c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801907e:	4293      	cmp	r3, r2
 8019080:	d029      	beq.n	80190d6 <_dtoa_r+0xa0e>
 8019082:	9901      	ldr	r1, [sp, #4]
 8019084:	2300      	movs	r3, #0
 8019086:	220a      	movs	r2, #10
 8019088:	4648      	mov	r0, r9
 801908a:	f000 f9d5 	bl	8019438 <__multadd>
 801908e:	45a8      	cmp	r8, r5
 8019090:	9001      	str	r0, [sp, #4]
 8019092:	f04f 0300 	mov.w	r3, #0
 8019096:	f04f 020a 	mov.w	r2, #10
 801909a:	4641      	mov	r1, r8
 801909c:	4648      	mov	r0, r9
 801909e:	d107      	bne.n	80190b0 <_dtoa_r+0x9e8>
 80190a0:	f000 f9ca 	bl	8019438 <__multadd>
 80190a4:	4680      	mov	r8, r0
 80190a6:	4605      	mov	r5, r0
 80190a8:	9b05      	ldr	r3, [sp, #20]
 80190aa:	3301      	adds	r3, #1
 80190ac:	9305      	str	r3, [sp, #20]
 80190ae:	e775      	b.n	8018f9c <_dtoa_r+0x8d4>
 80190b0:	f000 f9c2 	bl	8019438 <__multadd>
 80190b4:	4629      	mov	r1, r5
 80190b6:	4680      	mov	r8, r0
 80190b8:	2300      	movs	r3, #0
 80190ba:	220a      	movs	r2, #10
 80190bc:	4648      	mov	r0, r9
 80190be:	f000 f9bb 	bl	8019438 <__multadd>
 80190c2:	4605      	mov	r5, r0
 80190c4:	e7f0      	b.n	80190a8 <_dtoa_r+0x9e0>
 80190c6:	f1bb 0f00 	cmp.w	fp, #0
 80190ca:	bfcc      	ite	gt
 80190cc:	465e      	movgt	r6, fp
 80190ce:	2601      	movle	r6, #1
 80190d0:	443e      	add	r6, r7
 80190d2:	f04f 0800 	mov.w	r8, #0
 80190d6:	9901      	ldr	r1, [sp, #4]
 80190d8:	2201      	movs	r2, #1
 80190da:	4648      	mov	r0, r9
 80190dc:	f000 fb58 	bl	8019790 <__lshift>
 80190e0:	4621      	mov	r1, r4
 80190e2:	9001      	str	r0, [sp, #4]
 80190e4:	f000 fbc0 	bl	8019868 <__mcmp>
 80190e8:	2800      	cmp	r0, #0
 80190ea:	dcaf      	bgt.n	801904c <_dtoa_r+0x984>
 80190ec:	d102      	bne.n	80190f4 <_dtoa_r+0xa2c>
 80190ee:	f01a 0f01 	tst.w	sl, #1
 80190f2:	d1ab      	bne.n	801904c <_dtoa_r+0x984>
 80190f4:	4633      	mov	r3, r6
 80190f6:	461e      	mov	r6, r3
 80190f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80190fc:	2a30      	cmp	r2, #48	@ 0x30
 80190fe:	d0fa      	beq.n	80190f6 <_dtoa_r+0xa2e>
 8019100:	e5bb      	b.n	8018c7a <_dtoa_r+0x5b2>
 8019102:	429f      	cmp	r7, r3
 8019104:	d1a3      	bne.n	801904e <_dtoa_r+0x986>
 8019106:	9b04      	ldr	r3, [sp, #16]
 8019108:	3301      	adds	r3, #1
 801910a:	9304      	str	r3, [sp, #16]
 801910c:	2331      	movs	r3, #49	@ 0x31
 801910e:	703b      	strb	r3, [r7, #0]
 8019110:	e5b3      	b.n	8018c7a <_dtoa_r+0x5b2>
 8019112:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019114:	4f16      	ldr	r7, [pc, #88]	@ (8019170 <_dtoa_r+0xaa8>)
 8019116:	b11b      	cbz	r3, 8019120 <_dtoa_r+0xa58>
 8019118:	f107 0308 	add.w	r3, r7, #8
 801911c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801911e:	6013      	str	r3, [r2, #0]
 8019120:	4638      	mov	r0, r7
 8019122:	b011      	add	sp, #68	@ 0x44
 8019124:	ecbd 8b02 	vpop	{d8}
 8019128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801912c:	9b07      	ldr	r3, [sp, #28]
 801912e:	2b01      	cmp	r3, #1
 8019130:	f77f ae36 	ble.w	8018da0 <_dtoa_r+0x6d8>
 8019134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019136:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019138:	2001      	movs	r0, #1
 801913a:	e656      	b.n	8018dea <_dtoa_r+0x722>
 801913c:	f1bb 0f00 	cmp.w	fp, #0
 8019140:	f77f aed7 	ble.w	8018ef2 <_dtoa_r+0x82a>
 8019144:	463e      	mov	r6, r7
 8019146:	9801      	ldr	r0, [sp, #4]
 8019148:	4621      	mov	r1, r4
 801914a:	f7ff fa34 	bl	80185b6 <quorem>
 801914e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8019152:	f806 ab01 	strb.w	sl, [r6], #1
 8019156:	1bf2      	subs	r2, r6, r7
 8019158:	4593      	cmp	fp, r2
 801915a:	ddb4      	ble.n	80190c6 <_dtoa_r+0x9fe>
 801915c:	9901      	ldr	r1, [sp, #4]
 801915e:	2300      	movs	r3, #0
 8019160:	220a      	movs	r2, #10
 8019162:	4648      	mov	r0, r9
 8019164:	f000 f968 	bl	8019438 <__multadd>
 8019168:	9001      	str	r0, [sp, #4]
 801916a:	e7ec      	b.n	8019146 <_dtoa_r+0xa7e>
 801916c:	0801b622 	.word	0x0801b622
 8019170:	0801b5a6 	.word	0x0801b5a6

08019174 <_free_r>:
 8019174:	b538      	push	{r3, r4, r5, lr}
 8019176:	4605      	mov	r5, r0
 8019178:	2900      	cmp	r1, #0
 801917a:	d041      	beq.n	8019200 <_free_r+0x8c>
 801917c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019180:	1f0c      	subs	r4, r1, #4
 8019182:	2b00      	cmp	r3, #0
 8019184:	bfb8      	it	lt
 8019186:	18e4      	addlt	r4, r4, r3
 8019188:	f000 f8e8 	bl	801935c <__malloc_lock>
 801918c:	4a1d      	ldr	r2, [pc, #116]	@ (8019204 <_free_r+0x90>)
 801918e:	6813      	ldr	r3, [r2, #0]
 8019190:	b933      	cbnz	r3, 80191a0 <_free_r+0x2c>
 8019192:	6063      	str	r3, [r4, #4]
 8019194:	6014      	str	r4, [r2, #0]
 8019196:	4628      	mov	r0, r5
 8019198:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801919c:	f000 b8e4 	b.w	8019368 <__malloc_unlock>
 80191a0:	42a3      	cmp	r3, r4
 80191a2:	d908      	bls.n	80191b6 <_free_r+0x42>
 80191a4:	6820      	ldr	r0, [r4, #0]
 80191a6:	1821      	adds	r1, r4, r0
 80191a8:	428b      	cmp	r3, r1
 80191aa:	bf01      	itttt	eq
 80191ac:	6819      	ldreq	r1, [r3, #0]
 80191ae:	685b      	ldreq	r3, [r3, #4]
 80191b0:	1809      	addeq	r1, r1, r0
 80191b2:	6021      	streq	r1, [r4, #0]
 80191b4:	e7ed      	b.n	8019192 <_free_r+0x1e>
 80191b6:	461a      	mov	r2, r3
 80191b8:	685b      	ldr	r3, [r3, #4]
 80191ba:	b10b      	cbz	r3, 80191c0 <_free_r+0x4c>
 80191bc:	42a3      	cmp	r3, r4
 80191be:	d9fa      	bls.n	80191b6 <_free_r+0x42>
 80191c0:	6811      	ldr	r1, [r2, #0]
 80191c2:	1850      	adds	r0, r2, r1
 80191c4:	42a0      	cmp	r0, r4
 80191c6:	d10b      	bne.n	80191e0 <_free_r+0x6c>
 80191c8:	6820      	ldr	r0, [r4, #0]
 80191ca:	4401      	add	r1, r0
 80191cc:	1850      	adds	r0, r2, r1
 80191ce:	4283      	cmp	r3, r0
 80191d0:	6011      	str	r1, [r2, #0]
 80191d2:	d1e0      	bne.n	8019196 <_free_r+0x22>
 80191d4:	6818      	ldr	r0, [r3, #0]
 80191d6:	685b      	ldr	r3, [r3, #4]
 80191d8:	6053      	str	r3, [r2, #4]
 80191da:	4408      	add	r0, r1
 80191dc:	6010      	str	r0, [r2, #0]
 80191de:	e7da      	b.n	8019196 <_free_r+0x22>
 80191e0:	d902      	bls.n	80191e8 <_free_r+0x74>
 80191e2:	230c      	movs	r3, #12
 80191e4:	602b      	str	r3, [r5, #0]
 80191e6:	e7d6      	b.n	8019196 <_free_r+0x22>
 80191e8:	6820      	ldr	r0, [r4, #0]
 80191ea:	1821      	adds	r1, r4, r0
 80191ec:	428b      	cmp	r3, r1
 80191ee:	bf04      	itt	eq
 80191f0:	6819      	ldreq	r1, [r3, #0]
 80191f2:	685b      	ldreq	r3, [r3, #4]
 80191f4:	6063      	str	r3, [r4, #4]
 80191f6:	bf04      	itt	eq
 80191f8:	1809      	addeq	r1, r1, r0
 80191fa:	6021      	streq	r1, [r4, #0]
 80191fc:	6054      	str	r4, [r2, #4]
 80191fe:	e7ca      	b.n	8019196 <_free_r+0x22>
 8019200:	bd38      	pop	{r3, r4, r5, pc}
 8019202:	bf00      	nop
 8019204:	2400f6bc 	.word	0x2400f6bc

08019208 <malloc>:
 8019208:	4b02      	ldr	r3, [pc, #8]	@ (8019214 <malloc+0xc>)
 801920a:	4601      	mov	r1, r0
 801920c:	6818      	ldr	r0, [r3, #0]
 801920e:	f000 b825 	b.w	801925c <_malloc_r>
 8019212:	bf00      	nop
 8019214:	24000050 	.word	0x24000050

08019218 <sbrk_aligned>:
 8019218:	b570      	push	{r4, r5, r6, lr}
 801921a:	4e0f      	ldr	r6, [pc, #60]	@ (8019258 <sbrk_aligned+0x40>)
 801921c:	460c      	mov	r4, r1
 801921e:	6831      	ldr	r1, [r6, #0]
 8019220:	4605      	mov	r5, r0
 8019222:	b911      	cbnz	r1, 801922a <sbrk_aligned+0x12>
 8019224:	f001 fb80 	bl	801a928 <_sbrk_r>
 8019228:	6030      	str	r0, [r6, #0]
 801922a:	4621      	mov	r1, r4
 801922c:	4628      	mov	r0, r5
 801922e:	f001 fb7b 	bl	801a928 <_sbrk_r>
 8019232:	1c43      	adds	r3, r0, #1
 8019234:	d103      	bne.n	801923e <sbrk_aligned+0x26>
 8019236:	f04f 34ff 	mov.w	r4, #4294967295
 801923a:	4620      	mov	r0, r4
 801923c:	bd70      	pop	{r4, r5, r6, pc}
 801923e:	1cc4      	adds	r4, r0, #3
 8019240:	f024 0403 	bic.w	r4, r4, #3
 8019244:	42a0      	cmp	r0, r4
 8019246:	d0f8      	beq.n	801923a <sbrk_aligned+0x22>
 8019248:	1a21      	subs	r1, r4, r0
 801924a:	4628      	mov	r0, r5
 801924c:	f001 fb6c 	bl	801a928 <_sbrk_r>
 8019250:	3001      	adds	r0, #1
 8019252:	d1f2      	bne.n	801923a <sbrk_aligned+0x22>
 8019254:	e7ef      	b.n	8019236 <sbrk_aligned+0x1e>
 8019256:	bf00      	nop
 8019258:	2400f6b8 	.word	0x2400f6b8

0801925c <_malloc_r>:
 801925c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019260:	1ccd      	adds	r5, r1, #3
 8019262:	f025 0503 	bic.w	r5, r5, #3
 8019266:	3508      	adds	r5, #8
 8019268:	2d0c      	cmp	r5, #12
 801926a:	bf38      	it	cc
 801926c:	250c      	movcc	r5, #12
 801926e:	2d00      	cmp	r5, #0
 8019270:	4606      	mov	r6, r0
 8019272:	db01      	blt.n	8019278 <_malloc_r+0x1c>
 8019274:	42a9      	cmp	r1, r5
 8019276:	d904      	bls.n	8019282 <_malloc_r+0x26>
 8019278:	230c      	movs	r3, #12
 801927a:	6033      	str	r3, [r6, #0]
 801927c:	2000      	movs	r0, #0
 801927e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019282:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019358 <_malloc_r+0xfc>
 8019286:	f000 f869 	bl	801935c <__malloc_lock>
 801928a:	f8d8 3000 	ldr.w	r3, [r8]
 801928e:	461c      	mov	r4, r3
 8019290:	bb44      	cbnz	r4, 80192e4 <_malloc_r+0x88>
 8019292:	4629      	mov	r1, r5
 8019294:	4630      	mov	r0, r6
 8019296:	f7ff ffbf 	bl	8019218 <sbrk_aligned>
 801929a:	1c43      	adds	r3, r0, #1
 801929c:	4604      	mov	r4, r0
 801929e:	d158      	bne.n	8019352 <_malloc_r+0xf6>
 80192a0:	f8d8 4000 	ldr.w	r4, [r8]
 80192a4:	4627      	mov	r7, r4
 80192a6:	2f00      	cmp	r7, #0
 80192a8:	d143      	bne.n	8019332 <_malloc_r+0xd6>
 80192aa:	2c00      	cmp	r4, #0
 80192ac:	d04b      	beq.n	8019346 <_malloc_r+0xea>
 80192ae:	6823      	ldr	r3, [r4, #0]
 80192b0:	4639      	mov	r1, r7
 80192b2:	4630      	mov	r0, r6
 80192b4:	eb04 0903 	add.w	r9, r4, r3
 80192b8:	f001 fb36 	bl	801a928 <_sbrk_r>
 80192bc:	4581      	cmp	r9, r0
 80192be:	d142      	bne.n	8019346 <_malloc_r+0xea>
 80192c0:	6821      	ldr	r1, [r4, #0]
 80192c2:	1a6d      	subs	r5, r5, r1
 80192c4:	4629      	mov	r1, r5
 80192c6:	4630      	mov	r0, r6
 80192c8:	f7ff ffa6 	bl	8019218 <sbrk_aligned>
 80192cc:	3001      	adds	r0, #1
 80192ce:	d03a      	beq.n	8019346 <_malloc_r+0xea>
 80192d0:	6823      	ldr	r3, [r4, #0]
 80192d2:	442b      	add	r3, r5
 80192d4:	6023      	str	r3, [r4, #0]
 80192d6:	f8d8 3000 	ldr.w	r3, [r8]
 80192da:	685a      	ldr	r2, [r3, #4]
 80192dc:	bb62      	cbnz	r2, 8019338 <_malloc_r+0xdc>
 80192de:	f8c8 7000 	str.w	r7, [r8]
 80192e2:	e00f      	b.n	8019304 <_malloc_r+0xa8>
 80192e4:	6822      	ldr	r2, [r4, #0]
 80192e6:	1b52      	subs	r2, r2, r5
 80192e8:	d420      	bmi.n	801932c <_malloc_r+0xd0>
 80192ea:	2a0b      	cmp	r2, #11
 80192ec:	d917      	bls.n	801931e <_malloc_r+0xc2>
 80192ee:	1961      	adds	r1, r4, r5
 80192f0:	42a3      	cmp	r3, r4
 80192f2:	6025      	str	r5, [r4, #0]
 80192f4:	bf18      	it	ne
 80192f6:	6059      	strne	r1, [r3, #4]
 80192f8:	6863      	ldr	r3, [r4, #4]
 80192fa:	bf08      	it	eq
 80192fc:	f8c8 1000 	streq.w	r1, [r8]
 8019300:	5162      	str	r2, [r4, r5]
 8019302:	604b      	str	r3, [r1, #4]
 8019304:	4630      	mov	r0, r6
 8019306:	f000 f82f 	bl	8019368 <__malloc_unlock>
 801930a:	f104 000b 	add.w	r0, r4, #11
 801930e:	1d23      	adds	r3, r4, #4
 8019310:	f020 0007 	bic.w	r0, r0, #7
 8019314:	1ac2      	subs	r2, r0, r3
 8019316:	bf1c      	itt	ne
 8019318:	1a1b      	subne	r3, r3, r0
 801931a:	50a3      	strne	r3, [r4, r2]
 801931c:	e7af      	b.n	801927e <_malloc_r+0x22>
 801931e:	6862      	ldr	r2, [r4, #4]
 8019320:	42a3      	cmp	r3, r4
 8019322:	bf0c      	ite	eq
 8019324:	f8c8 2000 	streq.w	r2, [r8]
 8019328:	605a      	strne	r2, [r3, #4]
 801932a:	e7eb      	b.n	8019304 <_malloc_r+0xa8>
 801932c:	4623      	mov	r3, r4
 801932e:	6864      	ldr	r4, [r4, #4]
 8019330:	e7ae      	b.n	8019290 <_malloc_r+0x34>
 8019332:	463c      	mov	r4, r7
 8019334:	687f      	ldr	r7, [r7, #4]
 8019336:	e7b6      	b.n	80192a6 <_malloc_r+0x4a>
 8019338:	461a      	mov	r2, r3
 801933a:	685b      	ldr	r3, [r3, #4]
 801933c:	42a3      	cmp	r3, r4
 801933e:	d1fb      	bne.n	8019338 <_malloc_r+0xdc>
 8019340:	2300      	movs	r3, #0
 8019342:	6053      	str	r3, [r2, #4]
 8019344:	e7de      	b.n	8019304 <_malloc_r+0xa8>
 8019346:	230c      	movs	r3, #12
 8019348:	6033      	str	r3, [r6, #0]
 801934a:	4630      	mov	r0, r6
 801934c:	f000 f80c 	bl	8019368 <__malloc_unlock>
 8019350:	e794      	b.n	801927c <_malloc_r+0x20>
 8019352:	6005      	str	r5, [r0, #0]
 8019354:	e7d6      	b.n	8019304 <_malloc_r+0xa8>
 8019356:	bf00      	nop
 8019358:	2400f6bc 	.word	0x2400f6bc

0801935c <__malloc_lock>:
 801935c:	4801      	ldr	r0, [pc, #4]	@ (8019364 <__malloc_lock+0x8>)
 801935e:	f7ff b91a 	b.w	8018596 <__retarget_lock_acquire_recursive>
 8019362:	bf00      	nop
 8019364:	2400f6b4 	.word	0x2400f6b4

08019368 <__malloc_unlock>:
 8019368:	4801      	ldr	r0, [pc, #4]	@ (8019370 <__malloc_unlock+0x8>)
 801936a:	f7ff b915 	b.w	8018598 <__retarget_lock_release_recursive>
 801936e:	bf00      	nop
 8019370:	2400f6b4 	.word	0x2400f6b4

08019374 <_Balloc>:
 8019374:	b570      	push	{r4, r5, r6, lr}
 8019376:	69c6      	ldr	r6, [r0, #28]
 8019378:	4604      	mov	r4, r0
 801937a:	460d      	mov	r5, r1
 801937c:	b976      	cbnz	r6, 801939c <_Balloc+0x28>
 801937e:	2010      	movs	r0, #16
 8019380:	f7ff ff42 	bl	8019208 <malloc>
 8019384:	4602      	mov	r2, r0
 8019386:	61e0      	str	r0, [r4, #28]
 8019388:	b920      	cbnz	r0, 8019394 <_Balloc+0x20>
 801938a:	4b18      	ldr	r3, [pc, #96]	@ (80193ec <_Balloc+0x78>)
 801938c:	4818      	ldr	r0, [pc, #96]	@ (80193f0 <_Balloc+0x7c>)
 801938e:	216b      	movs	r1, #107	@ 0x6b
 8019390:	f001 fada 	bl	801a948 <__assert_func>
 8019394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019398:	6006      	str	r6, [r0, #0]
 801939a:	60c6      	str	r6, [r0, #12]
 801939c:	69e6      	ldr	r6, [r4, #28]
 801939e:	68f3      	ldr	r3, [r6, #12]
 80193a0:	b183      	cbz	r3, 80193c4 <_Balloc+0x50>
 80193a2:	69e3      	ldr	r3, [r4, #28]
 80193a4:	68db      	ldr	r3, [r3, #12]
 80193a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80193aa:	b9b8      	cbnz	r0, 80193dc <_Balloc+0x68>
 80193ac:	2101      	movs	r1, #1
 80193ae:	fa01 f605 	lsl.w	r6, r1, r5
 80193b2:	1d72      	adds	r2, r6, #5
 80193b4:	0092      	lsls	r2, r2, #2
 80193b6:	4620      	mov	r0, r4
 80193b8:	f001 fae4 	bl	801a984 <_calloc_r>
 80193bc:	b160      	cbz	r0, 80193d8 <_Balloc+0x64>
 80193be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80193c2:	e00e      	b.n	80193e2 <_Balloc+0x6e>
 80193c4:	2221      	movs	r2, #33	@ 0x21
 80193c6:	2104      	movs	r1, #4
 80193c8:	4620      	mov	r0, r4
 80193ca:	f001 fadb 	bl	801a984 <_calloc_r>
 80193ce:	69e3      	ldr	r3, [r4, #28]
 80193d0:	60f0      	str	r0, [r6, #12]
 80193d2:	68db      	ldr	r3, [r3, #12]
 80193d4:	2b00      	cmp	r3, #0
 80193d6:	d1e4      	bne.n	80193a2 <_Balloc+0x2e>
 80193d8:	2000      	movs	r0, #0
 80193da:	bd70      	pop	{r4, r5, r6, pc}
 80193dc:	6802      	ldr	r2, [r0, #0]
 80193de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80193e2:	2300      	movs	r3, #0
 80193e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80193e8:	e7f7      	b.n	80193da <_Balloc+0x66>
 80193ea:	bf00      	nop
 80193ec:	0801b5b3 	.word	0x0801b5b3
 80193f0:	0801b633 	.word	0x0801b633

080193f4 <_Bfree>:
 80193f4:	b570      	push	{r4, r5, r6, lr}
 80193f6:	69c6      	ldr	r6, [r0, #28]
 80193f8:	4605      	mov	r5, r0
 80193fa:	460c      	mov	r4, r1
 80193fc:	b976      	cbnz	r6, 801941c <_Bfree+0x28>
 80193fe:	2010      	movs	r0, #16
 8019400:	f7ff ff02 	bl	8019208 <malloc>
 8019404:	4602      	mov	r2, r0
 8019406:	61e8      	str	r0, [r5, #28]
 8019408:	b920      	cbnz	r0, 8019414 <_Bfree+0x20>
 801940a:	4b09      	ldr	r3, [pc, #36]	@ (8019430 <_Bfree+0x3c>)
 801940c:	4809      	ldr	r0, [pc, #36]	@ (8019434 <_Bfree+0x40>)
 801940e:	218f      	movs	r1, #143	@ 0x8f
 8019410:	f001 fa9a 	bl	801a948 <__assert_func>
 8019414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019418:	6006      	str	r6, [r0, #0]
 801941a:	60c6      	str	r6, [r0, #12]
 801941c:	b13c      	cbz	r4, 801942e <_Bfree+0x3a>
 801941e:	69eb      	ldr	r3, [r5, #28]
 8019420:	6862      	ldr	r2, [r4, #4]
 8019422:	68db      	ldr	r3, [r3, #12]
 8019424:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019428:	6021      	str	r1, [r4, #0]
 801942a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801942e:	bd70      	pop	{r4, r5, r6, pc}
 8019430:	0801b5b3 	.word	0x0801b5b3
 8019434:	0801b633 	.word	0x0801b633

08019438 <__multadd>:
 8019438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801943c:	690d      	ldr	r5, [r1, #16]
 801943e:	4607      	mov	r7, r0
 8019440:	460c      	mov	r4, r1
 8019442:	461e      	mov	r6, r3
 8019444:	f101 0c14 	add.w	ip, r1, #20
 8019448:	2000      	movs	r0, #0
 801944a:	f8dc 3000 	ldr.w	r3, [ip]
 801944e:	b299      	uxth	r1, r3
 8019450:	fb02 6101 	mla	r1, r2, r1, r6
 8019454:	0c1e      	lsrs	r6, r3, #16
 8019456:	0c0b      	lsrs	r3, r1, #16
 8019458:	fb02 3306 	mla	r3, r2, r6, r3
 801945c:	b289      	uxth	r1, r1
 801945e:	3001      	adds	r0, #1
 8019460:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019464:	4285      	cmp	r5, r0
 8019466:	f84c 1b04 	str.w	r1, [ip], #4
 801946a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801946e:	dcec      	bgt.n	801944a <__multadd+0x12>
 8019470:	b30e      	cbz	r6, 80194b6 <__multadd+0x7e>
 8019472:	68a3      	ldr	r3, [r4, #8]
 8019474:	42ab      	cmp	r3, r5
 8019476:	dc19      	bgt.n	80194ac <__multadd+0x74>
 8019478:	6861      	ldr	r1, [r4, #4]
 801947a:	4638      	mov	r0, r7
 801947c:	3101      	adds	r1, #1
 801947e:	f7ff ff79 	bl	8019374 <_Balloc>
 8019482:	4680      	mov	r8, r0
 8019484:	b928      	cbnz	r0, 8019492 <__multadd+0x5a>
 8019486:	4602      	mov	r2, r0
 8019488:	4b0c      	ldr	r3, [pc, #48]	@ (80194bc <__multadd+0x84>)
 801948a:	480d      	ldr	r0, [pc, #52]	@ (80194c0 <__multadd+0x88>)
 801948c:	21ba      	movs	r1, #186	@ 0xba
 801948e:	f001 fa5b 	bl	801a948 <__assert_func>
 8019492:	6922      	ldr	r2, [r4, #16]
 8019494:	3202      	adds	r2, #2
 8019496:	f104 010c 	add.w	r1, r4, #12
 801949a:	0092      	lsls	r2, r2, #2
 801949c:	300c      	adds	r0, #12
 801949e:	f7ff f87c 	bl	801859a <memcpy>
 80194a2:	4621      	mov	r1, r4
 80194a4:	4638      	mov	r0, r7
 80194a6:	f7ff ffa5 	bl	80193f4 <_Bfree>
 80194aa:	4644      	mov	r4, r8
 80194ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80194b0:	3501      	adds	r5, #1
 80194b2:	615e      	str	r6, [r3, #20]
 80194b4:	6125      	str	r5, [r4, #16]
 80194b6:	4620      	mov	r0, r4
 80194b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194bc:	0801b622 	.word	0x0801b622
 80194c0:	0801b633 	.word	0x0801b633

080194c4 <__hi0bits>:
 80194c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80194c8:	4603      	mov	r3, r0
 80194ca:	bf36      	itet	cc
 80194cc:	0403      	lslcc	r3, r0, #16
 80194ce:	2000      	movcs	r0, #0
 80194d0:	2010      	movcc	r0, #16
 80194d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80194d6:	bf3c      	itt	cc
 80194d8:	021b      	lslcc	r3, r3, #8
 80194da:	3008      	addcc	r0, #8
 80194dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80194e0:	bf3c      	itt	cc
 80194e2:	011b      	lslcc	r3, r3, #4
 80194e4:	3004      	addcc	r0, #4
 80194e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80194ea:	bf3c      	itt	cc
 80194ec:	009b      	lslcc	r3, r3, #2
 80194ee:	3002      	addcc	r0, #2
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	db05      	blt.n	8019500 <__hi0bits+0x3c>
 80194f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80194f8:	f100 0001 	add.w	r0, r0, #1
 80194fc:	bf08      	it	eq
 80194fe:	2020      	moveq	r0, #32
 8019500:	4770      	bx	lr

08019502 <__lo0bits>:
 8019502:	6803      	ldr	r3, [r0, #0]
 8019504:	4602      	mov	r2, r0
 8019506:	f013 0007 	ands.w	r0, r3, #7
 801950a:	d00b      	beq.n	8019524 <__lo0bits+0x22>
 801950c:	07d9      	lsls	r1, r3, #31
 801950e:	d421      	bmi.n	8019554 <__lo0bits+0x52>
 8019510:	0798      	lsls	r0, r3, #30
 8019512:	bf49      	itett	mi
 8019514:	085b      	lsrmi	r3, r3, #1
 8019516:	089b      	lsrpl	r3, r3, #2
 8019518:	2001      	movmi	r0, #1
 801951a:	6013      	strmi	r3, [r2, #0]
 801951c:	bf5c      	itt	pl
 801951e:	6013      	strpl	r3, [r2, #0]
 8019520:	2002      	movpl	r0, #2
 8019522:	4770      	bx	lr
 8019524:	b299      	uxth	r1, r3
 8019526:	b909      	cbnz	r1, 801952c <__lo0bits+0x2a>
 8019528:	0c1b      	lsrs	r3, r3, #16
 801952a:	2010      	movs	r0, #16
 801952c:	b2d9      	uxtb	r1, r3
 801952e:	b909      	cbnz	r1, 8019534 <__lo0bits+0x32>
 8019530:	3008      	adds	r0, #8
 8019532:	0a1b      	lsrs	r3, r3, #8
 8019534:	0719      	lsls	r1, r3, #28
 8019536:	bf04      	itt	eq
 8019538:	091b      	lsreq	r3, r3, #4
 801953a:	3004      	addeq	r0, #4
 801953c:	0799      	lsls	r1, r3, #30
 801953e:	bf04      	itt	eq
 8019540:	089b      	lsreq	r3, r3, #2
 8019542:	3002      	addeq	r0, #2
 8019544:	07d9      	lsls	r1, r3, #31
 8019546:	d403      	bmi.n	8019550 <__lo0bits+0x4e>
 8019548:	085b      	lsrs	r3, r3, #1
 801954a:	f100 0001 	add.w	r0, r0, #1
 801954e:	d003      	beq.n	8019558 <__lo0bits+0x56>
 8019550:	6013      	str	r3, [r2, #0]
 8019552:	4770      	bx	lr
 8019554:	2000      	movs	r0, #0
 8019556:	4770      	bx	lr
 8019558:	2020      	movs	r0, #32
 801955a:	4770      	bx	lr

0801955c <__i2b>:
 801955c:	b510      	push	{r4, lr}
 801955e:	460c      	mov	r4, r1
 8019560:	2101      	movs	r1, #1
 8019562:	f7ff ff07 	bl	8019374 <_Balloc>
 8019566:	4602      	mov	r2, r0
 8019568:	b928      	cbnz	r0, 8019576 <__i2b+0x1a>
 801956a:	4b05      	ldr	r3, [pc, #20]	@ (8019580 <__i2b+0x24>)
 801956c:	4805      	ldr	r0, [pc, #20]	@ (8019584 <__i2b+0x28>)
 801956e:	f240 1145 	movw	r1, #325	@ 0x145
 8019572:	f001 f9e9 	bl	801a948 <__assert_func>
 8019576:	2301      	movs	r3, #1
 8019578:	6144      	str	r4, [r0, #20]
 801957a:	6103      	str	r3, [r0, #16]
 801957c:	bd10      	pop	{r4, pc}
 801957e:	bf00      	nop
 8019580:	0801b622 	.word	0x0801b622
 8019584:	0801b633 	.word	0x0801b633

08019588 <__multiply>:
 8019588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801958c:	4614      	mov	r4, r2
 801958e:	690a      	ldr	r2, [r1, #16]
 8019590:	6923      	ldr	r3, [r4, #16]
 8019592:	429a      	cmp	r2, r3
 8019594:	bfa8      	it	ge
 8019596:	4623      	movge	r3, r4
 8019598:	460f      	mov	r7, r1
 801959a:	bfa4      	itt	ge
 801959c:	460c      	movge	r4, r1
 801959e:	461f      	movge	r7, r3
 80195a0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80195a4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80195a8:	68a3      	ldr	r3, [r4, #8]
 80195aa:	6861      	ldr	r1, [r4, #4]
 80195ac:	eb0a 0609 	add.w	r6, sl, r9
 80195b0:	42b3      	cmp	r3, r6
 80195b2:	b085      	sub	sp, #20
 80195b4:	bfb8      	it	lt
 80195b6:	3101      	addlt	r1, #1
 80195b8:	f7ff fedc 	bl	8019374 <_Balloc>
 80195bc:	b930      	cbnz	r0, 80195cc <__multiply+0x44>
 80195be:	4602      	mov	r2, r0
 80195c0:	4b44      	ldr	r3, [pc, #272]	@ (80196d4 <__multiply+0x14c>)
 80195c2:	4845      	ldr	r0, [pc, #276]	@ (80196d8 <__multiply+0x150>)
 80195c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80195c8:	f001 f9be 	bl	801a948 <__assert_func>
 80195cc:	f100 0514 	add.w	r5, r0, #20
 80195d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80195d4:	462b      	mov	r3, r5
 80195d6:	2200      	movs	r2, #0
 80195d8:	4543      	cmp	r3, r8
 80195da:	d321      	bcc.n	8019620 <__multiply+0x98>
 80195dc:	f107 0114 	add.w	r1, r7, #20
 80195e0:	f104 0214 	add.w	r2, r4, #20
 80195e4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80195e8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80195ec:	9302      	str	r3, [sp, #8]
 80195ee:	1b13      	subs	r3, r2, r4
 80195f0:	3b15      	subs	r3, #21
 80195f2:	f023 0303 	bic.w	r3, r3, #3
 80195f6:	3304      	adds	r3, #4
 80195f8:	f104 0715 	add.w	r7, r4, #21
 80195fc:	42ba      	cmp	r2, r7
 80195fe:	bf38      	it	cc
 8019600:	2304      	movcc	r3, #4
 8019602:	9301      	str	r3, [sp, #4]
 8019604:	9b02      	ldr	r3, [sp, #8]
 8019606:	9103      	str	r1, [sp, #12]
 8019608:	428b      	cmp	r3, r1
 801960a:	d80c      	bhi.n	8019626 <__multiply+0x9e>
 801960c:	2e00      	cmp	r6, #0
 801960e:	dd03      	ble.n	8019618 <__multiply+0x90>
 8019610:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8019614:	2b00      	cmp	r3, #0
 8019616:	d05b      	beq.n	80196d0 <__multiply+0x148>
 8019618:	6106      	str	r6, [r0, #16]
 801961a:	b005      	add	sp, #20
 801961c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019620:	f843 2b04 	str.w	r2, [r3], #4
 8019624:	e7d8      	b.n	80195d8 <__multiply+0x50>
 8019626:	f8b1 a000 	ldrh.w	sl, [r1]
 801962a:	f1ba 0f00 	cmp.w	sl, #0
 801962e:	d024      	beq.n	801967a <__multiply+0xf2>
 8019630:	f104 0e14 	add.w	lr, r4, #20
 8019634:	46a9      	mov	r9, r5
 8019636:	f04f 0c00 	mov.w	ip, #0
 801963a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801963e:	f8d9 3000 	ldr.w	r3, [r9]
 8019642:	fa1f fb87 	uxth.w	fp, r7
 8019646:	b29b      	uxth	r3, r3
 8019648:	fb0a 330b 	mla	r3, sl, fp, r3
 801964c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8019650:	f8d9 7000 	ldr.w	r7, [r9]
 8019654:	4463      	add	r3, ip
 8019656:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801965a:	fb0a c70b 	mla	r7, sl, fp, ip
 801965e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8019662:	b29b      	uxth	r3, r3
 8019664:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8019668:	4572      	cmp	r2, lr
 801966a:	f849 3b04 	str.w	r3, [r9], #4
 801966e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8019672:	d8e2      	bhi.n	801963a <__multiply+0xb2>
 8019674:	9b01      	ldr	r3, [sp, #4]
 8019676:	f845 c003 	str.w	ip, [r5, r3]
 801967a:	9b03      	ldr	r3, [sp, #12]
 801967c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8019680:	3104      	adds	r1, #4
 8019682:	f1b9 0f00 	cmp.w	r9, #0
 8019686:	d021      	beq.n	80196cc <__multiply+0x144>
 8019688:	682b      	ldr	r3, [r5, #0]
 801968a:	f104 0c14 	add.w	ip, r4, #20
 801968e:	46ae      	mov	lr, r5
 8019690:	f04f 0a00 	mov.w	sl, #0
 8019694:	f8bc b000 	ldrh.w	fp, [ip]
 8019698:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801969c:	fb09 770b 	mla	r7, r9, fp, r7
 80196a0:	4457      	add	r7, sl
 80196a2:	b29b      	uxth	r3, r3
 80196a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80196a8:	f84e 3b04 	str.w	r3, [lr], #4
 80196ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80196b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80196b4:	f8be 3000 	ldrh.w	r3, [lr]
 80196b8:	fb09 330a 	mla	r3, r9, sl, r3
 80196bc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80196c0:	4562      	cmp	r2, ip
 80196c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80196c6:	d8e5      	bhi.n	8019694 <__multiply+0x10c>
 80196c8:	9f01      	ldr	r7, [sp, #4]
 80196ca:	51eb      	str	r3, [r5, r7]
 80196cc:	3504      	adds	r5, #4
 80196ce:	e799      	b.n	8019604 <__multiply+0x7c>
 80196d0:	3e01      	subs	r6, #1
 80196d2:	e79b      	b.n	801960c <__multiply+0x84>
 80196d4:	0801b622 	.word	0x0801b622
 80196d8:	0801b633 	.word	0x0801b633

080196dc <__pow5mult>:
 80196dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80196e0:	4615      	mov	r5, r2
 80196e2:	f012 0203 	ands.w	r2, r2, #3
 80196e6:	4607      	mov	r7, r0
 80196e8:	460e      	mov	r6, r1
 80196ea:	d007      	beq.n	80196fc <__pow5mult+0x20>
 80196ec:	4c25      	ldr	r4, [pc, #148]	@ (8019784 <__pow5mult+0xa8>)
 80196ee:	3a01      	subs	r2, #1
 80196f0:	2300      	movs	r3, #0
 80196f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80196f6:	f7ff fe9f 	bl	8019438 <__multadd>
 80196fa:	4606      	mov	r6, r0
 80196fc:	10ad      	asrs	r5, r5, #2
 80196fe:	d03d      	beq.n	801977c <__pow5mult+0xa0>
 8019700:	69fc      	ldr	r4, [r7, #28]
 8019702:	b97c      	cbnz	r4, 8019724 <__pow5mult+0x48>
 8019704:	2010      	movs	r0, #16
 8019706:	f7ff fd7f 	bl	8019208 <malloc>
 801970a:	4602      	mov	r2, r0
 801970c:	61f8      	str	r0, [r7, #28]
 801970e:	b928      	cbnz	r0, 801971c <__pow5mult+0x40>
 8019710:	4b1d      	ldr	r3, [pc, #116]	@ (8019788 <__pow5mult+0xac>)
 8019712:	481e      	ldr	r0, [pc, #120]	@ (801978c <__pow5mult+0xb0>)
 8019714:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019718:	f001 f916 	bl	801a948 <__assert_func>
 801971c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019720:	6004      	str	r4, [r0, #0]
 8019722:	60c4      	str	r4, [r0, #12]
 8019724:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019728:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801972c:	b94c      	cbnz	r4, 8019742 <__pow5mult+0x66>
 801972e:	f240 2171 	movw	r1, #625	@ 0x271
 8019732:	4638      	mov	r0, r7
 8019734:	f7ff ff12 	bl	801955c <__i2b>
 8019738:	2300      	movs	r3, #0
 801973a:	f8c8 0008 	str.w	r0, [r8, #8]
 801973e:	4604      	mov	r4, r0
 8019740:	6003      	str	r3, [r0, #0]
 8019742:	f04f 0900 	mov.w	r9, #0
 8019746:	07eb      	lsls	r3, r5, #31
 8019748:	d50a      	bpl.n	8019760 <__pow5mult+0x84>
 801974a:	4631      	mov	r1, r6
 801974c:	4622      	mov	r2, r4
 801974e:	4638      	mov	r0, r7
 8019750:	f7ff ff1a 	bl	8019588 <__multiply>
 8019754:	4631      	mov	r1, r6
 8019756:	4680      	mov	r8, r0
 8019758:	4638      	mov	r0, r7
 801975a:	f7ff fe4b 	bl	80193f4 <_Bfree>
 801975e:	4646      	mov	r6, r8
 8019760:	106d      	asrs	r5, r5, #1
 8019762:	d00b      	beq.n	801977c <__pow5mult+0xa0>
 8019764:	6820      	ldr	r0, [r4, #0]
 8019766:	b938      	cbnz	r0, 8019778 <__pow5mult+0x9c>
 8019768:	4622      	mov	r2, r4
 801976a:	4621      	mov	r1, r4
 801976c:	4638      	mov	r0, r7
 801976e:	f7ff ff0b 	bl	8019588 <__multiply>
 8019772:	6020      	str	r0, [r4, #0]
 8019774:	f8c0 9000 	str.w	r9, [r0]
 8019778:	4604      	mov	r4, r0
 801977a:	e7e4      	b.n	8019746 <__pow5mult+0x6a>
 801977c:	4630      	mov	r0, r6
 801977e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019782:	bf00      	nop
 8019784:	0801b68c 	.word	0x0801b68c
 8019788:	0801b5b3 	.word	0x0801b5b3
 801978c:	0801b633 	.word	0x0801b633

08019790 <__lshift>:
 8019790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019794:	460c      	mov	r4, r1
 8019796:	6849      	ldr	r1, [r1, #4]
 8019798:	6923      	ldr	r3, [r4, #16]
 801979a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801979e:	68a3      	ldr	r3, [r4, #8]
 80197a0:	4607      	mov	r7, r0
 80197a2:	4691      	mov	r9, r2
 80197a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80197a8:	f108 0601 	add.w	r6, r8, #1
 80197ac:	42b3      	cmp	r3, r6
 80197ae:	db0b      	blt.n	80197c8 <__lshift+0x38>
 80197b0:	4638      	mov	r0, r7
 80197b2:	f7ff fddf 	bl	8019374 <_Balloc>
 80197b6:	4605      	mov	r5, r0
 80197b8:	b948      	cbnz	r0, 80197ce <__lshift+0x3e>
 80197ba:	4602      	mov	r2, r0
 80197bc:	4b28      	ldr	r3, [pc, #160]	@ (8019860 <__lshift+0xd0>)
 80197be:	4829      	ldr	r0, [pc, #164]	@ (8019864 <__lshift+0xd4>)
 80197c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80197c4:	f001 f8c0 	bl	801a948 <__assert_func>
 80197c8:	3101      	adds	r1, #1
 80197ca:	005b      	lsls	r3, r3, #1
 80197cc:	e7ee      	b.n	80197ac <__lshift+0x1c>
 80197ce:	2300      	movs	r3, #0
 80197d0:	f100 0114 	add.w	r1, r0, #20
 80197d4:	f100 0210 	add.w	r2, r0, #16
 80197d8:	4618      	mov	r0, r3
 80197da:	4553      	cmp	r3, sl
 80197dc:	db33      	blt.n	8019846 <__lshift+0xb6>
 80197de:	6920      	ldr	r0, [r4, #16]
 80197e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80197e4:	f104 0314 	add.w	r3, r4, #20
 80197e8:	f019 091f 	ands.w	r9, r9, #31
 80197ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80197f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80197f4:	d02b      	beq.n	801984e <__lshift+0xbe>
 80197f6:	f1c9 0e20 	rsb	lr, r9, #32
 80197fa:	468a      	mov	sl, r1
 80197fc:	2200      	movs	r2, #0
 80197fe:	6818      	ldr	r0, [r3, #0]
 8019800:	fa00 f009 	lsl.w	r0, r0, r9
 8019804:	4310      	orrs	r0, r2
 8019806:	f84a 0b04 	str.w	r0, [sl], #4
 801980a:	f853 2b04 	ldr.w	r2, [r3], #4
 801980e:	459c      	cmp	ip, r3
 8019810:	fa22 f20e 	lsr.w	r2, r2, lr
 8019814:	d8f3      	bhi.n	80197fe <__lshift+0x6e>
 8019816:	ebac 0304 	sub.w	r3, ip, r4
 801981a:	3b15      	subs	r3, #21
 801981c:	f023 0303 	bic.w	r3, r3, #3
 8019820:	3304      	adds	r3, #4
 8019822:	f104 0015 	add.w	r0, r4, #21
 8019826:	4584      	cmp	ip, r0
 8019828:	bf38      	it	cc
 801982a:	2304      	movcc	r3, #4
 801982c:	50ca      	str	r2, [r1, r3]
 801982e:	b10a      	cbz	r2, 8019834 <__lshift+0xa4>
 8019830:	f108 0602 	add.w	r6, r8, #2
 8019834:	3e01      	subs	r6, #1
 8019836:	4638      	mov	r0, r7
 8019838:	612e      	str	r6, [r5, #16]
 801983a:	4621      	mov	r1, r4
 801983c:	f7ff fdda 	bl	80193f4 <_Bfree>
 8019840:	4628      	mov	r0, r5
 8019842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019846:	f842 0f04 	str.w	r0, [r2, #4]!
 801984a:	3301      	adds	r3, #1
 801984c:	e7c5      	b.n	80197da <__lshift+0x4a>
 801984e:	3904      	subs	r1, #4
 8019850:	f853 2b04 	ldr.w	r2, [r3], #4
 8019854:	f841 2f04 	str.w	r2, [r1, #4]!
 8019858:	459c      	cmp	ip, r3
 801985a:	d8f9      	bhi.n	8019850 <__lshift+0xc0>
 801985c:	e7ea      	b.n	8019834 <__lshift+0xa4>
 801985e:	bf00      	nop
 8019860:	0801b622 	.word	0x0801b622
 8019864:	0801b633 	.word	0x0801b633

08019868 <__mcmp>:
 8019868:	690a      	ldr	r2, [r1, #16]
 801986a:	4603      	mov	r3, r0
 801986c:	6900      	ldr	r0, [r0, #16]
 801986e:	1a80      	subs	r0, r0, r2
 8019870:	b530      	push	{r4, r5, lr}
 8019872:	d10e      	bne.n	8019892 <__mcmp+0x2a>
 8019874:	3314      	adds	r3, #20
 8019876:	3114      	adds	r1, #20
 8019878:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801987c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019880:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019884:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019888:	4295      	cmp	r5, r2
 801988a:	d003      	beq.n	8019894 <__mcmp+0x2c>
 801988c:	d205      	bcs.n	801989a <__mcmp+0x32>
 801988e:	f04f 30ff 	mov.w	r0, #4294967295
 8019892:	bd30      	pop	{r4, r5, pc}
 8019894:	42a3      	cmp	r3, r4
 8019896:	d3f3      	bcc.n	8019880 <__mcmp+0x18>
 8019898:	e7fb      	b.n	8019892 <__mcmp+0x2a>
 801989a:	2001      	movs	r0, #1
 801989c:	e7f9      	b.n	8019892 <__mcmp+0x2a>
	...

080198a0 <__mdiff>:
 80198a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198a4:	4689      	mov	r9, r1
 80198a6:	4606      	mov	r6, r0
 80198a8:	4611      	mov	r1, r2
 80198aa:	4648      	mov	r0, r9
 80198ac:	4614      	mov	r4, r2
 80198ae:	f7ff ffdb 	bl	8019868 <__mcmp>
 80198b2:	1e05      	subs	r5, r0, #0
 80198b4:	d112      	bne.n	80198dc <__mdiff+0x3c>
 80198b6:	4629      	mov	r1, r5
 80198b8:	4630      	mov	r0, r6
 80198ba:	f7ff fd5b 	bl	8019374 <_Balloc>
 80198be:	4602      	mov	r2, r0
 80198c0:	b928      	cbnz	r0, 80198ce <__mdiff+0x2e>
 80198c2:	4b3f      	ldr	r3, [pc, #252]	@ (80199c0 <__mdiff+0x120>)
 80198c4:	f240 2137 	movw	r1, #567	@ 0x237
 80198c8:	483e      	ldr	r0, [pc, #248]	@ (80199c4 <__mdiff+0x124>)
 80198ca:	f001 f83d 	bl	801a948 <__assert_func>
 80198ce:	2301      	movs	r3, #1
 80198d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80198d4:	4610      	mov	r0, r2
 80198d6:	b003      	add	sp, #12
 80198d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198dc:	bfbc      	itt	lt
 80198de:	464b      	movlt	r3, r9
 80198e0:	46a1      	movlt	r9, r4
 80198e2:	4630      	mov	r0, r6
 80198e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80198e8:	bfba      	itte	lt
 80198ea:	461c      	movlt	r4, r3
 80198ec:	2501      	movlt	r5, #1
 80198ee:	2500      	movge	r5, #0
 80198f0:	f7ff fd40 	bl	8019374 <_Balloc>
 80198f4:	4602      	mov	r2, r0
 80198f6:	b918      	cbnz	r0, 8019900 <__mdiff+0x60>
 80198f8:	4b31      	ldr	r3, [pc, #196]	@ (80199c0 <__mdiff+0x120>)
 80198fa:	f240 2145 	movw	r1, #581	@ 0x245
 80198fe:	e7e3      	b.n	80198c8 <__mdiff+0x28>
 8019900:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019904:	6926      	ldr	r6, [r4, #16]
 8019906:	60c5      	str	r5, [r0, #12]
 8019908:	f109 0310 	add.w	r3, r9, #16
 801990c:	f109 0514 	add.w	r5, r9, #20
 8019910:	f104 0e14 	add.w	lr, r4, #20
 8019914:	f100 0b14 	add.w	fp, r0, #20
 8019918:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801991c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019920:	9301      	str	r3, [sp, #4]
 8019922:	46d9      	mov	r9, fp
 8019924:	f04f 0c00 	mov.w	ip, #0
 8019928:	9b01      	ldr	r3, [sp, #4]
 801992a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801992e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019932:	9301      	str	r3, [sp, #4]
 8019934:	fa1f f38a 	uxth.w	r3, sl
 8019938:	4619      	mov	r1, r3
 801993a:	b283      	uxth	r3, r0
 801993c:	1acb      	subs	r3, r1, r3
 801993e:	0c00      	lsrs	r0, r0, #16
 8019940:	4463      	add	r3, ip
 8019942:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019946:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801994a:	b29b      	uxth	r3, r3
 801994c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019950:	4576      	cmp	r6, lr
 8019952:	f849 3b04 	str.w	r3, [r9], #4
 8019956:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801995a:	d8e5      	bhi.n	8019928 <__mdiff+0x88>
 801995c:	1b33      	subs	r3, r6, r4
 801995e:	3b15      	subs	r3, #21
 8019960:	f023 0303 	bic.w	r3, r3, #3
 8019964:	3415      	adds	r4, #21
 8019966:	3304      	adds	r3, #4
 8019968:	42a6      	cmp	r6, r4
 801996a:	bf38      	it	cc
 801996c:	2304      	movcc	r3, #4
 801996e:	441d      	add	r5, r3
 8019970:	445b      	add	r3, fp
 8019972:	461e      	mov	r6, r3
 8019974:	462c      	mov	r4, r5
 8019976:	4544      	cmp	r4, r8
 8019978:	d30e      	bcc.n	8019998 <__mdiff+0xf8>
 801997a:	f108 0103 	add.w	r1, r8, #3
 801997e:	1b49      	subs	r1, r1, r5
 8019980:	f021 0103 	bic.w	r1, r1, #3
 8019984:	3d03      	subs	r5, #3
 8019986:	45a8      	cmp	r8, r5
 8019988:	bf38      	it	cc
 801998a:	2100      	movcc	r1, #0
 801998c:	440b      	add	r3, r1
 801998e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019992:	b191      	cbz	r1, 80199ba <__mdiff+0x11a>
 8019994:	6117      	str	r7, [r2, #16]
 8019996:	e79d      	b.n	80198d4 <__mdiff+0x34>
 8019998:	f854 1b04 	ldr.w	r1, [r4], #4
 801999c:	46e6      	mov	lr, ip
 801999e:	0c08      	lsrs	r0, r1, #16
 80199a0:	fa1c fc81 	uxtah	ip, ip, r1
 80199a4:	4471      	add	r1, lr
 80199a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80199aa:	b289      	uxth	r1, r1
 80199ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80199b0:	f846 1b04 	str.w	r1, [r6], #4
 80199b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80199b8:	e7dd      	b.n	8019976 <__mdiff+0xd6>
 80199ba:	3f01      	subs	r7, #1
 80199bc:	e7e7      	b.n	801998e <__mdiff+0xee>
 80199be:	bf00      	nop
 80199c0:	0801b622 	.word	0x0801b622
 80199c4:	0801b633 	.word	0x0801b633

080199c8 <__d2b>:
 80199c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80199cc:	460f      	mov	r7, r1
 80199ce:	2101      	movs	r1, #1
 80199d0:	ec59 8b10 	vmov	r8, r9, d0
 80199d4:	4616      	mov	r6, r2
 80199d6:	f7ff fccd 	bl	8019374 <_Balloc>
 80199da:	4604      	mov	r4, r0
 80199dc:	b930      	cbnz	r0, 80199ec <__d2b+0x24>
 80199de:	4602      	mov	r2, r0
 80199e0:	4b23      	ldr	r3, [pc, #140]	@ (8019a70 <__d2b+0xa8>)
 80199e2:	4824      	ldr	r0, [pc, #144]	@ (8019a74 <__d2b+0xac>)
 80199e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80199e8:	f000 ffae 	bl	801a948 <__assert_func>
 80199ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80199f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80199f4:	b10d      	cbz	r5, 80199fa <__d2b+0x32>
 80199f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80199fa:	9301      	str	r3, [sp, #4]
 80199fc:	f1b8 0300 	subs.w	r3, r8, #0
 8019a00:	d023      	beq.n	8019a4a <__d2b+0x82>
 8019a02:	4668      	mov	r0, sp
 8019a04:	9300      	str	r3, [sp, #0]
 8019a06:	f7ff fd7c 	bl	8019502 <__lo0bits>
 8019a0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019a0e:	b1d0      	cbz	r0, 8019a46 <__d2b+0x7e>
 8019a10:	f1c0 0320 	rsb	r3, r0, #32
 8019a14:	fa02 f303 	lsl.w	r3, r2, r3
 8019a18:	430b      	orrs	r3, r1
 8019a1a:	40c2      	lsrs	r2, r0
 8019a1c:	6163      	str	r3, [r4, #20]
 8019a1e:	9201      	str	r2, [sp, #4]
 8019a20:	9b01      	ldr	r3, [sp, #4]
 8019a22:	61a3      	str	r3, [r4, #24]
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	bf0c      	ite	eq
 8019a28:	2201      	moveq	r2, #1
 8019a2a:	2202      	movne	r2, #2
 8019a2c:	6122      	str	r2, [r4, #16]
 8019a2e:	b1a5      	cbz	r5, 8019a5a <__d2b+0x92>
 8019a30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019a34:	4405      	add	r5, r0
 8019a36:	603d      	str	r5, [r7, #0]
 8019a38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019a3c:	6030      	str	r0, [r6, #0]
 8019a3e:	4620      	mov	r0, r4
 8019a40:	b003      	add	sp, #12
 8019a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019a46:	6161      	str	r1, [r4, #20]
 8019a48:	e7ea      	b.n	8019a20 <__d2b+0x58>
 8019a4a:	a801      	add	r0, sp, #4
 8019a4c:	f7ff fd59 	bl	8019502 <__lo0bits>
 8019a50:	9b01      	ldr	r3, [sp, #4]
 8019a52:	6163      	str	r3, [r4, #20]
 8019a54:	3020      	adds	r0, #32
 8019a56:	2201      	movs	r2, #1
 8019a58:	e7e8      	b.n	8019a2c <__d2b+0x64>
 8019a5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019a5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019a62:	6038      	str	r0, [r7, #0]
 8019a64:	6918      	ldr	r0, [r3, #16]
 8019a66:	f7ff fd2d 	bl	80194c4 <__hi0bits>
 8019a6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019a6e:	e7e5      	b.n	8019a3c <__d2b+0x74>
 8019a70:	0801b622 	.word	0x0801b622
 8019a74:	0801b633 	.word	0x0801b633

08019a78 <__ssputs_r>:
 8019a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a7c:	688e      	ldr	r6, [r1, #8]
 8019a7e:	461f      	mov	r7, r3
 8019a80:	42be      	cmp	r6, r7
 8019a82:	680b      	ldr	r3, [r1, #0]
 8019a84:	4682      	mov	sl, r0
 8019a86:	460c      	mov	r4, r1
 8019a88:	4690      	mov	r8, r2
 8019a8a:	d82d      	bhi.n	8019ae8 <__ssputs_r+0x70>
 8019a8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019a90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019a94:	d026      	beq.n	8019ae4 <__ssputs_r+0x6c>
 8019a96:	6965      	ldr	r5, [r4, #20]
 8019a98:	6909      	ldr	r1, [r1, #16]
 8019a9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019a9e:	eba3 0901 	sub.w	r9, r3, r1
 8019aa2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019aa6:	1c7b      	adds	r3, r7, #1
 8019aa8:	444b      	add	r3, r9
 8019aaa:	106d      	asrs	r5, r5, #1
 8019aac:	429d      	cmp	r5, r3
 8019aae:	bf38      	it	cc
 8019ab0:	461d      	movcc	r5, r3
 8019ab2:	0553      	lsls	r3, r2, #21
 8019ab4:	d527      	bpl.n	8019b06 <__ssputs_r+0x8e>
 8019ab6:	4629      	mov	r1, r5
 8019ab8:	f7ff fbd0 	bl	801925c <_malloc_r>
 8019abc:	4606      	mov	r6, r0
 8019abe:	b360      	cbz	r0, 8019b1a <__ssputs_r+0xa2>
 8019ac0:	6921      	ldr	r1, [r4, #16]
 8019ac2:	464a      	mov	r2, r9
 8019ac4:	f7fe fd69 	bl	801859a <memcpy>
 8019ac8:	89a3      	ldrh	r3, [r4, #12]
 8019aca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019ad2:	81a3      	strh	r3, [r4, #12]
 8019ad4:	6126      	str	r6, [r4, #16]
 8019ad6:	6165      	str	r5, [r4, #20]
 8019ad8:	444e      	add	r6, r9
 8019ada:	eba5 0509 	sub.w	r5, r5, r9
 8019ade:	6026      	str	r6, [r4, #0]
 8019ae0:	60a5      	str	r5, [r4, #8]
 8019ae2:	463e      	mov	r6, r7
 8019ae4:	42be      	cmp	r6, r7
 8019ae6:	d900      	bls.n	8019aea <__ssputs_r+0x72>
 8019ae8:	463e      	mov	r6, r7
 8019aea:	6820      	ldr	r0, [r4, #0]
 8019aec:	4632      	mov	r2, r6
 8019aee:	4641      	mov	r1, r8
 8019af0:	f7fe fc3c 	bl	801836c <memmove>
 8019af4:	68a3      	ldr	r3, [r4, #8]
 8019af6:	1b9b      	subs	r3, r3, r6
 8019af8:	60a3      	str	r3, [r4, #8]
 8019afa:	6823      	ldr	r3, [r4, #0]
 8019afc:	4433      	add	r3, r6
 8019afe:	6023      	str	r3, [r4, #0]
 8019b00:	2000      	movs	r0, #0
 8019b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b06:	462a      	mov	r2, r5
 8019b08:	f000 ff62 	bl	801a9d0 <_realloc_r>
 8019b0c:	4606      	mov	r6, r0
 8019b0e:	2800      	cmp	r0, #0
 8019b10:	d1e0      	bne.n	8019ad4 <__ssputs_r+0x5c>
 8019b12:	6921      	ldr	r1, [r4, #16]
 8019b14:	4650      	mov	r0, sl
 8019b16:	f7ff fb2d 	bl	8019174 <_free_r>
 8019b1a:	230c      	movs	r3, #12
 8019b1c:	f8ca 3000 	str.w	r3, [sl]
 8019b20:	89a3      	ldrh	r3, [r4, #12]
 8019b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b26:	81a3      	strh	r3, [r4, #12]
 8019b28:	f04f 30ff 	mov.w	r0, #4294967295
 8019b2c:	e7e9      	b.n	8019b02 <__ssputs_r+0x8a>
	...

08019b30 <_svfiprintf_r>:
 8019b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b34:	4698      	mov	r8, r3
 8019b36:	898b      	ldrh	r3, [r1, #12]
 8019b38:	061b      	lsls	r3, r3, #24
 8019b3a:	b09d      	sub	sp, #116	@ 0x74
 8019b3c:	4607      	mov	r7, r0
 8019b3e:	460d      	mov	r5, r1
 8019b40:	4614      	mov	r4, r2
 8019b42:	d510      	bpl.n	8019b66 <_svfiprintf_r+0x36>
 8019b44:	690b      	ldr	r3, [r1, #16]
 8019b46:	b973      	cbnz	r3, 8019b66 <_svfiprintf_r+0x36>
 8019b48:	2140      	movs	r1, #64	@ 0x40
 8019b4a:	f7ff fb87 	bl	801925c <_malloc_r>
 8019b4e:	6028      	str	r0, [r5, #0]
 8019b50:	6128      	str	r0, [r5, #16]
 8019b52:	b930      	cbnz	r0, 8019b62 <_svfiprintf_r+0x32>
 8019b54:	230c      	movs	r3, #12
 8019b56:	603b      	str	r3, [r7, #0]
 8019b58:	f04f 30ff 	mov.w	r0, #4294967295
 8019b5c:	b01d      	add	sp, #116	@ 0x74
 8019b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b62:	2340      	movs	r3, #64	@ 0x40
 8019b64:	616b      	str	r3, [r5, #20]
 8019b66:	2300      	movs	r3, #0
 8019b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b6a:	2320      	movs	r3, #32
 8019b6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019b70:	f8cd 800c 	str.w	r8, [sp, #12]
 8019b74:	2330      	movs	r3, #48	@ 0x30
 8019b76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019d14 <_svfiprintf_r+0x1e4>
 8019b7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019b7e:	f04f 0901 	mov.w	r9, #1
 8019b82:	4623      	mov	r3, r4
 8019b84:	469a      	mov	sl, r3
 8019b86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019b8a:	b10a      	cbz	r2, 8019b90 <_svfiprintf_r+0x60>
 8019b8c:	2a25      	cmp	r2, #37	@ 0x25
 8019b8e:	d1f9      	bne.n	8019b84 <_svfiprintf_r+0x54>
 8019b90:	ebba 0b04 	subs.w	fp, sl, r4
 8019b94:	d00b      	beq.n	8019bae <_svfiprintf_r+0x7e>
 8019b96:	465b      	mov	r3, fp
 8019b98:	4622      	mov	r2, r4
 8019b9a:	4629      	mov	r1, r5
 8019b9c:	4638      	mov	r0, r7
 8019b9e:	f7ff ff6b 	bl	8019a78 <__ssputs_r>
 8019ba2:	3001      	adds	r0, #1
 8019ba4:	f000 80a7 	beq.w	8019cf6 <_svfiprintf_r+0x1c6>
 8019ba8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019baa:	445a      	add	r2, fp
 8019bac:	9209      	str	r2, [sp, #36]	@ 0x24
 8019bae:	f89a 3000 	ldrb.w	r3, [sl]
 8019bb2:	2b00      	cmp	r3, #0
 8019bb4:	f000 809f 	beq.w	8019cf6 <_svfiprintf_r+0x1c6>
 8019bb8:	2300      	movs	r3, #0
 8019bba:	f04f 32ff 	mov.w	r2, #4294967295
 8019bbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019bc2:	f10a 0a01 	add.w	sl, sl, #1
 8019bc6:	9304      	str	r3, [sp, #16]
 8019bc8:	9307      	str	r3, [sp, #28]
 8019bca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019bce:	931a      	str	r3, [sp, #104]	@ 0x68
 8019bd0:	4654      	mov	r4, sl
 8019bd2:	2205      	movs	r2, #5
 8019bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019bd8:	484e      	ldr	r0, [pc, #312]	@ (8019d14 <_svfiprintf_r+0x1e4>)
 8019bda:	f7e6 fb99 	bl	8000310 <memchr>
 8019bde:	9a04      	ldr	r2, [sp, #16]
 8019be0:	b9d8      	cbnz	r0, 8019c1a <_svfiprintf_r+0xea>
 8019be2:	06d0      	lsls	r0, r2, #27
 8019be4:	bf44      	itt	mi
 8019be6:	2320      	movmi	r3, #32
 8019be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019bec:	0711      	lsls	r1, r2, #28
 8019bee:	bf44      	itt	mi
 8019bf0:	232b      	movmi	r3, #43	@ 0x2b
 8019bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019bf6:	f89a 3000 	ldrb.w	r3, [sl]
 8019bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8019bfc:	d015      	beq.n	8019c2a <_svfiprintf_r+0xfa>
 8019bfe:	9a07      	ldr	r2, [sp, #28]
 8019c00:	4654      	mov	r4, sl
 8019c02:	2000      	movs	r0, #0
 8019c04:	f04f 0c0a 	mov.w	ip, #10
 8019c08:	4621      	mov	r1, r4
 8019c0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019c0e:	3b30      	subs	r3, #48	@ 0x30
 8019c10:	2b09      	cmp	r3, #9
 8019c12:	d94b      	bls.n	8019cac <_svfiprintf_r+0x17c>
 8019c14:	b1b0      	cbz	r0, 8019c44 <_svfiprintf_r+0x114>
 8019c16:	9207      	str	r2, [sp, #28]
 8019c18:	e014      	b.n	8019c44 <_svfiprintf_r+0x114>
 8019c1a:	eba0 0308 	sub.w	r3, r0, r8
 8019c1e:	fa09 f303 	lsl.w	r3, r9, r3
 8019c22:	4313      	orrs	r3, r2
 8019c24:	9304      	str	r3, [sp, #16]
 8019c26:	46a2      	mov	sl, r4
 8019c28:	e7d2      	b.n	8019bd0 <_svfiprintf_r+0xa0>
 8019c2a:	9b03      	ldr	r3, [sp, #12]
 8019c2c:	1d19      	adds	r1, r3, #4
 8019c2e:	681b      	ldr	r3, [r3, #0]
 8019c30:	9103      	str	r1, [sp, #12]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	bfbb      	ittet	lt
 8019c36:	425b      	neglt	r3, r3
 8019c38:	f042 0202 	orrlt.w	r2, r2, #2
 8019c3c:	9307      	strge	r3, [sp, #28]
 8019c3e:	9307      	strlt	r3, [sp, #28]
 8019c40:	bfb8      	it	lt
 8019c42:	9204      	strlt	r2, [sp, #16]
 8019c44:	7823      	ldrb	r3, [r4, #0]
 8019c46:	2b2e      	cmp	r3, #46	@ 0x2e
 8019c48:	d10a      	bne.n	8019c60 <_svfiprintf_r+0x130>
 8019c4a:	7863      	ldrb	r3, [r4, #1]
 8019c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8019c4e:	d132      	bne.n	8019cb6 <_svfiprintf_r+0x186>
 8019c50:	9b03      	ldr	r3, [sp, #12]
 8019c52:	1d1a      	adds	r2, r3, #4
 8019c54:	681b      	ldr	r3, [r3, #0]
 8019c56:	9203      	str	r2, [sp, #12]
 8019c58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019c5c:	3402      	adds	r4, #2
 8019c5e:	9305      	str	r3, [sp, #20]
 8019c60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019d24 <_svfiprintf_r+0x1f4>
 8019c64:	7821      	ldrb	r1, [r4, #0]
 8019c66:	2203      	movs	r2, #3
 8019c68:	4650      	mov	r0, sl
 8019c6a:	f7e6 fb51 	bl	8000310 <memchr>
 8019c6e:	b138      	cbz	r0, 8019c80 <_svfiprintf_r+0x150>
 8019c70:	9b04      	ldr	r3, [sp, #16]
 8019c72:	eba0 000a 	sub.w	r0, r0, sl
 8019c76:	2240      	movs	r2, #64	@ 0x40
 8019c78:	4082      	lsls	r2, r0
 8019c7a:	4313      	orrs	r3, r2
 8019c7c:	3401      	adds	r4, #1
 8019c7e:	9304      	str	r3, [sp, #16]
 8019c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c84:	4824      	ldr	r0, [pc, #144]	@ (8019d18 <_svfiprintf_r+0x1e8>)
 8019c86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019c8a:	2206      	movs	r2, #6
 8019c8c:	f7e6 fb40 	bl	8000310 <memchr>
 8019c90:	2800      	cmp	r0, #0
 8019c92:	d036      	beq.n	8019d02 <_svfiprintf_r+0x1d2>
 8019c94:	4b21      	ldr	r3, [pc, #132]	@ (8019d1c <_svfiprintf_r+0x1ec>)
 8019c96:	bb1b      	cbnz	r3, 8019ce0 <_svfiprintf_r+0x1b0>
 8019c98:	9b03      	ldr	r3, [sp, #12]
 8019c9a:	3307      	adds	r3, #7
 8019c9c:	f023 0307 	bic.w	r3, r3, #7
 8019ca0:	3308      	adds	r3, #8
 8019ca2:	9303      	str	r3, [sp, #12]
 8019ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ca6:	4433      	add	r3, r6
 8019ca8:	9309      	str	r3, [sp, #36]	@ 0x24
 8019caa:	e76a      	b.n	8019b82 <_svfiprintf_r+0x52>
 8019cac:	fb0c 3202 	mla	r2, ip, r2, r3
 8019cb0:	460c      	mov	r4, r1
 8019cb2:	2001      	movs	r0, #1
 8019cb4:	e7a8      	b.n	8019c08 <_svfiprintf_r+0xd8>
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	3401      	adds	r4, #1
 8019cba:	9305      	str	r3, [sp, #20]
 8019cbc:	4619      	mov	r1, r3
 8019cbe:	f04f 0c0a 	mov.w	ip, #10
 8019cc2:	4620      	mov	r0, r4
 8019cc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019cc8:	3a30      	subs	r2, #48	@ 0x30
 8019cca:	2a09      	cmp	r2, #9
 8019ccc:	d903      	bls.n	8019cd6 <_svfiprintf_r+0x1a6>
 8019cce:	2b00      	cmp	r3, #0
 8019cd0:	d0c6      	beq.n	8019c60 <_svfiprintf_r+0x130>
 8019cd2:	9105      	str	r1, [sp, #20]
 8019cd4:	e7c4      	b.n	8019c60 <_svfiprintf_r+0x130>
 8019cd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8019cda:	4604      	mov	r4, r0
 8019cdc:	2301      	movs	r3, #1
 8019cde:	e7f0      	b.n	8019cc2 <_svfiprintf_r+0x192>
 8019ce0:	ab03      	add	r3, sp, #12
 8019ce2:	9300      	str	r3, [sp, #0]
 8019ce4:	462a      	mov	r2, r5
 8019ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8019d20 <_svfiprintf_r+0x1f0>)
 8019ce8:	a904      	add	r1, sp, #16
 8019cea:	4638      	mov	r0, r7
 8019cec:	f7fd fd2c 	bl	8017748 <_printf_float>
 8019cf0:	1c42      	adds	r2, r0, #1
 8019cf2:	4606      	mov	r6, r0
 8019cf4:	d1d6      	bne.n	8019ca4 <_svfiprintf_r+0x174>
 8019cf6:	89ab      	ldrh	r3, [r5, #12]
 8019cf8:	065b      	lsls	r3, r3, #25
 8019cfa:	f53f af2d 	bmi.w	8019b58 <_svfiprintf_r+0x28>
 8019cfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019d00:	e72c      	b.n	8019b5c <_svfiprintf_r+0x2c>
 8019d02:	ab03      	add	r3, sp, #12
 8019d04:	9300      	str	r3, [sp, #0]
 8019d06:	462a      	mov	r2, r5
 8019d08:	4b05      	ldr	r3, [pc, #20]	@ (8019d20 <_svfiprintf_r+0x1f0>)
 8019d0a:	a904      	add	r1, sp, #16
 8019d0c:	4638      	mov	r0, r7
 8019d0e:	f7fd ffa3 	bl	8017c58 <_printf_i>
 8019d12:	e7ed      	b.n	8019cf0 <_svfiprintf_r+0x1c0>
 8019d14:	0801b788 	.word	0x0801b788
 8019d18:	0801b792 	.word	0x0801b792
 8019d1c:	08017749 	.word	0x08017749
 8019d20:	08019a79 	.word	0x08019a79
 8019d24:	0801b78e 	.word	0x0801b78e

08019d28 <_sungetc_r>:
 8019d28:	b538      	push	{r3, r4, r5, lr}
 8019d2a:	1c4b      	adds	r3, r1, #1
 8019d2c:	4614      	mov	r4, r2
 8019d2e:	d103      	bne.n	8019d38 <_sungetc_r+0x10>
 8019d30:	f04f 35ff 	mov.w	r5, #4294967295
 8019d34:	4628      	mov	r0, r5
 8019d36:	bd38      	pop	{r3, r4, r5, pc}
 8019d38:	8993      	ldrh	r3, [r2, #12]
 8019d3a:	f023 0320 	bic.w	r3, r3, #32
 8019d3e:	8193      	strh	r3, [r2, #12]
 8019d40:	6853      	ldr	r3, [r2, #4]
 8019d42:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8019d44:	b2cd      	uxtb	r5, r1
 8019d46:	b18a      	cbz	r2, 8019d6c <_sungetc_r+0x44>
 8019d48:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8019d4a:	429a      	cmp	r2, r3
 8019d4c:	dd08      	ble.n	8019d60 <_sungetc_r+0x38>
 8019d4e:	6823      	ldr	r3, [r4, #0]
 8019d50:	1e5a      	subs	r2, r3, #1
 8019d52:	6022      	str	r2, [r4, #0]
 8019d54:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019d58:	6863      	ldr	r3, [r4, #4]
 8019d5a:	3301      	adds	r3, #1
 8019d5c:	6063      	str	r3, [r4, #4]
 8019d5e:	e7e9      	b.n	8019d34 <_sungetc_r+0xc>
 8019d60:	4621      	mov	r1, r4
 8019d62:	f000 fd84 	bl	801a86e <__submore>
 8019d66:	2800      	cmp	r0, #0
 8019d68:	d0f1      	beq.n	8019d4e <_sungetc_r+0x26>
 8019d6a:	e7e1      	b.n	8019d30 <_sungetc_r+0x8>
 8019d6c:	6921      	ldr	r1, [r4, #16]
 8019d6e:	6822      	ldr	r2, [r4, #0]
 8019d70:	b141      	cbz	r1, 8019d84 <_sungetc_r+0x5c>
 8019d72:	4291      	cmp	r1, r2
 8019d74:	d206      	bcs.n	8019d84 <_sungetc_r+0x5c>
 8019d76:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8019d7a:	42a9      	cmp	r1, r5
 8019d7c:	d102      	bne.n	8019d84 <_sungetc_r+0x5c>
 8019d7e:	3a01      	subs	r2, #1
 8019d80:	6022      	str	r2, [r4, #0]
 8019d82:	e7ea      	b.n	8019d5a <_sungetc_r+0x32>
 8019d84:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8019d88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019d8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8019d8e:	2303      	movs	r3, #3
 8019d90:	63a3      	str	r3, [r4, #56]	@ 0x38
 8019d92:	4623      	mov	r3, r4
 8019d94:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019d98:	6023      	str	r3, [r4, #0]
 8019d9a:	2301      	movs	r3, #1
 8019d9c:	e7de      	b.n	8019d5c <_sungetc_r+0x34>

08019d9e <__ssrefill_r>:
 8019d9e:	b510      	push	{r4, lr}
 8019da0:	460c      	mov	r4, r1
 8019da2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8019da4:	b169      	cbz	r1, 8019dc2 <__ssrefill_r+0x24>
 8019da6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019daa:	4299      	cmp	r1, r3
 8019dac:	d001      	beq.n	8019db2 <__ssrefill_r+0x14>
 8019dae:	f7ff f9e1 	bl	8019174 <_free_r>
 8019db2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019db4:	6063      	str	r3, [r4, #4]
 8019db6:	2000      	movs	r0, #0
 8019db8:	6360      	str	r0, [r4, #52]	@ 0x34
 8019dba:	b113      	cbz	r3, 8019dc2 <__ssrefill_r+0x24>
 8019dbc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8019dbe:	6023      	str	r3, [r4, #0]
 8019dc0:	bd10      	pop	{r4, pc}
 8019dc2:	6923      	ldr	r3, [r4, #16]
 8019dc4:	6023      	str	r3, [r4, #0]
 8019dc6:	2300      	movs	r3, #0
 8019dc8:	6063      	str	r3, [r4, #4]
 8019dca:	89a3      	ldrh	r3, [r4, #12]
 8019dcc:	f043 0320 	orr.w	r3, r3, #32
 8019dd0:	81a3      	strh	r3, [r4, #12]
 8019dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8019dd6:	e7f3      	b.n	8019dc0 <__ssrefill_r+0x22>

08019dd8 <__ssvfiscanf_r>:
 8019dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ddc:	460c      	mov	r4, r1
 8019dde:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8019de2:	2100      	movs	r1, #0
 8019de4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8019de8:	49a5      	ldr	r1, [pc, #660]	@ (801a080 <__ssvfiscanf_r+0x2a8>)
 8019dea:	91a0      	str	r1, [sp, #640]	@ 0x280
 8019dec:	f10d 0804 	add.w	r8, sp, #4
 8019df0:	49a4      	ldr	r1, [pc, #656]	@ (801a084 <__ssvfiscanf_r+0x2ac>)
 8019df2:	4fa5      	ldr	r7, [pc, #660]	@ (801a088 <__ssvfiscanf_r+0x2b0>)
 8019df4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8019df8:	4606      	mov	r6, r0
 8019dfa:	91a1      	str	r1, [sp, #644]	@ 0x284
 8019dfc:	9300      	str	r3, [sp, #0]
 8019dfe:	7813      	ldrb	r3, [r2, #0]
 8019e00:	2b00      	cmp	r3, #0
 8019e02:	f000 8158 	beq.w	801a0b6 <__ssvfiscanf_r+0x2de>
 8019e06:	5cf9      	ldrb	r1, [r7, r3]
 8019e08:	f011 0108 	ands.w	r1, r1, #8
 8019e0c:	f102 0501 	add.w	r5, r2, #1
 8019e10:	d019      	beq.n	8019e46 <__ssvfiscanf_r+0x6e>
 8019e12:	6863      	ldr	r3, [r4, #4]
 8019e14:	2b00      	cmp	r3, #0
 8019e16:	dd0f      	ble.n	8019e38 <__ssvfiscanf_r+0x60>
 8019e18:	6823      	ldr	r3, [r4, #0]
 8019e1a:	781a      	ldrb	r2, [r3, #0]
 8019e1c:	5cba      	ldrb	r2, [r7, r2]
 8019e1e:	0712      	lsls	r2, r2, #28
 8019e20:	d401      	bmi.n	8019e26 <__ssvfiscanf_r+0x4e>
 8019e22:	462a      	mov	r2, r5
 8019e24:	e7eb      	b.n	8019dfe <__ssvfiscanf_r+0x26>
 8019e26:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8019e28:	3201      	adds	r2, #1
 8019e2a:	9245      	str	r2, [sp, #276]	@ 0x114
 8019e2c:	6862      	ldr	r2, [r4, #4]
 8019e2e:	3301      	adds	r3, #1
 8019e30:	3a01      	subs	r2, #1
 8019e32:	6062      	str	r2, [r4, #4]
 8019e34:	6023      	str	r3, [r4, #0]
 8019e36:	e7ec      	b.n	8019e12 <__ssvfiscanf_r+0x3a>
 8019e38:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019e3a:	4621      	mov	r1, r4
 8019e3c:	4630      	mov	r0, r6
 8019e3e:	4798      	blx	r3
 8019e40:	2800      	cmp	r0, #0
 8019e42:	d0e9      	beq.n	8019e18 <__ssvfiscanf_r+0x40>
 8019e44:	e7ed      	b.n	8019e22 <__ssvfiscanf_r+0x4a>
 8019e46:	2b25      	cmp	r3, #37	@ 0x25
 8019e48:	d012      	beq.n	8019e70 <__ssvfiscanf_r+0x98>
 8019e4a:	4699      	mov	r9, r3
 8019e4c:	6863      	ldr	r3, [r4, #4]
 8019e4e:	2b00      	cmp	r3, #0
 8019e50:	f340 8093 	ble.w	8019f7a <__ssvfiscanf_r+0x1a2>
 8019e54:	6822      	ldr	r2, [r4, #0]
 8019e56:	7813      	ldrb	r3, [r2, #0]
 8019e58:	454b      	cmp	r3, r9
 8019e5a:	f040 812c 	bne.w	801a0b6 <__ssvfiscanf_r+0x2de>
 8019e5e:	6863      	ldr	r3, [r4, #4]
 8019e60:	3b01      	subs	r3, #1
 8019e62:	6063      	str	r3, [r4, #4]
 8019e64:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8019e66:	3201      	adds	r2, #1
 8019e68:	3301      	adds	r3, #1
 8019e6a:	6022      	str	r2, [r4, #0]
 8019e6c:	9345      	str	r3, [sp, #276]	@ 0x114
 8019e6e:	e7d8      	b.n	8019e22 <__ssvfiscanf_r+0x4a>
 8019e70:	9141      	str	r1, [sp, #260]	@ 0x104
 8019e72:	9143      	str	r1, [sp, #268]	@ 0x10c
 8019e74:	7853      	ldrb	r3, [r2, #1]
 8019e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e78:	bf02      	ittt	eq
 8019e7a:	2310      	moveq	r3, #16
 8019e7c:	1c95      	addeq	r5, r2, #2
 8019e7e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8019e80:	220a      	movs	r2, #10
 8019e82:	46a9      	mov	r9, r5
 8019e84:	f819 1b01 	ldrb.w	r1, [r9], #1
 8019e88:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8019e8c:	2b09      	cmp	r3, #9
 8019e8e:	d91e      	bls.n	8019ece <__ssvfiscanf_r+0xf6>
 8019e90:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 801a08c <__ssvfiscanf_r+0x2b4>
 8019e94:	2203      	movs	r2, #3
 8019e96:	4650      	mov	r0, sl
 8019e98:	f7e6 fa3a 	bl	8000310 <memchr>
 8019e9c:	b138      	cbz	r0, 8019eae <__ssvfiscanf_r+0xd6>
 8019e9e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019ea0:	eba0 000a 	sub.w	r0, r0, sl
 8019ea4:	2301      	movs	r3, #1
 8019ea6:	4083      	lsls	r3, r0
 8019ea8:	4313      	orrs	r3, r2
 8019eaa:	9341      	str	r3, [sp, #260]	@ 0x104
 8019eac:	464d      	mov	r5, r9
 8019eae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019eb2:	2b78      	cmp	r3, #120	@ 0x78
 8019eb4:	d806      	bhi.n	8019ec4 <__ssvfiscanf_r+0xec>
 8019eb6:	2b57      	cmp	r3, #87	@ 0x57
 8019eb8:	d810      	bhi.n	8019edc <__ssvfiscanf_r+0x104>
 8019eba:	2b25      	cmp	r3, #37	@ 0x25
 8019ebc:	d0c5      	beq.n	8019e4a <__ssvfiscanf_r+0x72>
 8019ebe:	d857      	bhi.n	8019f70 <__ssvfiscanf_r+0x198>
 8019ec0:	2b00      	cmp	r3, #0
 8019ec2:	d065      	beq.n	8019f90 <__ssvfiscanf_r+0x1b8>
 8019ec4:	2303      	movs	r3, #3
 8019ec6:	9347      	str	r3, [sp, #284]	@ 0x11c
 8019ec8:	230a      	movs	r3, #10
 8019eca:	9342      	str	r3, [sp, #264]	@ 0x108
 8019ecc:	e078      	b.n	8019fc0 <__ssvfiscanf_r+0x1e8>
 8019ece:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8019ed0:	fb02 1103 	mla	r1, r2, r3, r1
 8019ed4:	3930      	subs	r1, #48	@ 0x30
 8019ed6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8019ed8:	464d      	mov	r5, r9
 8019eda:	e7d2      	b.n	8019e82 <__ssvfiscanf_r+0xaa>
 8019edc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8019ee0:	2a20      	cmp	r2, #32
 8019ee2:	d8ef      	bhi.n	8019ec4 <__ssvfiscanf_r+0xec>
 8019ee4:	a101      	add	r1, pc, #4	@ (adr r1, 8019eec <__ssvfiscanf_r+0x114>)
 8019ee6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8019eea:	bf00      	nop
 8019eec:	08019f9f 	.word	0x08019f9f
 8019ef0:	08019ec5 	.word	0x08019ec5
 8019ef4:	08019ec5 	.word	0x08019ec5
 8019ef8:	08019ff9 	.word	0x08019ff9
 8019efc:	08019ec5 	.word	0x08019ec5
 8019f00:	08019ec5 	.word	0x08019ec5
 8019f04:	08019ec5 	.word	0x08019ec5
 8019f08:	08019ec5 	.word	0x08019ec5
 8019f0c:	08019ec5 	.word	0x08019ec5
 8019f10:	08019ec5 	.word	0x08019ec5
 8019f14:	08019ec5 	.word	0x08019ec5
 8019f18:	0801a00f 	.word	0x0801a00f
 8019f1c:	08019ff5 	.word	0x08019ff5
 8019f20:	08019f77 	.word	0x08019f77
 8019f24:	08019f77 	.word	0x08019f77
 8019f28:	08019f77 	.word	0x08019f77
 8019f2c:	08019ec5 	.word	0x08019ec5
 8019f30:	08019fb1 	.word	0x08019fb1
 8019f34:	08019ec5 	.word	0x08019ec5
 8019f38:	08019ec5 	.word	0x08019ec5
 8019f3c:	08019ec5 	.word	0x08019ec5
 8019f40:	08019ec5 	.word	0x08019ec5
 8019f44:	0801a01f 	.word	0x0801a01f
 8019f48:	08019fb9 	.word	0x08019fb9
 8019f4c:	08019f97 	.word	0x08019f97
 8019f50:	08019ec5 	.word	0x08019ec5
 8019f54:	08019ec5 	.word	0x08019ec5
 8019f58:	0801a01b 	.word	0x0801a01b
 8019f5c:	08019ec5 	.word	0x08019ec5
 8019f60:	08019ff5 	.word	0x08019ff5
 8019f64:	08019ec5 	.word	0x08019ec5
 8019f68:	08019ec5 	.word	0x08019ec5
 8019f6c:	08019f9f 	.word	0x08019f9f
 8019f70:	3b45      	subs	r3, #69	@ 0x45
 8019f72:	2b02      	cmp	r3, #2
 8019f74:	d8a6      	bhi.n	8019ec4 <__ssvfiscanf_r+0xec>
 8019f76:	2305      	movs	r3, #5
 8019f78:	e021      	b.n	8019fbe <__ssvfiscanf_r+0x1e6>
 8019f7a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019f7c:	4621      	mov	r1, r4
 8019f7e:	4630      	mov	r0, r6
 8019f80:	4798      	blx	r3
 8019f82:	2800      	cmp	r0, #0
 8019f84:	f43f af66 	beq.w	8019e54 <__ssvfiscanf_r+0x7c>
 8019f88:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8019f8a:	2800      	cmp	r0, #0
 8019f8c:	f040 808b 	bne.w	801a0a6 <__ssvfiscanf_r+0x2ce>
 8019f90:	f04f 30ff 	mov.w	r0, #4294967295
 8019f94:	e08b      	b.n	801a0ae <__ssvfiscanf_r+0x2d6>
 8019f96:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019f98:	f042 0220 	orr.w	r2, r2, #32
 8019f9c:	9241      	str	r2, [sp, #260]	@ 0x104
 8019f9e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019fa4:	9241      	str	r2, [sp, #260]	@ 0x104
 8019fa6:	2210      	movs	r2, #16
 8019fa8:	2b6e      	cmp	r3, #110	@ 0x6e
 8019faa:	9242      	str	r2, [sp, #264]	@ 0x108
 8019fac:	d902      	bls.n	8019fb4 <__ssvfiscanf_r+0x1dc>
 8019fae:	e005      	b.n	8019fbc <__ssvfiscanf_r+0x1e4>
 8019fb0:	2300      	movs	r3, #0
 8019fb2:	9342      	str	r3, [sp, #264]	@ 0x108
 8019fb4:	2303      	movs	r3, #3
 8019fb6:	e002      	b.n	8019fbe <__ssvfiscanf_r+0x1e6>
 8019fb8:	2308      	movs	r3, #8
 8019fba:	9342      	str	r3, [sp, #264]	@ 0x108
 8019fbc:	2304      	movs	r3, #4
 8019fbe:	9347      	str	r3, [sp, #284]	@ 0x11c
 8019fc0:	6863      	ldr	r3, [r4, #4]
 8019fc2:	2b00      	cmp	r3, #0
 8019fc4:	dd39      	ble.n	801a03a <__ssvfiscanf_r+0x262>
 8019fc6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8019fc8:	0659      	lsls	r1, r3, #25
 8019fca:	d404      	bmi.n	8019fd6 <__ssvfiscanf_r+0x1fe>
 8019fcc:	6823      	ldr	r3, [r4, #0]
 8019fce:	781a      	ldrb	r2, [r3, #0]
 8019fd0:	5cba      	ldrb	r2, [r7, r2]
 8019fd2:	0712      	lsls	r2, r2, #28
 8019fd4:	d438      	bmi.n	801a048 <__ssvfiscanf_r+0x270>
 8019fd6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8019fd8:	2b02      	cmp	r3, #2
 8019fda:	dc47      	bgt.n	801a06c <__ssvfiscanf_r+0x294>
 8019fdc:	466b      	mov	r3, sp
 8019fde:	4622      	mov	r2, r4
 8019fe0:	a941      	add	r1, sp, #260	@ 0x104
 8019fe2:	4630      	mov	r0, r6
 8019fe4:	f000 f9ae 	bl	801a344 <_scanf_chars>
 8019fe8:	2801      	cmp	r0, #1
 8019fea:	d064      	beq.n	801a0b6 <__ssvfiscanf_r+0x2de>
 8019fec:	2802      	cmp	r0, #2
 8019fee:	f47f af18 	bne.w	8019e22 <__ssvfiscanf_r+0x4a>
 8019ff2:	e7c9      	b.n	8019f88 <__ssvfiscanf_r+0x1b0>
 8019ff4:	220a      	movs	r2, #10
 8019ff6:	e7d7      	b.n	8019fa8 <__ssvfiscanf_r+0x1d0>
 8019ff8:	4629      	mov	r1, r5
 8019ffa:	4640      	mov	r0, r8
 8019ffc:	f000 fbfe 	bl	801a7fc <__sccl>
 801a000:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801a002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a006:	9341      	str	r3, [sp, #260]	@ 0x104
 801a008:	4605      	mov	r5, r0
 801a00a:	2301      	movs	r3, #1
 801a00c:	e7d7      	b.n	8019fbe <__ssvfiscanf_r+0x1e6>
 801a00e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801a010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a014:	9341      	str	r3, [sp, #260]	@ 0x104
 801a016:	2300      	movs	r3, #0
 801a018:	e7d1      	b.n	8019fbe <__ssvfiscanf_r+0x1e6>
 801a01a:	2302      	movs	r3, #2
 801a01c:	e7cf      	b.n	8019fbe <__ssvfiscanf_r+0x1e6>
 801a01e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801a020:	06c3      	lsls	r3, r0, #27
 801a022:	f53f aefe 	bmi.w	8019e22 <__ssvfiscanf_r+0x4a>
 801a026:	9b00      	ldr	r3, [sp, #0]
 801a028:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801a02a:	1d19      	adds	r1, r3, #4
 801a02c:	9100      	str	r1, [sp, #0]
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	07c0      	lsls	r0, r0, #31
 801a032:	bf4c      	ite	mi
 801a034:	801a      	strhmi	r2, [r3, #0]
 801a036:	601a      	strpl	r2, [r3, #0]
 801a038:	e6f3      	b.n	8019e22 <__ssvfiscanf_r+0x4a>
 801a03a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801a03c:	4621      	mov	r1, r4
 801a03e:	4630      	mov	r0, r6
 801a040:	4798      	blx	r3
 801a042:	2800      	cmp	r0, #0
 801a044:	d0bf      	beq.n	8019fc6 <__ssvfiscanf_r+0x1ee>
 801a046:	e79f      	b.n	8019f88 <__ssvfiscanf_r+0x1b0>
 801a048:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801a04a:	3201      	adds	r2, #1
 801a04c:	9245      	str	r2, [sp, #276]	@ 0x114
 801a04e:	6862      	ldr	r2, [r4, #4]
 801a050:	3a01      	subs	r2, #1
 801a052:	2a00      	cmp	r2, #0
 801a054:	6062      	str	r2, [r4, #4]
 801a056:	dd02      	ble.n	801a05e <__ssvfiscanf_r+0x286>
 801a058:	3301      	adds	r3, #1
 801a05a:	6023      	str	r3, [r4, #0]
 801a05c:	e7b6      	b.n	8019fcc <__ssvfiscanf_r+0x1f4>
 801a05e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801a060:	4621      	mov	r1, r4
 801a062:	4630      	mov	r0, r6
 801a064:	4798      	blx	r3
 801a066:	2800      	cmp	r0, #0
 801a068:	d0b0      	beq.n	8019fcc <__ssvfiscanf_r+0x1f4>
 801a06a:	e78d      	b.n	8019f88 <__ssvfiscanf_r+0x1b0>
 801a06c:	2b04      	cmp	r3, #4
 801a06e:	dc0f      	bgt.n	801a090 <__ssvfiscanf_r+0x2b8>
 801a070:	466b      	mov	r3, sp
 801a072:	4622      	mov	r2, r4
 801a074:	a941      	add	r1, sp, #260	@ 0x104
 801a076:	4630      	mov	r0, r6
 801a078:	f000 f9be 	bl	801a3f8 <_scanf_i>
 801a07c:	e7b4      	b.n	8019fe8 <__ssvfiscanf_r+0x210>
 801a07e:	bf00      	nop
 801a080:	08019d29 	.word	0x08019d29
 801a084:	08019d9f 	.word	0x08019d9f
 801a088:	0801b474 	.word	0x0801b474
 801a08c:	0801b78e 	.word	0x0801b78e
 801a090:	4b0a      	ldr	r3, [pc, #40]	@ (801a0bc <__ssvfiscanf_r+0x2e4>)
 801a092:	2b00      	cmp	r3, #0
 801a094:	f43f aec5 	beq.w	8019e22 <__ssvfiscanf_r+0x4a>
 801a098:	466b      	mov	r3, sp
 801a09a:	4622      	mov	r2, r4
 801a09c:	a941      	add	r1, sp, #260	@ 0x104
 801a09e:	4630      	mov	r0, r6
 801a0a0:	f3af 8000 	nop.w
 801a0a4:	e7a0      	b.n	8019fe8 <__ssvfiscanf_r+0x210>
 801a0a6:	89a3      	ldrh	r3, [r4, #12]
 801a0a8:	065b      	lsls	r3, r3, #25
 801a0aa:	f53f af71 	bmi.w	8019f90 <__ssvfiscanf_r+0x1b8>
 801a0ae:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 801a0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a0b6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801a0b8:	e7f9      	b.n	801a0ae <__ssvfiscanf_r+0x2d6>
 801a0ba:	bf00      	nop
 801a0bc:	00000000 	.word	0x00000000

0801a0c0 <__sfputc_r>:
 801a0c0:	6893      	ldr	r3, [r2, #8]
 801a0c2:	3b01      	subs	r3, #1
 801a0c4:	2b00      	cmp	r3, #0
 801a0c6:	b410      	push	{r4}
 801a0c8:	6093      	str	r3, [r2, #8]
 801a0ca:	da08      	bge.n	801a0de <__sfputc_r+0x1e>
 801a0cc:	6994      	ldr	r4, [r2, #24]
 801a0ce:	42a3      	cmp	r3, r4
 801a0d0:	db01      	blt.n	801a0d6 <__sfputc_r+0x16>
 801a0d2:	290a      	cmp	r1, #10
 801a0d4:	d103      	bne.n	801a0de <__sfputc_r+0x1e>
 801a0d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a0da:	f7fe b8b2 	b.w	8018242 <__swbuf_r>
 801a0de:	6813      	ldr	r3, [r2, #0]
 801a0e0:	1c58      	adds	r0, r3, #1
 801a0e2:	6010      	str	r0, [r2, #0]
 801a0e4:	7019      	strb	r1, [r3, #0]
 801a0e6:	4608      	mov	r0, r1
 801a0e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a0ec:	4770      	bx	lr

0801a0ee <__sfputs_r>:
 801a0ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0f0:	4606      	mov	r6, r0
 801a0f2:	460f      	mov	r7, r1
 801a0f4:	4614      	mov	r4, r2
 801a0f6:	18d5      	adds	r5, r2, r3
 801a0f8:	42ac      	cmp	r4, r5
 801a0fa:	d101      	bne.n	801a100 <__sfputs_r+0x12>
 801a0fc:	2000      	movs	r0, #0
 801a0fe:	e007      	b.n	801a110 <__sfputs_r+0x22>
 801a100:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a104:	463a      	mov	r2, r7
 801a106:	4630      	mov	r0, r6
 801a108:	f7ff ffda 	bl	801a0c0 <__sfputc_r>
 801a10c:	1c43      	adds	r3, r0, #1
 801a10e:	d1f3      	bne.n	801a0f8 <__sfputs_r+0xa>
 801a110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a114 <_vfiprintf_r>:
 801a114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a118:	460d      	mov	r5, r1
 801a11a:	b09d      	sub	sp, #116	@ 0x74
 801a11c:	4614      	mov	r4, r2
 801a11e:	4698      	mov	r8, r3
 801a120:	4606      	mov	r6, r0
 801a122:	b118      	cbz	r0, 801a12c <_vfiprintf_r+0x18>
 801a124:	6a03      	ldr	r3, [r0, #32]
 801a126:	b90b      	cbnz	r3, 801a12c <_vfiprintf_r+0x18>
 801a128:	f7fd ff42 	bl	8017fb0 <__sinit>
 801a12c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a12e:	07d9      	lsls	r1, r3, #31
 801a130:	d405      	bmi.n	801a13e <_vfiprintf_r+0x2a>
 801a132:	89ab      	ldrh	r3, [r5, #12]
 801a134:	059a      	lsls	r2, r3, #22
 801a136:	d402      	bmi.n	801a13e <_vfiprintf_r+0x2a>
 801a138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a13a:	f7fe fa2c 	bl	8018596 <__retarget_lock_acquire_recursive>
 801a13e:	89ab      	ldrh	r3, [r5, #12]
 801a140:	071b      	lsls	r3, r3, #28
 801a142:	d501      	bpl.n	801a148 <_vfiprintf_r+0x34>
 801a144:	692b      	ldr	r3, [r5, #16]
 801a146:	b99b      	cbnz	r3, 801a170 <_vfiprintf_r+0x5c>
 801a148:	4629      	mov	r1, r5
 801a14a:	4630      	mov	r0, r6
 801a14c:	f7fe f8b8 	bl	80182c0 <__swsetup_r>
 801a150:	b170      	cbz	r0, 801a170 <_vfiprintf_r+0x5c>
 801a152:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a154:	07dc      	lsls	r4, r3, #31
 801a156:	d504      	bpl.n	801a162 <_vfiprintf_r+0x4e>
 801a158:	f04f 30ff 	mov.w	r0, #4294967295
 801a15c:	b01d      	add	sp, #116	@ 0x74
 801a15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a162:	89ab      	ldrh	r3, [r5, #12]
 801a164:	0598      	lsls	r0, r3, #22
 801a166:	d4f7      	bmi.n	801a158 <_vfiprintf_r+0x44>
 801a168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a16a:	f7fe fa15 	bl	8018598 <__retarget_lock_release_recursive>
 801a16e:	e7f3      	b.n	801a158 <_vfiprintf_r+0x44>
 801a170:	2300      	movs	r3, #0
 801a172:	9309      	str	r3, [sp, #36]	@ 0x24
 801a174:	2320      	movs	r3, #32
 801a176:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a17a:	f8cd 800c 	str.w	r8, [sp, #12]
 801a17e:	2330      	movs	r3, #48	@ 0x30
 801a180:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a330 <_vfiprintf_r+0x21c>
 801a184:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a188:	f04f 0901 	mov.w	r9, #1
 801a18c:	4623      	mov	r3, r4
 801a18e:	469a      	mov	sl, r3
 801a190:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a194:	b10a      	cbz	r2, 801a19a <_vfiprintf_r+0x86>
 801a196:	2a25      	cmp	r2, #37	@ 0x25
 801a198:	d1f9      	bne.n	801a18e <_vfiprintf_r+0x7a>
 801a19a:	ebba 0b04 	subs.w	fp, sl, r4
 801a19e:	d00b      	beq.n	801a1b8 <_vfiprintf_r+0xa4>
 801a1a0:	465b      	mov	r3, fp
 801a1a2:	4622      	mov	r2, r4
 801a1a4:	4629      	mov	r1, r5
 801a1a6:	4630      	mov	r0, r6
 801a1a8:	f7ff ffa1 	bl	801a0ee <__sfputs_r>
 801a1ac:	3001      	adds	r0, #1
 801a1ae:	f000 80a7 	beq.w	801a300 <_vfiprintf_r+0x1ec>
 801a1b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a1b4:	445a      	add	r2, fp
 801a1b6:	9209      	str	r2, [sp, #36]	@ 0x24
 801a1b8:	f89a 3000 	ldrb.w	r3, [sl]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	f000 809f 	beq.w	801a300 <_vfiprintf_r+0x1ec>
 801a1c2:	2300      	movs	r3, #0
 801a1c4:	f04f 32ff 	mov.w	r2, #4294967295
 801a1c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a1cc:	f10a 0a01 	add.w	sl, sl, #1
 801a1d0:	9304      	str	r3, [sp, #16]
 801a1d2:	9307      	str	r3, [sp, #28]
 801a1d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a1d8:	931a      	str	r3, [sp, #104]	@ 0x68
 801a1da:	4654      	mov	r4, sl
 801a1dc:	2205      	movs	r2, #5
 801a1de:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a1e2:	4853      	ldr	r0, [pc, #332]	@ (801a330 <_vfiprintf_r+0x21c>)
 801a1e4:	f7e6 f894 	bl	8000310 <memchr>
 801a1e8:	9a04      	ldr	r2, [sp, #16]
 801a1ea:	b9d8      	cbnz	r0, 801a224 <_vfiprintf_r+0x110>
 801a1ec:	06d1      	lsls	r1, r2, #27
 801a1ee:	bf44      	itt	mi
 801a1f0:	2320      	movmi	r3, #32
 801a1f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a1f6:	0713      	lsls	r3, r2, #28
 801a1f8:	bf44      	itt	mi
 801a1fa:	232b      	movmi	r3, #43	@ 0x2b
 801a1fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a200:	f89a 3000 	ldrb.w	r3, [sl]
 801a204:	2b2a      	cmp	r3, #42	@ 0x2a
 801a206:	d015      	beq.n	801a234 <_vfiprintf_r+0x120>
 801a208:	9a07      	ldr	r2, [sp, #28]
 801a20a:	4654      	mov	r4, sl
 801a20c:	2000      	movs	r0, #0
 801a20e:	f04f 0c0a 	mov.w	ip, #10
 801a212:	4621      	mov	r1, r4
 801a214:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a218:	3b30      	subs	r3, #48	@ 0x30
 801a21a:	2b09      	cmp	r3, #9
 801a21c:	d94b      	bls.n	801a2b6 <_vfiprintf_r+0x1a2>
 801a21e:	b1b0      	cbz	r0, 801a24e <_vfiprintf_r+0x13a>
 801a220:	9207      	str	r2, [sp, #28]
 801a222:	e014      	b.n	801a24e <_vfiprintf_r+0x13a>
 801a224:	eba0 0308 	sub.w	r3, r0, r8
 801a228:	fa09 f303 	lsl.w	r3, r9, r3
 801a22c:	4313      	orrs	r3, r2
 801a22e:	9304      	str	r3, [sp, #16]
 801a230:	46a2      	mov	sl, r4
 801a232:	e7d2      	b.n	801a1da <_vfiprintf_r+0xc6>
 801a234:	9b03      	ldr	r3, [sp, #12]
 801a236:	1d19      	adds	r1, r3, #4
 801a238:	681b      	ldr	r3, [r3, #0]
 801a23a:	9103      	str	r1, [sp, #12]
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	bfbb      	ittet	lt
 801a240:	425b      	neglt	r3, r3
 801a242:	f042 0202 	orrlt.w	r2, r2, #2
 801a246:	9307      	strge	r3, [sp, #28]
 801a248:	9307      	strlt	r3, [sp, #28]
 801a24a:	bfb8      	it	lt
 801a24c:	9204      	strlt	r2, [sp, #16]
 801a24e:	7823      	ldrb	r3, [r4, #0]
 801a250:	2b2e      	cmp	r3, #46	@ 0x2e
 801a252:	d10a      	bne.n	801a26a <_vfiprintf_r+0x156>
 801a254:	7863      	ldrb	r3, [r4, #1]
 801a256:	2b2a      	cmp	r3, #42	@ 0x2a
 801a258:	d132      	bne.n	801a2c0 <_vfiprintf_r+0x1ac>
 801a25a:	9b03      	ldr	r3, [sp, #12]
 801a25c:	1d1a      	adds	r2, r3, #4
 801a25e:	681b      	ldr	r3, [r3, #0]
 801a260:	9203      	str	r2, [sp, #12]
 801a262:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a266:	3402      	adds	r4, #2
 801a268:	9305      	str	r3, [sp, #20]
 801a26a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a340 <_vfiprintf_r+0x22c>
 801a26e:	7821      	ldrb	r1, [r4, #0]
 801a270:	2203      	movs	r2, #3
 801a272:	4650      	mov	r0, sl
 801a274:	f7e6 f84c 	bl	8000310 <memchr>
 801a278:	b138      	cbz	r0, 801a28a <_vfiprintf_r+0x176>
 801a27a:	9b04      	ldr	r3, [sp, #16]
 801a27c:	eba0 000a 	sub.w	r0, r0, sl
 801a280:	2240      	movs	r2, #64	@ 0x40
 801a282:	4082      	lsls	r2, r0
 801a284:	4313      	orrs	r3, r2
 801a286:	3401      	adds	r4, #1
 801a288:	9304      	str	r3, [sp, #16]
 801a28a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a28e:	4829      	ldr	r0, [pc, #164]	@ (801a334 <_vfiprintf_r+0x220>)
 801a290:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a294:	2206      	movs	r2, #6
 801a296:	f7e6 f83b 	bl	8000310 <memchr>
 801a29a:	2800      	cmp	r0, #0
 801a29c:	d03f      	beq.n	801a31e <_vfiprintf_r+0x20a>
 801a29e:	4b26      	ldr	r3, [pc, #152]	@ (801a338 <_vfiprintf_r+0x224>)
 801a2a0:	bb1b      	cbnz	r3, 801a2ea <_vfiprintf_r+0x1d6>
 801a2a2:	9b03      	ldr	r3, [sp, #12]
 801a2a4:	3307      	adds	r3, #7
 801a2a6:	f023 0307 	bic.w	r3, r3, #7
 801a2aa:	3308      	adds	r3, #8
 801a2ac:	9303      	str	r3, [sp, #12]
 801a2ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a2b0:	443b      	add	r3, r7
 801a2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801a2b4:	e76a      	b.n	801a18c <_vfiprintf_r+0x78>
 801a2b6:	fb0c 3202 	mla	r2, ip, r2, r3
 801a2ba:	460c      	mov	r4, r1
 801a2bc:	2001      	movs	r0, #1
 801a2be:	e7a8      	b.n	801a212 <_vfiprintf_r+0xfe>
 801a2c0:	2300      	movs	r3, #0
 801a2c2:	3401      	adds	r4, #1
 801a2c4:	9305      	str	r3, [sp, #20]
 801a2c6:	4619      	mov	r1, r3
 801a2c8:	f04f 0c0a 	mov.w	ip, #10
 801a2cc:	4620      	mov	r0, r4
 801a2ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a2d2:	3a30      	subs	r2, #48	@ 0x30
 801a2d4:	2a09      	cmp	r2, #9
 801a2d6:	d903      	bls.n	801a2e0 <_vfiprintf_r+0x1cc>
 801a2d8:	2b00      	cmp	r3, #0
 801a2da:	d0c6      	beq.n	801a26a <_vfiprintf_r+0x156>
 801a2dc:	9105      	str	r1, [sp, #20]
 801a2de:	e7c4      	b.n	801a26a <_vfiprintf_r+0x156>
 801a2e0:	fb0c 2101 	mla	r1, ip, r1, r2
 801a2e4:	4604      	mov	r4, r0
 801a2e6:	2301      	movs	r3, #1
 801a2e8:	e7f0      	b.n	801a2cc <_vfiprintf_r+0x1b8>
 801a2ea:	ab03      	add	r3, sp, #12
 801a2ec:	9300      	str	r3, [sp, #0]
 801a2ee:	462a      	mov	r2, r5
 801a2f0:	4b12      	ldr	r3, [pc, #72]	@ (801a33c <_vfiprintf_r+0x228>)
 801a2f2:	a904      	add	r1, sp, #16
 801a2f4:	4630      	mov	r0, r6
 801a2f6:	f7fd fa27 	bl	8017748 <_printf_float>
 801a2fa:	4607      	mov	r7, r0
 801a2fc:	1c78      	adds	r0, r7, #1
 801a2fe:	d1d6      	bne.n	801a2ae <_vfiprintf_r+0x19a>
 801a300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a302:	07d9      	lsls	r1, r3, #31
 801a304:	d405      	bmi.n	801a312 <_vfiprintf_r+0x1fe>
 801a306:	89ab      	ldrh	r3, [r5, #12]
 801a308:	059a      	lsls	r2, r3, #22
 801a30a:	d402      	bmi.n	801a312 <_vfiprintf_r+0x1fe>
 801a30c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a30e:	f7fe f943 	bl	8018598 <__retarget_lock_release_recursive>
 801a312:	89ab      	ldrh	r3, [r5, #12]
 801a314:	065b      	lsls	r3, r3, #25
 801a316:	f53f af1f 	bmi.w	801a158 <_vfiprintf_r+0x44>
 801a31a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a31c:	e71e      	b.n	801a15c <_vfiprintf_r+0x48>
 801a31e:	ab03      	add	r3, sp, #12
 801a320:	9300      	str	r3, [sp, #0]
 801a322:	462a      	mov	r2, r5
 801a324:	4b05      	ldr	r3, [pc, #20]	@ (801a33c <_vfiprintf_r+0x228>)
 801a326:	a904      	add	r1, sp, #16
 801a328:	4630      	mov	r0, r6
 801a32a:	f7fd fc95 	bl	8017c58 <_printf_i>
 801a32e:	e7e4      	b.n	801a2fa <_vfiprintf_r+0x1e6>
 801a330:	0801b788 	.word	0x0801b788
 801a334:	0801b792 	.word	0x0801b792
 801a338:	08017749 	.word	0x08017749
 801a33c:	0801a0ef 	.word	0x0801a0ef
 801a340:	0801b78e 	.word	0x0801b78e

0801a344 <_scanf_chars>:
 801a344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a348:	4615      	mov	r5, r2
 801a34a:	688a      	ldr	r2, [r1, #8]
 801a34c:	4680      	mov	r8, r0
 801a34e:	460c      	mov	r4, r1
 801a350:	b932      	cbnz	r2, 801a360 <_scanf_chars+0x1c>
 801a352:	698a      	ldr	r2, [r1, #24]
 801a354:	2a00      	cmp	r2, #0
 801a356:	bf14      	ite	ne
 801a358:	f04f 32ff 	movne.w	r2, #4294967295
 801a35c:	2201      	moveq	r2, #1
 801a35e:	608a      	str	r2, [r1, #8]
 801a360:	6822      	ldr	r2, [r4, #0]
 801a362:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801a3f4 <_scanf_chars+0xb0>
 801a366:	06d1      	lsls	r1, r2, #27
 801a368:	bf5f      	itttt	pl
 801a36a:	681a      	ldrpl	r2, [r3, #0]
 801a36c:	1d11      	addpl	r1, r2, #4
 801a36e:	6019      	strpl	r1, [r3, #0]
 801a370:	6816      	ldrpl	r6, [r2, #0]
 801a372:	2700      	movs	r7, #0
 801a374:	69a0      	ldr	r0, [r4, #24]
 801a376:	b188      	cbz	r0, 801a39c <_scanf_chars+0x58>
 801a378:	2801      	cmp	r0, #1
 801a37a:	d107      	bne.n	801a38c <_scanf_chars+0x48>
 801a37c:	682b      	ldr	r3, [r5, #0]
 801a37e:	781a      	ldrb	r2, [r3, #0]
 801a380:	6963      	ldr	r3, [r4, #20]
 801a382:	5c9b      	ldrb	r3, [r3, r2]
 801a384:	b953      	cbnz	r3, 801a39c <_scanf_chars+0x58>
 801a386:	2f00      	cmp	r7, #0
 801a388:	d031      	beq.n	801a3ee <_scanf_chars+0xaa>
 801a38a:	e022      	b.n	801a3d2 <_scanf_chars+0x8e>
 801a38c:	2802      	cmp	r0, #2
 801a38e:	d120      	bne.n	801a3d2 <_scanf_chars+0x8e>
 801a390:	682b      	ldr	r3, [r5, #0]
 801a392:	781b      	ldrb	r3, [r3, #0]
 801a394:	f819 3003 	ldrb.w	r3, [r9, r3]
 801a398:	071b      	lsls	r3, r3, #28
 801a39a:	d41a      	bmi.n	801a3d2 <_scanf_chars+0x8e>
 801a39c:	6823      	ldr	r3, [r4, #0]
 801a39e:	06da      	lsls	r2, r3, #27
 801a3a0:	bf5e      	ittt	pl
 801a3a2:	682b      	ldrpl	r3, [r5, #0]
 801a3a4:	781b      	ldrbpl	r3, [r3, #0]
 801a3a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801a3aa:	682a      	ldr	r2, [r5, #0]
 801a3ac:	686b      	ldr	r3, [r5, #4]
 801a3ae:	3201      	adds	r2, #1
 801a3b0:	602a      	str	r2, [r5, #0]
 801a3b2:	68a2      	ldr	r2, [r4, #8]
 801a3b4:	3b01      	subs	r3, #1
 801a3b6:	3a01      	subs	r2, #1
 801a3b8:	606b      	str	r3, [r5, #4]
 801a3ba:	3701      	adds	r7, #1
 801a3bc:	60a2      	str	r2, [r4, #8]
 801a3be:	b142      	cbz	r2, 801a3d2 <_scanf_chars+0x8e>
 801a3c0:	2b00      	cmp	r3, #0
 801a3c2:	dcd7      	bgt.n	801a374 <_scanf_chars+0x30>
 801a3c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a3c8:	4629      	mov	r1, r5
 801a3ca:	4640      	mov	r0, r8
 801a3cc:	4798      	blx	r3
 801a3ce:	2800      	cmp	r0, #0
 801a3d0:	d0d0      	beq.n	801a374 <_scanf_chars+0x30>
 801a3d2:	6823      	ldr	r3, [r4, #0]
 801a3d4:	f013 0310 	ands.w	r3, r3, #16
 801a3d8:	d105      	bne.n	801a3e6 <_scanf_chars+0xa2>
 801a3da:	68e2      	ldr	r2, [r4, #12]
 801a3dc:	3201      	adds	r2, #1
 801a3de:	60e2      	str	r2, [r4, #12]
 801a3e0:	69a2      	ldr	r2, [r4, #24]
 801a3e2:	b102      	cbz	r2, 801a3e6 <_scanf_chars+0xa2>
 801a3e4:	7033      	strb	r3, [r6, #0]
 801a3e6:	6923      	ldr	r3, [r4, #16]
 801a3e8:	443b      	add	r3, r7
 801a3ea:	6123      	str	r3, [r4, #16]
 801a3ec:	2000      	movs	r0, #0
 801a3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a3f2:	bf00      	nop
 801a3f4:	0801b474 	.word	0x0801b474

0801a3f8 <_scanf_i>:
 801a3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3fc:	4698      	mov	r8, r3
 801a3fe:	4b74      	ldr	r3, [pc, #464]	@ (801a5d0 <_scanf_i+0x1d8>)
 801a400:	460c      	mov	r4, r1
 801a402:	4682      	mov	sl, r0
 801a404:	4616      	mov	r6, r2
 801a406:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a40a:	b087      	sub	sp, #28
 801a40c:	ab03      	add	r3, sp, #12
 801a40e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801a412:	4b70      	ldr	r3, [pc, #448]	@ (801a5d4 <_scanf_i+0x1dc>)
 801a414:	69a1      	ldr	r1, [r4, #24]
 801a416:	4a70      	ldr	r2, [pc, #448]	@ (801a5d8 <_scanf_i+0x1e0>)
 801a418:	2903      	cmp	r1, #3
 801a41a:	bf08      	it	eq
 801a41c:	461a      	moveq	r2, r3
 801a41e:	68a3      	ldr	r3, [r4, #8]
 801a420:	9201      	str	r2, [sp, #4]
 801a422:	1e5a      	subs	r2, r3, #1
 801a424:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801a428:	bf88      	it	hi
 801a42a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801a42e:	4627      	mov	r7, r4
 801a430:	bf82      	ittt	hi
 801a432:	eb03 0905 	addhi.w	r9, r3, r5
 801a436:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801a43a:	60a3      	strhi	r3, [r4, #8]
 801a43c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801a440:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801a444:	bf98      	it	ls
 801a446:	f04f 0900 	movls.w	r9, #0
 801a44a:	6023      	str	r3, [r4, #0]
 801a44c:	463d      	mov	r5, r7
 801a44e:	f04f 0b00 	mov.w	fp, #0
 801a452:	6831      	ldr	r1, [r6, #0]
 801a454:	ab03      	add	r3, sp, #12
 801a456:	7809      	ldrb	r1, [r1, #0]
 801a458:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801a45c:	2202      	movs	r2, #2
 801a45e:	f7e5 ff57 	bl	8000310 <memchr>
 801a462:	b328      	cbz	r0, 801a4b0 <_scanf_i+0xb8>
 801a464:	f1bb 0f01 	cmp.w	fp, #1
 801a468:	d159      	bne.n	801a51e <_scanf_i+0x126>
 801a46a:	6862      	ldr	r2, [r4, #4]
 801a46c:	b92a      	cbnz	r2, 801a47a <_scanf_i+0x82>
 801a46e:	6822      	ldr	r2, [r4, #0]
 801a470:	2108      	movs	r1, #8
 801a472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801a476:	6061      	str	r1, [r4, #4]
 801a478:	6022      	str	r2, [r4, #0]
 801a47a:	6822      	ldr	r2, [r4, #0]
 801a47c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801a480:	6022      	str	r2, [r4, #0]
 801a482:	68a2      	ldr	r2, [r4, #8]
 801a484:	1e51      	subs	r1, r2, #1
 801a486:	60a1      	str	r1, [r4, #8]
 801a488:	b192      	cbz	r2, 801a4b0 <_scanf_i+0xb8>
 801a48a:	6832      	ldr	r2, [r6, #0]
 801a48c:	1c51      	adds	r1, r2, #1
 801a48e:	6031      	str	r1, [r6, #0]
 801a490:	7812      	ldrb	r2, [r2, #0]
 801a492:	f805 2b01 	strb.w	r2, [r5], #1
 801a496:	6872      	ldr	r2, [r6, #4]
 801a498:	3a01      	subs	r2, #1
 801a49a:	2a00      	cmp	r2, #0
 801a49c:	6072      	str	r2, [r6, #4]
 801a49e:	dc07      	bgt.n	801a4b0 <_scanf_i+0xb8>
 801a4a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801a4a4:	4631      	mov	r1, r6
 801a4a6:	4650      	mov	r0, sl
 801a4a8:	4790      	blx	r2
 801a4aa:	2800      	cmp	r0, #0
 801a4ac:	f040 8085 	bne.w	801a5ba <_scanf_i+0x1c2>
 801a4b0:	f10b 0b01 	add.w	fp, fp, #1
 801a4b4:	f1bb 0f03 	cmp.w	fp, #3
 801a4b8:	d1cb      	bne.n	801a452 <_scanf_i+0x5a>
 801a4ba:	6863      	ldr	r3, [r4, #4]
 801a4bc:	b90b      	cbnz	r3, 801a4c2 <_scanf_i+0xca>
 801a4be:	230a      	movs	r3, #10
 801a4c0:	6063      	str	r3, [r4, #4]
 801a4c2:	6863      	ldr	r3, [r4, #4]
 801a4c4:	4945      	ldr	r1, [pc, #276]	@ (801a5dc <_scanf_i+0x1e4>)
 801a4c6:	6960      	ldr	r0, [r4, #20]
 801a4c8:	1ac9      	subs	r1, r1, r3
 801a4ca:	f000 f997 	bl	801a7fc <__sccl>
 801a4ce:	f04f 0b00 	mov.w	fp, #0
 801a4d2:	68a3      	ldr	r3, [r4, #8]
 801a4d4:	6822      	ldr	r2, [r4, #0]
 801a4d6:	2b00      	cmp	r3, #0
 801a4d8:	d03d      	beq.n	801a556 <_scanf_i+0x15e>
 801a4da:	6831      	ldr	r1, [r6, #0]
 801a4dc:	6960      	ldr	r0, [r4, #20]
 801a4de:	f891 c000 	ldrb.w	ip, [r1]
 801a4e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801a4e6:	2800      	cmp	r0, #0
 801a4e8:	d035      	beq.n	801a556 <_scanf_i+0x15e>
 801a4ea:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801a4ee:	d124      	bne.n	801a53a <_scanf_i+0x142>
 801a4f0:	0510      	lsls	r0, r2, #20
 801a4f2:	d522      	bpl.n	801a53a <_scanf_i+0x142>
 801a4f4:	f10b 0b01 	add.w	fp, fp, #1
 801a4f8:	f1b9 0f00 	cmp.w	r9, #0
 801a4fc:	d003      	beq.n	801a506 <_scanf_i+0x10e>
 801a4fe:	3301      	adds	r3, #1
 801a500:	f109 39ff 	add.w	r9, r9, #4294967295
 801a504:	60a3      	str	r3, [r4, #8]
 801a506:	6873      	ldr	r3, [r6, #4]
 801a508:	3b01      	subs	r3, #1
 801a50a:	2b00      	cmp	r3, #0
 801a50c:	6073      	str	r3, [r6, #4]
 801a50e:	dd1b      	ble.n	801a548 <_scanf_i+0x150>
 801a510:	6833      	ldr	r3, [r6, #0]
 801a512:	3301      	adds	r3, #1
 801a514:	6033      	str	r3, [r6, #0]
 801a516:	68a3      	ldr	r3, [r4, #8]
 801a518:	3b01      	subs	r3, #1
 801a51a:	60a3      	str	r3, [r4, #8]
 801a51c:	e7d9      	b.n	801a4d2 <_scanf_i+0xda>
 801a51e:	f1bb 0f02 	cmp.w	fp, #2
 801a522:	d1ae      	bne.n	801a482 <_scanf_i+0x8a>
 801a524:	6822      	ldr	r2, [r4, #0]
 801a526:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801a52a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801a52e:	d1bf      	bne.n	801a4b0 <_scanf_i+0xb8>
 801a530:	2110      	movs	r1, #16
 801a532:	6061      	str	r1, [r4, #4]
 801a534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801a538:	e7a2      	b.n	801a480 <_scanf_i+0x88>
 801a53a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801a53e:	6022      	str	r2, [r4, #0]
 801a540:	780b      	ldrb	r3, [r1, #0]
 801a542:	f805 3b01 	strb.w	r3, [r5], #1
 801a546:	e7de      	b.n	801a506 <_scanf_i+0x10e>
 801a548:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a54c:	4631      	mov	r1, r6
 801a54e:	4650      	mov	r0, sl
 801a550:	4798      	blx	r3
 801a552:	2800      	cmp	r0, #0
 801a554:	d0df      	beq.n	801a516 <_scanf_i+0x11e>
 801a556:	6823      	ldr	r3, [r4, #0]
 801a558:	05d9      	lsls	r1, r3, #23
 801a55a:	d50d      	bpl.n	801a578 <_scanf_i+0x180>
 801a55c:	42bd      	cmp	r5, r7
 801a55e:	d909      	bls.n	801a574 <_scanf_i+0x17c>
 801a560:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801a564:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a568:	4632      	mov	r2, r6
 801a56a:	4650      	mov	r0, sl
 801a56c:	4798      	blx	r3
 801a56e:	f105 39ff 	add.w	r9, r5, #4294967295
 801a572:	464d      	mov	r5, r9
 801a574:	42bd      	cmp	r5, r7
 801a576:	d028      	beq.n	801a5ca <_scanf_i+0x1d2>
 801a578:	6822      	ldr	r2, [r4, #0]
 801a57a:	f012 0210 	ands.w	r2, r2, #16
 801a57e:	d113      	bne.n	801a5a8 <_scanf_i+0x1b0>
 801a580:	702a      	strb	r2, [r5, #0]
 801a582:	6863      	ldr	r3, [r4, #4]
 801a584:	9e01      	ldr	r6, [sp, #4]
 801a586:	4639      	mov	r1, r7
 801a588:	4650      	mov	r0, sl
 801a58a:	47b0      	blx	r6
 801a58c:	f8d8 3000 	ldr.w	r3, [r8]
 801a590:	6821      	ldr	r1, [r4, #0]
 801a592:	1d1a      	adds	r2, r3, #4
 801a594:	f8c8 2000 	str.w	r2, [r8]
 801a598:	f011 0f20 	tst.w	r1, #32
 801a59c:	681b      	ldr	r3, [r3, #0]
 801a59e:	d00f      	beq.n	801a5c0 <_scanf_i+0x1c8>
 801a5a0:	6018      	str	r0, [r3, #0]
 801a5a2:	68e3      	ldr	r3, [r4, #12]
 801a5a4:	3301      	adds	r3, #1
 801a5a6:	60e3      	str	r3, [r4, #12]
 801a5a8:	6923      	ldr	r3, [r4, #16]
 801a5aa:	1bed      	subs	r5, r5, r7
 801a5ac:	445d      	add	r5, fp
 801a5ae:	442b      	add	r3, r5
 801a5b0:	6123      	str	r3, [r4, #16]
 801a5b2:	2000      	movs	r0, #0
 801a5b4:	b007      	add	sp, #28
 801a5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5ba:	f04f 0b00 	mov.w	fp, #0
 801a5be:	e7ca      	b.n	801a556 <_scanf_i+0x15e>
 801a5c0:	07ca      	lsls	r2, r1, #31
 801a5c2:	bf4c      	ite	mi
 801a5c4:	8018      	strhmi	r0, [r3, #0]
 801a5c6:	6018      	strpl	r0, [r3, #0]
 801a5c8:	e7eb      	b.n	801a5a2 <_scanf_i+0x1aa>
 801a5ca:	2001      	movs	r0, #1
 801a5cc:	e7f2      	b.n	801a5b4 <_scanf_i+0x1bc>
 801a5ce:	bf00      	nop
 801a5d0:	0801b35c 	.word	0x0801b35c
 801a5d4:	0801ab21 	.word	0x0801ab21
 801a5d8:	0801ac01 	.word	0x0801ac01
 801a5dc:	0801b7a9 	.word	0x0801b7a9

0801a5e0 <__sflush_r>:
 801a5e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5e8:	0716      	lsls	r6, r2, #28
 801a5ea:	4605      	mov	r5, r0
 801a5ec:	460c      	mov	r4, r1
 801a5ee:	d454      	bmi.n	801a69a <__sflush_r+0xba>
 801a5f0:	684b      	ldr	r3, [r1, #4]
 801a5f2:	2b00      	cmp	r3, #0
 801a5f4:	dc02      	bgt.n	801a5fc <__sflush_r+0x1c>
 801a5f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	dd48      	ble.n	801a68e <__sflush_r+0xae>
 801a5fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a5fe:	2e00      	cmp	r6, #0
 801a600:	d045      	beq.n	801a68e <__sflush_r+0xae>
 801a602:	2300      	movs	r3, #0
 801a604:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a608:	682f      	ldr	r7, [r5, #0]
 801a60a:	6a21      	ldr	r1, [r4, #32]
 801a60c:	602b      	str	r3, [r5, #0]
 801a60e:	d030      	beq.n	801a672 <__sflush_r+0x92>
 801a610:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a612:	89a3      	ldrh	r3, [r4, #12]
 801a614:	0759      	lsls	r1, r3, #29
 801a616:	d505      	bpl.n	801a624 <__sflush_r+0x44>
 801a618:	6863      	ldr	r3, [r4, #4]
 801a61a:	1ad2      	subs	r2, r2, r3
 801a61c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a61e:	b10b      	cbz	r3, 801a624 <__sflush_r+0x44>
 801a620:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a622:	1ad2      	subs	r2, r2, r3
 801a624:	2300      	movs	r3, #0
 801a626:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a628:	6a21      	ldr	r1, [r4, #32]
 801a62a:	4628      	mov	r0, r5
 801a62c:	47b0      	blx	r6
 801a62e:	1c43      	adds	r3, r0, #1
 801a630:	89a3      	ldrh	r3, [r4, #12]
 801a632:	d106      	bne.n	801a642 <__sflush_r+0x62>
 801a634:	6829      	ldr	r1, [r5, #0]
 801a636:	291d      	cmp	r1, #29
 801a638:	d82b      	bhi.n	801a692 <__sflush_r+0xb2>
 801a63a:	4a2a      	ldr	r2, [pc, #168]	@ (801a6e4 <__sflush_r+0x104>)
 801a63c:	410a      	asrs	r2, r1
 801a63e:	07d6      	lsls	r6, r2, #31
 801a640:	d427      	bmi.n	801a692 <__sflush_r+0xb2>
 801a642:	2200      	movs	r2, #0
 801a644:	6062      	str	r2, [r4, #4]
 801a646:	04d9      	lsls	r1, r3, #19
 801a648:	6922      	ldr	r2, [r4, #16]
 801a64a:	6022      	str	r2, [r4, #0]
 801a64c:	d504      	bpl.n	801a658 <__sflush_r+0x78>
 801a64e:	1c42      	adds	r2, r0, #1
 801a650:	d101      	bne.n	801a656 <__sflush_r+0x76>
 801a652:	682b      	ldr	r3, [r5, #0]
 801a654:	b903      	cbnz	r3, 801a658 <__sflush_r+0x78>
 801a656:	6560      	str	r0, [r4, #84]	@ 0x54
 801a658:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a65a:	602f      	str	r7, [r5, #0]
 801a65c:	b1b9      	cbz	r1, 801a68e <__sflush_r+0xae>
 801a65e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a662:	4299      	cmp	r1, r3
 801a664:	d002      	beq.n	801a66c <__sflush_r+0x8c>
 801a666:	4628      	mov	r0, r5
 801a668:	f7fe fd84 	bl	8019174 <_free_r>
 801a66c:	2300      	movs	r3, #0
 801a66e:	6363      	str	r3, [r4, #52]	@ 0x34
 801a670:	e00d      	b.n	801a68e <__sflush_r+0xae>
 801a672:	2301      	movs	r3, #1
 801a674:	4628      	mov	r0, r5
 801a676:	47b0      	blx	r6
 801a678:	4602      	mov	r2, r0
 801a67a:	1c50      	adds	r0, r2, #1
 801a67c:	d1c9      	bne.n	801a612 <__sflush_r+0x32>
 801a67e:	682b      	ldr	r3, [r5, #0]
 801a680:	2b00      	cmp	r3, #0
 801a682:	d0c6      	beq.n	801a612 <__sflush_r+0x32>
 801a684:	2b1d      	cmp	r3, #29
 801a686:	d001      	beq.n	801a68c <__sflush_r+0xac>
 801a688:	2b16      	cmp	r3, #22
 801a68a:	d11e      	bne.n	801a6ca <__sflush_r+0xea>
 801a68c:	602f      	str	r7, [r5, #0]
 801a68e:	2000      	movs	r0, #0
 801a690:	e022      	b.n	801a6d8 <__sflush_r+0xf8>
 801a692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a696:	b21b      	sxth	r3, r3
 801a698:	e01b      	b.n	801a6d2 <__sflush_r+0xf2>
 801a69a:	690f      	ldr	r7, [r1, #16]
 801a69c:	2f00      	cmp	r7, #0
 801a69e:	d0f6      	beq.n	801a68e <__sflush_r+0xae>
 801a6a0:	0793      	lsls	r3, r2, #30
 801a6a2:	680e      	ldr	r6, [r1, #0]
 801a6a4:	bf08      	it	eq
 801a6a6:	694b      	ldreq	r3, [r1, #20]
 801a6a8:	600f      	str	r7, [r1, #0]
 801a6aa:	bf18      	it	ne
 801a6ac:	2300      	movne	r3, #0
 801a6ae:	eba6 0807 	sub.w	r8, r6, r7
 801a6b2:	608b      	str	r3, [r1, #8]
 801a6b4:	f1b8 0f00 	cmp.w	r8, #0
 801a6b8:	dde9      	ble.n	801a68e <__sflush_r+0xae>
 801a6ba:	6a21      	ldr	r1, [r4, #32]
 801a6bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a6be:	4643      	mov	r3, r8
 801a6c0:	463a      	mov	r2, r7
 801a6c2:	4628      	mov	r0, r5
 801a6c4:	47b0      	blx	r6
 801a6c6:	2800      	cmp	r0, #0
 801a6c8:	dc08      	bgt.n	801a6dc <__sflush_r+0xfc>
 801a6ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a6d2:	81a3      	strh	r3, [r4, #12]
 801a6d4:	f04f 30ff 	mov.w	r0, #4294967295
 801a6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a6dc:	4407      	add	r7, r0
 801a6de:	eba8 0800 	sub.w	r8, r8, r0
 801a6e2:	e7e7      	b.n	801a6b4 <__sflush_r+0xd4>
 801a6e4:	dfbffffe 	.word	0xdfbffffe

0801a6e8 <_fflush_r>:
 801a6e8:	b538      	push	{r3, r4, r5, lr}
 801a6ea:	690b      	ldr	r3, [r1, #16]
 801a6ec:	4605      	mov	r5, r0
 801a6ee:	460c      	mov	r4, r1
 801a6f0:	b913      	cbnz	r3, 801a6f8 <_fflush_r+0x10>
 801a6f2:	2500      	movs	r5, #0
 801a6f4:	4628      	mov	r0, r5
 801a6f6:	bd38      	pop	{r3, r4, r5, pc}
 801a6f8:	b118      	cbz	r0, 801a702 <_fflush_r+0x1a>
 801a6fa:	6a03      	ldr	r3, [r0, #32]
 801a6fc:	b90b      	cbnz	r3, 801a702 <_fflush_r+0x1a>
 801a6fe:	f7fd fc57 	bl	8017fb0 <__sinit>
 801a702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a706:	2b00      	cmp	r3, #0
 801a708:	d0f3      	beq.n	801a6f2 <_fflush_r+0xa>
 801a70a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a70c:	07d0      	lsls	r0, r2, #31
 801a70e:	d404      	bmi.n	801a71a <_fflush_r+0x32>
 801a710:	0599      	lsls	r1, r3, #22
 801a712:	d402      	bmi.n	801a71a <_fflush_r+0x32>
 801a714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a716:	f7fd ff3e 	bl	8018596 <__retarget_lock_acquire_recursive>
 801a71a:	4628      	mov	r0, r5
 801a71c:	4621      	mov	r1, r4
 801a71e:	f7ff ff5f 	bl	801a5e0 <__sflush_r>
 801a722:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a724:	07da      	lsls	r2, r3, #31
 801a726:	4605      	mov	r5, r0
 801a728:	d4e4      	bmi.n	801a6f4 <_fflush_r+0xc>
 801a72a:	89a3      	ldrh	r3, [r4, #12]
 801a72c:	059b      	lsls	r3, r3, #22
 801a72e:	d4e1      	bmi.n	801a6f4 <_fflush_r+0xc>
 801a730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a732:	f7fd ff31 	bl	8018598 <__retarget_lock_release_recursive>
 801a736:	e7dd      	b.n	801a6f4 <_fflush_r+0xc>

0801a738 <__swhatbuf_r>:
 801a738:	b570      	push	{r4, r5, r6, lr}
 801a73a:	460c      	mov	r4, r1
 801a73c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a740:	2900      	cmp	r1, #0
 801a742:	b096      	sub	sp, #88	@ 0x58
 801a744:	4615      	mov	r5, r2
 801a746:	461e      	mov	r6, r3
 801a748:	da0d      	bge.n	801a766 <__swhatbuf_r+0x2e>
 801a74a:	89a3      	ldrh	r3, [r4, #12]
 801a74c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a750:	f04f 0100 	mov.w	r1, #0
 801a754:	bf14      	ite	ne
 801a756:	2340      	movne	r3, #64	@ 0x40
 801a758:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a75c:	2000      	movs	r0, #0
 801a75e:	6031      	str	r1, [r6, #0]
 801a760:	602b      	str	r3, [r5, #0]
 801a762:	b016      	add	sp, #88	@ 0x58
 801a764:	bd70      	pop	{r4, r5, r6, pc}
 801a766:	466a      	mov	r2, sp
 801a768:	f000 f8bc 	bl	801a8e4 <_fstat_r>
 801a76c:	2800      	cmp	r0, #0
 801a76e:	dbec      	blt.n	801a74a <__swhatbuf_r+0x12>
 801a770:	9901      	ldr	r1, [sp, #4]
 801a772:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a776:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a77a:	4259      	negs	r1, r3
 801a77c:	4159      	adcs	r1, r3
 801a77e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a782:	e7eb      	b.n	801a75c <__swhatbuf_r+0x24>

0801a784 <__smakebuf_r>:
 801a784:	898b      	ldrh	r3, [r1, #12]
 801a786:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a788:	079d      	lsls	r5, r3, #30
 801a78a:	4606      	mov	r6, r0
 801a78c:	460c      	mov	r4, r1
 801a78e:	d507      	bpl.n	801a7a0 <__smakebuf_r+0x1c>
 801a790:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a794:	6023      	str	r3, [r4, #0]
 801a796:	6123      	str	r3, [r4, #16]
 801a798:	2301      	movs	r3, #1
 801a79a:	6163      	str	r3, [r4, #20]
 801a79c:	b003      	add	sp, #12
 801a79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a7a0:	ab01      	add	r3, sp, #4
 801a7a2:	466a      	mov	r2, sp
 801a7a4:	f7ff ffc8 	bl	801a738 <__swhatbuf_r>
 801a7a8:	9f00      	ldr	r7, [sp, #0]
 801a7aa:	4605      	mov	r5, r0
 801a7ac:	4639      	mov	r1, r7
 801a7ae:	4630      	mov	r0, r6
 801a7b0:	f7fe fd54 	bl	801925c <_malloc_r>
 801a7b4:	b948      	cbnz	r0, 801a7ca <__smakebuf_r+0x46>
 801a7b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a7ba:	059a      	lsls	r2, r3, #22
 801a7bc:	d4ee      	bmi.n	801a79c <__smakebuf_r+0x18>
 801a7be:	f023 0303 	bic.w	r3, r3, #3
 801a7c2:	f043 0302 	orr.w	r3, r3, #2
 801a7c6:	81a3      	strh	r3, [r4, #12]
 801a7c8:	e7e2      	b.n	801a790 <__smakebuf_r+0xc>
 801a7ca:	89a3      	ldrh	r3, [r4, #12]
 801a7cc:	6020      	str	r0, [r4, #0]
 801a7ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a7d2:	81a3      	strh	r3, [r4, #12]
 801a7d4:	9b01      	ldr	r3, [sp, #4]
 801a7d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a7da:	b15b      	cbz	r3, 801a7f4 <__smakebuf_r+0x70>
 801a7dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a7e0:	4630      	mov	r0, r6
 801a7e2:	f000 f891 	bl	801a908 <_isatty_r>
 801a7e6:	b128      	cbz	r0, 801a7f4 <__smakebuf_r+0x70>
 801a7e8:	89a3      	ldrh	r3, [r4, #12]
 801a7ea:	f023 0303 	bic.w	r3, r3, #3
 801a7ee:	f043 0301 	orr.w	r3, r3, #1
 801a7f2:	81a3      	strh	r3, [r4, #12]
 801a7f4:	89a3      	ldrh	r3, [r4, #12]
 801a7f6:	431d      	orrs	r5, r3
 801a7f8:	81a5      	strh	r5, [r4, #12]
 801a7fa:	e7cf      	b.n	801a79c <__smakebuf_r+0x18>

0801a7fc <__sccl>:
 801a7fc:	b570      	push	{r4, r5, r6, lr}
 801a7fe:	780b      	ldrb	r3, [r1, #0]
 801a800:	4604      	mov	r4, r0
 801a802:	2b5e      	cmp	r3, #94	@ 0x5e
 801a804:	bf0b      	itete	eq
 801a806:	784b      	ldrbeq	r3, [r1, #1]
 801a808:	1c4a      	addne	r2, r1, #1
 801a80a:	1c8a      	addeq	r2, r1, #2
 801a80c:	2100      	movne	r1, #0
 801a80e:	bf08      	it	eq
 801a810:	2101      	moveq	r1, #1
 801a812:	3801      	subs	r0, #1
 801a814:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801a818:	f800 1f01 	strb.w	r1, [r0, #1]!
 801a81c:	42a8      	cmp	r0, r5
 801a81e:	d1fb      	bne.n	801a818 <__sccl+0x1c>
 801a820:	b90b      	cbnz	r3, 801a826 <__sccl+0x2a>
 801a822:	1e50      	subs	r0, r2, #1
 801a824:	bd70      	pop	{r4, r5, r6, pc}
 801a826:	f081 0101 	eor.w	r1, r1, #1
 801a82a:	54e1      	strb	r1, [r4, r3]
 801a82c:	4610      	mov	r0, r2
 801a82e:	4602      	mov	r2, r0
 801a830:	f812 5b01 	ldrb.w	r5, [r2], #1
 801a834:	2d2d      	cmp	r5, #45	@ 0x2d
 801a836:	d005      	beq.n	801a844 <__sccl+0x48>
 801a838:	2d5d      	cmp	r5, #93	@ 0x5d
 801a83a:	d016      	beq.n	801a86a <__sccl+0x6e>
 801a83c:	2d00      	cmp	r5, #0
 801a83e:	d0f1      	beq.n	801a824 <__sccl+0x28>
 801a840:	462b      	mov	r3, r5
 801a842:	e7f2      	b.n	801a82a <__sccl+0x2e>
 801a844:	7846      	ldrb	r6, [r0, #1]
 801a846:	2e5d      	cmp	r6, #93	@ 0x5d
 801a848:	d0fa      	beq.n	801a840 <__sccl+0x44>
 801a84a:	42b3      	cmp	r3, r6
 801a84c:	dcf8      	bgt.n	801a840 <__sccl+0x44>
 801a84e:	3002      	adds	r0, #2
 801a850:	461a      	mov	r2, r3
 801a852:	3201      	adds	r2, #1
 801a854:	4296      	cmp	r6, r2
 801a856:	54a1      	strb	r1, [r4, r2]
 801a858:	dcfb      	bgt.n	801a852 <__sccl+0x56>
 801a85a:	1af2      	subs	r2, r6, r3
 801a85c:	3a01      	subs	r2, #1
 801a85e:	1c5d      	adds	r5, r3, #1
 801a860:	42b3      	cmp	r3, r6
 801a862:	bfa8      	it	ge
 801a864:	2200      	movge	r2, #0
 801a866:	18ab      	adds	r3, r5, r2
 801a868:	e7e1      	b.n	801a82e <__sccl+0x32>
 801a86a:	4610      	mov	r0, r2
 801a86c:	e7da      	b.n	801a824 <__sccl+0x28>

0801a86e <__submore>:
 801a86e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a872:	460c      	mov	r4, r1
 801a874:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801a876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a87a:	4299      	cmp	r1, r3
 801a87c:	d11d      	bne.n	801a8ba <__submore+0x4c>
 801a87e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801a882:	f7fe fceb 	bl	801925c <_malloc_r>
 801a886:	b918      	cbnz	r0, 801a890 <__submore+0x22>
 801a888:	f04f 30ff 	mov.w	r0, #4294967295
 801a88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a890:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a894:	63a3      	str	r3, [r4, #56]	@ 0x38
 801a896:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801a89a:	6360      	str	r0, [r4, #52]	@ 0x34
 801a89c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801a8a0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801a8a4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801a8a8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801a8ac:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801a8b0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801a8b4:	6020      	str	r0, [r4, #0]
 801a8b6:	2000      	movs	r0, #0
 801a8b8:	e7e8      	b.n	801a88c <__submore+0x1e>
 801a8ba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801a8bc:	0077      	lsls	r7, r6, #1
 801a8be:	463a      	mov	r2, r7
 801a8c0:	f000 f886 	bl	801a9d0 <_realloc_r>
 801a8c4:	4605      	mov	r5, r0
 801a8c6:	2800      	cmp	r0, #0
 801a8c8:	d0de      	beq.n	801a888 <__submore+0x1a>
 801a8ca:	eb00 0806 	add.w	r8, r0, r6
 801a8ce:	4601      	mov	r1, r0
 801a8d0:	4632      	mov	r2, r6
 801a8d2:	4640      	mov	r0, r8
 801a8d4:	f7fd fe61 	bl	801859a <memcpy>
 801a8d8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801a8dc:	f8c4 8000 	str.w	r8, [r4]
 801a8e0:	e7e9      	b.n	801a8b6 <__submore+0x48>
	...

0801a8e4 <_fstat_r>:
 801a8e4:	b538      	push	{r3, r4, r5, lr}
 801a8e6:	4d07      	ldr	r5, [pc, #28]	@ (801a904 <_fstat_r+0x20>)
 801a8e8:	2300      	movs	r3, #0
 801a8ea:	4604      	mov	r4, r0
 801a8ec:	4608      	mov	r0, r1
 801a8ee:	4611      	mov	r1, r2
 801a8f0:	602b      	str	r3, [r5, #0]
 801a8f2:	f7e7 f963 	bl	8001bbc <_fstat>
 801a8f6:	1c43      	adds	r3, r0, #1
 801a8f8:	d102      	bne.n	801a900 <_fstat_r+0x1c>
 801a8fa:	682b      	ldr	r3, [r5, #0]
 801a8fc:	b103      	cbz	r3, 801a900 <_fstat_r+0x1c>
 801a8fe:	6023      	str	r3, [r4, #0]
 801a900:	bd38      	pop	{r3, r4, r5, pc}
 801a902:	bf00      	nop
 801a904:	2400f6b0 	.word	0x2400f6b0

0801a908 <_isatty_r>:
 801a908:	b538      	push	{r3, r4, r5, lr}
 801a90a:	4d06      	ldr	r5, [pc, #24]	@ (801a924 <_isatty_r+0x1c>)
 801a90c:	2300      	movs	r3, #0
 801a90e:	4604      	mov	r4, r0
 801a910:	4608      	mov	r0, r1
 801a912:	602b      	str	r3, [r5, #0]
 801a914:	f7e7 f962 	bl	8001bdc <_isatty>
 801a918:	1c43      	adds	r3, r0, #1
 801a91a:	d102      	bne.n	801a922 <_isatty_r+0x1a>
 801a91c:	682b      	ldr	r3, [r5, #0]
 801a91e:	b103      	cbz	r3, 801a922 <_isatty_r+0x1a>
 801a920:	6023      	str	r3, [r4, #0]
 801a922:	bd38      	pop	{r3, r4, r5, pc}
 801a924:	2400f6b0 	.word	0x2400f6b0

0801a928 <_sbrk_r>:
 801a928:	b538      	push	{r3, r4, r5, lr}
 801a92a:	4d06      	ldr	r5, [pc, #24]	@ (801a944 <_sbrk_r+0x1c>)
 801a92c:	2300      	movs	r3, #0
 801a92e:	4604      	mov	r4, r0
 801a930:	4608      	mov	r0, r1
 801a932:	602b      	str	r3, [r5, #0]
 801a934:	f7e7 f96a 	bl	8001c0c <_sbrk>
 801a938:	1c43      	adds	r3, r0, #1
 801a93a:	d102      	bne.n	801a942 <_sbrk_r+0x1a>
 801a93c:	682b      	ldr	r3, [r5, #0]
 801a93e:	b103      	cbz	r3, 801a942 <_sbrk_r+0x1a>
 801a940:	6023      	str	r3, [r4, #0]
 801a942:	bd38      	pop	{r3, r4, r5, pc}
 801a944:	2400f6b0 	.word	0x2400f6b0

0801a948 <__assert_func>:
 801a948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a94a:	4614      	mov	r4, r2
 801a94c:	461a      	mov	r2, r3
 801a94e:	4b09      	ldr	r3, [pc, #36]	@ (801a974 <__assert_func+0x2c>)
 801a950:	681b      	ldr	r3, [r3, #0]
 801a952:	4605      	mov	r5, r0
 801a954:	68d8      	ldr	r0, [r3, #12]
 801a956:	b954      	cbnz	r4, 801a96e <__assert_func+0x26>
 801a958:	4b07      	ldr	r3, [pc, #28]	@ (801a978 <__assert_func+0x30>)
 801a95a:	461c      	mov	r4, r3
 801a95c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a960:	9100      	str	r1, [sp, #0]
 801a962:	462b      	mov	r3, r5
 801a964:	4905      	ldr	r1, [pc, #20]	@ (801a97c <__assert_func+0x34>)
 801a966:	f000 f95b 	bl	801ac20 <fiprintf>
 801a96a:	f000 f96b 	bl	801ac44 <abort>
 801a96e:	4b04      	ldr	r3, [pc, #16]	@ (801a980 <__assert_func+0x38>)
 801a970:	e7f4      	b.n	801a95c <__assert_func+0x14>
 801a972:	bf00      	nop
 801a974:	24000050 	.word	0x24000050
 801a978:	0801b7f9 	.word	0x0801b7f9
 801a97c:	0801b7cb 	.word	0x0801b7cb
 801a980:	0801b7be 	.word	0x0801b7be

0801a984 <_calloc_r>:
 801a984:	b570      	push	{r4, r5, r6, lr}
 801a986:	fba1 5402 	umull	r5, r4, r1, r2
 801a98a:	b93c      	cbnz	r4, 801a99c <_calloc_r+0x18>
 801a98c:	4629      	mov	r1, r5
 801a98e:	f7fe fc65 	bl	801925c <_malloc_r>
 801a992:	4606      	mov	r6, r0
 801a994:	b928      	cbnz	r0, 801a9a2 <_calloc_r+0x1e>
 801a996:	2600      	movs	r6, #0
 801a998:	4630      	mov	r0, r6
 801a99a:	bd70      	pop	{r4, r5, r6, pc}
 801a99c:	220c      	movs	r2, #12
 801a99e:	6002      	str	r2, [r0, #0]
 801a9a0:	e7f9      	b.n	801a996 <_calloc_r+0x12>
 801a9a2:	462a      	mov	r2, r5
 801a9a4:	4621      	mov	r1, r4
 801a9a6:	f7fd fcfb 	bl	80183a0 <memset>
 801a9aa:	e7f5      	b.n	801a998 <_calloc_r+0x14>

0801a9ac <__ascii_mbtowc>:
 801a9ac:	b082      	sub	sp, #8
 801a9ae:	b901      	cbnz	r1, 801a9b2 <__ascii_mbtowc+0x6>
 801a9b0:	a901      	add	r1, sp, #4
 801a9b2:	b142      	cbz	r2, 801a9c6 <__ascii_mbtowc+0x1a>
 801a9b4:	b14b      	cbz	r3, 801a9ca <__ascii_mbtowc+0x1e>
 801a9b6:	7813      	ldrb	r3, [r2, #0]
 801a9b8:	600b      	str	r3, [r1, #0]
 801a9ba:	7812      	ldrb	r2, [r2, #0]
 801a9bc:	1e10      	subs	r0, r2, #0
 801a9be:	bf18      	it	ne
 801a9c0:	2001      	movne	r0, #1
 801a9c2:	b002      	add	sp, #8
 801a9c4:	4770      	bx	lr
 801a9c6:	4610      	mov	r0, r2
 801a9c8:	e7fb      	b.n	801a9c2 <__ascii_mbtowc+0x16>
 801a9ca:	f06f 0001 	mvn.w	r0, #1
 801a9ce:	e7f8      	b.n	801a9c2 <__ascii_mbtowc+0x16>

0801a9d0 <_realloc_r>:
 801a9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a9d4:	4680      	mov	r8, r0
 801a9d6:	4615      	mov	r5, r2
 801a9d8:	460c      	mov	r4, r1
 801a9da:	b921      	cbnz	r1, 801a9e6 <_realloc_r+0x16>
 801a9dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a9e0:	4611      	mov	r1, r2
 801a9e2:	f7fe bc3b 	b.w	801925c <_malloc_r>
 801a9e6:	b92a      	cbnz	r2, 801a9f4 <_realloc_r+0x24>
 801a9e8:	f7fe fbc4 	bl	8019174 <_free_r>
 801a9ec:	2400      	movs	r4, #0
 801a9ee:	4620      	mov	r0, r4
 801a9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a9f4:	f000 f92d 	bl	801ac52 <_malloc_usable_size_r>
 801a9f8:	4285      	cmp	r5, r0
 801a9fa:	4606      	mov	r6, r0
 801a9fc:	d802      	bhi.n	801aa04 <_realloc_r+0x34>
 801a9fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801aa02:	d8f4      	bhi.n	801a9ee <_realloc_r+0x1e>
 801aa04:	4629      	mov	r1, r5
 801aa06:	4640      	mov	r0, r8
 801aa08:	f7fe fc28 	bl	801925c <_malloc_r>
 801aa0c:	4607      	mov	r7, r0
 801aa0e:	2800      	cmp	r0, #0
 801aa10:	d0ec      	beq.n	801a9ec <_realloc_r+0x1c>
 801aa12:	42b5      	cmp	r5, r6
 801aa14:	462a      	mov	r2, r5
 801aa16:	4621      	mov	r1, r4
 801aa18:	bf28      	it	cs
 801aa1a:	4632      	movcs	r2, r6
 801aa1c:	f7fd fdbd 	bl	801859a <memcpy>
 801aa20:	4621      	mov	r1, r4
 801aa22:	4640      	mov	r0, r8
 801aa24:	f7fe fba6 	bl	8019174 <_free_r>
 801aa28:	463c      	mov	r4, r7
 801aa2a:	e7e0      	b.n	801a9ee <_realloc_r+0x1e>

0801aa2c <_strtol_l.constprop.0>:
 801aa2c:	2b24      	cmp	r3, #36	@ 0x24
 801aa2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aa32:	4686      	mov	lr, r0
 801aa34:	4690      	mov	r8, r2
 801aa36:	d801      	bhi.n	801aa3c <_strtol_l.constprop.0+0x10>
 801aa38:	2b01      	cmp	r3, #1
 801aa3a:	d106      	bne.n	801aa4a <_strtol_l.constprop.0+0x1e>
 801aa3c:	f7fd fd80 	bl	8018540 <__errno>
 801aa40:	2316      	movs	r3, #22
 801aa42:	6003      	str	r3, [r0, #0]
 801aa44:	2000      	movs	r0, #0
 801aa46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa4a:	4834      	ldr	r0, [pc, #208]	@ (801ab1c <_strtol_l.constprop.0+0xf0>)
 801aa4c:	460d      	mov	r5, r1
 801aa4e:	462a      	mov	r2, r5
 801aa50:	f815 4b01 	ldrb.w	r4, [r5], #1
 801aa54:	5d06      	ldrb	r6, [r0, r4]
 801aa56:	f016 0608 	ands.w	r6, r6, #8
 801aa5a:	d1f8      	bne.n	801aa4e <_strtol_l.constprop.0+0x22>
 801aa5c:	2c2d      	cmp	r4, #45	@ 0x2d
 801aa5e:	d12d      	bne.n	801aabc <_strtol_l.constprop.0+0x90>
 801aa60:	782c      	ldrb	r4, [r5, #0]
 801aa62:	2601      	movs	r6, #1
 801aa64:	1c95      	adds	r5, r2, #2
 801aa66:	f033 0210 	bics.w	r2, r3, #16
 801aa6a:	d109      	bne.n	801aa80 <_strtol_l.constprop.0+0x54>
 801aa6c:	2c30      	cmp	r4, #48	@ 0x30
 801aa6e:	d12a      	bne.n	801aac6 <_strtol_l.constprop.0+0x9a>
 801aa70:	782a      	ldrb	r2, [r5, #0]
 801aa72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801aa76:	2a58      	cmp	r2, #88	@ 0x58
 801aa78:	d125      	bne.n	801aac6 <_strtol_l.constprop.0+0x9a>
 801aa7a:	786c      	ldrb	r4, [r5, #1]
 801aa7c:	2310      	movs	r3, #16
 801aa7e:	3502      	adds	r5, #2
 801aa80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801aa84:	f10c 3cff 	add.w	ip, ip, #4294967295
 801aa88:	2200      	movs	r2, #0
 801aa8a:	fbbc f9f3 	udiv	r9, ip, r3
 801aa8e:	4610      	mov	r0, r2
 801aa90:	fb03 ca19 	mls	sl, r3, r9, ip
 801aa94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801aa98:	2f09      	cmp	r7, #9
 801aa9a:	d81b      	bhi.n	801aad4 <_strtol_l.constprop.0+0xa8>
 801aa9c:	463c      	mov	r4, r7
 801aa9e:	42a3      	cmp	r3, r4
 801aaa0:	dd27      	ble.n	801aaf2 <_strtol_l.constprop.0+0xc6>
 801aaa2:	1c57      	adds	r7, r2, #1
 801aaa4:	d007      	beq.n	801aab6 <_strtol_l.constprop.0+0x8a>
 801aaa6:	4581      	cmp	r9, r0
 801aaa8:	d320      	bcc.n	801aaec <_strtol_l.constprop.0+0xc0>
 801aaaa:	d101      	bne.n	801aab0 <_strtol_l.constprop.0+0x84>
 801aaac:	45a2      	cmp	sl, r4
 801aaae:	db1d      	blt.n	801aaec <_strtol_l.constprop.0+0xc0>
 801aab0:	fb00 4003 	mla	r0, r0, r3, r4
 801aab4:	2201      	movs	r2, #1
 801aab6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801aaba:	e7eb      	b.n	801aa94 <_strtol_l.constprop.0+0x68>
 801aabc:	2c2b      	cmp	r4, #43	@ 0x2b
 801aabe:	bf04      	itt	eq
 801aac0:	782c      	ldrbeq	r4, [r5, #0]
 801aac2:	1c95      	addeq	r5, r2, #2
 801aac4:	e7cf      	b.n	801aa66 <_strtol_l.constprop.0+0x3a>
 801aac6:	2b00      	cmp	r3, #0
 801aac8:	d1da      	bne.n	801aa80 <_strtol_l.constprop.0+0x54>
 801aaca:	2c30      	cmp	r4, #48	@ 0x30
 801aacc:	bf0c      	ite	eq
 801aace:	2308      	moveq	r3, #8
 801aad0:	230a      	movne	r3, #10
 801aad2:	e7d5      	b.n	801aa80 <_strtol_l.constprop.0+0x54>
 801aad4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801aad8:	2f19      	cmp	r7, #25
 801aada:	d801      	bhi.n	801aae0 <_strtol_l.constprop.0+0xb4>
 801aadc:	3c37      	subs	r4, #55	@ 0x37
 801aade:	e7de      	b.n	801aa9e <_strtol_l.constprop.0+0x72>
 801aae0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801aae4:	2f19      	cmp	r7, #25
 801aae6:	d804      	bhi.n	801aaf2 <_strtol_l.constprop.0+0xc6>
 801aae8:	3c57      	subs	r4, #87	@ 0x57
 801aaea:	e7d8      	b.n	801aa9e <_strtol_l.constprop.0+0x72>
 801aaec:	f04f 32ff 	mov.w	r2, #4294967295
 801aaf0:	e7e1      	b.n	801aab6 <_strtol_l.constprop.0+0x8a>
 801aaf2:	1c53      	adds	r3, r2, #1
 801aaf4:	d108      	bne.n	801ab08 <_strtol_l.constprop.0+0xdc>
 801aaf6:	2322      	movs	r3, #34	@ 0x22
 801aaf8:	f8ce 3000 	str.w	r3, [lr]
 801aafc:	4660      	mov	r0, ip
 801aafe:	f1b8 0f00 	cmp.w	r8, #0
 801ab02:	d0a0      	beq.n	801aa46 <_strtol_l.constprop.0+0x1a>
 801ab04:	1e69      	subs	r1, r5, #1
 801ab06:	e006      	b.n	801ab16 <_strtol_l.constprop.0+0xea>
 801ab08:	b106      	cbz	r6, 801ab0c <_strtol_l.constprop.0+0xe0>
 801ab0a:	4240      	negs	r0, r0
 801ab0c:	f1b8 0f00 	cmp.w	r8, #0
 801ab10:	d099      	beq.n	801aa46 <_strtol_l.constprop.0+0x1a>
 801ab12:	2a00      	cmp	r2, #0
 801ab14:	d1f6      	bne.n	801ab04 <_strtol_l.constprop.0+0xd8>
 801ab16:	f8c8 1000 	str.w	r1, [r8]
 801ab1a:	e794      	b.n	801aa46 <_strtol_l.constprop.0+0x1a>
 801ab1c:	0801b474 	.word	0x0801b474

0801ab20 <_strtol_r>:
 801ab20:	f7ff bf84 	b.w	801aa2c <_strtol_l.constprop.0>

0801ab24 <_strtoul_l.constprop.0>:
 801ab24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ab28:	4e34      	ldr	r6, [pc, #208]	@ (801abfc <_strtoul_l.constprop.0+0xd8>)
 801ab2a:	4686      	mov	lr, r0
 801ab2c:	460d      	mov	r5, r1
 801ab2e:	4628      	mov	r0, r5
 801ab30:	f815 4b01 	ldrb.w	r4, [r5], #1
 801ab34:	5d37      	ldrb	r7, [r6, r4]
 801ab36:	f017 0708 	ands.w	r7, r7, #8
 801ab3a:	d1f8      	bne.n	801ab2e <_strtoul_l.constprop.0+0xa>
 801ab3c:	2c2d      	cmp	r4, #45	@ 0x2d
 801ab3e:	d12f      	bne.n	801aba0 <_strtoul_l.constprop.0+0x7c>
 801ab40:	782c      	ldrb	r4, [r5, #0]
 801ab42:	2701      	movs	r7, #1
 801ab44:	1c85      	adds	r5, r0, #2
 801ab46:	f033 0010 	bics.w	r0, r3, #16
 801ab4a:	d109      	bne.n	801ab60 <_strtoul_l.constprop.0+0x3c>
 801ab4c:	2c30      	cmp	r4, #48	@ 0x30
 801ab4e:	d12c      	bne.n	801abaa <_strtoul_l.constprop.0+0x86>
 801ab50:	7828      	ldrb	r0, [r5, #0]
 801ab52:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801ab56:	2858      	cmp	r0, #88	@ 0x58
 801ab58:	d127      	bne.n	801abaa <_strtoul_l.constprop.0+0x86>
 801ab5a:	786c      	ldrb	r4, [r5, #1]
 801ab5c:	2310      	movs	r3, #16
 801ab5e:	3502      	adds	r5, #2
 801ab60:	f04f 38ff 	mov.w	r8, #4294967295
 801ab64:	2600      	movs	r6, #0
 801ab66:	fbb8 f8f3 	udiv	r8, r8, r3
 801ab6a:	fb03 f908 	mul.w	r9, r3, r8
 801ab6e:	ea6f 0909 	mvn.w	r9, r9
 801ab72:	4630      	mov	r0, r6
 801ab74:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801ab78:	f1bc 0f09 	cmp.w	ip, #9
 801ab7c:	d81c      	bhi.n	801abb8 <_strtoul_l.constprop.0+0x94>
 801ab7e:	4664      	mov	r4, ip
 801ab80:	42a3      	cmp	r3, r4
 801ab82:	dd2a      	ble.n	801abda <_strtoul_l.constprop.0+0xb6>
 801ab84:	f1b6 3fff 	cmp.w	r6, #4294967295
 801ab88:	d007      	beq.n	801ab9a <_strtoul_l.constprop.0+0x76>
 801ab8a:	4580      	cmp	r8, r0
 801ab8c:	d322      	bcc.n	801abd4 <_strtoul_l.constprop.0+0xb0>
 801ab8e:	d101      	bne.n	801ab94 <_strtoul_l.constprop.0+0x70>
 801ab90:	45a1      	cmp	r9, r4
 801ab92:	db1f      	blt.n	801abd4 <_strtoul_l.constprop.0+0xb0>
 801ab94:	fb00 4003 	mla	r0, r0, r3, r4
 801ab98:	2601      	movs	r6, #1
 801ab9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801ab9e:	e7e9      	b.n	801ab74 <_strtoul_l.constprop.0+0x50>
 801aba0:	2c2b      	cmp	r4, #43	@ 0x2b
 801aba2:	bf04      	itt	eq
 801aba4:	782c      	ldrbeq	r4, [r5, #0]
 801aba6:	1c85      	addeq	r5, r0, #2
 801aba8:	e7cd      	b.n	801ab46 <_strtoul_l.constprop.0+0x22>
 801abaa:	2b00      	cmp	r3, #0
 801abac:	d1d8      	bne.n	801ab60 <_strtoul_l.constprop.0+0x3c>
 801abae:	2c30      	cmp	r4, #48	@ 0x30
 801abb0:	bf0c      	ite	eq
 801abb2:	2308      	moveq	r3, #8
 801abb4:	230a      	movne	r3, #10
 801abb6:	e7d3      	b.n	801ab60 <_strtoul_l.constprop.0+0x3c>
 801abb8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801abbc:	f1bc 0f19 	cmp.w	ip, #25
 801abc0:	d801      	bhi.n	801abc6 <_strtoul_l.constprop.0+0xa2>
 801abc2:	3c37      	subs	r4, #55	@ 0x37
 801abc4:	e7dc      	b.n	801ab80 <_strtoul_l.constprop.0+0x5c>
 801abc6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801abca:	f1bc 0f19 	cmp.w	ip, #25
 801abce:	d804      	bhi.n	801abda <_strtoul_l.constprop.0+0xb6>
 801abd0:	3c57      	subs	r4, #87	@ 0x57
 801abd2:	e7d5      	b.n	801ab80 <_strtoul_l.constprop.0+0x5c>
 801abd4:	f04f 36ff 	mov.w	r6, #4294967295
 801abd8:	e7df      	b.n	801ab9a <_strtoul_l.constprop.0+0x76>
 801abda:	1c73      	adds	r3, r6, #1
 801abdc:	d106      	bne.n	801abec <_strtoul_l.constprop.0+0xc8>
 801abde:	2322      	movs	r3, #34	@ 0x22
 801abe0:	f8ce 3000 	str.w	r3, [lr]
 801abe4:	4630      	mov	r0, r6
 801abe6:	b932      	cbnz	r2, 801abf6 <_strtoul_l.constprop.0+0xd2>
 801abe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801abec:	b107      	cbz	r7, 801abf0 <_strtoul_l.constprop.0+0xcc>
 801abee:	4240      	negs	r0, r0
 801abf0:	2a00      	cmp	r2, #0
 801abf2:	d0f9      	beq.n	801abe8 <_strtoul_l.constprop.0+0xc4>
 801abf4:	b106      	cbz	r6, 801abf8 <_strtoul_l.constprop.0+0xd4>
 801abf6:	1e69      	subs	r1, r5, #1
 801abf8:	6011      	str	r1, [r2, #0]
 801abfa:	e7f5      	b.n	801abe8 <_strtoul_l.constprop.0+0xc4>
 801abfc:	0801b474 	.word	0x0801b474

0801ac00 <_strtoul_r>:
 801ac00:	f7ff bf90 	b.w	801ab24 <_strtoul_l.constprop.0>

0801ac04 <__ascii_wctomb>:
 801ac04:	4603      	mov	r3, r0
 801ac06:	4608      	mov	r0, r1
 801ac08:	b141      	cbz	r1, 801ac1c <__ascii_wctomb+0x18>
 801ac0a:	2aff      	cmp	r2, #255	@ 0xff
 801ac0c:	d904      	bls.n	801ac18 <__ascii_wctomb+0x14>
 801ac0e:	228a      	movs	r2, #138	@ 0x8a
 801ac10:	601a      	str	r2, [r3, #0]
 801ac12:	f04f 30ff 	mov.w	r0, #4294967295
 801ac16:	4770      	bx	lr
 801ac18:	700a      	strb	r2, [r1, #0]
 801ac1a:	2001      	movs	r0, #1
 801ac1c:	4770      	bx	lr
	...

0801ac20 <fiprintf>:
 801ac20:	b40e      	push	{r1, r2, r3}
 801ac22:	b503      	push	{r0, r1, lr}
 801ac24:	4601      	mov	r1, r0
 801ac26:	ab03      	add	r3, sp, #12
 801ac28:	4805      	ldr	r0, [pc, #20]	@ (801ac40 <fiprintf+0x20>)
 801ac2a:	f853 2b04 	ldr.w	r2, [r3], #4
 801ac2e:	6800      	ldr	r0, [r0, #0]
 801ac30:	9301      	str	r3, [sp, #4]
 801ac32:	f7ff fa6f 	bl	801a114 <_vfiprintf_r>
 801ac36:	b002      	add	sp, #8
 801ac38:	f85d eb04 	ldr.w	lr, [sp], #4
 801ac3c:	b003      	add	sp, #12
 801ac3e:	4770      	bx	lr
 801ac40:	24000050 	.word	0x24000050

0801ac44 <abort>:
 801ac44:	b508      	push	{r3, lr}
 801ac46:	2006      	movs	r0, #6
 801ac48:	f000 f834 	bl	801acb4 <raise>
 801ac4c:	2001      	movs	r0, #1
 801ac4e:	f7e6 ff65 	bl	8001b1c <_exit>

0801ac52 <_malloc_usable_size_r>:
 801ac52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ac56:	1f18      	subs	r0, r3, #4
 801ac58:	2b00      	cmp	r3, #0
 801ac5a:	bfbc      	itt	lt
 801ac5c:	580b      	ldrlt	r3, [r1, r0]
 801ac5e:	18c0      	addlt	r0, r0, r3
 801ac60:	4770      	bx	lr

0801ac62 <_raise_r>:
 801ac62:	291f      	cmp	r1, #31
 801ac64:	b538      	push	{r3, r4, r5, lr}
 801ac66:	4605      	mov	r5, r0
 801ac68:	460c      	mov	r4, r1
 801ac6a:	d904      	bls.n	801ac76 <_raise_r+0x14>
 801ac6c:	2316      	movs	r3, #22
 801ac6e:	6003      	str	r3, [r0, #0]
 801ac70:	f04f 30ff 	mov.w	r0, #4294967295
 801ac74:	bd38      	pop	{r3, r4, r5, pc}
 801ac76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801ac78:	b112      	cbz	r2, 801ac80 <_raise_r+0x1e>
 801ac7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ac7e:	b94b      	cbnz	r3, 801ac94 <_raise_r+0x32>
 801ac80:	4628      	mov	r0, r5
 801ac82:	f000 f831 	bl	801ace8 <_getpid_r>
 801ac86:	4622      	mov	r2, r4
 801ac88:	4601      	mov	r1, r0
 801ac8a:	4628      	mov	r0, r5
 801ac8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ac90:	f000 b818 	b.w	801acc4 <_kill_r>
 801ac94:	2b01      	cmp	r3, #1
 801ac96:	d00a      	beq.n	801acae <_raise_r+0x4c>
 801ac98:	1c59      	adds	r1, r3, #1
 801ac9a:	d103      	bne.n	801aca4 <_raise_r+0x42>
 801ac9c:	2316      	movs	r3, #22
 801ac9e:	6003      	str	r3, [r0, #0]
 801aca0:	2001      	movs	r0, #1
 801aca2:	e7e7      	b.n	801ac74 <_raise_r+0x12>
 801aca4:	2100      	movs	r1, #0
 801aca6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801acaa:	4620      	mov	r0, r4
 801acac:	4798      	blx	r3
 801acae:	2000      	movs	r0, #0
 801acb0:	e7e0      	b.n	801ac74 <_raise_r+0x12>
	...

0801acb4 <raise>:
 801acb4:	4b02      	ldr	r3, [pc, #8]	@ (801acc0 <raise+0xc>)
 801acb6:	4601      	mov	r1, r0
 801acb8:	6818      	ldr	r0, [r3, #0]
 801acba:	f7ff bfd2 	b.w	801ac62 <_raise_r>
 801acbe:	bf00      	nop
 801acc0:	24000050 	.word	0x24000050

0801acc4 <_kill_r>:
 801acc4:	b538      	push	{r3, r4, r5, lr}
 801acc6:	4d07      	ldr	r5, [pc, #28]	@ (801ace4 <_kill_r+0x20>)
 801acc8:	2300      	movs	r3, #0
 801acca:	4604      	mov	r4, r0
 801accc:	4608      	mov	r0, r1
 801acce:	4611      	mov	r1, r2
 801acd0:	602b      	str	r3, [r5, #0]
 801acd2:	f7e6 ff13 	bl	8001afc <_kill>
 801acd6:	1c43      	adds	r3, r0, #1
 801acd8:	d102      	bne.n	801ace0 <_kill_r+0x1c>
 801acda:	682b      	ldr	r3, [r5, #0]
 801acdc:	b103      	cbz	r3, 801ace0 <_kill_r+0x1c>
 801acde:	6023      	str	r3, [r4, #0]
 801ace0:	bd38      	pop	{r3, r4, r5, pc}
 801ace2:	bf00      	nop
 801ace4:	2400f6b0 	.word	0x2400f6b0

0801ace8 <_getpid_r>:
 801ace8:	f7e6 bf00 	b.w	8001aec <_getpid>

0801acec <_init>:
 801acec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acee:	bf00      	nop
 801acf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801acf2:	bc08      	pop	{r3}
 801acf4:	469e      	mov	lr, r3
 801acf6:	4770      	bx	lr

0801acf8 <_fini>:
 801acf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acfa:	bf00      	nop
 801acfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801acfe:	bc08      	pop	{r3}
 801ad00:	469e      	mov	lr, r3
 801ad02:	4770      	bx	lr
