// Seed: 1819858046
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  logic id_4 = id_3 - 1, id_5, id_6 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd42
) (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6
    , id_11,
    output tri0 id_7,
    input wire _id_8[id_8 : 1 'b0],
    input wire id_9
);
  wor id_12 = 1 != 1;
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
