# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile D:/KudA/Files/Diploma/code/DDSynthesis/Modelsim/TEST_001/Test_001.mpf 
# Loading project Test_001
# Compile of ROM.v was successful.
# Compile of testbanch_tb.v was successful.
# Compile of counter.v was successful.
# Compile of testbanch_tb.v was successful.
# Compile of ROM.v was successful.
# 3 compiles, 0 failed with no errors. 
# Error: Îêçí  îòï.
# Ph·
#        Unable to replace existing ini file (D:/KudA/Files/Diploma/code/DDSynthesis/Modelsim/TEST_001/Test_001.mpf).  File can not be renamed.
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/testbanch_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# Compile of ROM_writer.v was successful.
# Compile of testbanch_tb.v failed with 1 errors.
# Compile of testbanch_tb.v was successful.
# Compile of counter.v was successful.
# Compile of testbanch_tb.v was successful.
# Compile of ROM.v was successful.
# Compile of ROM_writer.v was successful.
# 4 compiles, 0 failed with no errors. 
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position end  sim:/testbanch_tb/clk
add wave -position end  sim:/testbanch_tb/reset
add wave -position end  sim:/testbanch_tb/out_counter
add wave -position end  sim:/testbanch_tb/address
add wave -position end  sim:/testbanch_tb/out_ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# Compile of ROM_writer.v was successful.
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position insertpoint sim:/testbanch_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# Compile of ROM_writer.v was successful.
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position insertpoint sim:/testbanch_tb/*
run
run
run
run
quit -sim
# Compile of ROM_writer.v was successful.
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position insertpoint sim:/testbanch_tb/*
run
run
run
run
run
run
quit -sim
# Compile of ROM_writer.v was successful.
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position end  sim:/testbanch_tb/clk
add wave -position end  sim:/testbanch_tb/reset
add wave -position end  sim:/testbanch_tb/out_counter
add wave -position end  sim:/testbanch_tb/address
add wave -position end  sim:/testbanch_tb/out_ROM
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# Compile of counter.v was successful.
# Compile of testbanch_tb.v was successful.
# Compile of ROM.v was successful.
# Compile of ROM_writer.v was successful.
# 4 compiles, 0 failed with no errors. 
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position end  sim:/testbanch_tb/clk
add wave -position end  sim:/testbanch_tb/reset
add wave -position end  sim:/testbanch_tb/out_counter
add wave -position end  sim:/testbanch_tb/address
add wave -position end  sim:/testbanch_tb/out_ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
vsim work.testbanch_tb
# vsim work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
add wave -position end  sim:/testbanch_tb/clk
add wave -position end  sim:/testbanch_tb/reset
add wave -position end  sim:/testbanch_tb/out_counter
add wave -position end  sim:/testbanch_tb/address
add wave -position end  sim:/testbanch_tb/out_ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
