# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/iamme/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /home/iamme/litex/litex/build/sim/core/veril.cpp libdylib.o modules.o pads.o parse.o sim.o --top-module sim -CFLAGS -ggdb -Wall -O3   -I/home/iamme/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH --relative-includes"
S    187321  4864788  1660547067   854344767  1660547067   854344767 "/home/iamme/build/sim/gateware/sim.v"
S    325041  5247939  1659970731   758627254  1659960626   234270407 "/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v"
S   7892640  4352039  1659961376   579218536  1598506306           0 "/usr/bin/verilator_bin"
T      7748  4988313  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim.cpp"
T      5887  4988311  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim.h"
T      2133  4988328  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim.mk"
T    148538  4988324  1660547625   870236343  1660547625   870236343 "obj_dir/Vsim_VexRiscv.cpp"
T     40678  4988321  1660547625   866236346  1660547625   866236346 "obj_dir/Vsim_VexRiscv.h"
T    165812  4988325  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim_VexRiscv__1.cpp"
T    118921  4988323  1660547625   870236343  1660547625   870236343 "obj_dir/Vsim_VexRiscv__1__Slow.cpp"
T     36668  4988326  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim_VexRiscv__2.cpp"
T    158364  4988322  1660547625   866236346  1660547625   866236346 "obj_dir/Vsim_VexRiscv__Slow.cpp"
T       669  4988306  1660547625   842236366  1660547625   842236366 "obj_dir/Vsim__Dpi.cpp"
T       437  4988305  1660547625   842236366  1660547625   842236366 "obj_dir/Vsim__Dpi.h"
T      4832  4988312  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim__Slow.cpp"
T      3384  4988303  1660547625   842236366  1660547625   842236366 "obj_dir/Vsim__Syms.cpp"
T      1211  4988304  1660547625   842236366  1660547625   842236366 "obj_dir/Vsim__Syms.h"
T    209562  4988309  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim__Trace.cpp"
T     17573  4988310  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim__Trace__1.cpp"
T    144209  4988308  1660547625   850236359  1660547625   850236359 "obj_dir/Vsim__Trace__1__Slow.cpp"
T    279432  4988307  1660547625   846236362  1660547625   846236362 "obj_dir/Vsim__Trace__Slow.cpp"
T       831  4988329  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim__ver.d"
T         0        0  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim__verFiles.dat"
T      1873  4988327  1660547625   874236341  1660547625   874236341 "obj_dir/Vsim_classes.mk"
T    102887  4988318  1660547625   862236350  1660547625   862236350 "obj_dir/Vsim_sim.cpp"
T     39493  4988314  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim_sim.h"
T    117384  4988319  1660547625   862236350  1660547625   862236350 "obj_dir/Vsim_sim__1.cpp"
T    109640  4988316  1660547625   858236353  1660547625   858236353 "obj_dir/Vsim_sim__1__Slow.cpp"
T     50460  4988320  1660547625   862236350  1660547625   862236350 "obj_dir/Vsim_sim__2.cpp"
T      8940  4988317  1660547625   858236353  1660547625   858236353 "obj_dir/Vsim_sim__2__Slow.cpp"
T     97479  4988315  1660547625   854236355  1660547625   854236355 "obj_dir/Vsim_sim__Slow.cpp"
