5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt2.1.vcd) 2 -o (null_stmt2.1.cdd) 2 -v (null_stmt2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 null_stmt2.1.v 10 30 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 null_stmt2.1.v 14 19 1 
2 2 15 15 15 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 3 15 15 15 60009 1 0 21004 0 0 1 16 0 0
2 4 15 15 15 20002 0 1 1410 0 0 1 1 a
2 5 15 15 15 20009 1 37 16 3 4
2 6 15 15 15 b000b 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 7 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 8 16 16 16 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 17 17 17 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 10 18 18 18 60006 1 1 1014 0 0 1 1 a
2 11 18 18 18 50006 1 1b 1028 10 0 1 18 0 1 0 1 0 0
2 12 18 18 18 10001 0 1 1410 0 0 1 1 a
2 13 18 18 18 10006 1 37 3a 11 12
2 14 18 18 18 80008 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 15 18 18 18 90009 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 16 18 18 18 a000a 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 2 11 5 5 2
4 5 0 6 6 2
4 6 0 8 8 2
4 8 0 9 0 2
4 9 0 13 13 2
4 13 0 14 14 2
4 14 0 15 15 2
4 15 0 16 16 2
4 16 0 0 0 2
3 1 main.u$1 "main.u$1" 0 null_stmt2.1.v 21 28 1 
