{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551919232592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551919232593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 19:40:32 2019 " "Processing started: Wed Mar 06 19:40:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551919232593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919232593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919232593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551919233553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551919233553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellshift " "Found entity 1: trellshift" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trellisterm.v(10) " "Verilog HDL warning at trellisterm.v(10): extended using \"x\" or \"z\"" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1551919247819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellisterm " "Found entity 1: trellisterm" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../encoder/encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "../encoder/dffe_ref.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_encoder " "Found entity 1: turbo_encoder" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551919247850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919247850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "turbo_encoder " "Elaborating entity \"turbo_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551919247928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder1\"" {  } { { "turbo_encoder.v" "encoder1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919247991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref encoder:encoder1\|dffe_ref:D2 " "Elaborating entity \"dffe_ref\" for hierarchy \"encoder:encoder1\|dffe_ref:D2\"" {  } { { "../encoder/encoder.v" "D2" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919247991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellisterm trellisterm:termination " "Elaborating entity \"trellisterm\" for hierarchy \"trellisterm:termination\"" {  } { { "turbo_encoder.v" "termination" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919248006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt trellisterm.v(7) " "Verilog HDL or VHDL warning at trellisterm.v(7): object \"alt\" assigned a value but never read" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551919248006 "|turbo_encoder|trellisterm:termination"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellshift trellisterm:termination\|trellshift:shiftd0 " "Elaborating entity \"trellshift\" for hierarchy \"trellisterm:termination\|trellshift:shiftd0\"" {  } { { "../trellis/trellisterm.v" "shiftd0" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919248006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "LPM_SHIFTREG_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919248069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919248069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551919248069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551919248069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551919248069 ""}  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551919248069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:control " "Elaborating entity \"fsm\" for hierarchy \"fsm:control\"" {  } { { "turbo_encoder.v" "control" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(29) " "Verilog HDL assignment warning at fsm.v(29): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(38) " "Verilog HDL assignment warning at fsm.v(38): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(50) " "Verilog HDL assignment warning at fsm.v(50): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(56) " "Verilog HDL assignment warning at fsm.v(56): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(65) " "Verilog HDL assignment warning at fsm.v(65): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(71) " "Verilog HDL assignment warning at fsm.v(71): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(79) " "Verilog HDL assignment warning at fsm.v(79): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551919248085 "|turbo_encoder|fsm:control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551919249069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.map.smsg " "Generated suppressed messages file C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919249413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551919249616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551919249616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551919249741 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551919249741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551919249741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551919249741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551919249819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 19:40:49 2019 " "Processing ended: Wed Mar 06 19:40:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551919249819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551919249819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551919249819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551919249819 ""}
