ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"MCUSetup.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB133:
  27              		.file 1 "Src/MCUSetup.c"
   1:Src/MCUSetup.c **** #include "MCUSetup.h"
   2:Src/MCUSetup.c **** #include "main.h"
   3:Src/MCUSetup.c **** 
   4:Src/MCUSetup.c **** void SystemClock_Config(void) {
   5:Src/MCUSetup.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
   6:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
   7:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
   8:Src/MCUSetup.c **** 
   9:Src/MCUSetup.c ****   /**Initializes the CPU, AHB and APB busses clocks
  10:Src/MCUSetup.c ****    */
  11:Src/MCUSetup.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  15:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  16:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  17:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
  18:Src/MCUSetup.c ****     Error_Handler();
  19:Src/MCUSetup.c ****   }
  20:Src/MCUSetup.c ****   /**Initializes the CPU, AHB and APB busses clocks
  21:Src/MCUSetup.c ****    */
  22:Src/MCUSetup.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
  23:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  24:Src/MCUSetup.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  25:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  27:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  28:Src/MCUSetup.c **** 
  29:Src/MCUSetup.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
  30:Src/MCUSetup.c ****     Error_Handler();
  31:Src/MCUSetup.c ****   }
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 2


  32:Src/MCUSetup.c ****   PeriphClkInit.PeriphClockSelection =
  33:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
  34:Src/MCUSetup.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  35:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  36:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
  37:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
  38:Src/MCUSetup.c ****     Error_Handler();
  39:Src/MCUSetup.c ****   }
  40:Src/MCUSetup.c **** }
  41:Src/MCUSetup.c **** 
  42:Src/MCUSetup.c **** /**
  43:Src/MCUSetup.c ****   * @brief ADC1 Initialization Function
  44:Src/MCUSetup.c ****   * @param None
  45:Src/MCUSetup.c ****   * @retval None
  46:Src/MCUSetup.c ****   */
  47:Src/MCUSetup.c **** static void MX_ADC1_Init(void)
  48:Src/MCUSetup.c **** {
  49:Src/MCUSetup.c **** 
  50:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  51:Src/MCUSetup.c **** 
  52:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 0 */
  53:Src/MCUSetup.c **** 
  54:Src/MCUSetup.c ****   ADC_MultiModeTypeDef multimode = {0};
  55:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  56:Src/MCUSetup.c **** 
  57:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  58:Src/MCUSetup.c **** 
  59:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 1 */
  60:Src/MCUSetup.c ****   /**Common config 
  61:Src/MCUSetup.c ****   */
  62:Src/MCUSetup.c ****   hadc1.Instance = ADC1;
  63:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  64:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  65:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  66:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  67:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  68:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  69:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  70:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  71:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
  72:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  73:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  74:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
  75:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  76:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  77:Src/MCUSetup.c ****   {
  78:Src/MCUSetup.c ****     Error_Handler();
  79:Src/MCUSetup.c ****   }
  80:Src/MCUSetup.c ****   /**Configure the ADC multi-mode 
  81:Src/MCUSetup.c ****   */
  82:Src/MCUSetup.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
  83:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
  84:Src/MCUSetup.c ****   {
  85:Src/MCUSetup.c ****     Error_Handler();
  86:Src/MCUSetup.c ****   }
  87:Src/MCUSetup.c ****   /**Configure Regular Channel 
  88:Src/MCUSetup.c ****   */
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 3


  89:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
  90:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
  91:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
  92:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  93:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
  94:Src/MCUSetup.c ****   sConfig.Offset = 0;
  95:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  96:Src/MCUSetup.c ****   {
  97:Src/MCUSetup.c ****     Error_Handler();
  98:Src/MCUSetup.c ****   }
  99:Src/MCUSetup.c ****   /**Configure Regular Channel 
 100:Src/MCUSetup.c ****   */
 101:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_2;
 102:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 103:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 104:Src/MCUSetup.c ****   {
 105:Src/MCUSetup.c ****     Error_Handler();
 106:Src/MCUSetup.c ****   }
 107:Src/MCUSetup.c ****   /**Configure Regular Channel 
 108:Src/MCUSetup.c ****   */
 109:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_3;
 110:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 111:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 112:Src/MCUSetup.c ****   {
 113:Src/MCUSetup.c ****     Error_Handler();
 114:Src/MCUSetup.c ****   }
 115:Src/MCUSetup.c ****   /**Configure Regular Channel 
 116:Src/MCUSetup.c ****   */
 117:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_4;
 118:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 119:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 120:Src/MCUSetup.c ****   {
 121:Src/MCUSetup.c ****     Error_Handler();
 122:Src/MCUSetup.c ****   }
 123:Src/MCUSetup.c ****   /**Configure Regular Channel 
 124:Src/MCUSetup.c ****   */
 125:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_5;
 126:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 127:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 128:Src/MCUSetup.c ****   {
 129:Src/MCUSetup.c ****     Error_Handler();
 130:Src/MCUSetup.c ****   }
 131:Src/MCUSetup.c ****   /**Configure Regular Channel 
 132:Src/MCUSetup.c ****   */
 133:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_6;
 134:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 135:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 136:Src/MCUSetup.c ****   {
 137:Src/MCUSetup.c ****     Error_Handler();
 138:Src/MCUSetup.c ****   }
 139:Src/MCUSetup.c ****   /**Configure Regular Channel 
 140:Src/MCUSetup.c ****   */
 141:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_7;
 142:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 143:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 144:Src/MCUSetup.c ****   {
 145:Src/MCUSetup.c ****     Error_Handler();
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 4


 146:Src/MCUSetup.c ****   }
 147:Src/MCUSetup.c ****   /**Configure Regular Channel 
 148:Src/MCUSetup.c ****   */
 149:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_8;
 150:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 151:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 152:Src/MCUSetup.c ****   {
 153:Src/MCUSetup.c ****     Error_Handler();
 154:Src/MCUSetup.c ****   }
 155:Src/MCUSetup.c ****   /**Configure Regular Channel 
 156:Src/MCUSetup.c ****   */
 157:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_9;
 158:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 159:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 160:Src/MCUSetup.c ****   {
 161:Src/MCUSetup.c ****     Error_Handler();
 162:Src/MCUSetup.c ****   }
 163:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 164:Src/MCUSetup.c **** 
 165:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 2 */
 166:Src/MCUSetup.c **** 
 167:Src/MCUSetup.c **** }
 168:Src/MCUSetup.c **** 
 169:Src/MCUSetup.c **** /**
 170:Src/MCUSetup.c ****   * @brief ADC2 Initialization Function
 171:Src/MCUSetup.c ****   * @param None
 172:Src/MCUSetup.c ****   * @retval None
 173:Src/MCUSetup.c ****   */
 174:Src/MCUSetup.c **** static void MX_ADC2_Init(void)
 175:Src/MCUSetup.c **** {
 176:Src/MCUSetup.c **** 
 177:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 178:Src/MCUSetup.c **** 
 179:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 0 */
 180:Src/MCUSetup.c **** 
 181:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 182:Src/MCUSetup.c **** 
 183:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 184:Src/MCUSetup.c **** 
 185:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 1 */
 186:Src/MCUSetup.c ****   /**Common config 
 187:Src/MCUSetup.c ****   */
 188:Src/MCUSetup.c ****   hadc2.Instance = ADC2;
 189:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 190:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 191:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 192:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 193:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 194:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 195:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 196:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 197:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
 198:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 199:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 200:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 201:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 202:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 5


 203:Src/MCUSetup.c ****   {
 204:Src/MCUSetup.c ****     Error_Handler();
 205:Src/MCUSetup.c ****   }
 206:Src/MCUSetup.c ****   /**Configure Regular Channel 
 207:Src/MCUSetup.c ****   */
 208:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
 209:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 210:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 211:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 212:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 213:Src/MCUSetup.c ****   sConfig.Offset = 0;
 214:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 215:Src/MCUSetup.c ****   {
 216:Src/MCUSetup.c ****     Error_Handler();
 217:Src/MCUSetup.c ****   }
 218:Src/MCUSetup.c ****   /**Configure Regular Channel 
 219:Src/MCUSetup.c ****   */
 220:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_2;
 221:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 222:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 223:Src/MCUSetup.c ****   {
 224:Src/MCUSetup.c ****     Error_Handler();
 225:Src/MCUSetup.c ****   }
 226:Src/MCUSetup.c ****   /**Configure Regular Channel 
 227:Src/MCUSetup.c ****   */
 228:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_3;
 229:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 230:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 231:Src/MCUSetup.c ****   {
 232:Src/MCUSetup.c ****     Error_Handler();
 233:Src/MCUSetup.c ****   }
 234:Src/MCUSetup.c ****   /**Configure Regular Channel 
 235:Src/MCUSetup.c ****   */
 236:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_4;
 237:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 238:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 239:Src/MCUSetup.c ****   {
 240:Src/MCUSetup.c ****     Error_Handler();
 241:Src/MCUSetup.c ****   }
 242:Src/MCUSetup.c ****   /**Configure Regular Channel 
 243:Src/MCUSetup.c ****   */
 244:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_5;
 245:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 246:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 247:Src/MCUSetup.c ****   {
 248:Src/MCUSetup.c ****     Error_Handler();
 249:Src/MCUSetup.c ****   }
 250:Src/MCUSetup.c ****   /**Configure Regular Channel 
 251:Src/MCUSetup.c ****   */
 252:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_11;
 253:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 254:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 255:Src/MCUSetup.c ****   {
 256:Src/MCUSetup.c ****     Error_Handler();
 257:Src/MCUSetup.c ****   }
 258:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 259:Src/MCUSetup.c **** 
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 6


 260:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 2 */
 261:Src/MCUSetup.c **** 
 262:Src/MCUSetup.c **** }
 263:Src/MCUSetup.c **** 
 264:Src/MCUSetup.c **** /**
 265:Src/MCUSetup.c ****   * @brief ADC3 Initialization Function
 266:Src/MCUSetup.c ****   * @param None
 267:Src/MCUSetup.c ****   * @retval None
 268:Src/MCUSetup.c ****   */
 269:Src/MCUSetup.c **** static void MX_ADC3_Init(void)
 270:Src/MCUSetup.c **** {
 271:Src/MCUSetup.c **** 
 272:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 273:Src/MCUSetup.c **** 
 274:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 0 */
 275:Src/MCUSetup.c **** 
 276:Src/MCUSetup.c ****   ADC_MultiModeTypeDef multimode = {0};
 277:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 278:Src/MCUSetup.c **** 
 279:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 280:Src/MCUSetup.c **** 
 281:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 1 */
 282:Src/MCUSetup.c ****   /**Common config 
 283:Src/MCUSetup.c ****   */
 284:Src/MCUSetup.c ****   hadc3.Instance = ADC3;
 285:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 286:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 287:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 288:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 289:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 290:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 291:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 292:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 293:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 294:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 295:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 296:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 297:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 298:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 299:Src/MCUSetup.c ****   {
 300:Src/MCUSetup.c ****     Error_Handler();
 301:Src/MCUSetup.c ****   }
 302:Src/MCUSetup.c ****   /**Configure the ADC multi-mode 
 303:Src/MCUSetup.c ****   */
 304:Src/MCUSetup.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 305:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 306:Src/MCUSetup.c ****   {
 307:Src/MCUSetup.c ****     Error_Handler();
 308:Src/MCUSetup.c ****   }
 309:Src/MCUSetup.c ****   /**Configure Regular Channel 
 310:Src/MCUSetup.c ****   */
 311:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
 312:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 313:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 314:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 315:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 316:Src/MCUSetup.c ****   sConfig.Offset = 0;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 7


 317:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 318:Src/MCUSetup.c ****   {
 319:Src/MCUSetup.c ****     Error_Handler();
 320:Src/MCUSetup.c ****   }
 321:Src/MCUSetup.c ****   /**Configure Regular Channel 
 322:Src/MCUSetup.c ****   */
 323:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_12;
 324:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 325:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 326:Src/MCUSetup.c ****   {
 327:Src/MCUSetup.c ****     Error_Handler();
 328:Src/MCUSetup.c ****   }
 329:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 330:Src/MCUSetup.c **** 
 331:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 2 */
 332:Src/MCUSetup.c **** 
 333:Src/MCUSetup.c **** }
 334:Src/MCUSetup.c **** 
 335:Src/MCUSetup.c **** static void MX_SPI2_Init(void)
 336:Src/MCUSetup.c **** {
 337:Src/MCUSetup.c **** 
 338:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 339:Src/MCUSetup.c **** 
 340:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 0 */
 341:Src/MCUSetup.c **** 
 342:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 343:Src/MCUSetup.c **** 
 344:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 1 */
 345:Src/MCUSetup.c ****   /* SPI2 parameter configuration*/
 346:Src/MCUSetup.c ****   hspi2.Instance = SPI2;
 347:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 348:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 349:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 350:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 351:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 352:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 353:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 354:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 355:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 356:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 357:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 358:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 359:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 360:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 361:Src/MCUSetup.c ****   {
 362:Src/MCUSetup.c ****     Error_Handler();
 363:Src/MCUSetup.c ****   }
 364:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 365:Src/MCUSetup.c **** 
 366:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 2 */
 367:Src/MCUSetup.c **** 
 368:Src/MCUSetup.c **** }
 369:Src/MCUSetup.c **** 
 370:Src/MCUSetup.c **** static void MX_USART1_UART_Init(void)
 371:Src/MCUSetup.c **** {
 372:Src/MCUSetup.c **** 
 373:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 0 */
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 8


 374:Src/MCUSetup.c **** 
 375:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 0 */
 376:Src/MCUSetup.c **** 
 377:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 1 */
 378:Src/MCUSetup.c **** 
 379:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 1 */
 380:Src/MCUSetup.c ****   huart1.Instance = USART1;
 381:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 382:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 383:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 384:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 385:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 386:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 387:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 388:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 389:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 390:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 391:Src/MCUSetup.c ****   {
 392:Src/MCUSetup.c ****     Error_Handler();
 393:Src/MCUSetup.c ****   }
 394:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 2 */
 395:Src/MCUSetup.c **** 
 396:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 2 */
 397:Src/MCUSetup.c **** 
 398:Src/MCUSetup.c **** }
 399:Src/MCUSetup.c **** 
 400:Src/MCUSetup.c **** static void MX_DMA_Init(void) 
 401:Src/MCUSetup.c **** {
 402:Src/MCUSetup.c ****   /* DMA controller clock enable */
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 404:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 405:Src/MCUSetup.c **** 
 406:Src/MCUSetup.c ****   /* DMA interrupt init */
 407:Src/MCUSetup.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 408:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 409:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 410:Src/MCUSetup.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 411:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 412:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 413:Src/MCUSetup.c ****   /* DMA2_Channel5_IRQn interrupt configuration */
 414:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 415:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 416:Src/MCUSetup.c **** 
 417:Src/MCUSetup.c **** }
 418:Src/MCUSetup.c **** 
 419:Src/MCUSetup.c **** static void MX_GPIO_Init(void)
 420:Src/MCUSetup.c **** {
  28              		.loc 1 420 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 9


  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 421:Src/MCUSetup.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 421 3 view .LVU1
  43              		.loc 1 421 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 422:Src/MCUSetup.c **** 
 423:Src/MCUSetup.c ****   /* GPIO Ports Clock Enable */
 424:Src/MCUSetup.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 424 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 424 3 view .LVU4
  53              		.loc 1 424 3 view .LVU5
  54 0010 364B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F40022 		orr	r2, r2, #524288
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 424 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F40022 		and	r2, r2, #524288
  61 0020 0192     		str	r2, [sp, #4]
  62              		.loc 1 424 3 view .LVU7
  63 0022 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
 425:Src/MCUSetup.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  65              		.loc 1 425 3 view .LVU8
  66              	.LBB5:
  67              		.loc 1 425 3 view .LVU9
  68              		.loc 1 425 3 view .LVU10
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 42F48002 		orr	r2, r2, #4194304
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 425 3 view .LVU11
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 02F48002 		and	r2, r2, #4194304
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 425 3 view .LVU12
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
 426:Src/MCUSetup.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 426 3 view .LVU13
  80              	.LBB6:
  81              		.loc 1 426 3 view .LVU14
  82              		.loc 1 426 3 view .LVU15
  83 0036 5A69     		ldr	r2, [r3, #20]
  84 0038 42F40032 		orr	r2, r2, #131072
  85 003c 5A61     		str	r2, [r3, #20]
  86              		.loc 1 426 3 view .LVU16
  87 003e 5A69     		ldr	r2, [r3, #20]
  88 0040 02F40032 		and	r2, r2, #131072
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 10


  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 426 3 view .LVU17
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
 427:Src/MCUSetup.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  93              		.loc 1 427 3 view .LVU18
  94              	.LBB7:
  95              		.loc 1 427 3 view .LVU19
  96              		.loc 1 427 3 view .LVU20
  97 0048 5A69     		ldr	r2, [r3, #20]
  98 004a 42F48022 		orr	r2, r2, #262144
  99 004e 5A61     		str	r2, [r3, #20]
 100              		.loc 1 427 3 view .LVU21
 101 0050 5B69     		ldr	r3, [r3, #20]
 102 0052 03F48023 		and	r3, r3, #262144
 103 0056 0493     		str	r3, [sp, #16]
 104              		.loc 1 427 3 view .LVU22
 105 0058 049B     		ldr	r3, [sp, #16]
 106              	.LBE7:
 428:Src/MCUSetup.c **** 
 429:Src/MCUSetup.c ****   /*Configure GPIO pin Output Level */
 430:Src/MCUSetup.c ****   HAL_GPIO_WritePin(LED_LATCH_GPIO_Port, LED_LATCH_Pin, GPIO_PIN_RESET);
 107              		.loc 1 430 3 view .LVU23
 108 005a 2246     		mov	r2, r4
 109 005c 4FF40041 		mov	r1, #32768
 110 0060 4FF09040 		mov	r0, #1207959552
 111 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 431:Src/MCUSetup.c **** 
 432:Src/MCUSetup.c ****   /*Configure GPIO pin Output Level */
 433:Src/MCUSetup.c ****   HAL_GPIO_WritePin(GPIOB, LED_CLK_Pin|LED_DATA_Pin, GPIO_PIN_RESET);
 113              		.loc 1 433 3 view .LVU24
 114 0068 214D     		ldr	r5, .L3+4
 115 006a 2246     		mov	r2, r4
 116 006c 2821     		movs	r1, #40
 117 006e 2846     		mov	r0, r5
 118 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL1:
 434:Src/MCUSetup.c **** 
 435:Src/MCUSetup.c ****   /*Configure GPIO pins : SID_RES_Pin SID_CS_Pin FREQ_A_Pin FILTER_SW_Pin 
 436:Src/MCUSetup.c ****                            FILTEREXT_SW_Pin FILTER3_SW_Pin FILTER2_SW_Pin MOD_SW_Pin 
 437:Src/MCUSetup.c ****                            MODE_SW_Pin */
 438:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = SID_RES_Pin|SID_CS_Pin|FREQ_A_Pin|FILTER_SW_Pin 
 120              		.loc 1 438 3 view .LVU25
 121              		.loc 1 438 23 is_stmt 0 view .LVU26
 122 0074 4EF6C073 		movw	r3, #61376
 123 0078 0593     		str	r3, [sp, #20]
 439:Src/MCUSetup.c ****                           |FILTEREXT_SW_Pin|FILTER3_SW_Pin|FILTER2_SW_Pin|MOD_SW_Pin 
 440:Src/MCUSetup.c ****                           |MODE_SW_Pin;
 441:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 124              		.loc 1 441 3 is_stmt 1 view .LVU27
 125              		.loc 1 441 24 is_stmt 0 view .LVU28
 126 007a 0694     		str	r4, [sp, #24]
 442:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 442 3 is_stmt 1 view .LVU29
 128              		.loc 1 442 24 is_stmt 0 view .LVU30
 129 007c 0794     		str	r4, [sp, #28]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 11


 443:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 130              		.loc 1 443 3 is_stmt 1 view .LVU31
 131 007e 05A9     		add	r1, sp, #20
 132 0080 1C48     		ldr	r0, .L3+8
 133 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL2:
 444:Src/MCUSetup.c **** 
 445:Src/MCUSetup.c ****   /*Configure GPIO pins : FREQ_B_Pin FREQ_SW_Pin */
 446:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = FREQ_B_Pin|FREQ_SW_Pin;
 135              		.loc 1 446 3 view .LVU32
 136              		.loc 1 446 23 is_stmt 0 view .LVU33
 137 0086 0323     		movs	r3, #3
 138 0088 0593     		str	r3, [sp, #20]
 447:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 139              		.loc 1 447 3 is_stmt 1 view .LVU34
 140              		.loc 1 447 24 is_stmt 0 view .LVU35
 141 008a 0694     		str	r4, [sp, #24]
 448:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 448 3 is_stmt 1 view .LVU36
 143              		.loc 1 448 24 is_stmt 0 view .LVU37
 144 008c 0794     		str	r4, [sp, #28]
 449:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 145              		.loc 1 449 3 is_stmt 1 view .LVU38
 146 008e 05A9     		add	r1, sp, #20
 147 0090 1948     		ldr	r0, .L3+12
 148 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL3:
 450:Src/MCUSetup.c **** 
 451:Src/MCUSetup.c ****   /*Configure GPIO pins : GATE_1_Pin GATE_2_Pin GATE_3_Pin VOICE_SW_Pin */
 452:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = GATE_1_Pin|GATE_2_Pin|GATE_3_Pin|VOICE_SW_Pin;
 150              		.loc 1 452 3 view .LVU39
 151              		.loc 1 452 23 is_stmt 0 view .LVU40
 152 0096 44F60443 		movw	r3, #19460
 153 009a 0593     		str	r3, [sp, #20]
 453:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 154              		.loc 1 453 3 is_stmt 1 view .LVU41
 155              		.loc 1 453 24 is_stmt 0 view .LVU42
 156 009c 0694     		str	r4, [sp, #24]
 454:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 454 3 is_stmt 1 view .LVU43
 158              		.loc 1 454 24 is_stmt 0 view .LVU44
 159 009e 0794     		str	r4, [sp, #28]
 455:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 160              		.loc 1 455 3 is_stmt 1 view .LVU45
 161 00a0 05A9     		add	r1, sp, #20
 162 00a2 2846     		mov	r0, r5
 163 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL4:
 456:Src/MCUSetup.c **** 
 457:Src/MCUSetup.c ****   /*Configure GPIO pins : FILTER1_SW_Pin SHAPE_SW_Pin SET_SW_Pin */
 458:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = FILTER1_SW_Pin|SHAPE_SW_Pin|SET_SW_Pin;
 165              		.loc 1 458 3 view .LVU46
 166              		.loc 1 458 23 is_stmt 0 view .LVU47
 167 00a8 4FF4C853 		mov	r3, #6400
 168 00ac 0593     		str	r3, [sp, #20]
 459:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169              		.loc 1 459 3 is_stmt 1 view .LVU48
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 12


 170              		.loc 1 459 24 is_stmt 0 view .LVU49
 171 00ae 0694     		str	r4, [sp, #24]
 460:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 460 3 is_stmt 1 view .LVU50
 173              		.loc 1 460 24 is_stmt 0 view .LVU51
 174 00b0 0794     		str	r4, [sp, #28]
 461:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 461 3 is_stmt 1 view .LVU52
 176 00b2 05A9     		add	r1, sp, #20
 177 00b4 4FF09040 		mov	r0, #1207959552
 178 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL5:
 462:Src/MCUSetup.c **** 
 463:Src/MCUSetup.c ****   /*Configure GPIO pin : LED_LATCH_Pin */
 464:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = LED_LATCH_Pin;
 180              		.loc 1 464 3 view .LVU53
 181              		.loc 1 464 23 is_stmt 0 view .LVU54
 182 00bc 4FF40043 		mov	r3, #32768
 183 00c0 0593     		str	r3, [sp, #20]
 465:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 465 3 is_stmt 1 view .LVU55
 185              		.loc 1 465 24 is_stmt 0 view .LVU56
 186 00c2 0126     		movs	r6, #1
 187 00c4 0696     		str	r6, [sp, #24]
 466:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 466 3 is_stmt 1 view .LVU57
 189              		.loc 1 466 24 is_stmt 0 view .LVU58
 190 00c6 0794     		str	r4, [sp, #28]
 467:Src/MCUSetup.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191              		.loc 1 467 3 is_stmt 1 view .LVU59
 192              		.loc 1 467 25 is_stmt 0 view .LVU60
 193 00c8 0894     		str	r4, [sp, #32]
 468:Src/MCUSetup.c ****   HAL_GPIO_Init(LED_LATCH_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 468 3 is_stmt 1 view .LVU61
 195 00ca 05A9     		add	r1, sp, #20
 196 00cc 4FF09040 		mov	r0, #1207959552
 197 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL6:
 469:Src/MCUSetup.c **** 
 470:Src/MCUSetup.c ****   /*Configure GPIO pins : LED_CLK_Pin LED_DATA_Pin */
 471:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = LED_CLK_Pin|LED_DATA_Pin;
 199              		.loc 1 471 3 view .LVU62
 200              		.loc 1 471 23 is_stmt 0 view .LVU63
 201 00d4 2823     		movs	r3, #40
 202 00d6 0593     		str	r3, [sp, #20]
 472:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 472 3 is_stmt 1 view .LVU64
 204              		.loc 1 472 24 is_stmt 0 view .LVU65
 205 00d8 0696     		str	r6, [sp, #24]
 473:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 473 3 is_stmt 1 view .LVU66
 207              		.loc 1 473 24 is_stmt 0 view .LVU67
 208 00da 0794     		str	r4, [sp, #28]
 474:Src/MCUSetup.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 474 3 is_stmt 1 view .LVU68
 210              		.loc 1 474 25 is_stmt 0 view .LVU69
 211 00dc 0894     		str	r4, [sp, #32]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 13


 475:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 475 3 is_stmt 1 view .LVU70
 213 00de 05A9     		add	r1, sp, #20
 214 00e0 2846     		mov	r0, r5
 215 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
 476:Src/MCUSetup.c **** 
 477:Src/MCUSetup.c **** }
 217              		.loc 1 477 1 is_stmt 0 view .LVU71
 218 00e6 0AB0     		add	sp, sp, #40
 219              	.LCFI2:
 220              		.cfi_def_cfa_offset 16
 221              		@ sp needed
 222 00e8 70BD     		pop	{r4, r5, r6, pc}
 223              	.L4:
 224 00ea 00BF     		.align	2
 225              	.L3:
 226 00ec 00100240 		.word	1073876992
 227 00f0 00040048 		.word	1207960576
 228 00f4 00080048 		.word	1207961600
 229 00f8 00140048 		.word	1207964672
 230              		.cfi_endproc
 231              	.LFE133:
 233              		.section	.text.MX_DMA_Init,"ax",%progbits
 234              		.align	1
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 238              		.fpu fpv4-sp-d16
 240              	MX_DMA_Init:
 241              	.LFB132:
 401:Src/MCUSetup.c ****   /* DMA controller clock enable */
 242              		.loc 1 401 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 00B5     		push	{lr}
 247              	.LCFI3:
 248              		.cfi_def_cfa_offset 4
 249              		.cfi_offset 14, -4
 250 0002 83B0     		sub	sp, sp, #12
 251              	.LCFI4:
 252              		.cfi_def_cfa_offset 16
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 253              		.loc 1 403 3 view .LVU73
 254              	.LBB8:
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 255              		.loc 1 403 3 view .LVU74
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 256              		.loc 1 403 3 view .LVU75
 257 0004 164B     		ldr	r3, .L7
 258 0006 5A69     		ldr	r2, [r3, #20]
 259 0008 42F00102 		orr	r2, r2, #1
 260 000c 5A61     		str	r2, [r3, #20]
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 261              		.loc 1 403 3 view .LVU76
 262 000e 5A69     		ldr	r2, [r3, #20]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 14


 263 0010 02F00102 		and	r2, r2, #1
 264 0014 0092     		str	r2, [sp]
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 265              		.loc 1 403 3 view .LVU77
 266 0016 009A     		ldr	r2, [sp]
 267              	.LBE8:
 404:Src/MCUSetup.c **** 
 268              		.loc 1 404 3 view .LVU78
 269              	.LBB9:
 404:Src/MCUSetup.c **** 
 270              		.loc 1 404 3 view .LVU79
 404:Src/MCUSetup.c **** 
 271              		.loc 1 404 3 view .LVU80
 272 0018 5A69     		ldr	r2, [r3, #20]
 273 001a 42F00202 		orr	r2, r2, #2
 274 001e 5A61     		str	r2, [r3, #20]
 404:Src/MCUSetup.c **** 
 275              		.loc 1 404 3 view .LVU81
 276 0020 5B69     		ldr	r3, [r3, #20]
 277 0022 03F00203 		and	r3, r3, #2
 278 0026 0193     		str	r3, [sp, #4]
 404:Src/MCUSetup.c **** 
 279              		.loc 1 404 3 view .LVU82
 280 0028 019B     		ldr	r3, [sp, #4]
 281              	.LBE9:
 408:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 282              		.loc 1 408 3 view .LVU83
 283 002a 0022     		movs	r2, #0
 284 002c 1146     		mov	r1, r2
 285 002e 0B20     		movs	r0, #11
 286 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 287              	.LVL8:
 409:Src/MCUSetup.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 288              		.loc 1 409 3 view .LVU84
 289 0034 0B20     		movs	r0, #11
 290 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 291              	.LVL9:
 411:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 292              		.loc 1 411 3 view .LVU85
 293 003a 0022     		movs	r2, #0
 294 003c 1146     		mov	r1, r2
 295 003e 3A20     		movs	r0, #58
 296 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 297              	.LVL10:
 412:Src/MCUSetup.c ****   /* DMA2_Channel5_IRQn interrupt configuration */
 298              		.loc 1 412 3 view .LVU86
 299 0044 3A20     		movs	r0, #58
 300 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 301              	.LVL11:
 414:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 302              		.loc 1 414 3 view .LVU87
 303 004a 0022     		movs	r2, #0
 304 004c 1146     		mov	r1, r2
 305 004e 3C20     		movs	r0, #60
 306 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 307              	.LVL12:
 415:Src/MCUSetup.c **** 
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 15


 308              		.loc 1 415 3 view .LVU88
 309 0054 3C20     		movs	r0, #60
 310 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 311              	.LVL13:
 417:Src/MCUSetup.c **** 
 312              		.loc 1 417 1 is_stmt 0 view .LVU89
 313 005a 03B0     		add	sp, sp, #12
 314              	.LCFI5:
 315              		.cfi_def_cfa_offset 4
 316              		@ sp needed
 317 005c 5DF804FB 		ldr	pc, [sp], #4
 318              	.L8:
 319              		.align	2
 320              	.L7:
 321 0060 00100240 		.word	1073876992
 322              		.cfi_endproc
 323              	.LFE132:
 325              		.section	.text.MX_ADC1_Init,"ax",%progbits
 326              		.align	1
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	MX_ADC1_Init:
 333              	.LFB127:
  48:Src/MCUSetup.c **** 
 334              		.loc 1 48 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 40
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 339              	.LCFI6:
 340              		.cfi_def_cfa_offset 24
 341              		.cfi_offset 4, -24
 342              		.cfi_offset 5, -20
 343              		.cfi_offset 6, -16
 344              		.cfi_offset 7, -12
 345              		.cfi_offset 8, -8
 346              		.cfi_offset 14, -4
 347 0004 8AB0     		sub	sp, sp, #40
 348              	.LCFI7:
 349              		.cfi_def_cfa_offset 64
  54:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 350              		.loc 1 54 3 view .LVU91
  54:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 351              		.loc 1 54 24 is_stmt 0 view .LVU92
 352 0006 0025     		movs	r5, #0
 353 0008 0795     		str	r5, [sp, #28]
 354 000a 0895     		str	r5, [sp, #32]
 355 000c 0995     		str	r5, [sp, #36]
  55:Src/MCUSetup.c **** 
 356              		.loc 1 55 3 is_stmt 1 view .LVU93
  55:Src/MCUSetup.c **** 
 357              		.loc 1 55 26 is_stmt 0 view .LVU94
 358 000e 0195     		str	r5, [sp, #4]
 359 0010 0295     		str	r5, [sp, #8]
 360 0012 0395     		str	r5, [sp, #12]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 16


 361 0014 0495     		str	r5, [sp, #16]
 362 0016 0595     		str	r5, [sp, #20]
 363 0018 0695     		str	r5, [sp, #24]
  62:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 364              		.loc 1 62 3 is_stmt 1 view .LVU95
  62:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 365              		.loc 1 62 18 is_stmt 0 view .LVU96
 366 001a 374C     		ldr	r4, .L11
 367 001c 4FF0A043 		mov	r3, #1342177280
 368 0020 2360     		str	r3, [r4]
  63:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 369              		.loc 1 63 3 is_stmt 1 view .LVU97
  63:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 370              		.loc 1 63 29 is_stmt 0 view .LVU98
 371 0022 4FF48033 		mov	r3, #65536
 372 0026 6360     		str	r3, [r4, #4]
  64:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 373              		.loc 1 64 3 is_stmt 1 view .LVU99
  64:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 374              		.loc 1 64 25 is_stmt 0 view .LVU100
 375 0028 A560     		str	r5, [r4, #8]
  65:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 376              		.loc 1 65 3 is_stmt 1 view .LVU101
  65:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 377              		.loc 1 65 27 is_stmt 0 view .LVU102
 378 002a 0126     		movs	r6, #1
 379 002c 2661     		str	r6, [r4, #16]
  66:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 380              		.loc 1 66 3 is_stmt 1 view .LVU103
  66:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 381              		.loc 1 66 33 is_stmt 0 view .LVU104
 382 002e E661     		str	r6, [r4, #28]
  67:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 383              		.loc 1 67 3 is_stmt 1 view .LVU105
  67:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 384              		.loc 1 67 36 is_stmt 0 view .LVU106
 385 0030 6562     		str	r5, [r4, #36]
  68:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 386              		.loc 1 68 3 is_stmt 1 view .LVU107
  68:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 387              		.loc 1 68 35 is_stmt 0 view .LVU108
 388 0032 2563     		str	r5, [r4, #48]
  69:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 389              		.loc 1 69 3 is_stmt 1 view .LVU109
  69:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 390              		.loc 1 69 31 is_stmt 0 view .LVU110
 391 0034 E662     		str	r6, [r4, #44]
  70:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
 392              		.loc 1 70 3 is_stmt 1 view .LVU111
  70:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
 393              		.loc 1 70 24 is_stmt 0 view .LVU112
 394 0036 E560     		str	r5, [r4, #12]
  71:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 395              		.loc 1 71 3 is_stmt 1 view .LVU113
  71:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 396              		.loc 1 71 30 is_stmt 0 view .LVU114
 397 0038 4FF00908 		mov	r8, #9
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 17


 398 003c C4F82080 		str	r8, [r4, #32]
  72:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 399              		.loc 1 72 3 is_stmt 1 view .LVU115
  72:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 400              		.loc 1 72 36 is_stmt 0 view .LVU116
 401 0040 6663     		str	r6, [r4, #52]
  73:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 402              		.loc 1 73 3 is_stmt 1 view .LVU117
  73:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 403              		.loc 1 73 27 is_stmt 0 view .LVU118
 404 0042 0427     		movs	r7, #4
 405 0044 6761     		str	r7, [r4, #20]
  74:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 406              		.loc 1 74 3 is_stmt 1 view .LVU119
  74:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 407              		.loc 1 74 31 is_stmt 0 view .LVU120
 408 0046 A561     		str	r5, [r4, #24]
  75:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 409              		.loc 1 75 3 is_stmt 1 view .LVU121
  75:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 410              		.loc 1 75 22 is_stmt 0 view .LVU122
 411 0048 A563     		str	r5, [r4, #56]
  76:Src/MCUSetup.c ****   {
 412              		.loc 1 76 3 is_stmt 1 view .LVU123
  76:Src/MCUSetup.c ****   {
 413              		.loc 1 76 7 is_stmt 0 view .LVU124
 414 004a 2046     		mov	r0, r4
 415 004c FFF7FEFF 		bl	HAL_ADC_Init
 416              	.LVL14:
  82:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 417              		.loc 1 82 3 is_stmt 1 view .LVU125
  82:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 418              		.loc 1 82 18 is_stmt 0 view .LVU126
 419 0050 0795     		str	r5, [sp, #28]
  83:Src/MCUSetup.c ****   {
 420              		.loc 1 83 3 is_stmt 1 view .LVU127
  83:Src/MCUSetup.c ****   {
 421              		.loc 1 83 7 is_stmt 0 view .LVU128
 422 0052 07A9     		add	r1, sp, #28
 423 0054 2046     		mov	r0, r4
 424 0056 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 425              	.LVL15:
  89:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 426              		.loc 1 89 3 is_stmt 1 view .LVU129
  89:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 427              		.loc 1 89 19 is_stmt 0 view .LVU130
 428 005a 0196     		str	r6, [sp, #4]
  90:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 429              		.loc 1 90 3 is_stmt 1 view .LVU131
  90:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 430              		.loc 1 90 16 is_stmt 0 view .LVU132
 431 005c 0296     		str	r6, [sp, #8]
  91:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 432              		.loc 1 91 3 is_stmt 1 view .LVU133
  91:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 433              		.loc 1 91 22 is_stmt 0 view .LVU134
 434 005e 0495     		str	r5, [sp, #16]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 18


  92:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 435              		.loc 1 92 3 is_stmt 1 view .LVU135
  92:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 436              		.loc 1 92 24 is_stmt 0 view .LVU136
 437 0060 0397     		str	r7, [sp, #12]
  93:Src/MCUSetup.c ****   sConfig.Offset = 0;
 438              		.loc 1 93 3 is_stmt 1 view .LVU137
  93:Src/MCUSetup.c ****   sConfig.Offset = 0;
 439              		.loc 1 93 24 is_stmt 0 view .LVU138
 440 0062 0595     		str	r5, [sp, #20]
  94:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 441              		.loc 1 94 3 is_stmt 1 view .LVU139
  94:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 442              		.loc 1 94 18 is_stmt 0 view .LVU140
 443 0064 0695     		str	r5, [sp, #24]
  95:Src/MCUSetup.c ****   {
 444              		.loc 1 95 3 is_stmt 1 view .LVU141
  95:Src/MCUSetup.c ****   {
 445              		.loc 1 95 7 is_stmt 0 view .LVU142
 446 0066 0DEB0701 		add	r1, sp, r7
 447 006a 2046     		mov	r0, r4
 448 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 449              	.LVL16:
 101:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 450              		.loc 1 101 3 is_stmt 1 view .LVU143
 101:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 451              		.loc 1 101 19 is_stmt 0 view .LVU144
 452 0070 0223     		movs	r3, #2
 453 0072 0193     		str	r3, [sp, #4]
 102:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 454              		.loc 1 102 3 is_stmt 1 view .LVU145
 102:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 455              		.loc 1 102 16 is_stmt 0 view .LVU146
 456 0074 0293     		str	r3, [sp, #8]
 103:Src/MCUSetup.c ****   {
 457              		.loc 1 103 3 is_stmt 1 view .LVU147
 103:Src/MCUSetup.c ****   {
 458              		.loc 1 103 7 is_stmt 0 view .LVU148
 459 0076 0DEB0701 		add	r1, sp, r7
 460 007a 2046     		mov	r0, r4
 461 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 462              	.LVL17:
 109:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 463              		.loc 1 109 3 is_stmt 1 view .LVU149
 109:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 464              		.loc 1 109 19 is_stmt 0 view .LVU150
 465 0080 0323     		movs	r3, #3
 466 0082 0193     		str	r3, [sp, #4]
 110:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 467              		.loc 1 110 3 is_stmt 1 view .LVU151
 110:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 468              		.loc 1 110 16 is_stmt 0 view .LVU152
 469 0084 0293     		str	r3, [sp, #8]
 111:Src/MCUSetup.c ****   {
 470              		.loc 1 111 3 is_stmt 1 view .LVU153
 111:Src/MCUSetup.c ****   {
 471              		.loc 1 111 7 is_stmt 0 view .LVU154
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 19


 472 0086 0DEB0701 		add	r1, sp, r7
 473 008a 2046     		mov	r0, r4
 474 008c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 475              	.LVL18:
 117:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 476              		.loc 1 117 3 is_stmt 1 view .LVU155
 117:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 477              		.loc 1 117 19 is_stmt 0 view .LVU156
 478 0090 0197     		str	r7, [sp, #4]
 118:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 479              		.loc 1 118 3 is_stmt 1 view .LVU157
 118:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 480              		.loc 1 118 16 is_stmt 0 view .LVU158
 481 0092 0297     		str	r7, [sp, #8]
 119:Src/MCUSetup.c ****   {
 482              		.loc 1 119 3 is_stmt 1 view .LVU159
 119:Src/MCUSetup.c ****   {
 483              		.loc 1 119 7 is_stmt 0 view .LVU160
 484 0094 0DEB0701 		add	r1, sp, r7
 485 0098 2046     		mov	r0, r4
 486 009a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 487              	.LVL19:
 125:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 488              		.loc 1 125 3 is_stmt 1 view .LVU161
 125:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 489              		.loc 1 125 19 is_stmt 0 view .LVU162
 490 009e 0523     		movs	r3, #5
 491 00a0 0193     		str	r3, [sp, #4]
 126:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 492              		.loc 1 126 3 is_stmt 1 view .LVU163
 126:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 493              		.loc 1 126 16 is_stmt 0 view .LVU164
 494 00a2 0293     		str	r3, [sp, #8]
 127:Src/MCUSetup.c ****   {
 495              		.loc 1 127 3 is_stmt 1 view .LVU165
 127:Src/MCUSetup.c ****   {
 496              		.loc 1 127 7 is_stmt 0 view .LVU166
 497 00a4 0DEB0701 		add	r1, sp, r7
 498 00a8 2046     		mov	r0, r4
 499 00aa FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 500              	.LVL20:
 133:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 501              		.loc 1 133 3 is_stmt 1 view .LVU167
 133:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 502              		.loc 1 133 19 is_stmt 0 view .LVU168
 503 00ae 0623     		movs	r3, #6
 504 00b0 0193     		str	r3, [sp, #4]
 134:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 505              		.loc 1 134 3 is_stmt 1 view .LVU169
 134:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 506              		.loc 1 134 16 is_stmt 0 view .LVU170
 507 00b2 0293     		str	r3, [sp, #8]
 135:Src/MCUSetup.c ****   {
 508              		.loc 1 135 3 is_stmt 1 view .LVU171
 135:Src/MCUSetup.c ****   {
 509              		.loc 1 135 7 is_stmt 0 view .LVU172
 510 00b4 0DEB0701 		add	r1, sp, r7
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 20


 511 00b8 2046     		mov	r0, r4
 512 00ba FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 513              	.LVL21:
 141:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 514              		.loc 1 141 3 is_stmt 1 view .LVU173
 141:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 515              		.loc 1 141 19 is_stmt 0 view .LVU174
 516 00be 0723     		movs	r3, #7
 517 00c0 0193     		str	r3, [sp, #4]
 142:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 518              		.loc 1 142 3 is_stmt 1 view .LVU175
 142:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 519              		.loc 1 142 16 is_stmt 0 view .LVU176
 520 00c2 0293     		str	r3, [sp, #8]
 143:Src/MCUSetup.c ****   {
 521              		.loc 1 143 3 is_stmt 1 view .LVU177
 143:Src/MCUSetup.c ****   {
 522              		.loc 1 143 7 is_stmt 0 view .LVU178
 523 00c4 0DEB0701 		add	r1, sp, r7
 524 00c8 2046     		mov	r0, r4
 525 00ca FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 526              	.LVL22:
 149:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 527              		.loc 1 149 3 is_stmt 1 view .LVU179
 149:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 528              		.loc 1 149 19 is_stmt 0 view .LVU180
 529 00ce 0823     		movs	r3, #8
 530 00d0 0193     		str	r3, [sp, #4]
 150:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 531              		.loc 1 150 3 is_stmt 1 view .LVU181
 150:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 532              		.loc 1 150 16 is_stmt 0 view .LVU182
 533 00d2 0293     		str	r3, [sp, #8]
 151:Src/MCUSetup.c ****   {
 534              		.loc 1 151 3 is_stmt 1 view .LVU183
 151:Src/MCUSetup.c ****   {
 535              		.loc 1 151 7 is_stmt 0 view .LVU184
 536 00d4 0DEB0701 		add	r1, sp, r7
 537 00d8 2046     		mov	r0, r4
 538 00da FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 539              	.LVL23:
 157:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 540              		.loc 1 157 3 is_stmt 1 view .LVU185
 157:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 541              		.loc 1 157 19 is_stmt 0 view .LVU186
 542 00de CDF80480 		str	r8, [sp, #4]
 158:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 543              		.loc 1 158 3 is_stmt 1 view .LVU187
 158:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 544              		.loc 1 158 16 is_stmt 0 view .LVU188
 545 00e2 CDF80880 		str	r8, [sp, #8]
 159:Src/MCUSetup.c ****   {
 546              		.loc 1 159 3 is_stmt 1 view .LVU189
 159:Src/MCUSetup.c ****   {
 547              		.loc 1 159 7 is_stmt 0 view .LVU190
 548 00e6 0DEB0701 		add	r1, sp, r7
 549 00ea 2046     		mov	r0, r4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 21


 550 00ec FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 551              	.LVL24:
 167:Src/MCUSetup.c **** 
 552              		.loc 1 167 1 view .LVU191
 553 00f0 0AB0     		add	sp, sp, #40
 554              	.LCFI8:
 555              		.cfi_def_cfa_offset 24
 556              		@ sp needed
 557 00f2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 558              	.L12:
 559 00f6 00BF     		.align	2
 560              	.L11:
 561 00f8 00000000 		.word	hadc1
 562              		.cfi_endproc
 563              	.LFE127:
 565              		.section	.text.MX_ADC2_Init,"ax",%progbits
 566              		.align	1
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 570              		.fpu fpv4-sp-d16
 572              	MX_ADC2_Init:
 573              	.LFB128:
 175:Src/MCUSetup.c **** 
 574              		.loc 1 175 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 24
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 579              	.LCFI9:
 580              		.cfi_def_cfa_offset 24
 581              		.cfi_offset 4, -24
 582              		.cfi_offset 5, -20
 583              		.cfi_offset 6, -16
 584              		.cfi_offset 7, -12
 585              		.cfi_offset 8, -8
 586              		.cfi_offset 14, -4
 587 0004 86B0     		sub	sp, sp, #24
 588              	.LCFI10:
 589              		.cfi_def_cfa_offset 48
 181:Src/MCUSetup.c **** 
 590              		.loc 1 181 3 view .LVU193
 181:Src/MCUSetup.c **** 
 591              		.loc 1 181 26 is_stmt 0 view .LVU194
 592 0006 0025     		movs	r5, #0
 593 0008 0095     		str	r5, [sp]
 594 000a 0195     		str	r5, [sp, #4]
 595 000c 0295     		str	r5, [sp, #8]
 596 000e 0395     		str	r5, [sp, #12]
 597 0010 0495     		str	r5, [sp, #16]
 598 0012 0595     		str	r5, [sp, #20]
 188:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 599              		.loc 1 188 3 is_stmt 1 view .LVU195
 188:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 600              		.loc 1 188 18 is_stmt 0 view .LVU196
 601 0014 244C     		ldr	r4, .L15
 602 0016 254B     		ldr	r3, .L15+4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 22


 603 0018 2360     		str	r3, [r4]
 189:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 604              		.loc 1 189 3 is_stmt 1 view .LVU197
 189:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 605              		.loc 1 189 29 is_stmt 0 view .LVU198
 606 001a 4FF48033 		mov	r3, #65536
 607 001e 6360     		str	r3, [r4, #4]
 190:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 608              		.loc 1 190 3 is_stmt 1 view .LVU199
 190:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 609              		.loc 1 190 25 is_stmt 0 view .LVU200
 610 0020 A560     		str	r5, [r4, #8]
 191:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 611              		.loc 1 191 3 is_stmt 1 view .LVU201
 191:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 612              		.loc 1 191 27 is_stmt 0 view .LVU202
 613 0022 0126     		movs	r6, #1
 614 0024 2661     		str	r6, [r4, #16]
 192:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 615              		.loc 1 192 3 is_stmt 1 view .LVU203
 192:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 616              		.loc 1 192 33 is_stmt 0 view .LVU204
 617 0026 E661     		str	r6, [r4, #28]
 193:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 618              		.loc 1 193 3 is_stmt 1 view .LVU205
 193:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 619              		.loc 1 193 36 is_stmt 0 view .LVU206
 620 0028 6562     		str	r5, [r4, #36]
 194:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 621              		.loc 1 194 3 is_stmt 1 view .LVU207
 194:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 622              		.loc 1 194 35 is_stmt 0 view .LVU208
 623 002a 2563     		str	r5, [r4, #48]
 195:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 624              		.loc 1 195 3 is_stmt 1 view .LVU209
 195:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 625              		.loc 1 195 31 is_stmt 0 view .LVU210
 626 002c E662     		str	r6, [r4, #44]
 196:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
 627              		.loc 1 196 3 is_stmt 1 view .LVU211
 196:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
 628              		.loc 1 196 24 is_stmt 0 view .LVU212
 629 002e E560     		str	r5, [r4, #12]
 197:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 630              		.loc 1 197 3 is_stmt 1 view .LVU213
 197:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 631              		.loc 1 197 30 is_stmt 0 view .LVU214
 632 0030 4FF00608 		mov	r8, #6
 633 0034 C4F82080 		str	r8, [r4, #32]
 198:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 634              		.loc 1 198 3 is_stmt 1 view .LVU215
 198:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 635              		.loc 1 198 36 is_stmt 0 view .LVU216
 636 0038 6663     		str	r6, [r4, #52]
 199:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 637              		.loc 1 199 3 is_stmt 1 view .LVU217
 199:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 23


 638              		.loc 1 199 27 is_stmt 0 view .LVU218
 639 003a 0427     		movs	r7, #4
 640 003c 6761     		str	r7, [r4, #20]
 200:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 641              		.loc 1 200 3 is_stmt 1 view .LVU219
 200:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 642              		.loc 1 200 31 is_stmt 0 view .LVU220
 643 003e A561     		str	r5, [r4, #24]
 201:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 644              		.loc 1 201 3 is_stmt 1 view .LVU221
 201:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 645              		.loc 1 201 22 is_stmt 0 view .LVU222
 646 0040 A563     		str	r5, [r4, #56]
 202:Src/MCUSetup.c ****   {
 647              		.loc 1 202 3 is_stmt 1 view .LVU223
 202:Src/MCUSetup.c ****   {
 648              		.loc 1 202 7 is_stmt 0 view .LVU224
 649 0042 2046     		mov	r0, r4
 650 0044 FFF7FEFF 		bl	HAL_ADC_Init
 651              	.LVL25:
 208:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 652              		.loc 1 208 3 is_stmt 1 view .LVU225
 208:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 653              		.loc 1 208 19 is_stmt 0 view .LVU226
 654 0048 0096     		str	r6, [sp]
 209:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 655              		.loc 1 209 3 is_stmt 1 view .LVU227
 209:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 656              		.loc 1 209 16 is_stmt 0 view .LVU228
 657 004a 0196     		str	r6, [sp, #4]
 210:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 658              		.loc 1 210 3 is_stmt 1 view .LVU229
 210:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 659              		.loc 1 210 22 is_stmt 0 view .LVU230
 660 004c 0395     		str	r5, [sp, #12]
 211:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 661              		.loc 1 211 3 is_stmt 1 view .LVU231
 211:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 662              		.loc 1 211 24 is_stmt 0 view .LVU232
 663 004e 0297     		str	r7, [sp, #8]
 212:Src/MCUSetup.c ****   sConfig.Offset = 0;
 664              		.loc 1 212 3 is_stmt 1 view .LVU233
 212:Src/MCUSetup.c ****   sConfig.Offset = 0;
 665              		.loc 1 212 24 is_stmt 0 view .LVU234
 666 0050 0495     		str	r5, [sp, #16]
 213:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 667              		.loc 1 213 3 is_stmt 1 view .LVU235
 213:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 668              		.loc 1 213 18 is_stmt 0 view .LVU236
 669 0052 0595     		str	r5, [sp, #20]
 214:Src/MCUSetup.c ****   {
 670              		.loc 1 214 3 is_stmt 1 view .LVU237
 214:Src/MCUSetup.c ****   {
 671              		.loc 1 214 7 is_stmt 0 view .LVU238
 672 0054 6946     		mov	r1, sp
 673 0056 2046     		mov	r0, r4
 674 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 24


 675              	.LVL26:
 220:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 676              		.loc 1 220 3 is_stmt 1 view .LVU239
 220:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 677              		.loc 1 220 19 is_stmt 0 view .LVU240
 678 005c 0223     		movs	r3, #2
 679 005e 0093     		str	r3, [sp]
 221:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 680              		.loc 1 221 3 is_stmt 1 view .LVU241
 221:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 681              		.loc 1 221 16 is_stmt 0 view .LVU242
 682 0060 0193     		str	r3, [sp, #4]
 222:Src/MCUSetup.c ****   {
 683              		.loc 1 222 3 is_stmt 1 view .LVU243
 222:Src/MCUSetup.c ****   {
 684              		.loc 1 222 7 is_stmt 0 view .LVU244
 685 0062 6946     		mov	r1, sp
 686 0064 2046     		mov	r0, r4
 687 0066 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 688              	.LVL27:
 228:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 689              		.loc 1 228 3 is_stmt 1 view .LVU245
 228:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 690              		.loc 1 228 19 is_stmt 0 view .LVU246
 691 006a 0323     		movs	r3, #3
 692 006c 0093     		str	r3, [sp]
 229:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 693              		.loc 1 229 3 is_stmt 1 view .LVU247
 229:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 694              		.loc 1 229 16 is_stmt 0 view .LVU248
 695 006e 0193     		str	r3, [sp, #4]
 230:Src/MCUSetup.c ****   {
 696              		.loc 1 230 3 is_stmt 1 view .LVU249
 230:Src/MCUSetup.c ****   {
 697              		.loc 1 230 7 is_stmt 0 view .LVU250
 698 0070 6946     		mov	r1, sp
 699 0072 2046     		mov	r0, r4
 700 0074 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 701              	.LVL28:
 236:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 702              		.loc 1 236 3 is_stmt 1 view .LVU251
 236:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 703              		.loc 1 236 19 is_stmt 0 view .LVU252
 704 0078 0097     		str	r7, [sp]
 237:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 705              		.loc 1 237 3 is_stmt 1 view .LVU253
 237:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 706              		.loc 1 237 16 is_stmt 0 view .LVU254
 707 007a 0197     		str	r7, [sp, #4]
 238:Src/MCUSetup.c ****   {
 708              		.loc 1 238 3 is_stmt 1 view .LVU255
 238:Src/MCUSetup.c ****   {
 709              		.loc 1 238 7 is_stmt 0 view .LVU256
 710 007c 6946     		mov	r1, sp
 711 007e 2046     		mov	r0, r4
 712 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 713              	.LVL29:
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 25


 244:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 714              		.loc 1 244 3 is_stmt 1 view .LVU257
 244:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 715              		.loc 1 244 19 is_stmt 0 view .LVU258
 716 0084 0523     		movs	r3, #5
 717 0086 0093     		str	r3, [sp]
 245:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 718              		.loc 1 245 3 is_stmt 1 view .LVU259
 245:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 719              		.loc 1 245 16 is_stmt 0 view .LVU260
 720 0088 0193     		str	r3, [sp, #4]
 246:Src/MCUSetup.c ****   {
 721              		.loc 1 246 3 is_stmt 1 view .LVU261
 246:Src/MCUSetup.c ****   {
 722              		.loc 1 246 7 is_stmt 0 view .LVU262
 723 008a 6946     		mov	r1, sp
 724 008c 2046     		mov	r0, r4
 725 008e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 726              	.LVL30:
 252:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 727              		.loc 1 252 3 is_stmt 1 view .LVU263
 252:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 728              		.loc 1 252 19 is_stmt 0 view .LVU264
 729 0092 0B23     		movs	r3, #11
 730 0094 0093     		str	r3, [sp]
 253:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 731              		.loc 1 253 3 is_stmt 1 view .LVU265
 253:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 732              		.loc 1 253 16 is_stmt 0 view .LVU266
 733 0096 CDF80480 		str	r8, [sp, #4]
 254:Src/MCUSetup.c ****   {
 734              		.loc 1 254 3 is_stmt 1 view .LVU267
 254:Src/MCUSetup.c ****   {
 735              		.loc 1 254 7 is_stmt 0 view .LVU268
 736 009a 6946     		mov	r1, sp
 737 009c 2046     		mov	r0, r4
 738 009e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 739              	.LVL31:
 262:Src/MCUSetup.c **** 
 740              		.loc 1 262 1 view .LVU269
 741 00a2 06B0     		add	sp, sp, #24
 742              	.LCFI11:
 743              		.cfi_def_cfa_offset 24
 744              		@ sp needed
 745 00a4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 746              	.L16:
 747              		.align	2
 748              	.L15:
 749 00a8 00000000 		.word	hadc2
 750 00ac 00010050 		.word	1342177536
 751              		.cfi_endproc
 752              	.LFE128:
 754              		.section	.text.MX_ADC3_Init,"ax",%progbits
 755              		.align	1
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 26


 759              		.fpu fpv4-sp-d16
 761              	MX_ADC3_Init:
 762              	.LFB129:
 270:Src/MCUSetup.c **** 
 763              		.loc 1 270 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 40
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 768              	.LCFI12:
 769              		.cfi_def_cfa_offset 24
 770              		.cfi_offset 4, -24
 771              		.cfi_offset 5, -20
 772              		.cfi_offset 6, -16
 773              		.cfi_offset 7, -12
 774              		.cfi_offset 8, -8
 775              		.cfi_offset 14, -4
 776 0004 8AB0     		sub	sp, sp, #40
 777              	.LCFI13:
 778              		.cfi_def_cfa_offset 64
 276:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 779              		.loc 1 276 3 view .LVU271
 276:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 780              		.loc 1 276 24 is_stmt 0 view .LVU272
 781 0006 0024     		movs	r4, #0
 782 0008 0794     		str	r4, [sp, #28]
 783 000a 0894     		str	r4, [sp, #32]
 784 000c 0994     		str	r4, [sp, #36]
 277:Src/MCUSetup.c **** 
 785              		.loc 1 277 3 is_stmt 1 view .LVU273
 277:Src/MCUSetup.c **** 
 786              		.loc 1 277 26 is_stmt 0 view .LVU274
 787 000e 0194     		str	r4, [sp, #4]
 788 0010 0294     		str	r4, [sp, #8]
 789 0012 0394     		str	r4, [sp, #12]
 790 0014 0494     		str	r4, [sp, #16]
 791 0016 0594     		str	r4, [sp, #20]
 792 0018 0694     		str	r4, [sp, #24]
 284:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 793              		.loc 1 284 3 is_stmt 1 view .LVU275
 284:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 794              		.loc 1 284 18 is_stmt 0 view .LVU276
 795 001a 1B4D     		ldr	r5, .L19
 796 001c 1B4B     		ldr	r3, .L19+4
 797 001e 2B60     		str	r3, [r5]
 285:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 798              		.loc 1 285 3 is_stmt 1 view .LVU277
 285:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 799              		.loc 1 285 29 is_stmt 0 view .LVU278
 800 0020 4FF48033 		mov	r3, #65536
 801 0024 6B60     		str	r3, [r5, #4]
 286:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 802              		.loc 1 286 3 is_stmt 1 view .LVU279
 286:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 803              		.loc 1 286 25 is_stmt 0 view .LVU280
 804 0026 AC60     		str	r4, [r5, #8]
 287:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 27


 805              		.loc 1 287 3 is_stmt 1 view .LVU281
 287:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 806              		.loc 1 287 27 is_stmt 0 view .LVU282
 807 0028 0126     		movs	r6, #1
 808 002a 2E61     		str	r6, [r5, #16]
 288:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 809              		.loc 1 288 3 is_stmt 1 view .LVU283
 288:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 810              		.loc 1 288 33 is_stmt 0 view .LVU284
 811 002c EE61     		str	r6, [r5, #28]
 289:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 812              		.loc 1 289 3 is_stmt 1 view .LVU285
 289:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 813              		.loc 1 289 36 is_stmt 0 view .LVU286
 814 002e 6C62     		str	r4, [r5, #36]
 290:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 815              		.loc 1 290 3 is_stmt 1 view .LVU287
 290:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 816              		.loc 1 290 35 is_stmt 0 view .LVU288
 817 0030 2C63     		str	r4, [r5, #48]
 291:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 818              		.loc 1 291 3 is_stmt 1 view .LVU289
 291:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 819              		.loc 1 291 31 is_stmt 0 view .LVU290
 820 0032 EE62     		str	r6, [r5, #44]
 292:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 821              		.loc 1 292 3 is_stmt 1 view .LVU291
 292:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 822              		.loc 1 292 24 is_stmt 0 view .LVU292
 823 0034 EC60     		str	r4, [r5, #12]
 293:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 824              		.loc 1 293 3 is_stmt 1 view .LVU293
 293:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 825              		.loc 1 293 30 is_stmt 0 view .LVU294
 826 0036 0227     		movs	r7, #2
 827 0038 2F62     		str	r7, [r5, #32]
 294:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 828              		.loc 1 294 3 is_stmt 1 view .LVU295
 294:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 829              		.loc 1 294 36 is_stmt 0 view .LVU296
 830 003a 6E63     		str	r6, [r5, #52]
 295:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 831              		.loc 1 295 3 is_stmt 1 view .LVU297
 295:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 832              		.loc 1 295 27 is_stmt 0 view .LVU298
 833 003c 4FF00408 		mov	r8, #4
 834 0040 C5F81480 		str	r8, [r5, #20]
 296:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 835              		.loc 1 296 3 is_stmt 1 view .LVU299
 296:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 836              		.loc 1 296 31 is_stmt 0 view .LVU300
 837 0044 AC61     		str	r4, [r5, #24]
 297:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 838              		.loc 1 297 3 is_stmt 1 view .LVU301
 297:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 839              		.loc 1 297 22 is_stmt 0 view .LVU302
 840 0046 AC63     		str	r4, [r5, #56]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 28


 298:Src/MCUSetup.c ****   {
 841              		.loc 1 298 3 is_stmt 1 view .LVU303
 298:Src/MCUSetup.c ****   {
 842              		.loc 1 298 7 is_stmt 0 view .LVU304
 843 0048 2846     		mov	r0, r5
 844 004a FFF7FEFF 		bl	HAL_ADC_Init
 845              	.LVL32:
 304:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 846              		.loc 1 304 3 is_stmt 1 view .LVU305
 304:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 847              		.loc 1 304 18 is_stmt 0 view .LVU306
 848 004e 0794     		str	r4, [sp, #28]
 305:Src/MCUSetup.c ****   {
 849              		.loc 1 305 3 is_stmt 1 view .LVU307
 305:Src/MCUSetup.c ****   {
 850              		.loc 1 305 7 is_stmt 0 view .LVU308
 851 0050 07A9     		add	r1, sp, #28
 852 0052 2846     		mov	r0, r5
 853 0054 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 854              	.LVL33:
 311:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 855              		.loc 1 311 3 is_stmt 1 view .LVU309
 311:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 856              		.loc 1 311 19 is_stmt 0 view .LVU310
 857 0058 0196     		str	r6, [sp, #4]
 312:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 858              		.loc 1 312 3 is_stmt 1 view .LVU311
 312:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 859              		.loc 1 312 16 is_stmt 0 view .LVU312
 860 005a 0296     		str	r6, [sp, #8]
 313:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 861              		.loc 1 313 3 is_stmt 1 view .LVU313
 313:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 862              		.loc 1 313 22 is_stmt 0 view .LVU314
 863 005c 0494     		str	r4, [sp, #16]
 314:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 864              		.loc 1 314 3 is_stmt 1 view .LVU315
 314:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 865              		.loc 1 314 24 is_stmt 0 view .LVU316
 866 005e CDF80C80 		str	r8, [sp, #12]
 315:Src/MCUSetup.c ****   sConfig.Offset = 0;
 867              		.loc 1 315 3 is_stmt 1 view .LVU317
 315:Src/MCUSetup.c ****   sConfig.Offset = 0;
 868              		.loc 1 315 24 is_stmt 0 view .LVU318
 869 0062 0594     		str	r4, [sp, #20]
 316:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 870              		.loc 1 316 3 is_stmt 1 view .LVU319
 316:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 871              		.loc 1 316 18 is_stmt 0 view .LVU320
 872 0064 0694     		str	r4, [sp, #24]
 317:Src/MCUSetup.c ****   {
 873              		.loc 1 317 3 is_stmt 1 view .LVU321
 317:Src/MCUSetup.c ****   {
 874              		.loc 1 317 7 is_stmt 0 view .LVU322
 875 0066 0DEB0801 		add	r1, sp, r8
 876 006a 2846     		mov	r0, r5
 877 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 29


 878              	.LVL34:
 323:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 879              		.loc 1 323 3 is_stmt 1 view .LVU323
 323:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 880              		.loc 1 323 19 is_stmt 0 view .LVU324
 881 0070 0C23     		movs	r3, #12
 882 0072 0193     		str	r3, [sp, #4]
 324:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 883              		.loc 1 324 3 is_stmt 1 view .LVU325
 324:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 884              		.loc 1 324 16 is_stmt 0 view .LVU326
 885 0074 0297     		str	r7, [sp, #8]
 325:Src/MCUSetup.c ****   {
 886              		.loc 1 325 3 is_stmt 1 view .LVU327
 325:Src/MCUSetup.c ****   {
 887              		.loc 1 325 7 is_stmt 0 view .LVU328
 888 0076 0DEB0801 		add	r1, sp, r8
 889 007a 2846     		mov	r0, r5
 890 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 891              	.LVL35:
 333:Src/MCUSetup.c **** 
 892              		.loc 1 333 1 view .LVU329
 893 0080 0AB0     		add	sp, sp, #40
 894              	.LCFI14:
 895              		.cfi_def_cfa_offset 24
 896              		@ sp needed
 897 0082 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 898              	.L20:
 899 0086 00BF     		.align	2
 900              	.L19:
 901 0088 00000000 		.word	hadc3
 902 008c 00040050 		.word	1342178304
 903              		.cfi_endproc
 904              	.LFE129:
 906              		.section	.text.MX_SPI2_Init,"ax",%progbits
 907              		.align	1
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 911              		.fpu fpv4-sp-d16
 913              	MX_SPI2_Init:
 914              	.LFB130:
 336:Src/MCUSetup.c **** 
 915              		.loc 1 336 1 is_stmt 1 view -0
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 0
 918              		@ frame_needed = 0, uses_anonymous_args = 0
 919 0000 08B5     		push	{r3, lr}
 920              	.LCFI15:
 921              		.cfi_def_cfa_offset 8
 922              		.cfi_offset 3, -8
 923              		.cfi_offset 14, -4
 346:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 924              		.loc 1 346 3 view .LVU331
 346:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 925              		.loc 1 346 18 is_stmt 0 view .LVU332
 926 0002 0F48     		ldr	r0, .L23
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 30


 927 0004 0F4B     		ldr	r3, .L23+4
 928 0006 0360     		str	r3, [r0]
 347:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 929              		.loc 1 347 3 is_stmt 1 view .LVU333
 347:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 930              		.loc 1 347 19 is_stmt 0 view .LVU334
 931 0008 4FF48273 		mov	r3, #260
 932 000c 4360     		str	r3, [r0, #4]
 348:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 933              		.loc 1 348 3 is_stmt 1 view .LVU335
 348:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 934              		.loc 1 348 24 is_stmt 0 view .LVU336
 935 000e 0023     		movs	r3, #0
 936 0010 8360     		str	r3, [r0, #8]
 349:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 937              		.loc 1 349 3 is_stmt 1 view .LVU337
 349:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 938              		.loc 1 349 23 is_stmt 0 view .LVU338
 939 0012 4FF44062 		mov	r2, #3072
 940 0016 C260     		str	r2, [r0, #12]
 350:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 941              		.loc 1 350 3 is_stmt 1 view .LVU339
 350:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 942              		.loc 1 350 26 is_stmt 0 view .LVU340
 943 0018 0361     		str	r3, [r0, #16]
 351:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 944              		.loc 1 351 3 is_stmt 1 view .LVU341
 351:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 945              		.loc 1 351 23 is_stmt 0 view .LVU342
 946 001a 4361     		str	r3, [r0, #20]
 352:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 947              		.loc 1 352 3 is_stmt 1 view .LVU343
 352:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 948              		.loc 1 352 18 is_stmt 0 view .LVU344
 949 001c 4FF48022 		mov	r2, #262144
 950 0020 8261     		str	r2, [r0, #24]
 353:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 951              		.loc 1 353 3 is_stmt 1 view .LVU345
 353:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 952              		.loc 1 353 32 is_stmt 0 view .LVU346
 953 0022 2822     		movs	r2, #40
 954 0024 C261     		str	r2, [r0, #28]
 354:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 955              		.loc 1 354 3 is_stmt 1 view .LVU347
 354:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 956              		.loc 1 354 23 is_stmt 0 view .LVU348
 957 0026 8022     		movs	r2, #128
 958 0028 0262     		str	r2, [r0, #32]
 355:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 959              		.loc 1 355 3 is_stmt 1 view .LVU349
 355:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 960              		.loc 1 355 21 is_stmt 0 view .LVU350
 961 002a 4362     		str	r3, [r0, #36]
 356:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 962              		.loc 1 356 3 is_stmt 1 view .LVU351
 356:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 963              		.loc 1 356 29 is_stmt 0 view .LVU352
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 31


 964 002c 8362     		str	r3, [r0, #40]
 357:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 965              		.loc 1 357 3 is_stmt 1 view .LVU353
 357:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 966              		.loc 1 357 28 is_stmt 0 view .LVU354
 967 002e 0722     		movs	r2, #7
 968 0030 C262     		str	r2, [r0, #44]
 358:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 969              		.loc 1 358 3 is_stmt 1 view .LVU355
 358:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 970              		.loc 1 358 24 is_stmt 0 view .LVU356
 971 0032 0363     		str	r3, [r0, #48]
 359:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 972              		.loc 1 359 3 is_stmt 1 view .LVU357
 359:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 973              		.loc 1 359 23 is_stmt 0 view .LVU358
 974 0034 0823     		movs	r3, #8
 975 0036 4363     		str	r3, [r0, #52]
 360:Src/MCUSetup.c ****   {
 976              		.loc 1 360 3 is_stmt 1 view .LVU359
 360:Src/MCUSetup.c ****   {
 977              		.loc 1 360 7 is_stmt 0 view .LVU360
 978 0038 FFF7FEFF 		bl	HAL_SPI_Init
 979              	.LVL36:
 368:Src/MCUSetup.c **** 
 980              		.loc 1 368 1 view .LVU361
 981 003c 08BD     		pop	{r3, pc}
 982              	.L24:
 983 003e 00BF     		.align	2
 984              	.L23:
 985 0040 00000000 		.word	hspi2
 986 0044 00380040 		.word	1073756160
 987              		.cfi_endproc
 988              	.LFE130:
 990              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 991              		.align	1
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 995              		.fpu fpv4-sp-d16
 997              	MX_USART1_UART_Init:
 998              	.LFB131:
 371:Src/MCUSetup.c **** 
 999              		.loc 1 371 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003 0000 08B5     		push	{r3, lr}
 1004              	.LCFI16:
 1005              		.cfi_def_cfa_offset 8
 1006              		.cfi_offset 3, -8
 1007              		.cfi_offset 14, -4
 380:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 1008              		.loc 1 380 3 view .LVU363
 380:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 1009              		.loc 1 380 19 is_stmt 0 view .LVU364
 1010 0002 0948     		ldr	r0, .L27
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 32


 1011 0004 094B     		ldr	r3, .L27+4
 1012 0006 0360     		str	r3, [r0]
 381:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1013              		.loc 1 381 3 is_stmt 1 view .LVU365
 381:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1014              		.loc 1 381 24 is_stmt 0 view .LVU366
 1015 0008 4FF4E133 		mov	r3, #115200
 1016 000c 4360     		str	r3, [r0, #4]
 382:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1017              		.loc 1 382 3 is_stmt 1 view .LVU367
 382:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1018              		.loc 1 382 26 is_stmt 0 view .LVU368
 1019 000e 0023     		movs	r3, #0
 1020 0010 8360     		str	r3, [r0, #8]
 383:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1021              		.loc 1 383 3 is_stmt 1 view .LVU369
 383:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1022              		.loc 1 383 24 is_stmt 0 view .LVU370
 1023 0012 C360     		str	r3, [r0, #12]
 384:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1024              		.loc 1 384 3 is_stmt 1 view .LVU371
 384:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1025              		.loc 1 384 22 is_stmt 0 view .LVU372
 1026 0014 0361     		str	r3, [r0, #16]
 385:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1027              		.loc 1 385 3 is_stmt 1 view .LVU373
 385:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1028              		.loc 1 385 20 is_stmt 0 view .LVU374
 1029 0016 0C22     		movs	r2, #12
 1030 0018 4261     		str	r2, [r0, #20]
 386:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1031              		.loc 1 386 3 is_stmt 1 view .LVU375
 386:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1032              		.loc 1 386 25 is_stmt 0 view .LVU376
 1033 001a 8361     		str	r3, [r0, #24]
 387:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1034              		.loc 1 387 3 is_stmt 1 view .LVU377
 387:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1035              		.loc 1 387 28 is_stmt 0 view .LVU378
 1036 001c C361     		str	r3, [r0, #28]
 388:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1037              		.loc 1 388 3 is_stmt 1 view .LVU379
 388:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1038              		.loc 1 388 30 is_stmt 0 view .LVU380
 1039 001e 0362     		str	r3, [r0, #32]
 389:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1040              		.loc 1 389 3 is_stmt 1 view .LVU381
 389:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1041              		.loc 1 389 38 is_stmt 0 view .LVU382
 1042 0020 4362     		str	r3, [r0, #36]
 390:Src/MCUSetup.c ****   {
 1043              		.loc 1 390 3 is_stmt 1 view .LVU383
 390:Src/MCUSetup.c ****   {
 1044              		.loc 1 390 7 is_stmt 0 view .LVU384
 1045 0022 FFF7FEFF 		bl	HAL_UART_Init
 1046              	.LVL37:
 398:Src/MCUSetup.c **** 
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 33


 1047              		.loc 1 398 1 view .LVU385
 1048 0026 08BD     		pop	{r3, pc}
 1049              	.L28:
 1050              		.align	2
 1051              	.L27:
 1052 0028 00000000 		.word	huart1
 1053 002c 00380140 		.word	1073821696
 1054              		.cfi_endproc
 1055              	.LFE131:
 1057              		.section	.text.SystemClock_Config,"ax",%progbits
 1058              		.align	1
 1059              		.global	SystemClock_Config
 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1063              		.fpu fpv4-sp-d16
 1065              	SystemClock_Config:
 1066              	.LFB126:
   4:Src/MCUSetup.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1067              		.loc 1 4 31 is_stmt 1 view -0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 120
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071 0000 30B5     		push	{r4, r5, lr}
 1072              	.LCFI17:
 1073              		.cfi_def_cfa_offset 12
 1074              		.cfi_offset 4, -12
 1075              		.cfi_offset 5, -8
 1076              		.cfi_offset 14, -4
 1077 0002 9FB0     		sub	sp, sp, #124
 1078              	.LCFI18:
 1079              		.cfi_def_cfa_offset 136
   5:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1080              		.loc 1 5 3 view .LVU387
   5:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1081              		.loc 1 5 22 is_stmt 0 view .LVU388
 1082 0004 2022     		movs	r2, #32
 1083 0006 0021     		movs	r1, #0
 1084 0008 15A8     		add	r0, sp, #84
 1085 000a FFF7FEFF 		bl	memset
 1086              	.LVL38:
   6:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1087              		.loc 1 6 3 is_stmt 1 view .LVU389
   6:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1088              		.loc 1 6 22 is_stmt 0 view .LVU390
 1089 000e 0024     		movs	r4, #0
 1090 0010 0F94     		str	r4, [sp, #60]
 1091 0012 1094     		str	r4, [sp, #64]
 1092 0014 1194     		str	r4, [sp, #68]
 1093 0016 1294     		str	r4, [sp, #72]
 1094 0018 1394     		str	r4, [sp, #76]
   7:Src/MCUSetup.c **** 
 1095              		.loc 1 7 3 is_stmt 1 view .LVU391
   7:Src/MCUSetup.c **** 
 1096              		.loc 1 7 28 is_stmt 0 view .LVU392
 1097 001a 3C22     		movs	r2, #60
 1098 001c 2146     		mov	r1, r4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 34


 1099 001e 6846     		mov	r0, sp
 1100 0020 FFF7FEFF 		bl	memset
 1101              	.LVL39:
  11:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1102              		.loc 1 11 3 is_stmt 1 view .LVU393
  11:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1103              		.loc 1 11 36 is_stmt 0 view .LVU394
 1104 0024 0225     		movs	r5, #2
 1105 0026 1495     		str	r5, [sp, #80]
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1106              		.loc 1 12 3 is_stmt 1 view .LVU395
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1107              		.loc 1 12 30 is_stmt 0 view .LVU396
 1108 0028 0123     		movs	r3, #1
 1109 002a 1893     		str	r3, [sp, #96]
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1110              		.loc 1 13 3 is_stmt 1 view .LVU397
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1111              		.loc 1 13 41 is_stmt 0 view .LVU398
 1112 002c 1023     		movs	r3, #16
 1113 002e 1993     		str	r3, [sp, #100]
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1114              		.loc 1 14 3 is_stmt 1 view .LVU399
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1115              		.loc 1 14 34 is_stmt 0 view .LVU400
 1116 0030 1B95     		str	r5, [sp, #108]
  15:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 1117              		.loc 1 15 3 is_stmt 1 view .LVU401
  16:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 1118              		.loc 1 16 3 view .LVU402
  16:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 1119              		.loc 1 16 32 is_stmt 0 view .LVU403
 1120 0032 4FF46013 		mov	r3, #3670016
 1121 0036 1D93     		str	r3, [sp, #116]
  17:Src/MCUSetup.c ****     Error_Handler();
 1122              		.loc 1 17 3 is_stmt 1 view .LVU404
  17:Src/MCUSetup.c ****     Error_Handler();
 1123              		.loc 1 17 7 is_stmt 0 view .LVU405
 1124 0038 14A8     		add	r0, sp, #80
 1125 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1126              	.LVL40:
  22:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1127              		.loc 1 22 3 is_stmt 1 view .LVU406
  22:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1128              		.loc 1 22 31 is_stmt 0 view .LVU407
 1129 003e 0F23     		movs	r3, #15
 1130 0040 0F93     		str	r3, [sp, #60]
  24:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1131              		.loc 1 24 3 is_stmt 1 view .LVU408
  24:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1132              		.loc 1 24 34 is_stmt 0 view .LVU409
 1133 0042 1095     		str	r5, [sp, #64]
  25:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1134              		.loc 1 25 3 is_stmt 1 view .LVU410
  25:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1135              		.loc 1 25 35 is_stmt 0 view .LVU411
 1136 0044 1194     		str	r4, [sp, #68]
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 35


  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1137              		.loc 1 26 3 is_stmt 1 view .LVU412
  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1138              		.loc 1 26 36 is_stmt 0 view .LVU413
 1139 0046 4FF48063 		mov	r3, #1024
 1140 004a 1293     		str	r3, [sp, #72]
  27:Src/MCUSetup.c **** 
 1141              		.loc 1 27 3 is_stmt 1 view .LVU414
  27:Src/MCUSetup.c **** 
 1142              		.loc 1 27 36 is_stmt 0 view .LVU415
 1143 004c 1394     		str	r4, [sp, #76]
  29:Src/MCUSetup.c ****     Error_Handler();
 1144              		.loc 1 29 3 is_stmt 1 view .LVU416
  29:Src/MCUSetup.c ****     Error_Handler();
 1145              		.loc 1 29 7 is_stmt 0 view .LVU417
 1146 004e 2946     		mov	r1, r5
 1147 0050 0FA8     		add	r0, sp, #60
 1148 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1149              	.LVL41:
  32:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
 1150              		.loc 1 32 3 is_stmt 1 view .LVU418
  32:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
 1151              		.loc 1 32 38 is_stmt 0 view .LVU419
 1152 0056 40F28113 		movw	r3, #385
 1153 005a 0093     		str	r3, [sp]
  34:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1154              		.loc 1 34 3 is_stmt 1 view .LVU420
  34:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1155              		.loc 1 34 38 is_stmt 0 view .LVU421
 1156 005c 0294     		str	r4, [sp, #8]
  35:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 1157              		.loc 1 35 3 is_stmt 1 view .LVU422
  35:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 1158              		.loc 1 35 37 is_stmt 0 view .LVU423
 1159 005e 4FF48073 		mov	r3, #256
 1160 0062 0993     		str	r3, [sp, #36]
  36:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 1161              		.loc 1 36 3 is_stmt 1 view .LVU424
  36:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 1162              		.loc 1 36 37 is_stmt 0 view .LVU425
 1163 0064 4FF40053 		mov	r3, #8192
 1164 0068 0A93     		str	r3, [sp, #40]
  37:Src/MCUSetup.c ****     Error_Handler();
 1165              		.loc 1 37 3 is_stmt 1 view .LVU426
  37:Src/MCUSetup.c ****     Error_Handler();
 1166              		.loc 1 37 7 is_stmt 0 view .LVU427
 1167 006a 6846     		mov	r0, sp
 1168 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1169              	.LVL42:
  40:Src/MCUSetup.c **** 
 1170              		.loc 1 40 1 view .LVU428
 1171 0070 1FB0     		add	sp, sp, #124
 1172              	.LCFI19:
 1173              		.cfi_def_cfa_offset 12
 1174              		@ sp needed
 1175 0072 30BD     		pop	{r4, r5, pc}
 1176              		.cfi_endproc
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 36


 1177              	.LFE126:
 1179              		.section	.text.MCU_Setup,"ax",%progbits
 1180              		.align	1
 1181              		.global	MCU_Setup
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1185              		.fpu fpv4-sp-d16
 1187              	MCU_Setup:
 1188              	.LFB134:
 478:Src/MCUSetup.c **** 
 479:Src/MCUSetup.c **** void MCU_Setup() {
 1189              		.loc 1 479 18 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193 0000 08B5     		push	{r3, lr}
 1194              	.LCFI20:
 1195              		.cfi_def_cfa_offset 8
 1196              		.cfi_offset 3, -8
 1197              		.cfi_offset 14, -4
 480:Src/MCUSetup.c ****   HAL_Init();
 1198              		.loc 1 480 3 view .LVU430
 1199 0002 FFF7FEFF 		bl	HAL_Init
 1200              	.LVL43:
 481:Src/MCUSetup.c ****   SystemClock_Config();
 1201              		.loc 1 481 3 view .LVU431
 1202 0006 FFF7FEFF 		bl	SystemClock_Config
 1203              	.LVL44:
 482:Src/MCUSetup.c **** 
 483:Src/MCUSetup.c ****   MX_GPIO_Init();
 1204              		.loc 1 483 3 view .LVU432
 1205 000a FFF7FEFF 		bl	MX_GPIO_Init
 1206              	.LVL45:
 484:Src/MCUSetup.c ****   MX_DMA_Init();
 1207              		.loc 1 484 3 view .LVU433
 1208 000e FFF7FEFF 		bl	MX_DMA_Init
 1209              	.LVL46:
 485:Src/MCUSetup.c ****   MX_ADC1_Init();
 1210              		.loc 1 485 3 view .LVU434
 1211 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1212              	.LVL47:
 486:Src/MCUSetup.c ****   MX_ADC2_Init();
 1213              		.loc 1 486 3 view .LVU435
 1214 0016 FFF7FEFF 		bl	MX_ADC2_Init
 1215              	.LVL48:
 487:Src/MCUSetup.c ****   MX_ADC3_Init();
 1216              		.loc 1 487 3 view .LVU436
 1217 001a FFF7FEFF 		bl	MX_ADC3_Init
 1218              	.LVL49:
 488:Src/MCUSetup.c ****   MX_SPI2_Init();
 1219              		.loc 1 488 3 view .LVU437
 1220 001e FFF7FEFF 		bl	MX_SPI2_Init
 1221              	.LVL50:
 489:Src/MCUSetup.c ****   MX_USART1_UART_Init();
 1222              		.loc 1 489 3 view .LVU438
 1223 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 37


 1224              	.LVL51:
 490:Src/MCUSetup.c ****   __enable_irq();
 1225              		.loc 1 490 3 view .LVU439
 1226              	.LBB10:
 1227              	.LBI10:
 1228              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 38


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 1229              		.loc 2 58 57 view .LVU440
 1230              	.LBB11:
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 1231              		.loc 2 60 3 view .LVU441
 1232              		.syntax unified
 1233              	@ 60 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1234 0026 62B6     		cpsie i
 1235              	@ 0 "" 2
 1236              		.thumb
 1237              		.syntax unified
 1238              	.LBE11:
 1239              	.LBE10:
 491:Src/MCUSetup.c **** }
 1240              		.loc 1 491 1 is_stmt 0 view .LVU442
 1241 0028 08BD     		pop	{r3, pc}
 1242              		.cfi_endproc
 1243              	.LFE134:
 1245              		.section	.text.Error_Handler,"ax",%progbits
 1246              		.align	1
 1247              		.global	Error_Handler
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1251              		.fpu fpv4-sp-d16
 1253              	Error_Handler:
 1254              	.LFB135:
 492:Src/MCUSetup.c **** 
 493:Src/MCUSetup.c **** void Error_Handler(void)
 494:Src/MCUSetup.c **** {
 1255              		.loc 1 494 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 495:Src/MCUSetup.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 496:Src/MCUSetup.c ****   /* User can add his own implementation to report the HAL error return state */
 497:Src/MCUSetup.c **** 
 498:Src/MCUSetup.c ****   /* USER CODE END Error_Handler_Debug */
 499:Src/MCUSetup.c **** }...
 1260              		.loc 1 499 1 view .LVU444
 1261 0000 7047     		bx	lr
 1262              		.cfi_endproc
 1263              	.LFE135:
 1265              		.comm	huart1,112,4
 1266              		.comm	hspi2,100,4
 1267              		.comm	hspi1,100,4
 1268              		.comm	hadc3,84,4
 1269              		.comm	hadc2,84,4
 1270              		.comm	hadc1,84,4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 39


 1271              		.text
 1272              	.Letext0:
 1273              		.file 3 "/usr/local/gcc_arm/arm-none-eabi/include/machine/_default_types.h"
 1274              		.file 4 "/usr/local/gcc_arm/arm-none-eabi/include/sys/_stdint.h"
 1275              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1276              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1277              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1278              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1279              		.file 9 "/usr/local/gcc_arm/arm-none-eabi/include/sys/lock.h"
 1280              		.file 10 "/usr/local/gcc_arm/arm-none-eabi/include/sys/_types.h"
 1281              		.file 11 "/usr/local/gcc_arm/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h"
 1282              		.file 12 "/usr/local/gcc_arm/arm-none-eabi/include/sys/reent.h"
 1283              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1284              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1285              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1286              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1287              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1288              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1289              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1290              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1291              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1292              		.file 22 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1293              		.file 23 "Inc/MCUSetup.h"
 1294              		.file 24 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1295              		.file 25 "<built-in>"
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s 			page 40


DEFINED SYMBOLS
                            *ABS*:0000000000000000 MCUSetup.c
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:226    .text.MX_GPIO_Init:00000000000000ec $d
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:234    .text.MX_DMA_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:240    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:321    .text.MX_DMA_Init:0000000000000060 $d
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:326    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:332    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:561    .text.MX_ADC1_Init:00000000000000f8 $d
                            *COM*:0000000000000054 hadc1
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:566    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:572    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:749    .text.MX_ADC2_Init:00000000000000a8 $d
                            *COM*:0000000000000054 hadc2
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:755    .text.MX_ADC3_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:761    .text.MX_ADC3_Init:0000000000000000 MX_ADC3_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:901    .text.MX_ADC3_Init:0000000000000088 $d
                            *COM*:0000000000000054 hadc3
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:907    .text.MX_SPI2_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:913    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:985    .text.MX_SPI2_Init:0000000000000040 $d
                            *COM*:0000000000000064 hspi2
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:991    .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:997    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1052   .text.MX_USART1_UART_Init:0000000000000028 $d
                            *COM*:0000000000000070 huart1
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1058   .text.SystemClock_Config:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1065   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1180   .text.MCU_Setup:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1187   .text.MCU_Setup:0000000000000000 MCU_Setup
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1246   .text.Error_Handler:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//ccQGkOzr.s:1253   .text.Error_Handler:0000000000000000 Error_Handler
                            *COM*:0000000000000064 hspi1

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
