# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd failed with 4 errors.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 1 failed with 4 errors.
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim -gui work.mips4712_tb
# vsim -gui work.mips4712_tb 
# Start time: 19:34:24 on Dec 01,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading altera_mf.altera_mf_components
# Loading work.sram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: steve  Hostname: VENOM-OMEN  ProcessID: 61864
#           Attempting to use alternate WLF file "./wlftvm4wjm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvm4wjm
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/output
add wave -position 11  sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_addr
add wave -position 11  sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr0
add wave -position 12  sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr1
add wave -position 13  sim:/mips4712_tb/UUT/datapathcircuit/registerfile/PC_4
add wave -position 14  sim:/mips4712_tb/UUT/datapathcircuit/registerfile/JumpAndLink
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
restart -f
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
add wave -position 23  sim:/mips4712_tb/UUT/datapathcircuit/loregister/output
add wave -position 22  sim:/mips4712_tb/UUT/datapathcircuit/loregister/enable
add wave -position 22  sim:/mips4712_tb/UUT/datapathcircuit/loregister/input
add wave -position 22  sim:/mips4712_tb/UUT/datapathcircuit/loregister/output
add wave -position 22  sim:/mips4712_tb/UUT/datapathcircuit/loregister/reset
add wave -position 22  sim:/mips4712_tb/UUT/datapathcircuit/hiregister/enable
add wave -position 23  sim:/mips4712_tb/UUT/datapathcircuit/hiregister/input
add wave -position 24  sim:/mips4712_tb/UUT/datapathcircuit/hiregister/output
add wave -position 25  sim:/mips4712_tb/UUT/datapathcircuit/hiregister/reset
restart -f
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
# ** Warning: (vsim-7) Failed to open VHDL file "TestCase2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mips4712_tb/UUT/datapathcircuit/memoryunit/sram_mem/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "TestCase2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mips4712_tb/UUT/datapathcircuit/memoryunit/sram_mem/altsyncram_component/MEMORY File: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
# ** Warning: (vsim-7) Failed to open VHDL file "TestCase2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mips4712_tb/UUT/datapathcircuit/memoryunit/sram_mem/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "TestCase2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mips4712_tb/UUT/datapathcircuit/memoryunit/sram_mem/altsyncram_component/MEMORY File: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
add wave -position 13 sim:/mips4712_tb/UUT/controllercircuit/*
restart -f
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
add wave -position 25  sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/enable
add wave -position 26  sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/input
add wave -position 27  sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/output
add wave -position 28  sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/reset
add wave -position 29  sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/sigout
restart -f
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# Compile of TestCase2.mif failed with 1 errors.
# Compile of TestCase7.mif failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
# End time: 21:26:16 on Dec 01,2023, Elapsed time: 1:51:52
# Errors: 0, Warnings: 2
