#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Oct 03 17:02:41 2022
# Process ID: 19108
# Log file: C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/planAhead_run_1/planAhead.log
# Journal file: C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/pa.fromHdl.tcl
# create_project -name Lab6New -dir "C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab6new.ucf" [current_fileset -constrset]
Adding file 'C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/Lab6new.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../../../Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER60.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER25.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER10.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sevensegsixnew.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SwapCommon0_1.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MuxA_D_CLK.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FFFFISNH.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CheckCompare.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lab6new.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab6new $srcset
# add_files [list {Lab6new.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/DreaMxickZen/Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER60.vhd" into library work
Parsing VHDL file "C:/Users/DreaMxickZen/Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER25.vhd" into library work
Parsing VHDL file "C:/Users/DreaMxickZen/Downloads/FPGA-20220922T100717Z-001/FPGA/Lab6-1/Lab6-2/DIVIDER10.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/Lab6new.ucf]
Finished Parsing UCF File [C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New/Lab6new.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1ca00aac
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 569.086 ; gain = 114.250
update_compile_order -fileset sim_1
startgroup
set_property package_pin P41 [get_ports a]
endgroup
startgroup
set_property package_pin P40 [get_ports b]
endgroup
startgroup
set_property package_pin P35 [get_ports c]
endgroup
startgroup
set_property package_pin P34 [get_ports d]
endgroup
startgroup
set_property package_pin P32 [get_ports e]
endgroup
startgroup
set_property package_pin P29 [get_ports f]
endgroup
startgroup
set_property package_pin P27 [get_ports g]
endgroup
startgroup
set_property package_pin P44 [get_ports com0]
endgroup
startgroup
set_property package_pin P43 [get_ports com1]
endgroup
startgroup
set_property package_pin P123 [get_ports P123]
endgroup
save_constraints
startgroup
set_property package_pin P47 [get_ports CLK_Switch]
endgroup
startgroup
set_property package_pin P46 [get_ports CLR_Switch]
endgroup
save_constraints
startgroup
set_property package_pin P83 [get_ports XLXN_44]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/DreaMxickZen/Desktop/DigitalLab/DigitalLab/Lab6New\planAhead_pid19108.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 03 17:06:30 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
