TimeQuest Timing Analyzer report for Calculator
Fri Nov 07 11:28:14 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 13. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 14. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 15. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 16. Slow 1200mV 85C Model Setup: 'EN'
 17. Slow 1200mV 85C Model Setup: 'CLK'
 18. Slow 1200mV 85C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 19. Slow 1200mV 85C Model Hold: 'EN'
 20. Slow 1200mV 85C Model Hold: 'CLK'
 21. Slow 1200mV 85C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 22. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 23. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 24. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 25. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'EN'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 45. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 46. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 47. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 48. Slow 1200mV 0C Model Setup: 'EN'
 49. Slow 1200mV 0C Model Setup: 'CLK'
 50. Slow 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 51. Slow 1200mV 0C Model Hold: 'EN'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 54. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 55. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 56. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 57. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'EN'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 76. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 77. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 78. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 79. Fast 1200mV 0C Model Setup: 'EN'
 80. Fast 1200mV 0C Model Setup: 'CLK'
 81. Fast 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 82. Fast 1200mV 0C Model Hold: 'CLK'
 83. Fast 1200mV 0C Model Hold: 'EN'
 84. Fast 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 85. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 86. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 87. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 88. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'EN'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; Calculator                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; CLK                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                      ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var } ;
; EN                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EN }                                                       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENand }                 ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENor }                  ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENsub }                 ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENsum }                 ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 368.05 MHz  ; 368.05 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ;                                                ;
; 377.22 MHz  ; 377.22 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ;                                                ;
; 1265.82 MHz ; 437.64 MHz      ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -4.363 ; -24.560       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -4.019 ; -47.894       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -4.004 ; -24.930       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -3.867 ; -46.850       ;
; EN                                                       ; -0.259 ; -0.556        ;
; CLK                                                      ; -0.178 ; -0.178        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.210  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; EN                                                       ; -0.131 ; -0.191        ;
; CLK                                                      ; 0.157  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.445  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.731  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.760  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 2.595  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 2.739  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -22.275       ;
; EN                                                       ; -3.000 ; -13.280       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.285 ; -1.285        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.438  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.450  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.455  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.466  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                             ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -4.363 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.375     ; 1.371      ;
; -4.119 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.410     ; 1.092      ;
; -3.531 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.420     ; 1.581      ;
; -3.528 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.456     ; 1.534      ;
; -3.406 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.444     ; 1.425      ;
; -3.266 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.447     ; 1.289      ;
; -3.262 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.468     ; 1.257      ;
; -3.235 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.429     ; 1.270      ;
; -3.231 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.429     ; 1.265      ;
; -3.151 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.493     ; 1.120      ;
; -3.117 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.465     ; 1.122      ;
; -3.117 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.471     ; 1.116      ;
; -3.114 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.453     ; 1.125      ;
; -3.090 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.453     ; 1.100      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.019 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.470     ; 2.011      ;
; -3.801 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.419     ; 1.876      ;
; -3.545 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.469     ; 1.536      ;
; -3.542 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.470     ; 1.536      ;
; -3.495 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.480     ; 1.477      ;
; -3.469 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.433     ; 1.498      ;
; -3.465 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.477     ; 1.458      ;
; -3.425 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.382     ; 1.537      ;
; -3.405 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.434     ; 1.431      ;
; -3.403 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.435     ; 1.432      ;
; -3.343 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.375     ; 1.461      ;
; -3.338 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.378     ; 1.271      ;
; -3.331 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.377     ; 1.265      ;
; -3.308 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.435     ; 1.335      ;
; -3.289 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.372     ; 1.405      ;
; -3.261 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.432     ; 1.299      ;
; -3.248 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.399     ; 1.342      ;
; -3.248 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.402     ; 1.157      ;
; -3.244 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.401     ; 1.154      ;
; -3.199 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.396     ; 1.291      ;
; -3.186 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.383     ; 1.285      ;
; -3.184 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.394     ; 1.285      ;
; -3.180 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.395     ; 1.279      ;
; -3.176 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.383     ; 1.287      ;
; -3.072 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.407     ; 1.147      ;
; -3.069 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.418     ; 1.146      ;
; -3.069 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.419     ; 1.144      ;
; -3.062 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.407     ; 1.149      ;
; -1.651 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.141     ; 1.482      ;
; -1.356 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.080     ; 1.268      ;
; -1.356 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.099     ; 1.078      ;
; -1.350 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.080     ; 1.274      ;
; -1.345 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.098     ; 1.068      ;
; -1.329 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.092     ; 1.242      ;
; -1.325 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.093     ; 1.236      ;
; -1.186 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.064     ; 1.094      ;
; -1.173 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.090     ; 1.087      ;
; -1.168 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.066     ; 1.076      ;
; -1.168 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.065     ; 1.073      ;
; -0.971 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.061     ; 0.890      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                           ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -4.004 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.498     ; 1.421      ;
; -3.923 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.543     ; 1.295      ;
; -3.718 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.582     ; 1.605      ;
; -3.554 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.597     ; 1.420      ;
; -3.549 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.571     ; 1.440      ;
; -3.425 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.612     ; 1.282      ;
; -3.410 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.621     ; 1.252      ;
; -3.403 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.611     ; 1.254      ;
; -3.281 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.636     ; 1.114      ;
; -3.277 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.508     ; 1.270      ;
; -3.273 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.619     ; 1.123      ;
; -3.264 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.635     ; 1.091      ;
; -3.237 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.606     ; 1.093      ;
; -3.157 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.532     ; 1.126      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.867 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.377     ; 1.440      ;
; -3.581 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.412     ; 1.119      ;
; -3.502 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.376     ; 1.626      ;
; -3.431 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.448     ; 1.445      ;
; -3.371 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.409     ; 1.463      ;
; -3.333 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.410     ; 1.423      ;
; -3.310 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.472     ; 1.300      ;
; -3.307 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.400     ; 1.406      ;
; -3.303 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.378     ; 1.265      ;
; -3.271 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.456     ; 1.277      ;
; -3.269 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.349     ; 1.421      ;
; -3.266 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.348     ; 1.408      ;
; -3.265 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.454     ; 1.281      ;
; -3.255 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.445     ; 1.278      ;
; -3.254 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.445     ; 1.279      ;
; -3.219 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.394     ; 1.326      ;
; -3.162 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.402     ; 1.100      ;
; -3.161 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.372     ; 1.290      ;
; -3.156 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.377     ; 1.279      ;
; -3.153 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.478     ; 1.145      ;
; -3.146 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.469     ; 1.145      ;
; -3.131 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.373     ; 1.258      ;
; -3.130 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.480     ; 1.112      ;
; -3.117 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.376     ; 1.240      ;
; -3.112 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.469     ; 1.113      ;
; -3.048 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.401     ; 1.147      ;
; -3.043 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.421     ; 1.122      ;
; -2.986 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.383     ; 1.093      ;
; -1.717 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.093     ; 1.084      ;
; -1.585 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.161     ; 1.396      ;
; -1.373 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.074     ; 1.279      ;
; -1.360 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.076     ; 1.256      ;
; -1.351 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.021      ; 1.382      ;
; -1.349 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.022      ; 1.382      ;
; -1.225 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.118     ; 1.117      ;
; -1.162 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.063     ; 1.077      ;
; -1.154 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.089     ; 1.074      ;
; -1.148 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.064     ; 1.084      ;
; -1.123 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.063     ; 1.040      ;
; -0.981 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.091     ; 0.901      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EN'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.259 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.759      ; 3.506      ;
; -0.186 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.764      ; 3.438      ;
; -0.105 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.765      ; 3.358      ;
; -0.093 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.770      ; 3.351      ;
; -0.089 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.870      ; 3.447      ;
; -0.088 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.841      ; 3.417      ;
; -0.066 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.769      ; 3.323      ;
; -0.033 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.858      ; 3.379      ;
; -0.026 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.782      ; 3.296      ;
; -0.019 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.859      ; 3.366      ;
; 0.003  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.782      ; 3.267      ;
; 0.009  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.850      ; 3.329      ;
; 0.011  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.746      ; 3.223      ;
; 0.016  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.771      ; 3.243      ;
; 0.020  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.843      ; 3.311      ;
; 0.023  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.859      ; 3.324      ;
; 0.037  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 3.018      ; 3.469      ;
; 0.042  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.902      ; 3.348      ;
; 0.058  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.861      ; 3.291      ;
; 0.070  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.790      ; 3.208      ;
; 0.084  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.763      ; 3.167      ;
; 0.101  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.860      ; 3.247      ;
; 0.131  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.873      ; 3.230      ;
; 0.143  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 3.034      ; 3.379      ;
; 0.169  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.842      ; 3.161      ;
; 0.177  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.917      ; 3.228      ;
; 0.182  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 3.000      ; 3.306      ;
; 0.182  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.788      ; 3.094      ;
; 0.202  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 3.030      ; 3.316      ;
; 0.248  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 3.005      ; 3.245      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.178 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 1.830      ; 2.738      ;
; 0.389  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 1.830      ; 2.671      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.131 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.387      ; 2.972      ;
; -0.024 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.207      ; 2.899      ;
; -0.023 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.390      ; 3.083      ;
; -0.013 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.362      ; 3.065      ;
; 0.005  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.286      ; 3.007      ;
; 0.005  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.163      ; 2.884      ;
; 0.027  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.222      ; 2.965      ;
; 0.043  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.208      ; 2.967      ;
; 0.043  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.156      ; 2.915      ;
; 0.053  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.154      ; 2.923      ;
; 0.058  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.152      ; 2.926      ;
; 0.073  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.214      ; 3.003      ;
; 0.074  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.236      ; 3.026      ;
; 0.086  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.137      ; 2.939      ;
; 0.088  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.359      ; 3.163      ;
; 0.090  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.286      ; 3.092      ;
; 0.091  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.375      ; 3.182      ;
; 0.104  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.232      ; 3.052      ;
; 0.107  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.223      ; 3.046      ;
; 0.109  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.223      ; 3.048      ;
; 0.114  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.162      ; 2.992      ;
; 0.125  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.225      ; 3.066      ;
; 0.133  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.165      ; 3.014      ;
; 0.156  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.158      ; 3.030      ;
; 0.156  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.205      ; 3.077      ;
; 0.202  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.172      ; 3.090      ;
; 0.219  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.161      ; 3.096      ;
; 0.270  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.153      ; 3.139      ;
; 0.298  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.223      ; 3.237      ;
; 0.298  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.151      ; 3.165      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.157 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 1.897      ; 2.492      ;
; 0.726 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 1.897      ; 2.561      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.731 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.089      ; 0.820      ;
; 0.829 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.089      ; 0.918      ;
; 0.851 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.064      ; 0.915      ;
; 0.853 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.064      ; 0.917      ;
; 0.925 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.115      ; 1.040      ;
; 0.946 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.070      ; 1.016      ;
; 1.007 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.061      ; 1.068      ;
; 1.080 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.051      ; 1.131      ;
; 1.091 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.049      ; 1.140      ;
; 1.124 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.173      ; 1.297      ;
; 1.137 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.172      ; 1.309      ;
; 1.276 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.008     ; 1.268      ;
; 2.553 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.068     ; 1.015      ;
; 2.571 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.113     ; 0.988      ;
; 2.573 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.088     ; 1.015      ;
; 2.579 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.089     ; 1.020      ;
; 2.617 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.107     ; 1.040      ;
; 2.659 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.182     ; 1.007      ;
; 2.666 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.065     ; 1.131      ;
; 2.669 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.192     ; 1.007      ;
; 2.676 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.066     ; 1.140      ;
; 2.681 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.067     ; 1.144      ;
; 2.682 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.182     ; 1.030      ;
; 2.692 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.194     ; 1.028      ;
; 2.698 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.060     ; 1.168      ;
; 2.714 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.036     ; 1.208      ;
; 2.721 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.061     ; 1.190      ;
; 2.730 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.035     ; 1.225      ;
; 2.757 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.160     ; 1.127      ;
; 2.758 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.079     ; 1.209      ;
; 2.769 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.170     ; 1.129      ;
; 2.775 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.080     ; 1.225      ;
; 2.783 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.160     ; 1.153      ;
; 2.792 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.172     ; 1.150      ;
; 2.809 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.096     ; 1.243      ;
; 2.815 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.095     ; 1.250      ;
; 2.860 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.087     ; 1.303      ;
; 2.885 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.184     ; 1.231      ;
; 2.966 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.162     ; 1.334      ;
; 2.968 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.064     ; 1.434      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.760 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.066      ; 0.826      ;
; 0.836 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.092      ; 0.928      ;
; 0.848 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.066      ; 0.914      ;
; 0.853 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.062      ; 0.915      ;
; 0.853 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.066      ; 0.919      ;
; 0.855 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.062      ; 0.917      ;
; 0.855 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.062      ; 0.917      ;
; 1.019 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.101      ; 1.120      ;
; 1.020 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.071      ; 1.091      ;
; 1.020 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.070      ; 1.090      ;
; 1.021 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.101      ; 1.122      ;
; 1.328 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.014      ; 1.342      ;
; 2.572 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.092     ; 1.010      ;
; 2.572 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.092     ; 1.010      ;
; 2.581 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.105     ; 1.006      ;
; 2.582 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.104     ; 1.008      ;
; 2.593 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.104     ; 1.019      ;
; 2.596 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.104     ; 1.022      ;
; 2.675 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.070     ; 1.135      ;
; 2.676 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.082     ; 1.124      ;
; 2.684 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.082     ; 1.132      ;
; 2.687 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.081     ; 1.136      ;
; 2.695 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.082     ; 1.143      ;
; 2.697 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.070     ; 1.157      ;
; 2.705 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.083     ; 1.152      ;
; 2.737 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.083     ; 1.184      ;
; 2.823 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.149     ; 1.204      ;
; 2.829 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.059     ; 1.300      ;
; 2.838 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.145     ; 1.223      ;
; 2.840 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.061     ; 1.309      ;
; 2.907 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.192     ; 1.245      ;
; 2.915 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.188     ; 1.257      ;
; 2.917 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.148     ; 1.299      ;
; 2.940 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.148     ; 1.322      ;
; 2.970 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.068     ; 1.432      ;
; 3.059 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.146     ; 1.443      ;
; 3.084 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.181     ; 1.433      ;
; 3.086 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.181     ; 1.435      ;
; 3.349 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.103     ; 1.776      ;
; 3.503 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.181     ; 1.852      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                             ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.595 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.111     ; 1.014      ;
; 2.655 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.165     ; 1.020      ;
; 2.679 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.165     ; 1.044      ;
; 2.684 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.183     ; 1.031      ;
; 2.685 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.175     ; 1.040      ;
; 2.714 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.205     ; 1.039      ;
; 2.757 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.143     ; 1.144      ;
; 2.759 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.143     ; 1.146      ;
; 2.773 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.078     ; 1.225      ;
; 2.790 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.161     ; 1.159      ;
; 2.846 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.181     ; 1.195      ;
; 2.949 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.159     ; 1.320      ;
; 3.036 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.132     ; 1.434      ;
; 3.037 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.170     ; 1.397      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                           ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 2.739 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.224     ; 1.045      ;
; 2.809 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.323     ; 1.016      ;
; 2.821 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.202     ; 1.149      ;
; 2.837 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.354     ; 1.013      ;
; 2.848 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.337     ; 1.041      ;
; 2.857 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.356     ; 1.031      ;
; 2.927 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.207     ; 1.250      ;
; 2.941 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.332     ; 1.139      ;
; 2.953 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.250     ; 1.233      ;
; 2.962 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.334     ; 1.158      ;
; 3.003 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.340     ; 1.193      ;
; 3.030 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.290     ; 1.270      ;
; 3.108 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.318     ; 1.320      ;
; 3.214 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.302     ; 1.442      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.320  ; 0.540        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.320  ; 0.540        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.388  ; 0.608        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'EN'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.226  ; 0.414        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.369  ; 0.589        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.316  ; 0.536        ; 0.220          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 2.172 ; 2.677 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 2.100 ; 2.596 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 2.153 ; 2.666 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 2.166 ; 2.674 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 2.172 ; 2.677 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 2.065 ; 2.551 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 1.929 ; 2.386 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 1.840 ; 2.334 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 3.217 ; 3.741 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 2.808 ; 3.335 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 3.217 ; 3.741 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; CLK        ; -1.266 ; -1.741 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; -1.534 ; -2.008 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -1.554 ; -2.046 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; -1.570 ; -2.059 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -1.583 ; -2.068 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; -1.480 ; -1.947 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -1.336 ; -1.767 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; -1.266 ; -1.741 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; -0.517 ; -1.007 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; -0.517 ; -1.007 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; -0.760 ; -1.291 ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; tA[*]      ; CLK        ; 10.704 ; 10.713 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 9.507  ; 9.403  ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 9.533  ; 9.594  ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 9.514  ; 9.429  ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 9.633  ; 9.598  ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 10.704 ; 10.713 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 8.816  ; 8.812  ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 9.917  ; 9.807  ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 9.266  ; 9.212  ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 9.266  ; 9.212  ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 8.895  ; 8.823  ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 8.879  ; 8.791  ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 9.144  ; 9.065  ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 8.096  ; 8.060  ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 8.085  ; 8.054  ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 9.160  ; 9.078  ; Rise       ; CLK             ;
; result[*]  ; EN         ; 11.047 ; 10.990 ; Rise       ; EN              ;
;  result[0] ; EN         ; 10.530 ; 10.524 ; Rise       ; EN              ;
;  result[1] ; EN         ; 11.047 ; 10.990 ; Rise       ; EN              ;
;  result[2] ; EN         ; 9.990  ; 9.972  ; Rise       ; EN              ;
;  result[3] ; EN         ; 10.267 ; 10.224 ; Rise       ; EN              ;
;  result[4] ; EN         ; 10.719 ; 10.651 ; Rise       ; EN              ;
;  result[5] ; EN         ; 10.601 ; 10.604 ; Rise       ; EN              ;
;  result[6] ; EN         ; 10.594 ; 10.598 ; Rise       ; EN              ;
;  result[7] ; EN         ; 10.860 ; 10.857 ; Rise       ; EN              ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; tA[*]      ; CLK        ; 8.507  ; 8.502  ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 9.171  ; 9.070  ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 9.195  ; 9.252  ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 9.177  ; 9.094  ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 9.293  ; 9.257  ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 10.374 ; 10.385 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 8.507  ; 8.502  ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 9.564  ; 9.458  ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 7.807  ; 7.776  ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 8.942  ; 8.888  ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 8.583  ; 8.513  ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 8.568  ; 8.482  ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 8.824  ; 8.746  ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 7.818  ; 7.781  ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 7.807  ; 7.776  ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 8.840  ; 8.759  ; Rise       ; CLK             ;
; result[*]  ; EN         ; 9.631  ; 9.612  ; Rise       ; EN              ;
;  result[0] ; EN         ; 10.148 ; 10.141 ; Rise       ; EN              ;
;  result[1] ; EN         ; 10.643 ; 10.587 ; Rise       ; EN              ;
;  result[2] ; EN         ; 9.631  ; 9.612  ; Rise       ; EN              ;
;  result[3] ; EN         ; 9.898  ; 9.855  ; Rise       ; EN              ;
;  result[4] ; EN         ; 10.330 ; 10.263 ; Rise       ; EN              ;
;  result[5] ; EN         ; 10.219 ; 10.220 ; Rise       ; EN              ;
;  result[6] ; EN         ; 10.210 ; 10.212 ; Rise       ; EN              ;
;  result[7] ; EN         ; 10.467 ; 10.462 ; Rise       ; EN              ;
+------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 396.51 MHz  ; 396.51 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ;                                                ;
; 409.5 MHz   ; 409.5 MHz       ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ;                                                ;
; 1422.48 MHz ; 437.64 MHz      ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -4.016 ; -22.410       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -3.702 ; -43.944       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -3.674 ; -22.779       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -3.564 ; -42.877       ;
; EN                                                       ; -0.130 ; -0.130        ;
; CLK                                                      ; -0.093 ; -0.093        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.297  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; EN                                                       ; -0.287 ; -1.258        ;
; CLK                                                      ; 0.117  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.398  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.664  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.703  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 2.496  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 2.627  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -22.275       ;
; EN                                                       ; -3.000 ; -13.280       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.285 ; -1.285        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.395  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.408  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.417  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.433  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -4.016 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.320     ; 1.232      ;
; -3.802 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.353     ; 0.985      ;
; -3.211 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.357     ; 1.417      ;
; -3.205 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.386     ; 1.375      ;
; -3.100 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.377     ; 1.280      ;
; -2.989 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.399     ; 1.147      ;
; -2.978 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.380     ; 1.161      ;
; -2.951 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.364     ; 1.145      ;
; -2.949 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.365     ; 1.141      ;
; -2.875 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.421     ; 1.010      ;
; -2.851 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.399     ; 1.015      ;
; -2.845 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.402     ; 1.006      ;
; -2.843 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.386     ; 1.015      ;
; -2.822 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.387     ; 0.992      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.702 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.405     ; 1.854      ;
; -3.525 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.362     ; 1.739      ;
; -3.251 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.405     ; 1.404      ;
; -3.234 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.404     ; 1.386      ;
; -3.208 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.370     ; 1.395      ;
; -3.196 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.414     ; 1.338      ;
; -3.171 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.411     ; 1.323      ;
; -3.152 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.327     ; 1.401      ;
; -3.102 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.372     ; 1.288      ;
; -3.102 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.371     ; 1.287      ;
; -3.094 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.323     ; 1.347      ;
; -3.051 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.324     ; 1.147      ;
; -3.044 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.323     ; 1.141      ;
; -3.027 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.372     ; 1.211      ;
; -3.007 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.320     ; 1.260      ;
; -3.006 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.345     ; 1.237      ;
; -2.979 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.346     ; 1.053      ;
; -2.977 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.369     ; 1.171      ;
; -2.976 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.345     ; 1.051      ;
; -2.959 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.342     ; 1.190      ;
; -2.921 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.329     ; 1.158      ;
; -2.919 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.339     ; 1.158      ;
; -2.916 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.340     ; 1.153      ;
; -2.913 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.329     ; 1.161      ;
; -2.830 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.351     ; 1.045      ;
; -2.827 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.361     ; 1.044      ;
; -2.827 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.362     ; 1.042      ;
; -2.820 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.351     ; 1.046      ;
; -1.442 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.122     ; 1.387      ;
; -1.166 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.071     ; 1.171      ;
; -1.157 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.071     ; 1.173      ;
; -1.132 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.086     ; 0.976      ;
; -1.122 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.081     ; 1.128      ;
; -1.121 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.080     ; 1.129      ;
; -1.112 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.085     ; 0.957      ;
; -0.979 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.057     ; 0.988      ;
; -0.974 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.079     ; 0.981      ;
; -0.964 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.058     ; 0.974      ;
; -0.952 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.057     ; 0.961      ;
; -0.783 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.054     ; 0.802      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -3.674 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.437     ; 1.280      ;
; -3.616 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.479     ; 1.180      ;
; -3.386 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.508     ; 1.439      ;
; -3.238 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.499     ; 1.295      ;
; -3.237 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.519     ; 1.275      ;
; -3.129 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.541     ; 1.145      ;
; -3.127 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.532     ; 1.156      ;
; -3.107 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.532     ; 1.131      ;
; -3.010 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.447     ; 1.146      ;
; -2.998 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.554     ; 1.005      ;
; -2.994 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.543     ; 1.012      ;
; -2.981 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.554     ; 0.983      ;
; -2.962 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.532     ; 0.986      ;
; -2.902 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.469     ; 1.016      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.564 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.321     ; 1.305      ;
; -3.312 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.354     ; 1.020      ;
; -3.197 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.322     ; 1.458      ;
; -3.120 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.381     ; 1.296      ;
; -3.096 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.353     ; 1.326      ;
; -3.051 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.354     ; 1.280      ;
; -3.034 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.342     ; 1.274      ;
; -3.031 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.323     ; 1.141      ;
; -3.028 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.403     ; 1.182      ;
; -3.001 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.297     ; 1.287      ;
; -2.987 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.296     ; 1.266      ;
; -2.983 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.389     ; 1.150      ;
; -2.981 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.388     ; 1.155      ;
; -2.970 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.378     ; 1.153      ;
; -2.968 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.378     ; 1.153      ;
; -2.957 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.339     ; 1.201      ;
; -2.905 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.318     ; 1.170      ;
; -2.904 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.345     ; 0.992      ;
; -2.894 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.321     ; 1.156      ;
; -2.891 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.410     ; 1.043      ;
; -2.882 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.400     ; 1.043      ;
; -2.878 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.319     ; 1.142      ;
; -2.863 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.320     ; 1.125      ;
; -2.857 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.411     ; 1.002      ;
; -2.841 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.400     ; 1.004      ;
; -2.806 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.343     ; 1.046      ;
; -2.795 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.364     ; 1.014      ;
; -2.740 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.329     ; 0.986      ;
; -1.522 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.082     ; 1.012      ;
; -1.382 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.140     ; 1.309      ;
; -1.177 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.015      ; 1.285      ;
; -1.177 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.014      ; 1.284      ;
; -1.175 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.068     ; 1.179      ;
; -1.170 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.069     ; 1.167      ;
; -1.050 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.106     ; 1.037      ;
; -0.984 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.057     ; 1.012      ;
; -0.959 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.055     ; 0.975      ;
; -0.958 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.079     ; 0.971      ;
; -0.916 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.055     ; 0.934      ;
; -0.803 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.081     ; 0.815      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.130 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.663      ; 3.282      ;
; -0.072 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.661      ; 3.222      ;
; 0.014  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.729      ; 3.204      ;
; 0.039  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.671      ; 3.121      ;
; 0.044  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.753      ; 3.198      ;
; 0.045  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.662      ; 3.106      ;
; 0.068  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.670      ; 3.091      ;
; 0.092  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.684      ; 3.081      ;
; 0.105  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.748      ; 3.132      ;
; 0.108  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.682      ; 3.063      ;
; 0.112  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.743      ; 3.120      ;
; 0.127  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.673      ; 3.035      ;
; 0.129  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.648      ; 3.008      ;
; 0.129  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.741      ; 3.101      ;
; 0.129  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.748      ; 3.108      ;
; 0.134  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.892      ; 3.247      ;
; 0.140  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.747      ; 3.096      ;
; 0.146  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.795      ; 3.138      ;
; 0.146  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.731      ; 3.074      ;
; 0.181  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.690      ; 2.998      ;
; 0.183  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.663      ; 2.969      ;
; 0.193  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.745      ; 3.041      ;
; 0.220  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.756      ; 3.025      ;
; 0.247  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.905      ; 3.147      ;
; 0.267  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.732      ; 2.954      ;
; 0.277  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.903      ; 3.115      ;
; 0.285  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.688      ; 2.892      ;
; 0.294  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.810      ; 3.005      ;
; 0.317  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.880      ; 3.052      ;
; 0.336  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.883      ; 3.036      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.093 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 1.697      ; 2.502      ;
; 0.474  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 1.697      ; 2.435      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EN'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.287 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.227      ; 2.641      ;
; -0.191 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.061      ; 2.571      ;
; -0.175 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.208      ; 2.734      ;
; -0.171 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.229      ; 2.759      ;
; -0.171 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.144      ; 2.674      ;
; -0.148 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.027      ; 2.580      ;
; -0.141 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.074      ; 2.634      ;
; -0.129 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.021      ; 2.593      ;
; -0.124 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.017      ; 2.594      ;
; -0.117 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.018      ; 2.602      ;
; -0.109 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.064      ; 2.656      ;
; -0.100 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.071      ; 2.672      ;
; -0.083 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.004      ; 2.622      ;
; -0.077 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.216      ; 2.840      ;
; -0.077 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.086      ; 2.710      ;
; -0.076 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.085      ; 2.710      ;
; -0.065 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.144      ; 2.780      ;
; -0.065 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.027      ; 2.663      ;
; -0.059 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.079      ; 2.721      ;
; -0.058 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.206      ; 2.849      ;
; -0.048 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.075      ; 2.728      ;
; -0.042 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.077      ; 2.736      ;
; -0.027 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.024      ; 2.698      ;
; -0.026 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.060      ; 2.735      ;
; -0.025 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.028      ; 2.704      ;
; 0.024  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.036      ; 2.761      ;
; 0.051  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.026      ; 2.778      ;
; 0.082  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.016      ; 2.799      ;
; 0.106  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.018      ; 2.825      ;
; 0.141  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.079      ; 2.921      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.117 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 1.757      ; 2.278      ;
; 0.680 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 1.757      ; 2.341      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.664 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.079      ; 0.743      ;
; 0.756 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.081      ; 0.837      ;
; 0.779 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.056      ; 0.835      ;
; 0.783 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.057      ; 0.840      ;
; 0.827 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.103      ; 0.930      ;
; 0.870 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.060      ; 0.930      ;
; 0.905 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.053      ; 0.958      ;
; 0.964 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.044      ; 1.008      ;
; 0.972 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.042      ; 1.014      ;
; 1.023 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.150      ; 1.173      ;
; 1.024 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.149      ; 1.173      ;
; 1.128 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.004     ; 1.124      ;
; 2.455 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.063     ; 0.922      ;
; 2.456 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.049     ; 0.937      ;
; 2.459 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.092     ; 0.897      ;
; 2.475 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.065     ; 0.940      ;
; 2.512 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.084     ; 0.958      ;
; 2.528 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.145     ; 0.913      ;
; 2.538 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.154     ; 0.914      ;
; 2.546 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.041     ; 1.035      ;
; 2.547 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.040     ; 1.037      ;
; 2.562 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.144     ; 0.948      ;
; 2.564 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.043     ; 1.051      ;
; 2.573 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.156     ; 0.947      ;
; 2.580 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.038     ; 1.072      ;
; 2.596 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.017     ; 1.109      ;
; 2.602 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.039     ; 1.093      ;
; 2.610 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.016     ; 1.124      ;
; 2.616 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.123     ; 1.023      ;
; 2.628 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.132     ; 1.026      ;
; 2.635 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.058     ; 1.107      ;
; 2.650 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.122     ; 1.058      ;
; 2.652 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.059     ; 1.123      ;
; 2.661 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.134     ; 1.057      ;
; 2.683 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.073     ; 1.140      ;
; 2.686 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.072     ; 1.144      ;
; 2.728 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.062     ; 1.196      ;
; 2.742 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.147     ; 1.125      ;
; 2.832 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.125     ; 1.237      ;
; 2.834 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.043     ; 1.321      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.703 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.058      ; 0.761      ;
; 0.767 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.081      ; 0.848      ;
; 0.774 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.831      ;
; 0.778 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.835      ;
; 0.780 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.054      ; 0.834      ;
; 0.780 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.055      ; 0.835      ;
; 0.785 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.055      ; 0.840      ;
; 0.907 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.089      ; 0.996      ;
; 0.909 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.089      ; 0.998      ;
; 0.911 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.061      ; 0.972      ;
; 0.912 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.062      ; 0.974      ;
; 1.181 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.014      ; 1.195      ;
; 2.458 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.072     ; 0.916      ;
; 2.459 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.072     ; 0.917      ;
; 2.466 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.083     ; 0.913      ;
; 2.467 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.082     ; 0.915      ;
; 2.478 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.084     ; 0.924      ;
; 2.480 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.084     ; 0.926      ;
; 2.551 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.050     ; 1.031      ;
; 2.552 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.062     ; 1.020      ;
; 2.557 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.063     ; 1.024      ;
; 2.559 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.060     ; 1.029      ;
; 2.582 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.062     ; 1.050      ;
; 2.583 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.050     ; 1.063      ;
; 2.590 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.061     ; 1.059      ;
; 2.600 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.065     ; 1.065      ;
; 2.690 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.117     ; 1.103      ;
; 2.691 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.043     ; 1.178      ;
; 2.713 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.114     ; 1.129      ;
; 2.718 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.041     ; 1.207      ;
; 2.768 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.158     ; 1.140      ;
; 2.770 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.155     ; 1.145      ;
; 2.776 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.117     ; 1.189      ;
; 2.809 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.116     ; 1.223      ;
; 2.823 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.048     ; 1.305      ;
; 2.881 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.115     ; 1.296      ;
; 2.921 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.150     ; 1.301      ;
; 2.942 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.149     ; 1.323      ;
; 3.175 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.082     ; 1.623      ;
; 3.298 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.149     ; 1.679      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.496 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.090     ; 0.936      ;
; 2.541 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.131     ; 0.940      ;
; 2.562 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.131     ; 0.961      ;
; 2.568 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.147     ; 0.951      ;
; 2.571 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.142     ; 0.959      ;
; 2.590 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.165     ; 0.955      ;
; 2.630 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.109     ; 1.051      ;
; 2.632 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.109     ; 1.053      ;
; 2.651 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.057     ; 1.124      ;
; 2.661 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.125     ; 1.066      ;
; 2.705 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.144     ; 1.091      ;
; 2.814 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.122     ; 1.222      ;
; 2.891 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.131     ; 1.290      ;
; 2.894 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.101     ; 1.323      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 2.627 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.195     ; 0.962      ;
; 2.689 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.282     ; 0.937      ;
; 2.700 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.173     ; 1.057      ;
; 2.710 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.305     ; 0.935      ;
; 2.719 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.292     ; 0.957      ;
; 2.725 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.306     ; 0.949      ;
; 2.797 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.179     ; 1.148      ;
; 2.800 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.283     ; 1.047      ;
; 2.813 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.220     ; 1.123      ;
; 2.817 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.284     ; 1.063      ;
; 2.849 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.292     ; 1.087      ;
; 2.883 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.249     ; 1.164      ;
; 2.963 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.270     ; 1.223      ;
; 3.058 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.258     ; 1.330      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.299  ; 0.517        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.304  ; 0.522        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.304  ; 0.522        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.304  ; 0.522        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.391  ; 0.609        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'EN'                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.210  ; 0.428        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.374  ; 0.560        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.374  ; 0.560        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.290  ; 0.476        ; 0.186          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 1.947 ; 2.247 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 1.879 ; 2.176 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 1.933 ; 2.235 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 1.944 ; 2.247 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 1.947 ; 2.247 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 1.850 ; 2.132 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 1.732 ; 1.977 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 1.637 ; 1.946 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 2.873 ; 3.166 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 2.503 ; 2.800 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 2.873 ; 3.166 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; CLK        ; -1.121 ; -1.416 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; -1.372 ; -1.653 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -1.394 ; -1.682 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; -1.408 ; -1.699 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -1.417 ; -1.703 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; -1.323 ; -1.593 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -1.198 ; -1.424 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; -1.121 ; -1.416 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; -0.345 ; -0.635 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; -0.345 ; -0.635 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; -0.559 ; -0.887 ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+------------+--------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+--------+-------+------------+-----------------+
; tA[*]      ; CLK        ; 9.696  ; 9.565 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 8.649  ; 8.461 ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 8.674  ; 8.628 ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 8.655  ; 8.486 ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 8.767  ; 8.639 ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 9.696  ; 9.565 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 7.977  ; 7.931 ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 9.058  ; 8.822 ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 8.419  ; 8.294 ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 8.419  ; 8.294 ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 8.049  ; 7.946 ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 8.027  ; 7.917 ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 8.290  ; 8.160 ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 7.306  ; 7.262 ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 7.295  ; 7.256 ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 8.332  ; 8.172 ; Rise       ; CLK             ;
; result[*]  ; EN         ; 10.093 ; 9.988 ; Rise       ; EN              ;
;  result[0] ; EN         ; 9.623  ; 9.574 ; Rise       ; EN              ;
;  result[1] ; EN         ; 10.093 ; 9.988 ; Rise       ; EN              ;
;  result[2] ; EN         ; 9.110  ; 9.084 ; Rise       ; EN              ;
;  result[3] ; EN         ; 9.378  ; 9.313 ; Rise       ; EN              ;
;  result[4] ; EN         ; 9.811  ; 9.684 ; Rise       ; EN              ;
;  result[5] ; EN         ; 9.692  ; 9.650 ; Rise       ; EN              ;
;  result[6] ; EN         ; 9.680  ; 9.642 ; Rise       ; EN              ;
;  result[7] ; EN         ; 9.938  ; 9.878 ; Rise       ; EN              ;
+------------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; tA[*]      ; CLK        ; 7.682 ; 7.637 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 8.327 ; 8.146 ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 8.355 ; 8.309 ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 8.332 ; 8.170 ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 8.441 ; 8.317 ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 9.380 ; 9.256 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 7.682 ; 7.637 ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 8.720 ; 8.493 ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 7.027 ; 6.989 ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 8.108 ; 7.987 ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 7.750 ; 7.651 ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 7.729 ; 7.623 ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 7.982 ; 7.856 ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 7.037 ; 6.994 ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 7.027 ; 6.989 ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 8.024 ; 7.869 ; Rise       ; CLK             ;
; result[*]  ; EN         ; 8.764 ; 8.738 ; Rise       ; EN              ;
;  result[0] ; EN         ; 9.254 ; 9.207 ; Rise       ; EN              ;
;  result[1] ; EN         ; 9.705 ; 9.604 ; Rise       ; EN              ;
;  result[2] ; EN         ; 8.764 ; 8.738 ; Rise       ; EN              ;
;  result[3] ; EN         ; 9.023 ; 8.959 ; Rise       ; EN              ;
;  result[4] ; EN         ; 9.435 ; 9.313 ; Rise       ; EN              ;
;  result[5] ; EN         ; 9.323 ; 9.282 ; Rise       ; EN              ;
;  result[6] ; EN         ; 9.311 ; 9.274 ; Rise       ; EN              ;
;  result[7] ; EN         ; 9.560 ; 9.501 ; Rise       ; EN              ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -1.873 ; -10.030       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -1.697 ; -19.409       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -1.693 ; -10.220       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -1.620 ; -18.870       ;
; EN                                                       ; -0.060 ; -0.087        ;
; CLK                                                      ; 0.234  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.626  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLK                                                      ; 0.006 ; 0.000         ;
; EN                                                       ; 0.206 ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.208 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.332 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.335 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 1.424 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 1.498 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -18.813       ;
; EN                                                       ; -3.000 ; -13.709       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.000 ; -1.000        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.431  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.431  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.433  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.436  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.873 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.637     ; 0.662      ;
; -1.749 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.652     ; 0.523      ;
; -1.454 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.662     ; 0.780      ;
; -1.443 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.681     ; 0.750      ;
; -1.379 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.674     ; 0.692      ;
; -1.309 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.677     ; 0.620      ;
; -1.305 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.683     ; 0.609      ;
; -1.286 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.668     ; 0.606      ;
; -1.286 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.669     ; 0.605      ;
; -1.250 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.698     ; 0.540      ;
; -1.235 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.686     ; 0.537      ;
; -1.234 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.683     ; 0.539      ;
; -1.228 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.677     ; 0.539      ;
; -1.217 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.678     ; 0.527      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.697 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.690     ; 0.992      ;
; -1.596 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.665     ; 0.935      ;
; -1.452 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.689     ; 0.747      ;
; -1.451 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.689     ; 0.750      ;
; -1.437 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.673     ; 0.749      ;
; -1.408 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.696     ; 0.700      ;
; -1.397 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.693     ; 0.692      ;
; -1.397 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.648     ; 0.753      ;
; -1.385 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.674     ; 0.695      ;
; -1.382 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.674     ; 0.696      ;
; -1.347 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.646     ; 0.706      ;
; -1.342 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.644     ; 0.609      ;
; -1.335 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.644     ; 0.602      ;
; -1.329 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.675     ; 0.642      ;
; -1.324 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.672     ; 0.640      ;
; -1.322 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.644     ; 0.680      ;
; -1.284 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.653     ; 0.542      ;
; -1.278 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.655     ; 0.628      ;
; -1.277 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.653     ; 0.535      ;
; -1.268 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.649     ; 0.617      ;
; -1.267 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.655     ; 0.617      ;
; -1.266 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.650     ; 0.620      ;
; -1.261 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.656     ; 0.610      ;
; -1.240 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.653     ; 0.589      ;
; -1.193 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.664     ; 0.534      ;
; -1.191 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.659     ; 0.536      ;
; -1.190 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.658     ; 0.530      ;
; -1.187 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.665     ; 0.527      ;
; -0.311 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.077     ; 0.729      ;
; -0.168 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.047     ; 0.629      ;
; -0.165 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.048     ; 0.631      ;
; -0.161 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.055     ; 0.527      ;
; -0.154 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.055     ; 0.520      ;
; -0.147 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.050     ; 0.612      ;
; -0.146 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.051     ; 0.610      ;
; -0.067 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.052     ; 0.529      ;
; -0.064 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.034     ; 0.524      ;
; -0.059 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.034     ; 0.523      ;
; -0.057 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.034     ; 0.521      ;
; 0.040  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.031     ; 0.427      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -1.693 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.702     ; 0.683      ;
; -1.667 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.723     ; 0.636      ;
; -1.543 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.748     ; 0.783      ;
; -1.459 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.757     ; 0.690      ;
; -1.449 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.742     ; 0.695      ;
; -1.393 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.766     ; 0.615      ;
; -1.385 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.766     ; 0.607      ;
; -1.377 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.766     ; 0.599      ;
; -1.320 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.765     ; 0.543      ;
; -1.319 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.775     ; 0.532      ;
; -1.307 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.775     ; 0.520      ;
; -1.306 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.709     ; 0.607      ;
; -1.294 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.757     ; 0.525      ;
; -1.248 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.718     ; 0.540      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.620 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.645     ; 0.692      ;
; -1.463 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.660     ; 0.520      ;
; -1.433 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.645     ; 0.799      ;
; -1.398 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.682     ; 0.701      ;
; -1.353 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.658     ; 0.705      ;
; -1.340 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.691     ; 0.634      ;
; -1.338 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.659     ; 0.689      ;
; -1.326 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.646     ; 0.605      ;
; -1.322 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.653     ; 0.679      ;
; -1.311 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.688     ; 0.611      ;
; -1.309 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.686     ; 0.611      ;
; -1.306 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.630     ; 0.681      ;
; -1.303 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.631     ; 0.682      ;
; -1.303 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.680     ; 0.611      ;
; -1.300 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.680     ; 0.608      ;
; -1.276 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.652     ; 0.634      ;
; -1.257 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.655     ; 0.527      ;
; -1.248 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.645     ; 0.613      ;
; -1.247 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.642     ; 0.615      ;
; -1.244 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.641     ; 0.613      ;
; -1.241 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.697     ; 0.532      ;
; -1.238 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.695     ; 0.531      ;
; -1.233 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.689     ; 0.532      ;
; -1.232 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.689     ; 0.531      ;
; -1.220 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.644     ; 0.586      ;
; -1.195 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.666     ; 0.540      ;
; -1.179 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.654     ; 0.535      ;
; -1.165 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.645     ; 0.525      ;
; -0.358 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.051     ; 0.534      ;
; -0.284 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.086     ; 0.693      ;
; -0.173 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.041     ; 0.630      ;
; -0.167 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.043     ; 0.622      ;
; -0.157 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.012      ; 0.689      ;
; -0.155 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; 0.013      ; 0.688      ;
; -0.098 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.064     ; 0.555      ;
; -0.058 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.033     ; 0.523      ;
; -0.053 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.036     ; 0.532      ;
; -0.048 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.048     ; 0.520      ;
; -0.046 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.033     ; 0.511      ;
; 0.035  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.050     ; 0.435      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.060 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.264      ; 1.801      ;
; -0.015 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.313      ; 1.805      ;
; -0.012 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.257      ; 1.746      ;
; 0.009  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.259      ; 1.727      ;
; 0.017  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.266      ; 1.726      ;
; 0.023  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.298      ; 1.752      ;
; 0.057  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.260      ; 1.680      ;
; 0.066  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.319      ; 1.730      ;
; 0.075  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.310      ; 1.712      ;
; 0.080  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.329      ; 1.726      ;
; 0.081  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.403      ; 1.799      ;
; 0.083  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.274      ; 1.668      ;
; 0.088  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.308      ; 1.697      ;
; 0.095  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.339      ; 1.721      ;
; 0.108  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.264      ; 1.633      ;
; 0.116  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.316      ; 1.677      ;
; 0.122  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.384      ; 1.739      ;
; 0.127  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.269      ; 1.619      ;
; 0.128  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.300      ; 1.649      ;
; 0.130  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.393      ; 1.740      ;
; 0.135  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.309      ; 1.651      ;
; 0.143  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.300      ; 1.634      ;
; 0.149  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.253      ; 1.581      ;
; 0.155  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.279      ; 1.601      ;
; 0.155  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.261      ; 1.583      ;
; 0.159  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.314      ; 1.632      ;
; 0.168  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.387      ; 1.696      ;
; 0.180  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.400      ; 1.697      ;
; 0.196  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.312      ; 1.593      ;
; 0.206  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.271      ; 1.542      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.234 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 0.923      ; 1.281      ;
; 0.754 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 0.923      ; 1.261      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.626 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.006 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 0.958      ; 1.173      ;
; 0.526 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 0.958      ; 1.193      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EN'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.206 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.585      ; 1.405      ;
; 0.231 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.465      ; 1.310      ;
; 0.240 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.496      ; 1.350      ;
; 0.240 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.489      ; 1.343      ;
; 0.249 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.572      ; 1.435      ;
; 0.253 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.464      ; 1.331      ;
; 0.261 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.465      ; 1.340      ;
; 0.263 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.472      ; 1.349      ;
; 0.266 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.501      ; 1.381      ;
; 0.279 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.458      ; 1.351      ;
; 0.284 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.508      ; 1.406      ;
; 0.286 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.588      ; 1.488      ;
; 0.286 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.502      ; 1.402      ;
; 0.291 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.569      ; 1.474      ;
; 0.293 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.578      ; 1.485      ;
; 0.296 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.472      ; 1.382      ;
; 0.297 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.530      ; 1.441      ;
; 0.298 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.476      ; 1.388      ;
; 0.305 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.498      ; 1.417      ;
; 0.307 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.489      ; 1.410      ;
; 0.310 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.465      ; 1.389      ;
; 0.313 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.498      ; 1.425      ;
; 0.317 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.505      ; 1.436      ;
; 0.322 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.529      ; 1.465      ;
; 0.335 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.471      ; 1.420      ;
; 0.340 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.488      ; 1.442      ;
; 0.360 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.464      ; 1.438      ;
; 0.381 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.465      ; 1.460      ;
; 0.396 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.472      ; 1.482      ;
; 0.417 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.501      ; 1.532      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.208 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.332 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.048      ; 0.380      ;
; 0.366 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.049      ; 0.415      ;
; 0.381 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.033      ; 0.414      ;
; 0.382 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.033      ; 0.415      ;
; 0.400 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.061      ; 0.461      ;
; 0.427 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.034      ; 0.461      ;
; 0.447 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.034      ; 0.481      ;
; 0.484 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.025      ; 0.509      ;
; 0.486 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.023      ; 0.509      ;
; 0.504 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.094      ; 0.598      ;
; 0.506 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.093      ; 0.599      ;
; 0.575 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.005     ; 0.570      ;
; 1.406 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.477     ; 0.459      ;
; 1.418 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.488     ; 0.460      ;
; 1.426 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.486     ; 0.470      ;
; 1.429 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.504     ; 0.455      ;
; 1.442 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.498     ; 0.474      ;
; 1.461 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.477     ; 0.514      ;
; 1.471 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.479     ; 0.522      ;
; 1.473 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.538     ; 0.465      ;
; 1.473 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.538     ; 0.465      ;
; 1.479 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.475     ; 0.534      ;
; 1.479 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.544     ; 0.465      ;
; 1.479 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.477     ; 0.532      ;
; 1.481 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.476     ; 0.535      ;
; 1.481 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.546     ; 0.465      ;
; 1.486 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.464     ; 0.552      ;
; 1.495 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.463     ; 0.562      ;
; 1.509 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.484     ; 0.555      ;
; 1.520 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.490     ; 0.560      ;
; 1.523 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.529     ; 0.524      ;
; 1.525 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.529     ; 0.526      ;
; 1.532 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.535     ; 0.527      ;
; 1.532 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.492     ; 0.570      ;
; 1.532 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.537     ; 0.525      ;
; 1.534 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.491     ; 0.573      ;
; 1.549 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.486     ; 0.593      ;
; 1.560 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.540     ; 0.550      ;
; 1.602 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.531     ; 0.601      ;
; 1.607 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.478     ; 0.659      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.335 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.035      ; 0.370      ;
; 0.368 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.053      ; 0.421      ;
; 0.378 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.035      ; 0.413      ;
; 0.381 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.032      ; 0.413      ;
; 0.383 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.032      ; 0.415      ;
; 0.384 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.032      ; 0.416      ;
; 0.384 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.034      ; 0.418      ;
; 0.453 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.510      ;
; 0.453 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.039      ; 0.492      ;
; 0.454 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.511      ;
; 0.454 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.038      ; 0.492      ;
; 0.599 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.008      ; 0.607      ;
; 1.428 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.489     ; 0.469      ;
; 1.430 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.495     ; 0.465      ;
; 1.438 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.489     ; 0.479      ;
; 1.441 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.496     ; 0.475      ;
; 1.444 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.500     ; 0.474      ;
; 1.452 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.499     ; 0.483      ;
; 1.480 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.490     ; 0.520      ;
; 1.480 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.480     ; 0.530      ;
; 1.482 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.480     ; 0.532      ;
; 1.483 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.487     ; 0.526      ;
; 1.485 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.486     ; 0.529      ;
; 1.486 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.491     ; 0.525      ;
; 1.500 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.482     ; 0.548      ;
; 1.501 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.484     ; 0.547      ;
; 1.528 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.473     ; 0.585      ;
; 1.546 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.522     ; 0.554      ;
; 1.552 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.525     ; 0.557      ;
; 1.554 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.475     ; 0.609      ;
; 1.586 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.545     ; 0.571      ;
; 1.595 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.524     ; 0.601      ;
; 1.595 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.524     ; 0.601      ;
; 1.601 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.478     ; 0.653      ;
; 1.602 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.542     ; 0.590      ;
; 1.641 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.523     ; 0.648      ;
; 1.661 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.538     ; 0.653      ;
; 1.672 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.538     ; 0.664      ;
; 1.781 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.494     ; 0.817      ;
; 1.860 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.539     ; 0.851      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.424 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.496     ; 0.458      ;
; 1.455 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.525     ; 0.460      ;
; 1.468 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.526     ; 0.472      ;
; 1.472 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.535     ; 0.467      ;
; 1.474 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.531     ; 0.473      ;
; 1.489 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.546     ; 0.473      ;
; 1.508 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.516     ; 0.522      ;
; 1.509 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.517     ; 0.522      ;
; 1.514 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.482     ; 0.562      ;
; 1.529 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.526     ; 0.533      ;
; 1.536 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.533     ; 0.533      ;
; 1.590 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.524     ; 0.596      ;
; 1.636 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.530     ; 0.636      ;
; 1.640 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.511     ; 0.659      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 1.498 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.555     ; 0.473      ;
; 1.539 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.609     ; 0.460      ;
; 1.540 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.546     ; 0.524      ;
; 1.554 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.627     ; 0.457      ;
; 1.561 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.617     ; 0.474      ;
; 1.563 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.628     ; 0.465      ;
; 1.594 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.550     ; 0.574      ;
; 1.596 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.570     ; 0.556      ;
; 1.606 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.618     ; 0.518      ;
; 1.617 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.619     ; 0.528      ;
; 1.621 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.619     ; 0.532      ;
; 1.649 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.595     ; 0.584      ;
; 1.675 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.610     ; 0.595      ;
; 1.730 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.601     ; 0.659      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.641  ; 0.857        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.651  ; 0.867        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.851  ; 0.851        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.851  ; 0.851        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'EN'                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -0.248 ; -0.064       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; -0.041 ; -0.041       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; -0.038 ; -0.038       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.836  ; 1.052        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.839  ; 1.055        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.839  ; 1.055        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.839  ; 1.055        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.839  ; 1.055        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.839  ; 1.055        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.840  ; 1.056        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.840  ; 1.056        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
; 1.033  ; 1.033        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 1.036  ; 1.036        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 1.049  ; 1.049        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 1.049  ; 1.049        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 1.058  ; 1.058        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datac              ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datac              ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datab              ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|dataa              ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datac                     ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datab                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|dataa                     ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|dataa                      ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|dataa                     ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|dataa                      ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|dataa                      ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|dataa                       ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|dataa                     ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|dataa                      ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|datac                               ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|datac                               ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datac                                ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|datac                                ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|datab                                ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|datab                               ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|datab                                ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datab                                ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|datab                               ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|datab                               ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datab                                 ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datab                                ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|datab                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datac               ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|datac               ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|dataa               ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 1.099 ; 1.855 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 1.060 ; 1.812 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 1.082 ; 1.844 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 1.099 ; 1.855 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 1.093 ; 1.854 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 1.034 ; 1.777 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.970 ; 1.719 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.940 ; 1.665 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 1.683 ; 2.514 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 1.493 ; 2.284 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 1.683 ; 2.514 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; CLK        ; -0.652 ; -1.365 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; -0.772 ; -1.506 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -0.783 ; -1.531 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; -0.804 ; -1.548 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -0.798 ; -1.546 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; -0.741 ; -1.471 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -0.677 ; -1.405 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; -0.652 ; -1.365 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; -0.305 ; -1.060 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; -0.305 ; -1.060 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; -0.424 ; -1.188 ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; tA[*]      ; CLK        ; 5.724 ; 5.889 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 4.873 ; 4.993 ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 4.944 ; 5.124 ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 4.880 ; 5.008 ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 4.963 ; 5.119 ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 5.724 ; 5.889 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 4.559 ; 4.662 ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 5.080 ; 5.221 ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 4.810 ; 4.924 ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 4.810 ; 4.924 ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 4.590 ; 4.681 ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 4.575 ; 4.660 ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 4.703 ; 4.804 ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 4.203 ; 4.248 ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 4.206 ; 4.251 ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 4.731 ; 4.828 ; Rise       ; CLK             ;
; result[*]  ; EN         ; 5.607 ; 5.725 ; Rise       ; EN              ;
;  result[0] ; EN         ; 5.365 ; 5.469 ; Rise       ; EN              ;
;  result[1] ; EN         ; 5.607 ; 5.725 ; Rise       ; EN              ;
;  result[2] ; EN         ; 5.123 ; 5.178 ; Rise       ; EN              ;
;  result[3] ; EN         ; 5.252 ; 5.322 ; Rise       ; EN              ;
;  result[4] ; EN         ; 5.445 ; 5.542 ; Rise       ; EN              ;
;  result[5] ; EN         ; 5.428 ; 5.539 ; Rise       ; EN              ;
;  result[6] ; EN         ; 5.416 ; 5.525 ; Rise       ; EN              ;
;  result[7] ; EN         ; 5.562 ; 5.694 ; Rise       ; EN              ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; tA[*]      ; CLK        ; 4.402 ; 4.501 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 4.703 ; 4.819 ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 4.775 ; 4.950 ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 4.709 ; 4.833 ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 4.790 ; 4.941 ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 5.557 ; 5.718 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 4.402 ; 4.501 ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 4.901 ; 5.038 ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 4.060 ; 4.104 ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 4.645 ; 4.755 ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 4.432 ; 4.519 ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 4.417 ; 4.499 ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 4.540 ; 4.638 ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 4.060 ; 4.104 ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 4.064 ; 4.107 ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 4.567 ; 4.661 ; Rise       ; CLK             ;
; result[*]  ; EN         ; 4.941 ; 4.994 ; Rise       ; EN              ;
;  result[0] ; EN         ; 5.171 ; 5.271 ; Rise       ; EN              ;
;  result[1] ; EN         ; 5.403 ; 5.516 ; Rise       ; EN              ;
;  result[2] ; EN         ; 4.941 ; 4.994 ; Rise       ; EN              ;
;  result[3] ; EN         ; 5.065 ; 5.133 ; Rise       ; EN              ;
;  result[4] ; EN         ; 5.249 ; 5.342 ; Rise       ; EN              ;
;  result[5] ; EN         ; 5.234 ; 5.341 ; Rise       ; EN              ;
;  result[6] ; EN         ; 5.221 ; 5.326 ; Rise       ; EN              ;
;  result[7] ; EN         ; 5.362 ; 5.489 ; Rise       ; EN              ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -4.363   ; -0.287 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                      ; -0.178   ; 0.006  ; N/A      ; N/A     ; -3.000              ;
;  EN                                                       ; -0.259   ; -0.287 ; N/A      ; N/A     ; -3.000              ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -4.363   ; 1.424  ; N/A      ; N/A     ; 0.417               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -4.004   ; 1.498  ; N/A      ; N/A     ; 0.431               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -4.019   ; 0.335  ; N/A      ; N/A     ; 0.408               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -3.867   ; 0.332  ; N/A      ; N/A     ; 0.395               ;
;  dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.210    ; 0.208  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                           ; -144.968 ; -1.258 ; 0.0      ; 0.0     ; -36.84              ;
;  CLK                                                      ; -0.178   ; 0.000  ; N/A      ; N/A     ; -22.275             ;
;  EN                                                       ; -0.556   ; -1.258 ; N/A      ; N/A     ; -13.709             ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -24.560  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -24.930  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -47.894  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -46.850  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.285              ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 2.172 ; 2.677 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 2.100 ; 2.596 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 2.153 ; 2.666 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 2.166 ; 2.674 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 2.172 ; 2.677 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 2.065 ; 2.551 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 1.929 ; 2.386 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 1.840 ; 2.334 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 3.217 ; 3.741 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 2.808 ; 3.335 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 3.217 ; 3.741 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; CLK        ; -0.652 ; -1.365 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; -0.772 ; -1.506 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -0.783 ; -1.531 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; -0.804 ; -1.548 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -0.798 ; -1.546 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; -0.741 ; -1.471 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -0.677 ; -1.405 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; -0.652 ; -1.365 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; -0.305 ; -0.635 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; -0.305 ; -0.635 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; -0.424 ; -0.887 ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; tA[*]      ; CLK        ; 10.704 ; 10.713 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 9.507  ; 9.403  ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 9.533  ; 9.594  ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 9.514  ; 9.429  ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 9.633  ; 9.598  ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 10.704 ; 10.713 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 8.816  ; 8.812  ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 9.917  ; 9.807  ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 9.266  ; 9.212  ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 9.266  ; 9.212  ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 8.895  ; 8.823  ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 8.879  ; 8.791  ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 9.144  ; 9.065  ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 8.096  ; 8.060  ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 8.085  ; 8.054  ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 9.160  ; 9.078  ; Rise       ; CLK             ;
; result[*]  ; EN         ; 11.047 ; 10.990 ; Rise       ; EN              ;
;  result[0] ; EN         ; 10.530 ; 10.524 ; Rise       ; EN              ;
;  result[1] ; EN         ; 11.047 ; 10.990 ; Rise       ; EN              ;
;  result[2] ; EN         ; 9.990  ; 9.972  ; Rise       ; EN              ;
;  result[3] ; EN         ; 10.267 ; 10.224 ; Rise       ; EN              ;
;  result[4] ; EN         ; 10.719 ; 10.651 ; Rise       ; EN              ;
;  result[5] ; EN         ; 10.601 ; 10.604 ; Rise       ; EN              ;
;  result[6] ; EN         ; 10.594 ; 10.598 ; Rise       ; EN              ;
;  result[7] ; EN         ; 10.860 ; 10.857 ; Rise       ; EN              ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; tA[*]      ; CLK        ; 4.402 ; 4.501 ; Rise       ; CLK             ;
;  tA[0]     ; CLK        ; 4.703 ; 4.819 ; Rise       ; CLK             ;
;  tA[1]     ; CLK        ; 4.775 ; 4.950 ; Rise       ; CLK             ;
;  tA[2]     ; CLK        ; 4.709 ; 4.833 ; Rise       ; CLK             ;
;  tA[3]     ; CLK        ; 4.790 ; 4.941 ; Rise       ; CLK             ;
;  tA[4]     ; CLK        ; 5.557 ; 5.718 ; Rise       ; CLK             ;
;  tA[5]     ; CLK        ; 4.402 ; 4.501 ; Rise       ; CLK             ;
;  tA[6]     ; CLK        ; 4.901 ; 5.038 ; Rise       ; CLK             ;
; tB[*]      ; CLK        ; 4.060 ; 4.104 ; Rise       ; CLK             ;
;  tB[0]     ; CLK        ; 4.645 ; 4.755 ; Rise       ; CLK             ;
;  tB[1]     ; CLK        ; 4.432 ; 4.519 ; Rise       ; CLK             ;
;  tB[2]     ; CLK        ; 4.417 ; 4.499 ; Rise       ; CLK             ;
;  tB[3]     ; CLK        ; 4.540 ; 4.638 ; Rise       ; CLK             ;
;  tB[4]     ; CLK        ; 4.060 ; 4.104 ; Rise       ; CLK             ;
;  tB[5]     ; CLK        ; 4.064 ; 4.107 ; Rise       ; CLK             ;
;  tB[6]     ; CLK        ; 4.567 ; 4.661 ; Rise       ; CLK             ;
; result[*]  ; EN         ; 4.941 ; 4.994 ; Rise       ; EN              ;
;  result[0] ; EN         ; 5.171 ; 5.271 ; Rise       ; EN              ;
;  result[1] ; EN         ; 5.403 ; 5.516 ; Rise       ; EN              ;
;  result[2] ; EN         ; 4.941 ; 4.994 ; Rise       ; EN              ;
;  result[3] ; EN         ; 5.065 ; 5.133 ; Rise       ; EN              ;
;  result[4] ; EN         ; 5.249 ; 5.342 ; Rise       ; EN              ;
;  result[5] ; EN         ; 5.234 ; 5.341 ; Rise       ; EN              ;
;  result[6] ; EN         ; 5.221 ; 5.326 ; Rise       ; EN              ;
;  result[7] ; EN         ; 5.362 ; 5.489 ; Rise       ; EN              ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; result[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tB[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SEL[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEL[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RES                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; tA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tB[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; tA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tB[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; tA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tB[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK                                                      ; 1        ; 1        ; 0        ; 0        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1        ; 0        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 0        ; 12       ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 0        ; 12       ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK                                                      ; 1        ; 1        ; 0        ; 0        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1        ; 0        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 0        ; 12       ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 0        ; 12       ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Nov 07 11:28:09 2014
Info: Command: quartus_sta Calculator -c Calculator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name EN EN
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ULA:unit_logic_arithmetic|UFA:ufa1|ENsum
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENor ULA:unit_logic_arithmetic|UFA:ufa1|ENor
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENand ULA:unit_logic_arithmetic|UFA:ufa1|ENand
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ULA:unit_logic_arithmetic|UFA:ufa1|ENsub
    Info (332105): create_clock -period 1.000 -name dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.363             -24.560 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -4.019             -47.894 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -4.004             -24.930 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -3.867             -46.850 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -0.259              -0.556 EN 
    Info (332119):    -0.178              -0.178 CLK 
    Info (332119):     0.210               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is -0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.131              -0.191 EN 
    Info (332119):     0.157               0.000 CLK 
    Info (332119):     0.445               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.731               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.760               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     2.595               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     2.739               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 CLK 
    Info (332119):    -3.000             -13.280 EN 
    Info (332119):    -1.285              -1.285 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.438               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.450               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.455               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     0.466               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.016             -22.410 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -3.702             -43.944 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -3.674             -22.779 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -3.564             -42.877 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -0.130              -0.130 EN 
    Info (332119):    -0.093              -0.093 CLK 
    Info (332119):     0.297               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is -0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.287              -1.258 EN 
    Info (332119):     0.117               0.000 CLK 
    Info (332119):     0.398               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.664               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.703               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     2.496               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     2.627               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 CLK 
    Info (332119):    -3.000             -13.280 EN 
    Info (332119):    -1.285              -1.285 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.395               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.408               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.417               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     0.433               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.873             -10.030 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -1.697             -19.409 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -1.693             -10.220 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -1.620             -18.870 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -0.060              -0.087 EN 
    Info (332119):     0.234               0.000 CLK 
    Info (332119):     0.626               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is 0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.006               0.000 CLK 
    Info (332119):     0.206               0.000 EN 
    Info (332119):     0.208               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.332               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.335               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     1.424               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     1.498               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.813 CLK 
    Info (332119):    -3.000             -13.709 EN 
    Info (332119):    -1.000              -1.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.431               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):     0.431               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.433               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.436               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Fri Nov 07 11:28:14 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


