// Seed: 993727352
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2.id_6 = 0;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6
    , id_11,
    input uwire id_7,
    input wor id_8,
    input wire id_9
);
  always @(id_4 or posedge id_7) id_1 = id_6 - id_5;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd5
) (
    output wand id_0,
    input tri _id_1
    , id_8,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6
);
  logic [1 : id_1] id_9;
  ;
  wire id_10;
  final $signed(18);
  ;
  parameter id_11 = -1;
  parameter id_12 = 1'b0;
  logic id_13;
  ;
  logic [1 : 1] id_14;
  assign id_14 = 1;
  assign id_8  = id_6;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
