# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do ROB.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module enableD_FF
# -- Compiling module enableD_FF_testbench
# 
# Top level modules:
# 	enableD_FF_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module individualReg64
# -- Compiling module individualReg64_testbench
# 
# Top level modules:
# 	individualReg64_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module fullReg32x64
# -- Compiling module fullReg32x64_testbench
# 
# Top level modules:
# 	fullReg32x64_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# -- Compiling module decoder2x4_testbench
# 
# Top level modules:
# 	decoder2x4_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder1x2
# -- Compiling module decoder1x2_testbench
# 
# Top level modules:
# 	decoder1x2_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# -- Compiling module decoder4x16_testbench
# 
# Top level modules:
# 	decoder4x16_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16x1
# -- Compiling module mux16x1_testbench
# 
# Top level modules:
# 	mux16x1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32x64
# -- Compiling module mux32x64_testbench
# 
# Top level modules:
# 	mux32x64_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2x64
# -- Compiling module mux2x64_testbench
# 
# Top level modules:
# 	mux2x64_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2x5
# -- Compiling module mux2x5_testbench
# 
# Top level modules:
# 	mux2x5_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module wallOfDFFs
# -- Compiling module wallOfDFFs_testbench
# 
# Top level modules:
# 	wallOfDFFs_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ROBregs
# -- Compiling module ROBregs_testbench
# 
# Top level modules:
# 	ROBregs_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module headTailROB
# -- Compiling module headTailROB_testbench
# 
# Top level modules:
# 	headTailROB_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ROB
# -- Compiling module ROB_testbench
# 
# Top level modules:
# 	ROB_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps ROB_testbench 
# Loading sv_std.std
# Loading work.ROB_testbench
# Loading work.ROB
# Loading work.headTailROB
# Loading work.ROBregs
# Loading work.wallOfDFFs
# Loading work.enableD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Richard  Hostname: RICHARDS_LAPTOP  ProcessID: 213608
# 
#           Attempting to use alternate WLF file "./wlft31xd7n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft31xd7n
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#             57500000 Checking pattern.
#             77500000 Checking pattern.
# Break in Module ROB_testbench at ./ROB.sv line 219
# Simulation Breakpoint: Break in Module ROB_testbench at ./ROB.sv line 219
# MACRO ./ROB.do PAUSED at line 44
