INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/CS31105/full_adder/full_adder.srcs/sim_1/new/sim_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_full_adder
