Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr 18 13:48:01 2024
| Host         : PTO0704 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            7 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | transmitter/fsmd.TxDShf[7]_i_1_n_0 | rstSynchronizer/Q[0]  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver/wrFifo                    | rstSynchronizer/Q[0]  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | receiver/fsmd.bitPos[3]_i_1__0_n_0 | rstSynchronizer/Q[0]  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | transmitter/fsmd.bitPos[3]_i_1_n_0 | rstSynchronizer/Q[0]  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | transmitter/rdFifo                 | rstSynchronizer/Q[0]  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | transmitter/fsmd.TxDShf[7]_i_1_n_0 |                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | receiver/fsmd.RxDShf[9]_i_1_n_0    | rstSynchronizer/Q[0]  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | receiver/wrFifo                    |                       |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                    | receiver/baudCntCE__0 |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG |                                    | transmitter/p_0_in    |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG |                                    |                       |               14 |             32 |         2.29 |
+----------------+------------------------------------+-----------------------+------------------+----------------+--------------+


