#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec  7 01:04:47 2021
# Process ID: 798081
# Current directory: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/telemetry_bot_top_level_controller_0_0_synth_1
# Command line: vivado -log telemetry_bot_top_level_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source telemetry_bot_top_level_controller_0_0.tcl
# Log file: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/telemetry_bot_top_level_controller_0_0_synth_1/telemetry_bot_top_level_controller_0_0.vds
# Journal file: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/telemetry_bot_top_level_controller_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source telemetry_bot_top_level_controller_0_0.tcl -notrace
Command: synth_design -top telemetry_bot_top_level_controller_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'telemetry_bot_top_level_controller_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 798171
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.277 ; gain = 0.000 ; free physical = 14242 ; free virtual = 26530
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'telemetry_bot_top_level_controller_0_0' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_top_level_controller_0_0/synth/telemetry_bot_top_level_controller_0_0.vhd:84]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
	Parameter num_motors bound to: 4 - type: integer 
	Parameter clk_freq bound to: 125 - type: integer 
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter main_clk_freq bound to: 125000000 - type: integer 
	Parameter servo_refresh_rate bound to: 50 - type: integer 
	Parameter servo_max_step_count bound to: 10 - type: integer 
	Parameter min_PWM_in_us bound to: 575 - type: integer 
	Parameter max_PWM_in_us bound to: 2460 - type: integer 
INFO: [Synth 8-3491] module 'top_level_controller' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:61' bound to instance 'U0' of component 'top_level_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_top_level_controller_0_0/synth/telemetry_bot_top_level_controller_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'top_level_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:106]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
	Parameter num_motors bound to: 4 - type: integer 
	Parameter clk_freq bound to: 125 - type: integer 
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter main_clk_freq bound to: 125000000 - type: integer 
	Parameter servo_refresh_rate bound to: 50 - type: integer 
	Parameter servo_max_step_count bound to: 10 - type: integer 
	Parameter min_PWM_in_us bound to: 575 - type: integer 
	Parameter max_PWM_in_us bound to: 2460 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
INFO: [Synth 8-3491] module 'image_rx_tx_with_filter' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:14' bound to instance 'image_rx_tx_with_filter_instance' of component 'image_rx_tx_with_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:216]
INFO: [Synth 8-638] synthesizing module 'image_rx_tx_with_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:47]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx.vhd:22' bound to instance 'uart_rx_instance' of component 'uart_rx' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:171]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx.vhd:43]
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx.vhd:43]
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx_for_fsm' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx_for_fsm.vhd:23' bound to instance 'uart_rx_for_fsm_instance' of component 'uart_rx_for_fsm' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:191]
INFO: [Synth 8-638] synthesizing module 'uart_rx_for_fsm' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx_for_fsm.vhd:44]
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter num_instruction_bytes bound to: 3 - type: integer 
	Parameter instruction_reg_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_for_fsm' (2#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_rx_for_fsm.vhd:44]
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_tx.vhd:18' bound to instance 'uart_tx_instance' of component 'uart_tx' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:211]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_tx.vhd:42]
	Parameter g_clk_cycles_bit bound to: 135 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/uart_tx.vhd:42]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
INFO: [Synth 8-3491] module 'top_level_filter_fsm' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:32' bound to instance 'top_level_filter_fsm_instance' of component 'top_level_filter_fsm' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:233]
INFO: [Synth 8-638] synthesizing module 'top_level_filter_fsm' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:52]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter filters_width bound to: 8 - type: integer 
	Parameter num_elements_input bound to: 242004 - type: integer 
	Parameter num_elements_output bound to: 240000 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 242004 - type: integer 
INFO: [Synth 8-3491] module 'inferred_bram_for_image' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:20' bound to instance 'BRAM1' of component 'inferred_bram_for_image' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:162]
INFO: [Synth 8-638] synthesizing module 'inferred_bram_for_image' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:36]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 242004 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inferred_bram_for_image' (4#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:36]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 240000 - type: integer 
INFO: [Synth 8-3491] module 'inferred_bram_for_image' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:20' bound to instance 'BRAM2' of component 'inferred_bram_for_image' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:168]
INFO: [Synth 8-638] synthesizing module 'inferred_bram_for_image__parameterized1' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:36]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 240000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inferred_bram_for_image__parameterized1' (4#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inferred_bram_for_image.vhd:36]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 240000 - type: integer 
INFO: [Synth 8-3491] module 'average_filter' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/average_filter.vhd:16' bound to instance 'AVE_FILTER' of component 'average_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:173]
INFO: [Synth 8-638] synthesizing module 'average_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/average_filter.vhd:30]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 240000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'average_filter' (5#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/average_filter.vhd:30]
INFO: [Synth 8-3491] module 'lapacian_filter' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/laplacian_filter.vhd:16' bound to instance 'LAP_FILTER' of component 'lapacian_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:178]
INFO: [Synth 8-638] synthesizing module 'lapacian_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/laplacian_filter.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'lapacian_filter' (6#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/laplacian_filter.vhd:26]
INFO: [Synth 8-3491] module 'threshold_filter' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/threshold_filter.vhd:16' bound to instance 'THR_FILTER' of component 'threshold_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:183]
INFO: [Synth 8-638] synthesizing module 'threshold_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/threshold_filter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'threshold_filter' (7#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/threshold_filter.vhd:27]
INFO: [Synth 8-3491] module 'inversion_filter' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inversion_filter.vhd:6' bound to instance 'INV_FILTER' of component 'inversion_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:186]
INFO: [Synth 8-638] synthesizing module 'inversion_filter' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inversion_filter.vhd:25]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 18 - type: integer 
	Parameter num_elements bound to: 240000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inversion_filter' (8#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/inversion_filter.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'top_level_filter_fsm' (9#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'image_rx_tx_with_filter' (10#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/image_rx_tx_with_filter.vhd:47]
	Parameter data_width bound to: 8 - type: integer 
	Parameter num_motors bound to: 4 - type: integer 
	Parameter clk_freq bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'motor_controller' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:15' bound to instance 'motor_controller_instance' of component 'motor_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:247]
INFO: [Synth 8-638] synthesizing module 'motor_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:43]
	Parameter data_width bound to: 8 - type: integer 
	Parameter num_motors bound to: 4 - type: integer 
	Parameter clk_freq bound to: 125 - type: integer 
	Parameter clk_freq bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'maxsonar_sensor' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/maxsonar_sensor.vhd:14' bound to instance 'maxsonar_sensor_instance' of component 'maxsonar_sensor' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:81]
INFO: [Synth 8-638] synthesizing module 'maxsonar_sensor' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/maxsonar_sensor.vhd:30]
	Parameter clk_freq bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/clock_divider.vhd:6' bound to instance 'clock_divider_instance' of component 'clock_divider' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/maxsonar_sensor.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/clock_divider.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (11#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/clock_divider.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maxsonar_sensor' (12#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/maxsonar_sensor.vhd:30]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:11' bound to instance 'pwm_generator_instance_1' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:96]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (13#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:23]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:11' bound to instance 'pwm_generator_instance_2' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:107]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:11' bound to instance 'pwm_generator_instance_3' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:118]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/pwm_generator.vhd:11' bound to instance 'pwm_generator_instance_4' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'motor_controller' (14#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:43]
	Parameter main_clk_freq bound to: 125000000 - type: integer 
	Parameter servo_refresh_rate bound to: 50 - type: integer 
	Parameter servo_max_step_count bound to: 10 - type: integer 
	Parameter min_PWM_in_us bound to: 575 - type: integer 
	Parameter max_PWM_in_us bound to: 2460 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/servo_controller.vhd:16' bound to instance 'servo_controller_instance' of component 'servo_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:274]
INFO: [Synth 8-638] synthesizing module 'servo_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/servo_controller.vhd:33]
	Parameter main_clk_freq bound to: 125000000 - type: integer 
	Parameter servo_refresh_rate bound to: 50 - type: integer 
	Parameter servo_max_step_count bound to: 10 - type: integer 
	Parameter min_PWM_in_us bound to: 575 - type: integer 
	Parameter max_PWM_in_us bound to: 2460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'servo_controller' (15#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/servo_controller.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-61.0, /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-106.0 with 1st driver pin 'top_level_controller:/motor_controller_instance/sensor_enable' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-61.0, /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-106.0 with 2nd driver pin 'VCC' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-61.0, /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd-106.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'top_level_controller' (16#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_controller.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'telemetry_bot_top_level_controller_0_0' (17#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_top_level_controller_0_0/synth/telemetry_bot_top_level_controller_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.277 ; gain = 0.000 ; free physical = 14799 ; free virtual = 27071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.277 ; gain = 0.000 ; free physical = 14768 ; free virtual = 27039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14767 ; free virtual = 27039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'Rx_UART_State_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'Rx_Instruction_UART_State_reg' in module 'uart_rx_for_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'Tx_UART_State_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'f_state_reg' in module 'top_level_filter_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
            rx_start_bit |                           000010 |                              001
                 rx_data |                           000100 |                              010
             rx_stop_bit |                           001000 |                              011
                 rx_done |                           010000 |                              100
        rx_store_in_bram |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Rx_UART_State_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            rx_start_bit |                          0000010 |                              001
                 rx_data |                          0000100 |                              010
             rx_stop_bit |                          0001000 |                              011
  rx_byte_fully_received |                          0010000 |                              100
    rx_update_byte_count |                          0100000 |                              101
     rx_instruction_done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Rx_Instruction_UART_State_reg' using encoding 'one-hot' in module 'uart_rx_for_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            tx_start_bit |                              001 |                              001
          tx_serial_data |                              010 |                              010
             tx_stop_bit |                              011 |                              011
                 tx_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Tx_UART_State_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                 a_inv_f |                           000010 |                              100
                 a_thr_f |                           000100 |                              011
                 a_lap_f |                           001000 |                              010
                 a_ave_f |                           010000 |                              001
                  f_done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'f_state_reg' using encoding 'one-hot' in module 'top_level_filter_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'bram1_a_mux_reg' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:164]
WARNING: [Synth 8-327] inferring latch for variable 'bram2_a_mux_reg' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'bram2_d_mux_reg' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/top_level_filter_fsm.vhd:169]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 13782 ; free virtual = 26052
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   3 Input   18 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 57    
+---RAMs : 
	            1890K Bit	(242005 X 8 bit)          RAMs := 1     
	            1875K Bit	(240001 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   6 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   7 Input   24 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 18    
	   6 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 14    
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 43    
	   6 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sensor_enable with 1st driver pin 'U0/motor_controller_instance/sensor_enable_reg/Q' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sensor_enable with 2nd driver pin 'VCC' [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sensor_enable is connected to at least one constant driver which has been preserved, other driver is ignored [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/sources_1/new/motor_controller.vhd:89]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14378 ; free virtual = 26658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|telemetry_bot_top_level_controller_0_0 | U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg | 236 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
|telemetry_bot_top_level_controller_0_0 | U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg | 234 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14373 ; free virtual = 26653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|telemetry_bot_top_level_controller_0_0 | U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg | 236 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
|telemetry_bot_top_level_controller_0_0 | U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg | 234 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
+---------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14365 ; free virtual = 26644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14287 ; free virtual = 26568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14286 ; free virtual = 26567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14267 ; free virtual = 26548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14267 ; free virtual = 26548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14267 ; free virtual = 26548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14267 ; free virtual = 26548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   305|
|2     |LUT1     |    97|
|3     |LUT2     |   415|
|4     |LUT3     |   226|
|5     |LUT4     |   290|
|6     |LUT5     |   265|
|7     |LUT6     |   174|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |   128|
|10    |FDRE     |  1274|
|11    |FDSE     |    27|
|12    |LD       |   108|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------------+------+
|      |Instance                             |Module                                  |Cells |
+------+-------------------------------------+----------------------------------------+------+
|1     |top                                  |                                        |  3310|
|2     |  U0                                 |top_level_controller                    |  3310|
|3     |    image_rx_tx_with_filter_instance |image_rx_tx_with_filter                 |  2333|
|4     |      top_level_filter_fsm_instance  |top_level_filter_fsm                    |  1685|
|5     |        AVE_FILTER                   |average_filter                          |   395|
|6     |        BRAM1                        |inferred_bram_for_image                 |   156|
|7     |        BRAM2                        |inferred_bram_for_image__parameterized1 |   114|
|8     |        INV_FILTER                   |inversion_filter                        |   328|
|9     |        LAP_FILTER                   |lapacian_filter                         |   344|
|10    |        THR_FILTER                   |threshold_filter                        |   208|
|11    |      uart_rx_for_fsm_instance       |uart_rx_for_fsm                         |   203|
|12    |      uart_rx_instance               |uart_rx                                 |   202|
|13    |      uart_tx_instance               |uart_tx                                 |   182|
|14    |    motor_controller_instance        |motor_controller                        |   782|
|15    |      maxsonar_sensor_instance       |maxsonar_sensor                         |   253|
|16    |        clock_divider_instance       |clock_divider                           |    86|
|17    |      pwm_generator_instance_1       |pwm_generator                           |   126|
|18    |      pwm_generator_instance_2       |pwm_generator_0                         |   126|
|19    |      pwm_generator_instance_3       |pwm_generator_1                         |   126|
|20    |      pwm_generator_instance_4       |pwm_generator_2                         |   126|
|21    |    servo_controller_instance        |servo_controller                        |   145|
+------+-------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14267 ; free virtual = 26548
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.160 ; gain = 7.883 ; free physical = 14258 ; free virtual = 26539
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.168 ; gain = 7.883 ; free physical = 14254 ; free virtual = 26535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2395.168 ; gain = 0.000 ; free physical = 14188 ; free virtual = 26468
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.000 ; gain = 0.000 ; free physical = 14109 ; free virtual = 26386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  LD => LDCE: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 4 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2493.000 ; gain = 105.844 ; free physical = 14262 ; free virtual = 26539
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/telemetry_bot_top_level_controller_0_0_synth_1/telemetry_bot_top_level_controller_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/telemetry_bot_top_level_controller_0_0_synth_1/telemetry_bot_top_level_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file telemetry_bot_top_level_controller_0_0_utilization_synth.rpt -pb telemetry_bot_top_level_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 01:05:17 2021...
