WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 1148679 cumulative IPC: 0.8706 (Simulation time: 00 hr 00 min 14 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 1148679 cumulative IPC: 0.8706 (Simulation time: 00 hr 00 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8706 instructions: 1000000 cycles: 1148679
CPU 0 Branch Prediction Accuracy: 97.11% MPKI: 9.344 Average ROB Occupancy at Mispredict: 38.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 9.16
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.01
BRANCH_RETURN: 0.033

LLC TOTAL        ACCESS:      29511 HIT:      18149 MISS:      11362
LLC LOAD         ACCESS:      26172 HIT:      16888 MISS:       9284
LLC RFO          ACCESS:        378 HIT:         33 MISS:        345
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        335 HIT:        335 MISS:          0
LLC TRANSLATION  ACCESS:       2626 HIT:        893 MISS:       1733
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 688.6 cycles
cpu0_DTLB TOTAL        ACCESS:     136248 HIT:     115185 MISS:      21063
cpu0_DTLB LOAD         ACCESS:     136248 HIT:     115185 MISS:      21063
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 82.1 cycles
cpu0_ITLB TOTAL        ACCESS:      11441 HIT:      10643 MISS:        798
cpu0_ITLB LOAD         ACCESS:      11441 HIT:      10643 MISS:        798
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 13.91 cycles
cpu0_L1D TOTAL        ACCESS:     169291 HIT:     125630 MISS:      43661
cpu0_L1D LOAD         ACCESS:     108178 HIT:      69650 MISS:      38528
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45530 HIT:      43337 MISS:       2193
cpu0_L1D TRANSLATION  ACCESS:      15583 HIT:      12643 MISS:       2940
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 191.9 cycles
cpu0_L1I TOTAL        ACCESS:      12604 HIT:      11493 MISS:       1111
cpu0_L1I LOAD         ACCESS:      12604 HIT:      11493 MISS:       1111
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 60.5 cycles
cpu0_L2C TOTAL        ACCESS:      30127 HIT:        951 MISS:      29176
cpu0_L2C LOAD         ACCESS:      26546 HIT:        374 MISS:      26172
cpu0_L2C RFO          ACCESS:        418 HIT:         40 MISS:        378
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        418 HIT:        418 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2745 HIT:        119 MISS:       2626
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 288.6 cycles
cpu0_STLB TOTAL        ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB LOAD         ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3222
  ROW_BUFFER_MISS:       8127
 AVG DBUS CONGESTED CYCLE: 3.864
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         19
  FULL:        105
