#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Oct 28 17:59:10 2023
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.fic" has been added to project successfully.
Process exit normally.


Process "Device Map" started.
Current time: Sat Oct 28 18:24:14 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hdmi_ddr_ov5640_top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net core_clk in design, driver pin CLKDIVOUT(instance u_DDR3_50H/I_GTP_CLKDIV) -> load pin CLK(instance cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net nt_pix_clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance b_out[3]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll/u_pll_e3) -> load pin CLK(instance ms72xx_ctl/iic_dri_rx/busy).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net pclk_in_test in design, driver pin CLKDIVOUT(instance cmos1_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos1_8_16bit/de_o).
I: The instance clkbufg_8(GTP_CLKBUFG) has been inserted on the net cmos2_pclk_16bit in design, driver pin CLKDIVOUT(instance cmos2_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos2_8_16bit/de_o).
I: The instance clkbufg_9(GTP_CLKBUFG) has been inserted on the net nt_cmos2_pclk in design, driver pin O(instance cmos2_pclk_ibuf) -> load pin CLK(instance cmos2_8_16bit/cnt[0]).
I: The instance clkbufg_10(GTP_CLKBUFG) has been inserted on the net nt_cmos1_pclk in design, driver pin O(instance cmos1_pclk_ibuf) -> load pin CLK(instance cmos1_8_16bit/cnt[0]).
C: DeviceMap-2011: The net nt_sys_clk has both clock instance u_DDR3_50H/u_clkbufg(GTP_CLKBUFG) loader and other clock pin loader.
I: The instance clkbufg_11(GTP_CLKBUFG) has been inserted on the net clk_25M in design, driver pin CLKOUT2(instance u_pll/u_pll_e3) -> load pin CLK(instance coms1_reg_config/clock_20k).
W: DeviceMap-4006: Insert a inst clkgate_12(GTP_IOCLKBUF) before u_DDR3_50H/I_GTP_CLKDIV(GTP_IOCLKDIV).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N16_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: N116_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: coms1_reg_config/N11_2_1/gateop, insts:10.
I: Infer CARRY group, base inst: coms1_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: coms2_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: power_on_delay_inst/N5_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: power_on_delay_inst/N17_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: sync_vg/N151_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: coms1_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: coms2_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_rx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N101_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N224_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N98_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N156_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/N42_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N108_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N201_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N267.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N283_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N311_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N360.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N376_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N404_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N480_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N577_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_wl_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/N46_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N262_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N16.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N23_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N41_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N79_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/N33_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_0[9:0]_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Register inst = b_out[3]/opit_0, Replicated inst = b_out[3]/opit_0_cpy0
I: Register inst = b_out[4]/opit_0, Replicated inst = b_out[4]/opit_0_cpy0
I: Register inst = b_out[5]/opit_0, Replicated inst = b_out[5]/opit_0_cpy0
I: Register inst = b_out[6]/opit_0, Replicated inst = b_out[6]/opit_0_cpy0
I: Register inst = b_out[7]/opit_0, Replicated inst = b_out[7]/opit_0_cpy0
I: Register inst = g_out[2]/opit_0, Replicated inst = g_out[2]/opit_0_cpy0
I: Register inst = g_out[3]/opit_0, Replicated inst = g_out[3]/opit_0_cpy0
I: Register inst = g_out[4]/opit_0, Replicated inst = g_out[4]/opit_0_cpy0
I: Register inst = g_out[5]/opit_0, Replicated inst = g_out[5]/opit_0_cpy0
I: Register inst = g_out[6]/opit_0, Replicated inst = g_out[6]/opit_0_cpy0
I: Register inst = g_out[7]/opit_0, Replicated inst = g_out[7]/opit_0_cpy0
I: Register inst = r_out[3]/opit_0, Replicated inst = r_out[3]/opit_0_cpy0
I: Register inst = r_out[4]/opit_0, Replicated inst = r_out[4]/opit_0_cpy0
I: Register inst = r_out[5]/opit_0, Replicated inst = r_out[5]/opit_0_cpy0
I: Register inst = r_out[6]/opit_0, Replicated inst = r_out[6]/opit_0_cpy0
I: Register inst = r_out[7]/opit_0, Replicated inst = r_out[7]/opit_0_cpy0
I: INST: "b_out[3]/opit_0_cpy0" has been packed in IOL "b_out_obuf[3]/opit_1" success.
I: INST: "b_out[4]/opit_0_cpy0" has been packed in IOL "b_out_obuf[4]/opit_1" success.
I: INST: "b_out[5]/opit_0_cpy0" has been packed in IOL "b_out_obuf[5]/opit_1" success.
I: INST: "b_out[6]/opit_0_cpy0" has been packed in IOL "b_out_obuf[6]/opit_1" success.
I: INST: "b_out[7]/opit_0_cpy0" has been packed in IOL "b_out_obuf[7]/opit_1" success.
I: INST: "g_out[2]/opit_0_cpy0" has been packed in IOL "g_out_obuf[2]/opit_1" success.
I: INST: "g_out[3]/opit_0_cpy0" has been packed in IOL "g_out_obuf[3]/opit_1" success.
I: INST: "g_out[4]/opit_0_cpy0" has been packed in IOL "g_out_obuf[4]/opit_1" success.
I: INST: "g_out[5]/opit_0_cpy0" has been packed in IOL "g_out_obuf[5]/opit_1" success.
I: INST: "g_out[6]/opit_0_cpy0" has been packed in IOL "g_out_obuf[6]/opit_1" success.
I: INST: "g_out[7]/opit_0_cpy0" has been packed in IOL "g_out_obuf[7]/opit_1" success.
I: INST: "r_out[3]/opit_0_cpy0" has been packed in IOL "r_out_obuf[3]/opit_1" success.
I: INST: "r_out[4]/opit_0_cpy0" has been packed in IOL "r_out_obuf[4]/opit_1" success.
I: INST: "r_out[5]/opit_0_cpy0" has been packed in IOL "r_out_obuf[5]/opit_1" success.
I: INST: "r_out[6]/opit_0_cpy0" has been packed in IOL "r_out_obuf[6]/opit_1" success.
I: INST: "r_out[7]/opit_0_cpy0" has been packed in IOL "r_out_obuf[7]/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 6861     | 64200         | 11                 
| LUT                   | 6613     | 42800         | 16                 
| Distributed RAM       | 73       | 17000         | 1                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 6        | 18            | 34                 
| DRM                   | 47.5     | 134           | 36                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 113      | 296           | 39                 
| IOCKDIV               | 3        | 20            | 15                 
| IOCKGATE              | 6        | 20            | 30                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 3        | 5             | 60                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 11       | 30            | 37                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.62 sec.

Design 'hdmi_ddr_ov5640_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:45s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 28 18:24:59 2023
Action dev_map: Peak memory pool usage is 413 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:24s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:32s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:33s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 28 18:25:04 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 30)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 32)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 33)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 46)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 47)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 48)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 88)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 100)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 112)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 114)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 16%.
First map gop timing takes 0.14 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 50257.
1st GP placement takes 2.66 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_114.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_118.
Clock placement takes 0.52 sec.

Pre global placement takes 3.48 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.08 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 16%.
Worst slack after global placement is 323
2nd GP placement takes 1.66 sec.

Wirelength after global placement is 55953.
Global placement takes 1.75 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 65725.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 16%.
Worst slack after post global placement is 323
3rd GP placement takes 1.77 sec.

Wirelength after post global placement is 58978.
Post global placement takes 1.78 sec.

Phase 4 Legalization started.
The average distance in LP is 0.551369.
Wirelength after legalization is 73176.
Legalization takes 0.34 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1691.
Replication placement takes 0.16 sec.

Wirelength after replication placement is 73176.
Phase 5.2 DP placement started.
Legalized cost 1691.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.11 sec.

Wirelength after detailed placement is 73176.
Timing-driven detailed placement takes 0.28 sec.

I: Replicate Registers:b_out[3]/opit_0 CLMS_202_241(/FF0/FF) IOL_327_165(/OFF/FF) 
I: Replicate Registers:b_out[4]/opit_0 CLMA_214_240(/FF0/FF) IOL_327_170(/OFF/FF) 
I: Replicate Registers:b_out[5]/opit_0 CLMS_202_241(/FF1/FF) IOL_327_169(/OFF/FF) 
I: Replicate Registers:b_out[6]/opit_0 CLMA_214_240(/FF1/FF) IOL_327_137(/OFF/FF) 
I: Replicate Registers:b_out[7]/opit_0 CLMA_214_240(/FF2/FF) IOL_327_138(/OFF/FF) 
I: Replicate Registers:g_out[2]/opit_0 CLMA_214_212(/FF0/FF) IOL_327_109(/OFF/FF) 
I: Replicate Registers:g_out[3]/opit_0 CLMA_214_212(/FF1/FF) IOL_327_122(/OFF/FF) 
I: Replicate Registers:g_out[4]/opit_0 CLMA_214_212(/FF2/FF) IOL_327_121(/OFF/FF) 
I: Replicate Registers:g_out[5]/opit_0 CLMA_150_236(/FF0/FF) IOL_327_233(/OFF/FF) 
I: Replicate Registers:g_out[6]/opit_0 CLMA_150_236(/FF1/FF) IOL_327_234(/OFF/FF) 
I: Replicate Registers:g_out[7]/opit_0 CLMA_162_244(/FF0/FF) IOL_327_241(/OFF/FF) 
I: Replicate Registers:r_out[3]/opit_0 CLMA_150_228(/FF0/FF) IOL_327_230(/OFF/FF) 
I: Replicate Registers:r_out[4]/opit_0 CLMS_174_213(/FF0/FF) IOL_327_213(/OFF/FF) 
I: Replicate Registers:r_out[5]/opit_0 CLMS_162_233(/FF0/FF) IOL_327_238(/OFF/FF) 
I: Replicate Registers:r_out[6]/opit_0 CLMA_150_236(/FF2/FF) IOL_327_237(/OFF/FF) 
I: Replicate Registers:r_out[7]/opit_0 CLMS_158_253(/FF0/FF) IOL_327_273(/OFF/FF) 
Worst slack is 1691, TNS after placement is 0.
Placement done.
Total placement takes 9.30 sec.
Finished placement.

Routing started.
Building routing graph takes 0.95 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.45 sec.
Total memory for routing:
	122.683649 M.
Total nets for routing : 12508.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 60 nets, it takes 0.00 sec.
Unrouted nets 126 at the end of iteration 0.
Unrouted nets 90 at the end of iteration 1.
Unrouted nets 61 at the end of iteration 2.
Unrouted nets 38 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 21 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 13 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 0 at the end of iteration 21.
Global Routing step 2 processed 322 nets, it takes 0.38 sec.
Unrouted nets 154 at the end of iteration 0.
Unrouted nets 67 at the end of iteration 1.
Unrouted nets 30 at the end of iteration 2.
Unrouted nets 17 at the end of iteration 3.
Unrouted nets 7 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 6 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 392 nets, it takes 0.69 sec.
Global routing takes 1.06 sec.
Total 13827 subnets.
    forward max bucket size 34382 , backward 827.
        Unrouted nets 8573 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.468750 sec.
    forward max bucket size 34265 , backward 317.
        Unrouted nets 6517 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.265625 sec.
    forward max bucket size 34119 , backward 246.
        Unrouted nets 4780 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.484375 sec.
    forward max bucket size 3060 , backward 144.
        Unrouted nets 3947 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.250000 sec.
    forward max bucket size 6603 , backward 316.
        Unrouted nets 2972 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.359375 sec.
    forward max bucket size 6636 , backward 135.
        Unrouted nets 2182 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.218750 sec.
    forward max bucket size 158 , backward 137.
        Unrouted nets 1574 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.140625 sec.
    forward max bucket size 171 , backward 186.
        Unrouted nets 1145 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.125000 sec.
    forward max bucket size 111 , backward 125.
        Unrouted nets 850 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 87 , backward 38.
        Unrouted nets 600 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 93 , backward 91.
        Unrouted nets 411 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 88 , backward 93.
        Unrouted nets 307 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 92 , backward 107.
        Unrouted nets 260 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.046875 sec.
    forward max bucket size 68 , backward 75.
        Unrouted nets 216 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 46.
        Unrouted nets 172 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 32.
        Unrouted nets 157 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 114 , backward 34.
        Unrouted nets 124 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 111 , backward 54.
        Unrouted nets 94 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 46.
        Unrouted nets 91 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 51 , backward 50.
        Unrouted nets 75 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 59 , backward 77.
        Unrouted nets 42 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 21.
        Unrouted nets 32 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 32.
        Unrouted nets 23 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 15.
        Unrouted nets 12 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 15.
        Unrouted nets 13 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 26.
        Unrouted nets 13 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 19.
        Unrouted nets 12 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 6 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 10.
        Unrouted nets 4 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 19.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 3.
        Unrouted nets 2 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 6.
        Unrouted nets 4 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 11.
        Unrouted nets 3 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 3 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 8.
        Unrouted nets 3 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 9.
        Unrouted nets 3 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 2 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 0 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.015625 sec.
Detailed routing takes 107 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_9/gopclkbufg:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/reg_conf_done_reg/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 10.11 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 1.39 sec, total_step_forward 172101.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 736.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.86 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.38 sec.
Used SRB routing arc is 96589.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 15.23 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1381     | 6450          | 22                 
|   FF                     | 4138     | 38700         | 11                 
|   LUT                    | 4052     | 25800         | 16                 
|   LUT-FF pairs           | 2257     | 25800         | 9                  
| Use of CLMS              | 875      | 4250          | 21                 
|   FF                     | 2723     | 25500         | 11                 
|   LUT                    | 2580     | 17000         | 16                 
|   LUT-FF pairs           | 1379     | 17000         | 9                  
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 6        | 18            | 34                 
| Use of DRM               | 47.5     | 134           | 36                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 683      | 6672          | 11                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 113      | 296           | 39                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 78       | 161           | 49                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 113      | 400           | 29                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 13       | 30            | 44                 
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:57s
Action pnr: CPU time elapsed is 0h:0m:42s
Action pnr: Process CPU time elapsed is 0h:0m:52s
Current time: Sat Oct 28 18:26:02 2023
Action pnr: Peak memory pool usage is 1,400 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:21s
Action from compile to pnr: Total CPU time elapsed is 0h:1m:14s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:1m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 28 18:26:16 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock clk_25M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:12s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Sat Oct 28 18:26:28 2023
Action report_timing: Peak memory pool usage is 1,083 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:33s
Action from compile to report_timing: Total CPU time elapsed is 0h:1m:23s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:1m:35s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 28 18:26:30 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.531250 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/generate_bitstream/hdmi_ddr_ov5640_top.sbit"
Generate programming file takes 4.937500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Sat Oct 28 18:26:49 2023
Action gen_bit_stream: Peak memory pool usage is 786 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:2m:52s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:43s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Sat Oct 28 19:27:43 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 27)] Analyzing module hdmi_ddr_ov5640_top (library work)
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 133)] Convert attribute name from syn_keep to PAP_KEEP
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 134)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 86)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 23)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 22)] Analyzing module rd_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v(line number: 23)] Analyzing module rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 22)] Analyzing module wr_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v(line number: 22)] Analyzing module wr_cmd_trans (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v(line number: 23)] Analyzing module wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 22)] Analyzing module wr_rd_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 2)] Analyzing module HDMA_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v(line number: 2)] Analyzing module HDMA_fifo_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v(line number: 3)] Analyzing module PDS_DDR3_WR (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v(line number: 2)] Analyzing module PDS_HDMA (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 22)] Analyzing module fram_buf (library work)
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 78)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v(line number: 1)] Analyzing module rgb_display (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 1)] Analyzing module video_block_move (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v(line number: 10)] Analyzing module video_timing_color (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_wr_fram_buf (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 417)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Analyzing module wr_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_rd_fram_buf (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 417)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Analyzing module rd_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_wr_fifo (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_6_wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v(line number: 16)] Analyzing module wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_rd_fifo (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_6_rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v(line number: 16)] Analyzing module rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Analyzing module DDR3_50H (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 8)] Analyzing module DDR3_50H_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 7)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
I: Module "hdmi_ddr_ov5640_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.162s wall, 0.250s user + 0.016s system = 0.266s CPU (5.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 27)] Elaborating module hdmi_ddr_ov5640_top
I: Module instance {hdmi_ddr_ov5640_top} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 144)] Elaborating instance u_pll
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 18)] Elaborating module pll
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 154)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 23)] Elaborating module ms72xx_ctl
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 69)] Elaborating instance ms7200_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 84)] Elaborating instance ms7210_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 110)] Elaborating instance iic_dri_rx
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 145)] Elaborating instance iic_dri_tx
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 183)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 195)] Elaborating instance coms1_reg_config
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Module instance {hdmi_ddr_ov5640_top/coms1_reg_config} parameter value:
    DISPAY_H = 32'b00000000000000000000001010000000
    DISPAY_V = 32'b00000000000000000000001011010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 44)] Elaborating instance u1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 211)] Elaborating instance coms2_reg_config
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Module instance {hdmi_ddr_ov5640_top/coms2_reg_config} parameter value:
    DISPAY_H = 32'b00000000000000000000001010000000
    DISPAY_V = 32'b00000000000000000000001011010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 230)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 62)] Elaborating instance u_GTP_IOCLKBUF
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 71)] Elaborating instance u_GTP_IOCLKDIV
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 249)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 271)] Elaborating instance video_block
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 1)] Elaborating module video_block_move
I: Module instance {hdmi_ddr_ov5640_top/video_block} parameter value:
    H_DISP = 32'b00000000000000000000001010000000
    V_DISP = 32'b00000000000000000000001011010000
    VIDEO_CLK = 32'b00000100011011001111011100010000
    BLOCK_CLK = 32'b00000000000000000000000001100100
    SIDE_W = 32'b00000000000000000000000000010100
    BLOCK_W = 32'b00000000000000000000000000111100
    SCREEN_SIDE_COLOR = 24'b011110110111101101111011
    SCREEN_BKG_COLOR = 24'b111111111111111111111111
    MOVE_BLOCK_COLOR = 24'b111111111100000011001011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 34)] Elaborating instance u_video_timing_color
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v(line number: 10)] Elaborating module video_timing_color
I: Module instance {hdmi_ddr_ov5640_top/video_block/u_video_timing_color} parameter value:
    VIDEO_H = 32'b00000000000000000000001010000000
    VIDEO_V = 32'b00000000000000000000001011010000
    VIDEO_START_X = 32'b00000000000000000000000000000000
    VIDEO_START_Y = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 61)] Elaborating instance u_rgb_display
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v(line number: 1)] Elaborating module rgb_display
I: Module instance {hdmi_ddr_ov5640_top/video_block/u_rgb_display} parameter value:
    H_DISP = 32'b00000000000000000000001010000000
    V_DISP = 32'b00000000000000000000001011010000
    VIDEO_CLK = 32'b00000100011011001111011100010000
    BLOCK_CLK = 32'b00000000000000000000000001100100
    SIDE_W = 32'b00000000000000000000000000010100
    BLOCK_W = 32'b00000000000000000000000000111100
    SCREEN_SIDE_COLOR = 24'b011110110111101101111011
    SCREEN_BKG_COLOR = 24'b111111111111111111111111
    MOVE_BLOCK_COLOR = 24'b111111111100000011001011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 301)] Elaborating instance u_PDS_HDMA
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v(line number: 2)] Elaborating module PDS_HDMA
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA} parameter value:
    HDMA_PINGPANG_EN = 32'b00000000000000000000000000000001
    VIDEO_DATA_BIT = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v(line number: 90)] Elaborating instance u_PDS_DDR3_WR
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v(line number: 3)] Elaborating module PDS_DDR3_WR
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_PDS_DDR3_WR} parameter value:
    HDMA_PINGPANG_EN = 32'b00000000000000000000000000000001
    VIDEO_DATA_BIT = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v(line number: 143)] Elaborating instance u_HDMA_fifo_ctrl_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v(line number: 2)] Elaborating module HDMA_fifo_ctrl_top
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top} parameter value:
    VIDEO_DATA_BIT = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v(line number: 84)] Elaborating instance u_HDMA_fifo_ctrl_1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 2)] Elaborating module HDMA_fifo_ctrl
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1} parameter value:
    VIDEO_DATA_BIT = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Elaborating instance u_rd_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v(line number: 16)] Elaborating module rd_fifo
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_rd_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_6_rd_fifo
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_rd_fifo
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 304)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 676)] Case condition never applies
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 766)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[4] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[5] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[6] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[7] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[9] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[10] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[11] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[12] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[13] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[14] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[15] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[16] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[22] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[23] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[24] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[25] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[27] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[28] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[29] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[30] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[31] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[32] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[33] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[34] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[40] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[41] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[42] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[43] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[45] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[46] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[47] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[48] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[49] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[50] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[51] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[52] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[58] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[59] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[60] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[61] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[63] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[64] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[65] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[66] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[67] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[68] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[69] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[70] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[76] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[77] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[78] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[79] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[81] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[82] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[83] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[84] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[85] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[86] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[87] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[88] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[94] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[95] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[96] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[97] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[99] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[100] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[101] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[102] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[103] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[104] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[105] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[106] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[112] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[113] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[114] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[115] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[117] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[118] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[119] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[120] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[121] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[122] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[123] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[124] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[130] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[131] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[132] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[133] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[135] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[136] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[137] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[138] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[139] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[140] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[141] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[142] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 767)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 90)] Elaborating instance u_wr_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v(line number: 16)] Elaborating module wr_fifo
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_wr_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_6_wr_fifo
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_wr_fifo
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 304)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 678)] Case condition never applies
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 766)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 767)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v(line number: 107)] Elaborating instance u_HDMA_fifo_ctrl_2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 2)] Elaborating module HDMA_fifo_ctrl
I: Module instance {hdmi_ddr_ov5640_top/u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2} parameter value:
    VIDEO_DATA_BIT = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 420)] Elaborating instance sync_vg
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v(line number: 35)] Elaborating module sync_vg
I: Module instance {hdmi_ddr_ov5640_top/sync_vg} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    V_TOTAL = 12'b001011101110
    V_FP = 12'b000000000101
    V_BP = 12'b000000010100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b001011010000
    H_TOTAL = 12'b011001110010
    H_FP = 12'b000001101110
    H_BP = 12'b000011011100
    H_SYNC = 12'b000000101000
    H_ACT = 12'b010100000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 430)] Elaborating instance u_DDR3_50H
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Elaborating module DDR3_50H
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 265)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 272)] Elaborating instance u_clkbufg
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 288)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 306)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 316)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 324)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 332)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 341)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 350)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 385)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 460)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 8)] Elaborating module DDR3_50H_ddrphy_top
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 247)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 258)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 282)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 296)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 311)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 332)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 398)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 415)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 7)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 458)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 540)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 540)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 623)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 639)] Elaborating instance u_control_path_adj
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 681)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 681)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 681)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 681)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 724)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 735)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 747)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 758)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 769)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 780)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 790)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 801)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 811)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 822)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 832)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 843)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 853)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 864)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 874)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 885)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 897)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 908)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 919)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 930)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 941)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 952)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 964)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 975)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 985)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 996)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1006)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1017)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1027)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1038)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1049)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1060)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1072)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1083)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1094)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1105)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1115)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1126)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1136)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1147)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1157)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1168)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1178)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1189)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1199)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1210)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1220)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1231)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1243)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1254)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 513)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 582)] Elaborating instance ddrphy_info
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 311)] Net ddrphy_dll_rst_n connected to input port of module instance hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 385)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance hdmi_ddr_ov5640_top/u_DDR3_50H.u_ipsxb_ddrc_top
W: Verilog-2024: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Give an initial value for the no drive output pin apb_int in graph of sdm module DDR3_50H
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 430)] Width mismatch between port axi_awuser_id and signal bound to it for instantiated module DDR3_50H
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 430)] Width mismatch between port axi_aruser_id and signal bound to it for instantiated module DDR3_50H
Executing : rtl-elaborate successfully. Time elapsed: 0.334s wall, 0.234s user + 0.047s system = 0.281s CPU (84.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.273s wall, 0.234s user + 0.000s system = 0.234s CPU (85.8%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
I: Removed inst axi_arlen_2[3:0] that is redundant to axi_arlen_1[3:0].
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 3.157s wall, 1.688s user + 0.812s system = 2.500s CPU (79.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (80.0%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.252s wall, 0.156s user + 0.000s system = 0.156s CPU (62.0%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 5
Input nets: N40 N49 N63 N70 N1384 
S0(0000001)-->S1(0000010): xxxxx
S1(0000010)-->S1(0000010): 0xxxx
S1(0000010)-->S2(0000100): 1xxxx
S2(0000100)-->S2(0000100): x0xxx
S2(0000100)-->S4(0010000): x1xxx
S4(0010000)-->S4(0010000): xx0xx
S4(0010000)-->S5(0100000): xx1xx
S5(0100000)-->S4(0010000): xxx1x
S5(0100000)-->S5(0100000): xxx0x

I: FSM state_fsm[5:0] inferred.
FSM state_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N14 N23 N36 N403 
S0(000001)-->S1(000010): xxxx
S1(000010)-->S1(000010): 0xxx
S1(000010)-->S2(000100): 1xxx
S2(000100)-->S2(000100): x0xx
S2(000100)-->S3(001000): x1xx
S3(001000)-->S3(001000): xxx0
S3(001000)-->S4(010000): xxx1
S4(010000)-->S4(010000): xx0x
S4(010000)-->S5(100000): xx1x
S5(100000)-->S5(100000): xxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N136 N208 N235 N360 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

I: FSM state_cnt_fsm[9:0] inferred.
FSM state_cnt_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N101 N194 N303 N396 N473 N570 N695 N704 N715 N720 axi_rlast init_start raddr_rst_h 
S0(0000000001)-->S1(0000000010): xxxxxxxxxxx1x
S0(0000000001)-->S0(0000000001): xxxxxxxxxxx0x
S1(0000000010)-->S1(0000000010): xxxxxx00xxxx1
S1(0000000010)-->S1(0000000010): xxxxxx0000xxx
S1(0000000010)-->S2(0000000100): xxxxxx1xxxxxx
S1(0000000010)-->S4(0000010000): xxxxxx001xxx0
S1(0000000010)-->S6(0001000000): xxxxxx01xxxxx
S1(0000000010)-->S8(0100000000): xxxxxx0001xx0
S2(0000000100)-->S2(0000000100): 0xxxxxxxxxxxx
S2(0000000100)-->S3(0000001000): 1xxxxxxxxxxxx
S3(0000001000)-->S1(0000000010): xx1xxxxxxxxxx
S3(0000001000)-->S3(0000001000): xx0xxxxxxxxxx
S4(0000010000)-->S4(0000010000): xxxx0xxxxxxxx
S4(0000010000)-->S5(0000100000): xxxx1xxxxxxxx
S5(0000100000)-->S1(0000000010): xxxxxxxxxx1xx
S5(0000100000)-->S5(0000100000): xxxxxxxxxx0xx
S6(0001000000)-->S6(0001000000): x0xxxxxxxxxxx
S6(0001000000)-->S7(0010000000): x1xxxxxxxxxxx
S7(0010000000)-->S1(0000000010): xxx1xxxxxxxxx
S7(0010000000)-->S7(0010000000): xxx0xxxxxxxxx
S8(0100000000)-->S8(0100000000): xxxxx0xxxxxxx
S8(0100000000)-->S9(1000000000): xxxxx1xxxxxxx
S9(1000000000)-->S1(0000000010): xxxxxxxxxx1xx
S9(1000000000)-->S9(1000000000): xxxxxxxxxx0xx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N84 N155 N156 N210 cnt[1] cnt[7:3] dll_update_ack_rst_ctrl_d[1] gate_check_error pll_lock_deb wrlvl_ck_dly_start_rst_d2 
S0(0000)-->S0(0000): x0xxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxx
S0(0000)-->S0(0000): xxxxxxx0xxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxx
S0(0000)-->S1(0001): x11x111111x0xx
S1(0001)-->S1(0001): xxxxxxxxxxx00x
S1(0001)-->S2(0010): xxxxxxxxxxx01x
S2(0010)-->S2(0010): xxxxx0xxxxx0xx
S2(0010)-->S3(0011): xxx1xxxxxxx0xx
S3(0011)-->S3(0011): xxxxxxxxxx00xx
S3(0011)-->S4(0100): xxxxxxxxxx10xx
S2(0010)-->S3(0011): xxx1xxxxxx00xx
S3(0011)-->S3(0011): xxx1xxxxxx00xx
S4(0100)-->S4(0100): xxxxxxxxxx10xx
S4(0100)-->S5(0101): xxxxxxxxxx00xx
S5(0101)-->S5(0101): xxxxxxxxx0x0xx
S5(0101)-->S6(0110): xxxxxxxxx1x0xx
S6(0110)-->S6(0110): xxxxxxxxx0x0xx
S6(0110)-->S7(0111): xxxxxxxxx1x0xx
S7(0111)-->S7(0111): xxxxxxxxx0x0xx
S7(0111)-->S8(1000): xxxxxxxxx1x0xx
S8(1000)-->S5(0101): 0xxxxxxxxxx0x1
S8(1000)-->S8(1000): 0xxxxxxxxxx0x0
S8(1000)-->S0(0000): 1xxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxxx1xx
S1(0001)-->S0(0000): xxxxxxxxxxx1xx
S2(0010)-->S0(0000): xxxxxxxxxxx1xx
S3(0011)-->S0(0000): xxxxxxxxxxx1xx
S4(0100)-->S0(0000): xxxxxxxxxxx1xx
S5(0101)-->S0(0000): xxxxxxxxxxx1xx
S6(0110)-->S0(0000): xxxxxxxxxxx1xx
S7(0111)-->S0(0000): xxxxxxxxxxx1xx
S8(1000)-->S0(0000): xxxxxxxxxxx1xx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt[3:2] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2204 N2205 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2188 N2189 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N32 N38 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N398 N403 cnt dqs_gate_check_falling_d dqs_gate_update1_step_check rd_cnt[3] rdata_rem_vld_d upcal_reset_ack_r[1] update_gate_read_flag update_start wr_rem_flag 
S0(0000)-->S0(0000): xxxxxxxxxxxxxxxx0x
S0(0000)-->S1(0001): xxxxxxxxxxxxxxx11x
S0(0000)-->S2(0010): xxxxxxxxxxxxxxx01x
S1(0001)-->S1(0001): 0xxxxxxxxxxxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxxxxxxxxxxxx
S2(0010)-->S2(0010): x0xxxxxxxxxxxxxxxx
S2(0010)-->S3(0011): x1xxxxxxxxxxxxx0xx
S2(0010)-->S5(0101): x1xxxxxxxxxxxxx1x0
S2(0010)-->S10(1010): x1xxxxxxxxxxxxx1x1
S3(0011)-->S3(0011): xxxxxxxxxxxx0xxxxx
S3(0011)-->S4(0100): xxxxxxxxxxxx1xxxxx
S4(0100)-->S4(0100): xx1xxxxxxxxxxxxxxx
S4(0100)-->S4(0100): xxx1xxxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxx1xxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxxx1xxxxxxxxxxxx
S4(0100)-->S4(0100): xxxxxx1xxxxxxxxxxx
S4(0100)-->S4(0100): xxxxxxx1xxxxxxxxxx
S4(0100)-->S4(0100): xxxxxxxx1xxxxxxxxx
S4(0100)-->S4(0100): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxxxxx0xxxx
S5(0101)-->S6(0110): xxxxxxxxxxxxx1xxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S7(0111): xxxxxx1xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx0xxxxxxx
S7(0111)-->S9(1001): xxxxxxxxxx1xxxxxxx
S8(1000)-->S8(1000): xxxxxxxxxx0xxxxxxx
S8(1000)-->S9(1001): xxxxxxxxxx1xxxxxxx
S9(1001)-->S1(0001): xxxxxxxxxxx0xx1xxx
S9(1001)-->S8(1000): xxxxxxxxxxx1xx1xxx
S9(1001)-->S9(1001): xxxxxxxxxxxxxx0xxx
S10(1010)-->S4(0100): xxxxxx1xxxxxxxxxxx
S10(1010)-->S10(1010): xxxxxx0xxxxxxxxxxx
S4(0100)-->S0(0000): xx00000000xxxxxxxx

I: FSM main_state_fsm[2:0] inferred.
FSM main_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: ddrphy_update_done init_done rdcal_done update_cal_req wrlvl_done 
S0(000)-->S1(001): xxxxx
S1(001)-->S2(010): x1xxx
S0(000)-->S1(001): x0xxx
S1(001)-->S1(001): x0xxx
S2(010)-->S2(010): xxxx0
S2(010)-->S3(011): xxxx1
S3(011)-->S3(011): xx0xx
S3(011)-->S5(101): xx1xx
S2(010)-->S3(011): xx0x1
S3(011)-->S3(011): xx0x1
S4(100)-->S4(100): 0xxxx
S4(100)-->S5(101): 1xxxx
S5(101)-->S4(100): xxx1x
S5(101)-->S5(101): xxx0x
S4(100)-->S4(100): 0xx1x
S5(101)-->S4(100): 0xx1x
S4(100)-->S5(101): 1xx0x
S5(101)-->S5(101): 1xx0x

I: FSM init_state_fsm[4:0] inferred.
FSM init_state_fsm[4:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(00000)-->S1(00001): xxxxxx1x
S1(00001)-->S1(00001): x0xxxxxx
S1(00001)-->S2(00010): x1xxxxxx
S0(00000)-->S1(00001): x0xxxx1x
S1(00001)-->S1(00001): x0xxxx1x
S2(00010)-->S2(00010): 0xxxxxxx
S2(00010)-->S3(00011): 1xxxxxxx
S3(00011)-->S3(00011): xxxx0xxx
S3(00011)-->S4(00100): xxxx1xxx
S2(00010)-->S3(00011): 1xxx0xxx
S3(00011)-->S3(00011): 1xxx0xxx
S4(00100)-->S5(00101): xxxxxxxx
S5(00101)-->S4(00100): xxx1xxx0
S5(00101)-->S6(00110): xxxxxxx1
S4(00100)-->S5(00101): xxx0xxx0
S5(00101)-->S5(00101): xxx0xxx0
S6(00110)-->S6(00110): xx0xxxxx
S6(00110)-->S7(00111): xx1xxxxx
S7(00111)-->S8(01000): xxxxxxxx
S8(01000)-->S8(01000): xxxxx0xx
S8(01000)-->S9(01001): xxxxx1xx
S0(00000)-->S0(00000): xxxxxx0x
S9(01001)-->S0(00000): xxxxxxxx

I: FSM wrlvl_state_fsm[4:0] inferred.
FSM wrlvl_state_fsm[4:0] STG:
Number of reachable states: 8
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_start 
S0(00000)-->S1(00001): xxxxx1
S1(00001)-->S2(00010): xxxx0x
S1(00001)-->S6(00110): xxxx1x
S2(00010)-->S2(00010): xx0xxx
S2(00010)-->S3(00011): xx1xxx
S3(00011)-->S4(00100): xxxxxx
S4(00100)-->S4(00100): xxx0xx
S4(00100)-->S5(00101): xxx1xx
S5(00101)-->S1(00001): 1xxxxx
S5(00101)-->S5(00101): 0xxxxx
S4(00100)-->S5(00101): 0xx1xx
S5(00101)-->S5(00101): 0xx1xx
S6(00110)-->S6(00110): x0xxxx
S6(00110)-->S7(01011): x1xxxx
S7(01011)-->S0(00000): xxxxxx
S0(00000)-->S0(00000): xxxxx0

I: FSM rdcal_state_fsm[4:0] inferred.
FSM rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N495 N628 N634 N822 adj_rdel_done cnt[17:0] cnt_trfc_pass ddrphy_rst_ack_r[1] gate_adj_done gate_cal_error rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error ref_cnt_done stop_with_error write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx
S1(00001)-->S2(00010): xxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx0xx
S3(00011)-->S4(00100): xxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx1xx
S4(00100)-->S5(00101): xxxxx000000000000000010xxxxxxxxxxxx
S5(00101)-->S5(00101): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxx01xxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxxxxxxxxxxxxx1xxx0xxxxxx
S9(01001)-->S16(10000): xxx1xxxxxxxxxxxxxxxxxxxx1xxx1xxxxxx
S10(01010)-->S10(01010): xxxxxxxxxxxxxxxxx0xxxxxxxxxxx0xxxxx
S10(01010)-->S11(01011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxx1xxxxxxxxxxx0xxxxx
S11(01011)-->S11(01011): xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxx
S11(01011)-->S12(01100): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx
S13(01101)-->S13(01101): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S13(01101): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S15(01111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx
S15(01111)-->S2(00010): xxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx0xxx
S15(01111)-->S17(10001): xxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx1xxx
S17(10001)-->S6(00110): xxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx0x
S17(10001)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S0(00000): xxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N290 N476 N478 cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): x0xxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): 1x0xx
S4(100)-->S4(100): 0xxxx
S4(100)-->S6(110): 1x1xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): 1x1x1
S6(110)-->S6(110): 1x1x1
S1(001)-->S5(101): x1xxx
S5(101)-->S5(101): x1xxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N92 N120 N176 N538 cnt default_samp_position[6:0] rdel_move_en total_margin_div2 
S0(0000)-->S1(0001): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S0(0000)-->S4(0100): xxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxx01111111001111111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111110001111110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111101001111101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111100001111100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111011001111011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111010001111010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111001001111001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01111000001111000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110111001110111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110110001110110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110101001110101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110100001110100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110011001110011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110010001110010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110001001110001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01110000001110000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101111001101111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101110001101110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101101001101101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101100001101100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101011001101011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101010001101010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101001001101001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01101000001101000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100111001100111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100110001100110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100101001100101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100100001100100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100011001100011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100010001100010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100001001100001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01100000001100000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011111001011111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011110001011110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011101001011101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011100001011100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011011001011011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011010001011010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011001001011001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01011000001011000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010111001010111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010110001010110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010101001010101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010100001010100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010011001010011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010010001010010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010001001010001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01010000001010000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001111001001111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001110001001110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001101001001101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001100001001100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001011001001011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001010001001010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001001001001001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01001000001001000xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000111001000111xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000110001000110xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000101001000101xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000100001000100xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000011001000011xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000010001000010xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000001001000001xxxxxxxxx
S2(0010)-->S3(0011): xxxx01000000001000000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111111000111111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111110000111110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111101000111101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111100000111100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111011000111011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111010000111010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111001000111001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00111000000111000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110111000110111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110110000110110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110101000110101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110100000110100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110011000110011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110010000110010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110001000110001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00110000000110000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101111000101111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101110000101110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101101000101101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101100000101100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101011000101011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101010000101010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101001000101001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00101000000101000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100111000100111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100110000100110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100101000100101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100100000100100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100011000100011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100010000100010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100001000100001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00100000000100000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011111000011111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011110000011110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011101000011101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011100000011100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011011000011011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011010000011010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011001000011001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00011000000011000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010111000010111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010110000010110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010101000010101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010100000010100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010011000010011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010010000010010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010001000010001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00010000000010000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001111000001111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001110000001110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001101000001101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001100000001100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001011000001011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001010000001010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001001000001001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00001000000001000xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000111000000111xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000110000000110xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000101000000101xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000100000000100xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000011000000011xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000010000000010xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000001000000001xxxxxxxxx
S2(0010)-->S3(0011): xxxx00000000000000000xxxxxxxxx
S3(0011)-->S0(0000): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S4(0100)-->S5(0101): x0xxxxxxxxxxxxxxxxxxx1xxxxxxxx
S4(0100)-->S6(0110): x1xxxxxxxxxxxxxxxxxxx1xxxxxxxx
S5(0101)-->S4(0100): xxxxxxxxxx1xxxxxxxxxx0xxxxxxxx
S6(0110)-->S7(0111): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxx
S7(0111)-->S8(1000): xxxx011111110011111110xxxxxxxx
S7(0111)-->S8(1000): xxxx011111100011111100xxxxxxxx
S7(0111)-->S8(1000): xxxx011111010011111010xxxxxxxx
S7(0111)-->S8(1000): xxxx011111000011111000xxxxxxxx
S7(0111)-->S8(1000): xxxx011110110011110110xxxxxxxx
S7(0111)-->S8(1000): xxxx011110100011110100xxxxxxxx
S7(0111)-->S8(1000): xxxx011110010011110010xxxxxxxx
S7(0111)-->S8(1000): xxxx011110000011110000xxxxxxxx
S7(0111)-->S8(1000): xxxx011101110011101110xxxxxxxx
S7(0111)-->S8(1000): xxxx011101100011101100xxxxxxxx
S7(0111)-->S8(1000): xxxx011101010011101010xxxxxxxx
S7(0111)-->S8(1000): xxxx011101000011101000xxxxxxxx
S7(0111)-->S8(1000): xxxx011100110011100110xxxxxxxx
S7(0111)-->S8(1000): xxxx011100100011100100xxxxxxxx
S7(0111)-->S8(1000): xxxx011100010011100010xxxxxxxx
S7(0111)-->S8(1000): xxxx011100000011100000xxxxxxxx
S7(0111)-->S8(1000): xxxx011011110011011110xxxxxxxx
S7(0111)-->S8(1000): xxxx011011100011011100xxxxxxxx
S7(0111)-->S8(1000): xxxx011011010011011010xxxxxxxx
S7(0111)-->S8(1000): xxxx011011000011011000xxxxxxxx
S7(0111)-->S8(1000): xxxx011010110011010110xxxxxxxx
S7(0111)-->S8(1000): xxxx011010100011010100xxxxxxxx
S7(0111)-->S8(1000): xxxx011010010011010010xxxxxxxx
S7(0111)-->S8(1000): xxxx011010000011010000xxxxxxxx
S7(0111)-->S8(1000): xxxx011001110011001110xxxxxxxx
S7(0111)-->S8(1000): xxxx011001100011001100xxxxxxxx
S7(0111)-->S8(1000): xxxx011001010011001010xxxxxxxx
S7(0111)-->S8(1000): xxxx011001000011001000xxxxxxxx
S7(0111)-->S8(1000): xxxx011000110011000110xxxxxxxx
S7(0111)-->S8(1000): xxxx011000100011000100xxxxxxxx
S7(0111)-->S8(1000): xxxx011000010011000010xxxxxxxx
S7(0111)-->S8(1000): xxxx011000000011000000xxxxxxxx
S7(0111)-->S8(1000): xxxx010111110010111110xxxxxxxx
S7(0111)-->S8(1000): xxxx010111100010111100xxxxxxxx
S7(0111)-->S8(1000): xxxx010111010010111010xxxxxxxx
S7(0111)-->S8(1000): xxxx010111000010111000xxxxxxxx
S7(0111)-->S8(1000): xxxx010110110010110110xxxxxxxx
S7(0111)-->S8(1000): xxxx010110100010110100xxxxxxxx
S7(0111)-->S8(1000): xxxx010110010010110010xxxxxxxx
S7(0111)-->S8(1000): xxxx010110000010110000xxxxxxxx
S7(0111)-->S8(1000): xxxx010101110010101110xxxxxxxx
S7(0111)-->S8(1000): xxxx010101100010101100xxxxxxxx
S7(0111)-->S8(1000): xxxx010101010010101010xxxxxxxx
S7(0111)-->S8(1000): xxxx010101000010101000xxxxxxxx
S7(0111)-->S8(1000): xxxx010100110010100110xxxxxxxx
S7(0111)-->S8(1000): xxxx010100100010100100xxxxxxxx
S7(0111)-->S8(1000): xxxx010100010010100010xxxxxxxx
S7(0111)-->S8(1000): xxxx010100000010100000xxxxxxxx
S7(0111)-->S8(1000): xxxx010011110010011110xxxxxxxx
S7(0111)-->S8(1000): xxxx010011100010011100xxxxxxxx
S7(0111)-->S8(1000): xxxx010011010010011010xxxxxxxx
S7(0111)-->S8(1000): xxxx010011000010011000xxxxxxxx
S7(0111)-->S8(1000): xxxx010010110010010110xxxxxxxx
S7(0111)-->S8(1000): xxxx010010100010010100xxxxxxxx
S7(0111)-->S8(1000): xxxx010010010010010010xxxxxxxx
S7(0111)-->S8(1000): xxxx010010000010010000xxxxxxxx
S7(0111)-->S8(1000): xxxx010001110010001110xxxxxxxx
S7(0111)-->S8(1000): xxxx010001100010001100xxxxxxxx
S7(0111)-->S8(1000): xxxx010001010010001010xxxxxxxx
S7(0111)-->S8(1000): xxxx010001000010001000xxxxxxxx
S7(0111)-->S8(1000): xxxx010000110010000110xxxxxxxx
S7(0111)-->S8(1000): xxxx010000100010000100xxxxxxxx
S7(0111)-->S8(1000): xxxx010000010010000010xxxxxxxx
S7(0111)-->S8(1000): xxxx010000000010000000xxxxxxxx
S7(0111)-->S8(1000): xxxx001111110001111110xxxxxxxx
S7(0111)-->S8(1000): xxxx001111100001111100xxxxxxxx
S7(0111)-->S8(1000): xxxx001111010001111010xxxxxxxx
S7(0111)-->S8(1000): xxxx001111000001111000xxxxxxxx
S7(0111)-->S8(1000): xxxx001110110001110110xxxxxxxx
S7(0111)-->S8(1000): xxxx001110100001110100xxxxxxxx
S7(0111)-->S8(1000): xxxx001110010001110010xxxxxxxx
S7(0111)-->S8(1000): xxxx001110000001110000xxxxxxxx
S7(0111)-->S8(1000): xxxx001101110001101110xxxxxxxx
S7(0111)-->S8(1000): xxxx001101100001101100xxxxxxxx
S7(0111)-->S8(1000): xxxx001101010001101010xxxxxxxx
S7(0111)-->S8(1000): xxxx001101000001101000xxxxxxxx
S7(0111)-->S8(1000): xxxx001100110001100110xxxxxxxx
S7(0111)-->S8(1000): xxxx001100100001100100xxxxxxxx
S7(0111)-->S8(1000): xxxx001100010001100010xxxxxxxx
S7(0111)-->S8(1000): xxxx001100000001100000xxxxxxxx
S7(0111)-->S8(1000): xxxx001011110001011110xxxxxxxx
S7(0111)-->S8(1000): xxxx001011100001011100xxxxxxxx
S7(0111)-->S8(1000): xxxx001011010001011010xxxxxxxx
S7(0111)-->S8(1000): xxxx001011000001011000xxxxxxxx
S7(0111)-->S8(1000): xxxx001010110001010110xxxxxxxx
S7(0111)-->S8(1000): xxxx001010100001010100xxxxxxxx
S7(0111)-->S8(1000): xxxx001010010001010010xxxxxxxx
S7(0111)-->S8(1000): xxxx001010000001010000xxxxxxxx
S7(0111)-->S8(1000): xxxx001001110001001110xxxxxxxx
S7(0111)-->S8(1000): xxxx001001100001001100xxxxxxxx
S7(0111)-->S8(1000): xxxx001001010001001010xxxxxxxx
S7(0111)-->S8(1000): xxxx001001000001001000xxxxxxxx
S7(0111)-->S8(1000): xxxx001000110001000110xxxxxxxx
S7(0111)-->S8(1000): xxxx001000100001000100xxxxxxxx
S7(0111)-->S8(1000): xxxx001000010001000010xxxxxxxx
S7(0111)-->S8(1000): xxxx001000000001000000xxxxxxxx
S7(0111)-->S8(1000): xxxx000111110000111110xxxxxxxx
S7(0111)-->S8(1000): xxxx000111100000111100xxxxxxxx
S7(0111)-->S8(1000): xxxx000111010000111010xxxxxxxx
S7(0111)-->S8(1000): xxxx000111000000111000xxxxxxxx
S7(0111)-->S8(1000): xxxx000110110000110110xxxxxxxx
S7(0111)-->S8(1000): xxxx000110100000110100xxxxxxxx
S7(0111)-->S8(1000): xxxx000110010000110010xxxxxxxx
S7(0111)-->S8(1000): xxxx000110000000110000xxxxxxxx
S7(0111)-->S8(1000): xxxx000101110000101110xxxxxxxx
S7(0111)-->S8(1000): xxxx000101100000101100xxxxxxxx
S7(0111)-->S8(1000): xxxx000101010000101010xxxxxxxx
S7(0111)-->S8(1000): xxxx000101000000101000xxxxxxxx
S7(0111)-->S8(1000): xxxx000100110000100110xxxxxxxx
S7(0111)-->S8(1000): xxxx000100100000100100xxxxxxxx
S7(0111)-->S8(1000): xxxx000100010000100010xxxxxxxx
S7(0111)-->S8(1000): xxxx000100000000100000xxxxxxxx
S7(0111)-->S8(1000): xxxx000011110000011110xxxxxxxx
S7(0111)-->S8(1000): xxxx000011100000011100xxxxxxxx
S7(0111)-->S8(1000): xxxx000011010000011010xxxxxxxx
S7(0111)-->S8(1000): xxxx000011000000011000xxxxxxxx
S7(0111)-->S8(1000): xxxx000010110000010110xxxxxxxx
S7(0111)-->S8(1000): xxxx000010100000010100xxxxxxxx
S7(0111)-->S8(1000): xxxx000010010000010010xxxxxxxx
S7(0111)-->S8(1000): xxxx000010000000010000xxxxxxxx
S7(0111)-->S8(1000): xxxx000001110000001110xxxxxxxx
S7(0111)-->S8(1000): xxxx000001100000001100xxxxxxxx
S7(0111)-->S8(1000): xxxx000001010000001010xxxxxxxx
S7(0111)-->S8(1000): xxxx000001000000001000xxxxxxxx
S7(0111)-->S8(1000): xxxx000000110000000110xxxxxxxx
S7(0111)-->S8(1000): xxxx000000100000000100xxxxxxxx
S7(0111)-->S8(1000): xxxx000000010000000010xxxxxxxx
S7(0111)-->S8(1000): xxxx000000000000000000xxxxxxxx
S8(1000)-->S9(1001): x0xxxxxxxxxxxxxxxxxxx1xxxxxxxx
S8(1000)-->S10(1010): x1xxxxxxxxxxxxxxxxxxx1xxxxxxxx
S9(1001)-->S8(1000): xxxxxxxxxx1xxxxxxxxxx0xxxxxxxx
S10(1010)-->S11(1011): xxxx1111111100xxxxxxx011111111
S10(1010)-->S11(1011): xxxx1111111000xxxxxxx011111110
S10(1010)-->S11(1011): xxxx1111110100xxxxxxx011111101
S10(1010)-->S11(1011): xxxx1111110000xxxxxxx011111100
S10(1010)-->S11(1011): xxxx1111101100xxxxxxx011111011
S10(1010)-->S11(1011): xxxx1111101000xxxxxxx011111010
S10(1010)-->S11(1011): xxxx1111100100xxxxxxx011111001
S10(1010)-->S11(1011): xxxx1111100000xxxxxxx011111000
S10(1010)-->S11(1011): xxxx1111011100xxxxxxx011110111
S10(1010)-->S11(1011): xxxx1111011000xxxxxxx011110110
S10(1010)-->S11(1011): xxxx1111010100xxxxxxx011110101
S10(1010)-->S11(1011): xxxx1111010000xxxxxxx011110100
S10(1010)-->S11(1011): xxxx1111001100xxxxxxx011110011
S10(1010)-->S11(1011): xxxx1111001000xxxxxxx011110010
S10(1010)-->S11(1011): xxxx1111000100xxxxxxx011110001
S10(1010)-->S11(1011): xxxx1111000000xxxxxxx011110000
S10(1010)-->S11(1011): xxxx1110111100xxxxxxx011101111
S10(1010)-->S11(1011): xxxx1110111000xxxxxxx011101110
S10(1010)-->S11(1011): xxxx1110110100xxxxxxx011101101
S10(1010)-->S11(1011): xxxx1110110000xxxxxxx011101100
S10(1010)-->S11(1011): xxxx1110101100xxxxxxx011101011
S10(1010)-->S11(1011): xxxx1110101000xxxxxxx011101010
S10(1010)-->S11(1011): xxxx1110100100xxxxxxx011101001
S10(1010)-->S11(1011): xxxx1110100000xxxxxxx011101000
S10(1010)-->S11(1011): xxxx1110011100xxxxxxx011100111
S10(1010)-->S11(1011): xxxx1110011000xxxxxxx011100110
S10(1010)-->S11(1011): xxxx1110010100xxxxxxx011100101
S10(1010)-->S11(1011): xxxx1110010000xxxxxxx011100100
S10(1010)-->S11(1011): xxxx1110001100xxxxxxx011100011
S10(1010)-->S11(1011): xxxx1110001000xxxxxxx011100010
S10(1010)-->S11(1011): xxxx1110000100xxxxxxx011100001
S10(1010)-->S11(1011): xxxx1110000000xxxxxxx011100000
S10(1010)-->S11(1011): xxxx1101111100xxxxxxx011011111
S10(1010)-->S11(1011): xxxx1101111000xxxxxxx011011110
S10(1010)-->S11(1011): xxxx1101110100xxxxxxx011011101
S10(1010)-->S11(1011): xxxx1101110000xxxxxxx011011100
S10(1010)-->S11(1011): xxxx1101101100xxxxxxx011011011
S10(1010)-->S11(1011): xxxx1101101000xxxxxxx011011010
S10(1010)-->S11(1011): xxxx1101100100xxxxxxx011011001
S10(1010)-->S11(1011): xxxx1101100000xxxxxxx011011000
S10(1010)-->S11(1011): xxxx1101011100xxxxxxx011010111
S10(1010)-->S11(1011): xxxx1101011000xxxxxxx011010110
S10(1010)-->S11(1011): xxxx1101010100xxxxxxx011010101
S10(1010)-->S11(1011): xxxx1101010000xxxxxxx011010100
S10(1010)-->S11(1011): xxxx1101001100xxxxxxx011010011
S10(1010)-->S11(1011): xxxx1101001000xxxxxxx011010010
S10(1010)-->S11(1011): xxxx1101000100xxxxxxx011010001
S10(1010)-->S11(1011): xxxx1101000000xxxxxxx011010000
S10(1010)-->S11(1011): xxxx1100111100xxxxxxx011001111
S10(1010)-->S11(1011): xxxx1100111000xxxxxxx011001110
S10(1010)-->S11(1011): xxxx1100110100xxxxxxx011001101
S10(1010)-->S11(1011): xxxx1100110000xxxxxxx011001100
S10(1010)-->S11(1011): xxxx1100101100xxxxxxx011001011
S10(1010)-->S11(1011): xxxx1100101000xxxxxxx011001010
S10(1010)-->S11(1011): xxxx1100100100xxxxxxx011001001
S10(1010)-->S11(1011): xxxx1100100000xxxxxxx011001000
S10(1010)-->S11(1011): xxxx1100011100xxxxxxx011000111
S10(1010)-->S11(1011): xxxx1100011000xxxxxxx011000110
S10(1010)-->S11(1011): xxxx1100010100xxxxxxx011000101
S10(1010)-->S11(1011): xxxx1100010000xxxxxxx011000100
S10(1010)-->S11(1011): xxxx1100001100xxxxxxx011000011
S10(1010)-->S11(1011): xxxx1100001000xxxxxxx011000010
S10(1010)-->S11(1011): xxxx1100000100xxxxxxx011000001
S10(1010)-->S11(1011): xxxx1100000000xxxxxxx011000000
S10(1010)-->S11(1011): xxxx1011111100xxxxxxx010111111
S10(1010)-->S11(1011): xxxx1011111000xxxxxxx010111110
S10(1010)-->S11(1011): xxxx1011110100xxxxxxx010111101
S10(1010)-->S11(1011): xxxx1011110000xxxxxxx010111100
S10(1010)-->S11(1011): xxxx1011101100xxxxxxx010111011
S10(1010)-->S11(1011): xxxx1011101000xxxxxxx010111010
S10(1010)-->S11(1011): xxxx1011100100xxxxxxx010111001
S10(1010)-->S11(1011): xxxx1011100000xxxxxxx010111000
S10(1010)-->S11(1011): xxxx1011011100xxxxxxx010110111
S10(1010)-->S11(1011): xxxx1011011000xxxxxxx010110110
S10(1010)-->S11(1011): xxxx1011010100xxxxxxx010110101
S10(1010)-->S11(1011): xxxx1011010000xxxxxxx010110100
S10(1010)-->S11(1011): xxxx1011001100xxxxxxx010110011
S10(1010)-->S11(1011): xxxx1011001000xxxxxxx010110010
S10(1010)-->S11(1011): xxxx1011000100xxxxxxx010110001
S10(1010)-->S11(1011): xxxx1011000000xxxxxxx010110000
S10(1010)-->S11(1011): xxxx1010111100xxxxxxx010101111
S10(1010)-->S11(1011): xxxx1010111000xxxxxxx010101110
S10(1010)-->S11(1011): xxxx1010110100xxxxxxx010101101
S10(1010)-->S11(1011): xxxx1010110000xxxxxxx010101100
S10(1010)-->S11(1011): xxxx1010101100xxxxxxx010101011
S10(1010)-->S11(1011): xxxx1010101000xxxxxxx010101010
S10(1010)-->S11(1011): xxxx1010100100xxxxxxx010101001
S10(1010)-->S11(1011): xxxx1010100000xxxxxxx010101000
S10(1010)-->S11(1011): xxxx1010011100xxxxxxx010100111
S10(1010)-->S11(1011): xxxx1010011000xxxxxxx010100110
S10(1010)-->S11(1011): xxxx1010010100xxxxxxx010100101
S10(1010)-->S11(1011): xxxx1010010000xxxxxxx010100100
S10(1010)-->S11(1011): xxxx1010001100xxxxxxx010100011
S10(1010)-->S11(1011): xxxx1010001000xxxxxxx010100010
S10(1010)-->S11(1011): xxxx1010000100xxxxxxx010100001
S10(1010)-->S11(1011): xxxx1010000000xxxxxxx010100000
S10(1010)-->S11(1011): xxxx1001111100xxxxxxx010011111
S10(1010)-->S11(1011): xxxx1001111000xxxxxxx010011110
S10(1010)-->S11(1011): xxxx1001110100xxxxxxx010011101
S10(1010)-->S11(1011): xxxx1001110000xxxxxxx010011100
S10(1010)-->S11(1011): xxxx1001101100xxxxxxx010011011
S10(1010)-->S11(1011): xxxx1001101000xxxxxxx010011010
S10(1010)-->S11(1011): xxxx1001100100xxxxxxx010011001
S10(1010)-->S11(1011): xxxx1001100000xxxxxxx010011000
S10(1010)-->S11(1011): xxxx1001011100xxxxxxx010010111
S10(1010)-->S11(1011): xxxx1001011000xxxxxxx010010110
S10(1010)-->S11(1011): xxxx1001010100xxxxxxx010010101
S10(1010)-->S11(1011): xxxx1001010000xxxxxxx010010100
S10(1010)-->S11(1011): xxxx1001001100xxxxxxx010010011
S10(1010)-->S11(1011): xxxx1001001000xxxxxxx010010010
S10(1010)-->S11(1011): xxxx1001000100xxxxxxx010010001
S10(1010)-->S11(1011): xxxx1001000000xxxxxxx010010000
S10(1010)-->S11(1011): xxxx1000111100xxxxxxx010001111
S10(1010)-->S11(1011): xxxx1000111000xxxxxxx010001110
S10(1010)-->S11(1011): xxxx1000110100xxxxxxx010001101
S10(1010)-->S11(1011): xxxx1000110000xxxxxxx010001100
S10(1010)-->S11(1011): xxxx1000101100xxxxxxx010001011
S10(1010)-->S11(1011): xxxx1000101000xxxxxxx010001010
S10(1010)-->S11(1011): xxxx1000100100xxxxxxx010001001
S10(1010)-->S11(1011): xxxx1000100000xxxxxxx010001000
S10(1010)-->S11(1011): xxxx1000011100xxxxxxx010000111
S10(1010)-->S11(1011): xxxx1000011000xxxxxxx010000110
S10(1010)-->S11(1011): xxxx1000010100xxxxxxx010000101
S10(1010)-->S11(1011): xxxx1000010000xxxxxxx010000100
S10(1010)-->S11(1011): xxxx1000001100xxxxxxx010000011
S10(1010)-->S11(1011): xxxx1000001000xxxxxxx010000010
S10(1010)-->S11(1011): xxxx1000000100xxxxxxx010000001
S10(1010)-->S11(1011): xxxx1000000000xxxxxxx010000000
S10(1010)-->S11(1011): xxxx0111111100xxxxxxx001111111
S10(1010)-->S11(1011): xxxx0111111000xxxxxxx001111110
S10(1010)-->S11(1011): xxxx0111110100xxxxxxx001111101
S10(1010)-->S11(1011): xxxx0111110000xxxxxxx001111100
S10(1010)-->S11(1011): xxxx0111101100xxxxxxx001111011
S10(1010)-->S11(1011): xxxx0111101000xxxxxxx001111010
S10(1010)-->S11(1011): xxxx0111100100xxxxxxx001111001
S10(1010)-->S11(1011): xxxx0111100000xxxxxxx001111000
S10(1010)-->S11(1011): xxxx0111011100xxxxxxx001110111
S10(1010)-->S11(1011): xxxx0111011000xxxxxxx001110110
S10(1010)-->S11(1011): xxxx0111010100xxxxxxx001110101
S10(1010)-->S11(1011): xxxx0111010000xxxxxxx001110100
S10(1010)-->S11(1011): xxxx0111001100xxxxxxx001110011
S10(1010)-->S11(1011): xxxx0111001000xxxxxxx001110010
S10(1010)-->S11(1011): xxxx0111000100xxxxxxx001110001
S10(1010)-->S11(1011): xxxx0111000000xxxxxxx001110000
S10(1010)-->S11(1011): xxxx0110111100xxxxxxx001101111
S10(1010)-->S11(1011): xxxx0110111000xxxxxxx001101110
S10(1010)-->S11(1011): xxxx0110110100xxxxxxx001101101
S10(1010)-->S11(1011): xxxx0110110000xxxxxxx001101100
S10(1010)-->S11(1011): xxxx0110101100xxxxxxx001101011
S10(1010)-->S11(1011): xxxx0110101000xxxxxxx001101010
S10(1010)-->S11(1011): xxxx0110100100xxxxxxx001101001
S10(1010)-->S11(1011): xxxx0110100000xxxxxxx001101000
S10(1010)-->S11(1011): xxxx0110011100xxxxxxx001100111
S10(1010)-->S11(1011): xxxx0110011000xxxxxxx001100110
S10(1010)-->S11(1011): xxxx0110010100xxxxxxx001100101
S10(1010)-->S11(1011): xxxx0110010000xxxxxxx001100100
S10(1010)-->S11(1011): xxxx0110001100xxxxxxx001100011
S10(1010)-->S11(1011): xxxx0110001000xxxxxxx001100010
S10(1010)-->S11(1011): xxxx0110000100xxxxxxx001100001
S10(1010)-->S11(1011): xxxx0110000000xxxxxxx001100000
S10(1010)-->S11(1011): xxxx0101111100xxxxxxx001011111
S10(1010)-->S11(1011): xxxx0101111000xxxxxxx001011110
S10(1010)-->S11(1011): xxxx0101110100xxxxxxx001011101
S10(1010)-->S11(1011): xxxx0101110000xxxxxxx001011100
S10(1010)-->S11(1011): xxxx0101101100xxxxxxx001011011
S10(1010)-->S11(1011): xxxx0101101000xxxxxxx001011010
S10(1010)-->S11(1011): xxxx0101100100xxxxxxx001011001
S10(1010)-->S11(1011): xxxx0101100000xxxxxxx001011000
S10(1010)-->S11(1011): xxxx0101011100xxxxxxx001010111
S10(1010)-->S11(1011): xxxx0101011000xxxxxxx001010110
S10(1010)-->S11(1011): xxxx0101010100xxxxxxx001010101
S10(1010)-->S11(1011): xxxx0101010000xxxxxxx001010100
S10(1010)-->S11(1011): xxxx0101001100xxxxxxx001010011
S10(1010)-->S11(1011): xxxx0101001000xxxxxxx001010010
S10(1010)-->S11(1011): xxxx0101000100xxxxxxx001010001
S10(1010)-->S11(1011): xxxx0101000000xxxxxxx001010000
S10(1010)-->S11(1011): xxxx0100111100xxxxxxx001001111
S10(1010)-->S11(1011): xxxx0100111000xxxxxxx001001110
S10(1010)-->S11(1011): xxxx0100110100xxxxxxx001001101
S10(1010)-->S11(1011): xxxx0100110000xxxxxxx001001100
S10(1010)-->S11(1011): xxxx0100101100xxxxxxx001001011
S10(1010)-->S11(1011): xxxx0100101000xxxxxxx001001010
S10(1010)-->S11(1011): xxxx0100100100xxxxxxx001001001
S10(1010)-->S11(1011): xxxx0100100000xxxxxxx001001000
S10(1010)-->S11(1011): xxxx0100011100xxxxxxx001000111
S10(1010)-->S11(1011): xxxx0100011000xxxxxxx001000110
S10(1010)-->S11(1011): xxxx0100010100xxxxxxx001000101
S10(1010)-->S11(1011): xxxx0100010000xxxxxxx001000100
S10(1010)-->S11(1011): xxxx0100001100xxxxxxx001000011
S10(1010)-->S11(1011): xxxx0100001000xxxxxxx001000010
S10(1010)-->S11(1011): xxxx0100000100xxxxxxx001000001
S10(1010)-->S11(1011): xxxx0100000000xxxxxxx001000000
S10(1010)-->S11(1011): xxxx0011111100xxxxxxx000111111
S10(1010)-->S11(1011): xxxx0011111000xxxxxxx000111110
S10(1010)-->S11(1011): xxxx0011110100xxxxxxx000111101
S10(1010)-->S11(1011): xxxx0011110000xxxxxxx000111100
S10(1010)-->S11(1011): xxxx0011101100xxxxxxx000111011
S10(1010)-->S11(1011): xxxx0011101000xxxxxxx000111010
S10(1010)-->S11(1011): xxxx0011100100xxxxxxx000111001
S10(1010)-->S11(1011): xxxx0011100000xxxxxxx000111000
S10(1010)-->S11(1011): xxxx0011011100xxxxxxx000110111
S10(1010)-->S11(1011): xxxx0011011000xxxxxxx000110110
S10(1010)-->S11(1011): xxxx0011010100xxxxxxx000110101
S10(1010)-->S11(1011): xxxx0011010000xxxxxxx000110100
S10(1010)-->S11(1011): xxxx0011001100xxxxxxx000110011
S10(1010)-->S11(1011): xxxx0011001000xxxxxxx000110010
S10(1010)-->S11(1011): xxxx0011000100xxxxxxx000110001
S10(1010)-->S11(1011): xxxx0011000000xxxxxxx000110000
S10(1010)-->S11(1011): xxxx0010111100xxxxxxx000101111
S10(1010)-->S11(1011): xxxx0010111000xxxxxxx000101110
S10(1010)-->S11(1011): xxxx0010110100xxxxxxx000101101
S10(1010)-->S11(1011): xxxx0010110000xxxxxxx000101100
S10(1010)-->S11(1011): xxxx0010101100xxxxxxx000101011
S10(1010)-->S11(1011): xxxx0010101000xxxxxxx000101010
S10(1010)-->S11(1011): xxxx0010100100xxxxxxx000101001
S10(1010)-->S11(1011): xxxx0010100000xxxxxxx000101000
S10(1010)-->S11(1011): xxxx0010011100xxxxxxx000100111
S10(1010)-->S11(1011): xxxx0010011000xxxxxxx000100110
S10(1010)-->S11(1011): xxxx0010010100xxxxxxx000100101
S10(1010)-->S11(1011): xxxx0010010000xxxxxxx000100100
S10(1010)-->S11(1011): xxxx0010001100xxxxxxx000100011
S10(1010)-->S11(1011): xxxx0010001000xxxxxxx000100010
S10(1010)-->S11(1011): xxxx0010000100xxxxxxx000100001
S10(1010)-->S11(1011): xxxx0010000000xxxxxxx000100000
S10(1010)-->S11(1011): xxxx0001111100xxxxxxx000011111
S10(1010)-->S11(1011): xxxx0001111000xxxxxxx000011110
S10(1010)-->S11(1011): xxxx0001110100xxxxxxx000011101
S10(1010)-->S11(1011): xxxx0001110000xxxxxxx000011100
S10(1010)-->S11(1011): xxxx0001101100xxxxxxx000011011
S10(1010)-->S11(1011): xxxx0001101000xxxxxxx000011010
S10(1010)-->S11(1011): xxxx0001100100xxxxxxx000011001
S10(1010)-->S11(1011): xxxx0001100000xxxxxxx000011000
S10(1010)-->S11(1011): xxxx0001011100xxxxxxx000010111
S10(1010)-->S11(1011): xxxx0001011000xxxxxxx000010110
S10(1010)-->S11(1011): xxxx0001010100xxxxxxx000010101
S10(1010)-->S11(1011): xxxx0001010000xxxxxxx000010100
S10(1010)-->S11(1011): xxxx0001001100xxxxxxx000010011
S10(1010)-->S11(1011): xxxx0001001000xxxxxxx000010010
S10(1010)-->S11(1011): xxxx0001000100xxxxxxx000010001
S10(1010)-->S11(1011): xxxx0001000000xxxxxxx000010000
S10(1010)-->S11(1011): xxxx0000111100xxxxxxx000001111
S10(1010)-->S11(1011): xxxx0000111000xxxxxxx000001110
S10(1010)-->S11(1011): xxxx0000110100xxxxxxx000001101
S10(1010)-->S11(1011): xxxx0000110000xxxxxxx000001100
S10(1010)-->S11(1011): xxxx0000101100xxxxxxx000001011
S10(1010)-->S11(1011): xxxx0000101000xxxxxxx000001010
S10(1010)-->S11(1011): xxxx0000100100xxxxxxx000001001
S10(1010)-->S11(1011): xxxx0000100000xxxxxxx000001000
S10(1010)-->S11(1011): xxxx0000011100xxxxxxx000000111
S10(1010)-->S11(1011): xxxx0000011000xxxxxxx000000110
S10(1010)-->S11(1011): xxxx0000010100xxxxxxx000000101
S10(1010)-->S11(1011): xxxx0000010000xxxxxxx000000100
S10(1010)-->S11(1011): xxxx0000001100xxxxxxx000000011
S10(1010)-->S11(1011): xxxx0000001000xxxxxxx000000010
S10(1010)-->S11(1011): xxxx0000000100xxxxxxx000000001
S10(1010)-->S11(1011): xxxx0000000000xxxxxxx000000000
S3(0011)-->S0(0000): xx1xxxxxxxxxxxxxxxxxxxxxxxxxxx
S11(1011)-->S0(0000): xx1xxxxxxxxxxxxxxxxxxxxxxxxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N12 N21 dqs_gate_vld gate_adj_done 
S0(000)-->S0(000): xx0x
S0(000)-->S1(001): 0x1x
S0(000)-->S5(101): 1x1x
S1(001)-->S1(001): x0x0
S1(001)-->S2(010): x1x0
S2(010)-->S2(010): x0x0
S2(010)-->S3(011): x1x0
S3(011)-->S4(100): xxxx
S4(100)-->S4(100): xxx0
S5(101)-->S5(101): xxx0
S4(100)-->S0(000): xxx1
S5(101)-->S0(000): xxx1
S1(001)-->S0(000): xxx1
S5(101)-->S0(000): xxx1
S2(010)-->S0(000): xxx1
S0(000)-->S0(000): xx01
S2(010)-->S0(000): xx01
S4(100)-->S0(000): xx01

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N34 N294 dgts_cnt[2] dqs_gate_vld_n gate_move_en gate_value[5] gatecal_start 
S0(000)-->S1(001): xxxxxx1
S1(001)-->S2(010): xxxxxxx
S2(010)-->S2(010): xxx0xxx
S2(010)-->S3(011): xx01x0x
S2(010)-->S4(100): xx11xxx
S2(010)-->S4(100): x1x1x1x
S2(010)-->S5(101): x001x1x
S3(011)-->S3(011): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S3(011)-->S2(010): xxxx1xx
S4(100)-->S4(100): 0xxxxx1
S5(101)-->S5(101): xxxxxxx
S4(100)-->S5(101): 1xxxxx1
S5(101)-->S5(101): 1xxxxx1
S0(000)-->S0(000): xxxxxx0
S4(100)-->S0(000): xxxxxx0

Executing : FSM inference successfully. Time elapsed: 0.367s wall, 0.281s user + 0.047s system = 0.328s CPU (89.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N248_1 (bmsWIDEMUX).
I: Constant propagation done on N21[0] (bmsWIDEMUX).
I: Constant propagation done on N1111 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N113_1 (bmsPMUX).
I: Constant propagation done on N106 (bmsWIDEMUX).
I: Constant propagation done on N98 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N113_1 (bmsPMUX).
I: Constant propagation done on N106 (bmsWIDEMUX).
I: Constant propagation done on N98 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.440s wall, 0.312s user + 0.000s system = 0.312s CPU (71.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:14s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Sat Oct 28 19:27:58 2023
Action compile: Peak memory pool usage is 249 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:14s
Action from compile to compile: Total CPU time elapsed is 0h:0m:5s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:5s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Oct 28 19:27:59 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : get_pins cmos1_8_16bit/pixel_clk
Executing : get_pins cmos1_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : get_pins cmos2_8_16bit/pixel_clk
Executing : get_pins cmos2_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout1
Executing : get_nets u_pll.clkout1 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout3
Executing : get_nets u_pll.clkout3 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_clocks cfg_clk
Executing : get_clocks cfg_clk successfully.
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk]
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk] successfully.
Executing : get_clocks clk_25M
Executing : get_clocks clk_25M successfully.
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M]
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M] successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk]
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk] successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit]
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit] successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk]
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk] successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit]
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks pix_clk
Executing : get_clocks pix_clk successfully.
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk]
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk] successfully.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 17)] | Port b_out[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 24)] | Port b_out[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 38)] | Port b_out[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 59)] | Port g_out[7] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 66)] | Port g_out[6] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 73)] | Port g_out[5] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 108)] | Port g_out[0] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 115)] | Port r_out[7] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 122)] | Port r_out[6] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 129)] | Port r_out[5] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 164)] | Port r_out[0] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 192)] | Port pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 352)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 373)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 387)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 595)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 682)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 732)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 742)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Constraint check end.

C: DRC-2018: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 592)] The waveform of clock "clk_25M" is {0.000, 20.000, 40.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "clk_25M" should be {0.000, 6.531, 13.061}, please check the constraint.
C: DRC-2018: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 590)] The waveform of clock "pix_clk" is {0.000, 7.407, 14.815} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "pix_clk" should be {0.000, 13.469, 26.939}, please check the constraint.
C: DRC-2018: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc(line number: 591)] The waveform of clock "cfg_clk" is {0.000, 50.000, 100.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "cfg_clk" should be {0.000, 50.204, 100.408}, please check the constraint.
C: SDC-2025: Clock source 'n:u_pll/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll/u_pll_e3:CLKOUT2
Executing : get_pins u_pll/u_pll_e3:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add successfully.
C: SDC-2025: Clock source 'n:coms2_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst b_out[7:0] at 2 that is stuck at constant 0.
I: Constant propagation done on b_out[7:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst g_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst g_out[7:0] at 1 that is stuck at constant 0.
I: Constant propagation done on g_out[7:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst r_out[7:0] at 2 that is stuck at constant 0.
I: Constant propagation done on r_out[7:0] (bmsWIDEDFFRSE).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N396 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N397 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N398 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N399 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N400 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N401 (bmsWIDEINV).
I: Constant propagation done on ms72xx_ctl/iic_dri_rx/N402 (bmsWIDEINV).
I: Removed bmsREDOR inst N523 that is redundant to N238
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N125 that is redundant to N88
I: Removed bmsSUB inst N181 that is redundant to N88
I: Removed bmsSUB inst N218 that is redundant to N88
I: Removed bmsSUB inst N499 that is redundant to N460
I: Removed bmsSUB inst N557 that is redundant to N460
I: Removed bmsSUB inst N596 that is redundant to N460
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  coms1_reg_config/config_step[1] coms1_reg_config/config_step[0]
I: to  coms1_reg_config/config_step_reg[2] coms1_reg_config/config_step_reg[1] coms1_reg_config/config_step_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  coms2_reg_config/config_step[1] coms2_reg_config/config_step[0]
I: to  coms2_reg_config/config_step_reg[2] coms2_reg_config/config_step_reg[1] coms2_reg_config/config_step_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms72xx_ctl/iic_dri_rx/state[2] ms72xx_ctl/iic_dri_rx/state[1] ms72xx_ctl/iic_dri_rx/state[0]
I: to  ms72xx_ctl/iic_dri_rx/state_reg[6] ms72xx_ctl/iic_dri_rx/state_reg[5] ms72xx_ctl/iic_dri_rx/state_reg[4] ms72xx_ctl/iic_dri_rx/state_reg[3] ms72xx_ctl/iic_dri_rx/state_reg[2] ms72xx_ctl/iic_dri_rx/state_reg[1] ms72xx_ctl/iic_dri_rx/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms72xx_ctl/iic_dri_tx/state[2] ms72xx_ctl/iic_dri_tx/state[1] ms72xx_ctl/iic_dri_tx/state[0]
I: to  ms72xx_ctl/iic_dri_tx/state_reg[6] ms72xx_ctl/iic_dri_tx/state_reg[5] ms72xx_ctl/iic_dri_tx/state_reg[4] ms72xx_ctl/iic_dri_tx/state_reg[3] ms72xx_ctl/iic_dri_tx/state_reg[2] ms72xx_ctl/iic_dri_tx/state_reg[1] ms72xx_ctl/iic_dri_tx/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  ms72xx_ctl/ms7200_ctl/state[6] ms72xx_ctl/ms7200_ctl/state[5] ms72xx_ctl/ms7200_ctl/state[4] ms72xx_ctl/ms7200_ctl/state[3] ms72xx_ctl/ms7200_ctl/state[2] ms72xx_ctl/ms7200_ctl/state[1] ms72xx_ctl/ms7200_ctl/state[0]
I: to  ms72xx_ctl/ms7200_ctl/state_reg[4] ms72xx_ctl/ms7200_ctl/state_reg[3] ms72xx_ctl/ms7200_ctl/state_reg[2] ms72xx_ctl/ms7200_ctl/state_reg[1] ms72xx_ctl/ms7200_ctl/state_reg[0]
I: 0000001 => 00001
I: 0000010 => 00010
I: 0000100 => 00100
I: 0010000 => 01000
I: 0100000 => 10000
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  ms72xx_ctl/ms7210_ctl/state[5] ms72xx_ctl/ms7210_ctl/state[4] ms72xx_ctl/ms7210_ctl/state[3] ms72xx_ctl/ms7210_ctl/state[2] ms72xx_ctl/ms7210_ctl/state[1] ms72xx_ctl/ms7210_ctl/state[0]
I: to  ms72xx_ctl/ms7210_ctl/state_reg[5] ms72xx_ctl/ms7210_ctl/state_reg[4] ms72xx_ctl/ms7210_ctl/state_reg[3] ms72xx_ctl/ms7210_ctl/state_reg[2] ms72xx_ctl/ms7210_ctl/state_reg[1] ms72xx_ctl/ms7210_ctl/state_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'init_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'init_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
I: 00000 => 0000000001
I: 00001 => 0000000010
I: 00010 => 0000000100
I: 00011 => 0000001000
I: 00100 => 0000010000
I: 00101 => 0000100000
I: 00110 => 0001000000
I: 00111 => 0010000000
I: 01000 => 0100000000
I: 01001 => 1000000000
I: Encoding type of FSM 'main_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'main_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wrlvl_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'wrlvl_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
I: 00000 => 00000001
I: 00001 => 00000010
I: 00010 => 00000100
I: 00011 => 00001000
I: 00100 => 00010000
I: 00101 => 00100000
I: 00110 => 01000000
I: 01011 => 10000000
I: Encoding type of FSM 'rdcal_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'rdcal_state_fsm[4:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[19] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[18] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[16] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[14] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[13] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[12] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Removed bmsREDAND inst rdcal_state_fsm[4:0]_11 that is redundant to N465
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0]
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0]
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_cnt_fsm[9:0]' is: onehot.
I: Encoding table of FSM 'state_cnt_fsm[9:0]':
I: from  u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[9] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[8] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[7] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[6] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[5] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[4] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[3] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[2] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[1] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt[0]
I: to  u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[9] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[8] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[7] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[6] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[5] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[4] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[3] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[2] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[1] u_PDS_HDMA/u_PDS_DDR3_WR/state_cnt_reg[0]
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
W: Public-4008: Instance 'delay_cnt[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 27 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[31:0] at 27 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst upcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr0_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr1_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst pixel_data[23:0] at 0 that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.999s wall, 0.953s user + 0.062s system = 1.016s CPU (101.7%)

Start mod-gen.
W: Public-4008: Instance 'u1/ack1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u1/ack3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_slice_rddata_align/align_error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_update_ack_training' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_freeze_cnt[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_reset_ctrl/ddrphy_calib_done_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/h_syn_cnt[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/o_de' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/o_vs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/o_x_pos[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/o_y_pos[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/o_hs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/r_de' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/r_hs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/r_vs' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_video_timing_color/v_syn_cnt[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/init_over' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'power_on_delay_inst/initial_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'power_on_delay_inst/cnt3[19:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/de_out' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/y_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_wlast_1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_wlast_2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/pixel_data[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/v_direct' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/block_x[12:0]' of 'bmsWIDEDFFPATRE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/block_y[12:0]' of 'bmsWIDEDFFPATRE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/div_cnt[19:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_block/u_rgb_display/h_direct' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 8 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 10 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 12 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 36 that is stuck at constant 0.
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsSUB inst u_PDS_HDMA/u_PDS_DDR3_WR/N451 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/N79
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsWIDEDFFRSE inst u_PDS_HDMA/u_PDS_DDR3_WR/wr_load_2_d0 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/wr_load_1_d0
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsSUB inst u_PDS_HDMA/u_PDS_DDR3_WR/N460 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/N88
I: Removed bmsSUB inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsADD inst ms72xx_ctl/iic_dri_tx/N106 that is redundant to ms72xx_ctl/iic_dri_rx/N106
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_0 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsADD inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsWIDEDFFCPE inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/rd_load_d0 that is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/rd_load_d0
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/wr_load_d0 that is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/wr_load_d0
I: Removed bmsWIDEDFFRSE inst u_PDS_HDMA/u_PDS_DDR3_WR/wr_load_2_d1 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/wr_load_1_d1
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEMUX inst u_PDS_HDMA/u_PDS_DDR3_WR/N534 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/N158
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_1 that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEMUX inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsREDOR inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFRSE inst u_PDS_HDMA/u_PDS_DDR3_WR/wr_rst_2 that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/wr_rst_1
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFRSE inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awlen_2[3:0] that is redundant to u_PDS_HDMA/u_PDS_DDR3_WR/axi_awlen_1[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[14:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0] at 0 that is stuck at constant 0.
I: Removed bmsADD inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/gate_update_cnt[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0]
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_tx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/cmd_act_d[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/wr_load_d[15:0] which is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/wr_load_d[15:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst coms2_reg_config/clock_20k which is redundant to coms1_reg_config/clock_20k (type bmsWIDEDFFRSE)
I: Removed inst coms2_reg_config/clock_20k_cnt[10:0] which is redundant to coms1_reg_config/clock_20k_cnt[10:0] (type bmsWIDEDFFRSE)
I: Removed inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/rd_load_d[15:0] which is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/rd_load_d[15:0] (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/wfifo_rst_h that is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/wfifo_rst_h
I: Removed bmsWIDEDFFCPE inst u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/rdfifo_rst_h that is redundant to u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/rdfifo_rst_h
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
Executing : mod-gen successfully. Time elapsed: 2.623s wall, 2.219s user + 0.125s system = 2.344s CPU (89.4%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'iic_sda' is reduced to AND gate of 'ms72xx_ctl/sda_out' and 'ms72xx_ctl/sda_out_en' signals.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/update_cal_req that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/receiv_data[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/iic_dri_rx/data_out[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[15:8] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[23:16] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec[31:24] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_1d[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_rec_2d[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms72xx_ctl/ms7200_ctl/freq_ensure that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 6.867s wall, 4.641s user + 0.641s system = 5.281s CPU (76.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'b_out[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'b_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'b_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'g_out[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'g_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'r_out[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'r_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'r_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte_max[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/trans_byte_max[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_tx/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7210_ctl/addr[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7210_ctl/addr[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7210_ctl/addr[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7210_ctl/addr[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/rd_load_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_arlen_1[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_arlen_1[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_arlen_1[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_awlen_1[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_awlen_1[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_PDS_DDR3_WR/axi_awlen_1[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
I: Removed GTP_DFF inst ms72xx_ctl/ms7210_ctl/state_reg[0] that is redundant to ms72xx_ctl/ms7200_ctl/state_reg[0]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2]
I: Removed GTP_DFF_PE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15]
I: Removed GTP_DFF_PE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[41] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30]
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_R inst ms72xx_ctl/ms7200_ctl/state_reg[2] that is stuck at constant 0.
W: Removed GTP_DFF_R inst ms72xx_ctl/ms7200_ctl/state_reg[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[2] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[3] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[4] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[5] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[6] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[7] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_1[8] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[2] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[3] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[4] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[5] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[6] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[7] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_araddr_n_2[8] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[2] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[3] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[4] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[5] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[6] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[7] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_1[8] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[2] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[3] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[4] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[5] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[6] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[7] that is stuck at constant 0.
W: Removed GTP_DFF_E inst u_PDS_HDMA/u_PDS_DDR3_WR/axi_awaddr_n_2[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[9] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[12] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[0] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[2] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[5] that is stuck at constant 0.
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[7] that is redundant to ms72xx_ctl/ms7200_ctl/addr[3]
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[13] that is redundant to ms72xx_ctl/ms7200_ctl/addr[3]
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[4] that is redundant to ms72xx_ctl/ms7200_ctl/data_in[1]
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[6] that is redundant to ms72xx_ctl/ms7200_ctl/data_in[1]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[2] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[4] that is redundant to ms72xx_ctl/ms7200_ctl/addr[2]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[1] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[1] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[1] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[2]
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/double_wr that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[38] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[38] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_double_wr that is stuck at constant 0.
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[2] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0]
I: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[3] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[2]
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[2] that is stuck at constant 0.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/byte_over' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cas_n' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cs_n' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ras_n' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_we_n' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[65]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[67]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[68]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[69]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[70]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[71]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[72]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[73]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[74]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[75]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[76]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[77]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[78]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[79]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[80]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[81]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[82]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[83]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[84]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[85]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[86]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[87]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[89]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[90]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[91]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[92]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[93]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[96]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[98]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[99]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[100]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[103]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[105]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[108]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[112]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[114]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[115]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[116]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[117]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[121]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[124]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[125]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[34]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[36]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[38]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[40]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[42]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[44]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[46]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[48]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[50]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[52]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[54]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[58]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[60]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[62]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[64]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[66]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[68]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[70]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[72]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[74]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[76]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[78]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[80]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[84]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[86]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[90]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[92]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[94]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[96]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[98]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[100]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[102]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[104]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[106]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[110]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[112]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[114]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[116]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[118]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[126]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/state_reg[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_E inst ms72xx_ctl/iic_dri_rx/send_data[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 that is stuck at constant 0.
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/addr[1] that is redundant to ms72xx_ctl/ms7200_ctl/addr[0]
I: Removed GTP_DFF_RE inst ms72xx_ctl/ms7200_ctl/data_in[1] that is redundant to ms72xx_ctl/ms7200_ctl/addr[0]
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_check_falling_d' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_valid' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_valid' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/date_valid_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2] that is stuck at constant 0.
I: Removed GTP_DFF_PE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15]
I: Removed GTP_DFF_PE inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[31] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30]
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[32] that is redundant to u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.881s wall, 0.734s user + 0.000s system = 0.734s CPU (83.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.772s wall, 3.031s user + 0.047s system = 3.078s CPU (81.6%)

Start tech-optimization.
I: Removed GTP_DFF_C inst u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2] that is redundant to u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2]
Executing : tech-optimization successfully. Time elapsed: 0.535s wall, 0.500s user + 0.016s system = 0.516s CPU (96.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.976s wall, 0.625s user + 0.000s system = 0.625s CPU (64.0%)

W: Unable to honor max fanout constraint for gtp_inv driven net N17
W: Unable to honor max fanout constraint for gtp_inv driven net N17
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N3_1
W: Unable to honor max fanout constraint for gtp_inv driven net u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/data_in_ready_1
W: Unable to honor max fanout constraint for gtp_inv driven net N3_1
W: Unable to honor max fanout constraint for gtp_inv driven net u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/data_in_ready_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4
W: Unable to honor max fanout constraint for gtp_inv driven net N4
W: prevent name conflict by renaming net coms1_reg_config/u1/reg_sdat to coms1_reg_config/u1/reg_sdat_rnmt
W: prevent name conflict by renaming net coms2_reg_config/u1/reg_sdat to coms2_reg_config/u1/reg_sdat_rnmt
W: prevent name conflict by renaming net ms72xx_ctl/N0 to ms72xx_ctl/N0_rnmt
W: prevent name conflict by renaming net ms72xx_ctl/sda_tx_out to ms72xx_ctl/sda_tx_out_rnmt
W: prevent name conflict by renaming net ms72xx_ctl/iic_dri_tx/N80 to ms72xx_ctl/iic_dri_tx/N80_rnmt
W: prevent name conflict by renaming net u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137 to u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
W: prevent name conflict by renaming net u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538_rnmt
W: prevent name conflict by renaming net u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 to u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538_rnmt
W: prevent name conflict by renaming net u_PDS_HDMA/u_PDS_DDR3_WR/N21 to u_PDS_HDMA/u_PDS_DDR3_WR/N21_rnmt
W: prevent name conflict by renaming net u_PDS_HDMA/u_PDS_DDR3_WR/N21_1 to u_PDS_HDMA/u_PDS_DDR3_WR/N21_1_rnmt

Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    6 uses
GTP_DFF                     181 uses
GTP_DFF_C                  2033 uses
GTP_DFF_CE                 1123 uses
GTP_DFF_E                   130 uses
GTP_DFF_P                    89 uses
GTP_DFF_PE                   42 uses
GTP_DFF_R                   185 uses
GTP_DFF_RE                  258 uses
GTP_DFF_S                    13 uses
GTP_DFF_SE                   18 uses
GTP_DLL                       1 use
GTP_DRM18K                   27 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                      35 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     55 uses
GTP_LUT2                    367 uses
GTP_LUT3                    898 uses
GTP_LUT4                    668 uses
GTP_LUT5                   1104 uses
GTP_LUT5CARRY              1011 uses
GTP_LUT5M                   352 uses
GTP_MUX2LUT6                 28 uses
GTP_MUX2LUT7                  3 uses
GTP_OSERDES                  45 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use

I/O ports: 110
GTP_INBUF                  23 uses
GTP_IOBUF                  17 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 37 uses
GTP_OUTBUFT                30 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 4528 of 42800 (10.58%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 4455
Total Registers: 4072 of 64200 (6.34%)
Total Latches: 0

DRM18K:
Total DRM18K = 27.5 of 134 (20.52%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 113 of 296 (38.18%)


Overview of Control Sets:

Number of unique control sets : 192

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 11       | 8                 3
  [2, 4)      | 28       | 12                16
  [4, 6)      | 24       | 8                 16
  [6, 8)      | 18       | 5                 13
  [8, 10)     | 27       | 9                 18
  [10, 12)    | 10       | 3                 7
  [12, 14)    | 12       | 4                 8
  [14, 16)    | 18       | 3                 15
  [16, Inf)   | 44       | 19                25
--------------------------------------------------------------
  The maximum fanout: 1004
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 181
  NO              NO                YES                2122
  NO              YES               NO                 198
  YES             NO                NO                 130
  YES             NO                YES                1165
  YES             YES               NO                 276
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_ddr_ov5640_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15[4]'.
Saving design to hdmi_ddr_ov5640_top_syn.vm
W: Public-4008: Instance 'cmos2_d_d0[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[4]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[5]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[6]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_d_d0[7]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_href_d0' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_vsync_d0' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/cnt[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/cnt[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_i_r' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_i_r1' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_o' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_out1' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_out2' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/de_out3' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/enble' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_i_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[4]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[5]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[6]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[7]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[8]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[12]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[13]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[14]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_o[15]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out1[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[4]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[5]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[6]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[7]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[8]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[12]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[13]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[14]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out2[15]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[4]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[5]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[6]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[7]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[8]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[12]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[13]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[14]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/pdata_out3[15]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos2_8_16bit/vs_i_reg' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/w_r_2d' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/fre_cnt[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/pluse_1d' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/pluse_2d' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/pluse_3d' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/scl_out' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/sda_out' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/send_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/start_en' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[0]' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/state_reg[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_bit[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_bit[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_bit[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte_max[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_byte_max[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/trans_en' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/iic_dri_rx/w_r_1d' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/busy_1d' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/w_r' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/state_reg[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/iic_trig' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/addr[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/cmd_index[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/data_in[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/data_in[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms72xx_ctl/ms7200_ctl/dri_cnt[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock cmos2_pclk is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock cmos2_pclk_16bit is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock clk_25M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/CLKA' (GTP_DRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[7]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/CLKA' (GTP_DRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[7]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:26s
Action synthesize: CPU time elapsed is 0h:0m:17s
Action synthesize: Process CPU time elapsed is 0h:0m:19s
Current time: Sat Oct 28 19:28:25 2023
Action synthesize: Peak memory pool usage is 501 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:40s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:22s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:24s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Oct 28 19:28:25 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hdmi_ddr_ov5640_top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_pix_clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance b_out[3]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net core_clk in design, driver pin CLKDIVOUT(instance u_DDR3_50H/I_GTP_CLKDIV) -> load pin CLK(instance cnt[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll/u_pll_e3) -> load pin CLK(instance ms72xx_ctl/iic_dri_rx/busy).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net pclk_in_test in design, driver pin CLKDIVOUT(instance cmos1_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos1_8_16bit/de_o).
I: The instance clkbufg_8(GTP_CLKBUFG) has been inserted on the net cmos2_pclk_16bit in design, driver pin CLKDIVOUT(instance cmos2_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos2_8_16bit/de_o).
I: The instance clkbufg_9(GTP_CLKBUFG) has been inserted on the net nt_cmos2_pclk in design, driver pin O(instance cmos2_pclk_ibuf) -> load pin CLK(instance cmos2_8_16bit/cnt[0]).
I: The instance clkbufg_10(GTP_CLKBUFG) has been inserted on the net nt_cmos1_pclk in design, driver pin O(instance cmos1_pclk_ibuf) -> load pin CLK(instance cmos1_8_16bit/cnt[0]).
C: DeviceMap-2011: The net nt_sys_clk has both clock instance u_DDR3_50H/u_clkbufg(GTP_CLKBUFG) loader and other clock pin loader.
I: The instance clkbufg_11(GTP_CLKBUFG) has been inserted on the net clk_25M in design, driver pin CLKOUT2(instance u_pll/u_pll_e3) -> load pin CLK(instance coms1_reg_config/clock_20k).
W: DeviceMap-4006: Insert a inst clkgate_12(GTP_IOCLKBUF) before u_DDR3_50H/I_GTP_CLKDIV(GTP_IOCLKDIV).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N16_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: N116_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: coms1_reg_config/N11_2_1/gateop, insts:10.
I: Infer CARRY group, base inst: coms1_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: coms2_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: power_on_delay_inst/N5_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: power_on_delay_inst/N17_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: sync_vg/N151_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: coms1_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: coms2_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_rx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N101_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N224_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N98_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N156_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/N42_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N108_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N201_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N267.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N283_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N311_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N360.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N376_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N404_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N480_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N577_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_wl_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/N46_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N262_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N16.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N23_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N41_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N79_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/N33_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_0[9:0]_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Register inst = b_out[3]/opit_0, Replicated inst = b_out[3]/opit_0_cpy0
I: Register inst = b_out[4]/opit_0, Replicated inst = b_out[4]/opit_0_cpy0
I: Register inst = b_out[5]/opit_0, Replicated inst = b_out[5]/opit_0_cpy0
I: Register inst = b_out[6]/opit_0, Replicated inst = b_out[6]/opit_0_cpy0
I: Register inst = b_out[7]/opit_0, Replicated inst = b_out[7]/opit_0_cpy0
I: Register inst = g_out[2]/opit_0, Replicated inst = g_out[2]/opit_0_cpy0
I: Register inst = g_out[3]/opit_0, Replicated inst = g_out[3]/opit_0_cpy0
I: Register inst = g_out[4]/opit_0, Replicated inst = g_out[4]/opit_0_cpy0
I: Register inst = g_out[5]/opit_0, Replicated inst = g_out[5]/opit_0_cpy0
I: Register inst = g_out[6]/opit_0, Replicated inst = g_out[6]/opit_0_cpy0
I: Register inst = g_out[7]/opit_0, Replicated inst = g_out[7]/opit_0_cpy0
I: Register inst = r_out[3]/opit_0, Replicated inst = r_out[3]/opit_0_cpy0
I: Register inst = r_out[4]/opit_0, Replicated inst = r_out[4]/opit_0_cpy0
I: Register inst = r_out[5]/opit_0, Replicated inst = r_out[5]/opit_0_cpy0
I: Register inst = r_out[6]/opit_0, Replicated inst = r_out[6]/opit_0_cpy0
I: Register inst = r_out[7]/opit_0, Replicated inst = r_out[7]/opit_0_cpy0
I: INST: "b_out[3]/opit_0_cpy0" has been packed in IOL "b_out_obuf[3]/opit_1" success.
I: INST: "b_out[4]/opit_0_cpy0" has been packed in IOL "b_out_obuf[4]/opit_1" success.
I: INST: "b_out[5]/opit_0_cpy0" has been packed in IOL "b_out_obuf[5]/opit_1" success.
I: INST: "b_out[6]/opit_0_cpy0" has been packed in IOL "b_out_obuf[6]/opit_1" success.
I: INST: "b_out[7]/opit_0_cpy0" has been packed in IOL "b_out_obuf[7]/opit_1" success.
I: INST: "g_out[2]/opit_0_cpy0" has been packed in IOL "g_out_obuf[2]/opit_1" success.
I: INST: "g_out[3]/opit_0_cpy0" has been packed in IOL "g_out_obuf[3]/opit_1" success.
I: INST: "g_out[4]/opit_0_cpy0" has been packed in IOL "g_out_obuf[4]/opit_1" success.
I: INST: "g_out[5]/opit_0_cpy0" has been packed in IOL "g_out_obuf[5]/opit_1" success.
I: INST: "g_out[6]/opit_0_cpy0" has been packed in IOL "g_out_obuf[6]/opit_1" success.
I: INST: "g_out[7]/opit_0_cpy0" has been packed in IOL "g_out_obuf[7]/opit_1" success.
I: INST: "r_out[3]/opit_0_cpy0" has been packed in IOL "r_out_obuf[3]/opit_1" success.
I: INST: "r_out[4]/opit_0_cpy0" has been packed in IOL "r_out_obuf[4]/opit_1" success.
I: INST: "r_out[5]/opit_0_cpy0" has been packed in IOL "r_out_obuf[5]/opit_1" success.
I: INST: "r_out[6]/opit_0_cpy0" has been packed in IOL "r_out_obuf[6]/opit_1" success.
I: INST: "r_out[7]/opit_0_cpy0" has been packed in IOL "r_out_obuf[7]/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 8082     | 64200         | 13                 
| LUT                   | 7469     | 42800         | 18                 
| Distributed RAM       | 73       | 17000         | 1                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 6        | 18            | 34                 
| DRM                   | 56.5     | 134           | 43                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 113      | 296           | 39                 
| IOCKDIV               | 3        | 20            | 15                 
| IOCKGATE              | 6        | 20            | 30                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 3        | 5             | 60                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 11       | 30            | 37                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.44 sec.

Design 'hdmi_ddr_ov5640_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:47s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 28 19:29:13 2023
Action dev_map: Peak memory pool usage is 426 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:31s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:33s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 28 19:29:14 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 30)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 32)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 33)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 46)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 47)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 48)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 88)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 100)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 112)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 114)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 18%.
First map gop timing takes 0.27 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 63342.
1st GP placement takes 2.31 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_114.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_118.
Clock placement takes 0.19 sec.

Pre global placement takes 2.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.08 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 18%.
Worst slack after global placement is 323
2nd GP placement takes 0.92 sec.

Wirelength after global placement is 66893.
Global placement takes 1.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 76615.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 18%.
Worst slack after post global placement is 323
3rd GP placement takes 1.28 sec.

Wirelength after post global placement is 66927.
Post global placement takes 1.28 sec.

Phase 4 Legalization started.
The average distance in LP is 0.550163.
Wirelength after legalization is 83780.
Legalization takes 0.22 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1691.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 83780.
Phase 5.2 DP placement started.
Legalized cost 1691.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.08 sec.

Wirelength after detailed placement is 83780.
Timing-driven detailed placement takes 0.17 sec.

I: Replicate Registers:b_out[3]/opit_0 CLMS_202_241(/FF0/FF) IOL_327_165(/OFF/FF) 
I: Replicate Registers:b_out[4]/opit_0 CLMS_202_241(/FF3/FF) IOL_327_170(/OFF/FF) 
I: Replicate Registers:b_out[5]/opit_0 CLMS_202_241(/FF1/FF) IOL_327_169(/OFF/FF) 
I: Replicate Registers:b_out[6]/opit_0 CLMS_202_241(/FF2/FF) IOL_327_137(/OFF/FF) 
I: Replicate Registers:b_out[7]/opit_0 CLMA_210_220(/FF2/FF) IOL_327_138(/OFF/FF) 
I: Replicate Registers:g_out[2]/opit_0 CLMA_210_220(/FF0/FF) IOL_327_109(/OFF/FF) 
I: Replicate Registers:g_out[3]/opit_0 CLMA_210_220(/FF1/FF) IOL_327_122(/OFF/FF) 
I: Replicate Registers:g_out[4]/opit_0 CLMA_210_220(/FF3/FF) IOL_327_121(/OFF/FF) 
I: Replicate Registers:g_out[5]/opit_0 CLMA_182_261(/FF1/FF) IOL_327_233(/OFF/FF) 
I: Replicate Registers:g_out[6]/opit_0 CLMA_182_261(/FF0/FF) IOL_327_234(/OFF/FF) 
I: Replicate Registers:g_out[7]/opit_0 CLMS_174_261(/FF0/FF) IOL_327_241(/OFF/FF) 
I: Replicate Registers:r_out[3]/opit_0 CLMS_158_233(/FF0/FF) IOL_327_230(/OFF/FF) 
I: Replicate Registers:r_out[4]/opit_0 CLMA_182_244(/FF0/FF) IOL_327_213(/OFF/FF) 
I: Replicate Registers:r_out[5]/opit_0 CLMA_182_244(/FF1/FF) IOL_327_238(/OFF/FF) 
I: Replicate Registers:r_out[6]/opit_0 CLMA_182_244(/FF2/FF) IOL_327_237(/OFF/FF) 
I: Replicate Registers:r_out[7]/opit_0 CLMA_182_261(/FF2/FF) IOL_327_273(/OFF/FF) 
Worst slack is 1691, TNS after placement is 0.
Placement done.
Total placement takes 6.73 sec.
Finished placement.

Routing started.
Building routing graph takes 0.72 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.59 sec.
Total memory for routing:
	123.720404 M.
Total nets for routing : 14133.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 54 nets, it takes 0.00 sec.
Unrouted nets 127 at the end of iteration 0.
Unrouted nets 101 at the end of iteration 1.
Unrouted nets 87 at the end of iteration 2.
Unrouted nets 54 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 35 at the end of iteration 5.
Unrouted nets 26 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 16 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 15 at the end of iteration 10.
Unrouted nets 12 at the end of iteration 11.
Unrouted nets 11 at the end of iteration 12.
Unrouted nets 8 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 3 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 3 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 0 at the end of iteration 66.
Global Routing step 2 processed 313 nets, it takes 0.94 sec.
Unrouted nets 183 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 25 at the end of iteration 3.
Unrouted nets 17 at the end of iteration 4.
Unrouted nets 6 at the end of iteration 5.
Unrouted nets 6 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 376 nets, it takes 1.16 sec.
Global routing takes 2.09 sec.
Total 15766 subnets.
    forward max bucket size 34453 , backward 4264.
        Unrouted nets 9762 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.437500 sec.
    forward max bucket size 34384 , backward 4264.
        Unrouted nets 7397 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.171875 sec.
    forward max bucket size 3563 , backward 1666.
        Unrouted nets 5497 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.453125 sec.
    forward max bucket size 3561 , backward 1124.
        Unrouted nets 4429 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.359375 sec.
    forward max bucket size 3730 , backward 170.
        Unrouted nets 3590 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.265625 sec.
    forward max bucket size 3308 , backward 190.
        Unrouted nets 2945 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.187500 sec.
    forward max bucket size 283 , backward 192.
        Unrouted nets 2230 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.187500 sec.
    forward max bucket size 149 , backward 107.
        Unrouted nets 1680 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.203125 sec.
    forward max bucket size 162 , backward 144.
        Unrouted nets 1188 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.156250 sec.
    forward max bucket size 130 , backward 148.
        Unrouted nets 921 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 86 , backward 59.
        Unrouted nets 723 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.078125 sec.
    forward max bucket size 198 , backward 200.
        Unrouted nets 576 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.078125 sec.
    forward max bucket size 170 , backward 60.
        Unrouted nets 450 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.093750 sec.
    forward max bucket size 169 , backward 54.
        Unrouted nets 334 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.062500 sec.
    forward max bucket size 30 , backward 48.
        Unrouted nets 234 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 48.
        Unrouted nets 165 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 28.
        Unrouted nets 115 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 31.
        Unrouted nets 79 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 34.
        Unrouted nets 50 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 32.
        Unrouted nets 33 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 21.
        Unrouted nets 34 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 33.
        Unrouted nets 14 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 12.
        Unrouted nets 10 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 11 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 12 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 8 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 30.
        Unrouted nets 7 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 5 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 4.
        Unrouted nets 3 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 30.
        Unrouted nets 3 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 0 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.015625 sec.
Detailed routing takes 100 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_9/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 8.83 sec.
Start fix hold violation.
Build tmp routing results takes 0.08 sec.
Timing analysis takes 0.08 sec.
Hold violation fix iter 0 takes 1.50 sec, total_step_forward 542976.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.17 sec, total_step_forward 123706.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 2 takes 0.27 sec, total_step_forward 126952.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 3 takes 0.12 sec, total_step_forward 69863.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 4 takes 0.12 sec, total_step_forward 72863.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 5 takes 0.11 sec, total_step_forward 75863.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 3.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.34 sec.
Used SRB routing arc is 109864.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 16.11 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1526     | 6450          | 24                 
|   FF                     | 4926     | 38700         | 13                 
|   LUT                    | 4528     | 25800         | 18                 
|   LUT-FF pairs           | 2791     | 25800         | 11                 
| Use of CLMS              | 974      | 4250          | 23                 
|   FF                     | 3156     | 25500         | 13                 
|   LUT                    | 2964     | 17000         | 18                 
|   LUT-FF pairs           | 1645     | 17000         | 10                 
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 6        | 18            | 34                 
| Use of DRM               | 56.5     | 134           | 43                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 734      | 6672          | 12                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 113      | 296           | 39                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 78       | 161           | 49                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 113      | 400           | 29                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 13       | 30            | 44                 
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:11s
Action pnr: CPU time elapsed is 0h:0m:42s
Action pnr: Process CPU time elapsed is 0h:1m:0s
Current time: Sat Oct 28 19:30:25 2023
Action pnr: Peak memory pool usage is 1,461 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:38s
Action from compile to pnr: Total CPU time elapsed is 0h:1m:13s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:1m:33s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 28 19:30:26 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock clk_25M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:14s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:11s
Current time: Sat Oct 28 19:30:40 2023
Action report_timing: Peak memory pool usage is 1,094 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:52s
Action from compile to report_timing: Total CPU time elapsed is 0h:1m:22s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:1m:44s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 28 19:30:42 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.906250 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/generate_bitstream/hdmi_ddr_ov5640_top.sbit"
Generate programming file takes 8.421875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:13s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:13s
Current time: Sat Oct 28 19:31:02 2023
Action gen_bit_stream: Peak memory pool usage is 795 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:12s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:35s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:57s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Sat Oct 28 19:48:42 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hdmi_ddr_ov5640_top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_pix_clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance b_out[3]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net core_clk in design, driver pin CLKDIVOUT(instance u_DDR3_50H/I_GTP_CLKDIV) -> load pin CLK(instance cnt[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll/u_pll_e3) -> load pin CLK(instance ms72xx_ctl/iic_dri_rx/busy).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net pclk_in_test in design, driver pin CLKDIVOUT(instance cmos1_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos1_8_16bit/de_o).
I: The instance clkbufg_8(GTP_CLKBUFG) has been inserted on the net cmos2_pclk_16bit in design, driver pin CLKDIVOUT(instance cmos2_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos2_8_16bit/de_o).
I: The instance clkbufg_9(GTP_CLKBUFG) has been inserted on the net nt_cmos2_pclk in design, driver pin O(instance cmos2_pclk_ibuf) -> load pin CLK(instance cmos2_8_16bit/cnt[0]).
I: The instance clkbufg_10(GTP_CLKBUFG) has been inserted on the net nt_cmos1_pclk in design, driver pin O(instance cmos1_pclk_ibuf) -> load pin CLK(instance cmos1_8_16bit/cnt[0]).
C: DeviceMap-2011: The net nt_sys_clk has both clock instance u_DDR3_50H/u_clkbufg(GTP_CLKBUFG) loader and other clock pin loader.
I: The instance clkbufg_11(GTP_CLKBUFG) has been inserted on the net clk_25M in design, driver pin CLKOUT2(instance u_pll/u_pll_e3) -> load pin CLK(instance coms1_reg_config/clock_20k).
W: DeviceMap-4006: Insert a inst clkgate_12(GTP_IOCLKBUF) before u_DDR3_50H/I_GTP_CLKDIV(GTP_IOCLKDIV).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N16_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: N116_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: coms1_reg_config/N11_2_1/gateop, insts:10.
I: Infer CARRY group, base inst: coms1_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: coms2_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: power_on_delay_inst/N5_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: power_on_delay_inst/N17_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: sync_vg/N151_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: coms1_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: coms2_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_rx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N101_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N224_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N98_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N156_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/N42_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N108_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N201_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N267.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N283_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N311_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N360.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N376_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N404_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N480_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N577_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_wl_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/N46_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N240_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N262_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N16.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N23_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N41_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N79_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/N33_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_0[9:0]_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Register inst = b_out[3]/opit_0, Replicated inst = b_out[3]/opit_0_cpy0
I: Register inst = b_out[4]/opit_0, Replicated inst = b_out[4]/opit_0_cpy0
I: Register inst = b_out[5]/opit_0, Replicated inst = b_out[5]/opit_0_cpy0
I: Register inst = b_out[6]/opit_0, Replicated inst = b_out[6]/opit_0_cpy0
I: Register inst = b_out[7]/opit_0, Replicated inst = b_out[7]/opit_0_cpy0
I: Register inst = g_out[2]/opit_0, Replicated inst = g_out[2]/opit_0_cpy0
I: Register inst = g_out[3]/opit_0, Replicated inst = g_out[3]/opit_0_cpy0
I: Register inst = g_out[4]/opit_0, Replicated inst = g_out[4]/opit_0_cpy0
I: Register inst = g_out[5]/opit_0, Replicated inst = g_out[5]/opit_0_cpy0
I: Register inst = g_out[6]/opit_0, Replicated inst = g_out[6]/opit_0_cpy0
I: Register inst = g_out[7]/opit_0, Replicated inst = g_out[7]/opit_0_cpy0
I: Register inst = r_out[3]/opit_0, Replicated inst = r_out[3]/opit_0_cpy0
I: Register inst = r_out[4]/opit_0, Replicated inst = r_out[4]/opit_0_cpy0
I: Register inst = r_out[5]/opit_0, Replicated inst = r_out[5]/opit_0_cpy0
I: Register inst = r_out[6]/opit_0, Replicated inst = r_out[6]/opit_0_cpy0
I: Register inst = r_out[7]/opit_0, Replicated inst = r_out[7]/opit_0_cpy0
I: INST: "b_out[3]/opit_0_cpy0" has been packed in IOL "b_out_obuf[3]/opit_1" success.
I: INST: "b_out[4]/opit_0_cpy0" has been packed in IOL "b_out_obuf[4]/opit_1" success.
I: INST: "b_out[5]/opit_0_cpy0" has been packed in IOL "b_out_obuf[5]/opit_1" success.
I: INST: "b_out[6]/opit_0_cpy0" has been packed in IOL "b_out_obuf[6]/opit_1" success.
I: INST: "b_out[7]/opit_0_cpy0" has been packed in IOL "b_out_obuf[7]/opit_1" success.
I: INST: "g_out[2]/opit_0_cpy0" has been packed in IOL "g_out_obuf[2]/opit_1" success.
I: INST: "g_out[3]/opit_0_cpy0" has been packed in IOL "g_out_obuf[3]/opit_1" success.
I: INST: "g_out[4]/opit_0_cpy0" has been packed in IOL "g_out_obuf[4]/opit_1" success.
I: INST: "g_out[5]/opit_0_cpy0" has been packed in IOL "g_out_obuf[5]/opit_1" success.
I: INST: "g_out[6]/opit_0_cpy0" has been packed in IOL "g_out_obuf[6]/opit_1" success.
I: INST: "g_out[7]/opit_0_cpy0" has been packed in IOL "g_out_obuf[7]/opit_1" success.
I: INST: "r_out[3]/opit_0_cpy0" has been packed in IOL "r_out_obuf[3]/opit_1" success.
I: INST: "r_out[4]/opit_0_cpy0" has been packed in IOL "r_out_obuf[4]/opit_1" success.
I: INST: "r_out[5]/opit_0_cpy0" has been packed in IOL "r_out_obuf[5]/opit_1" success.
I: INST: "r_out[6]/opit_0_cpy0" has been packed in IOL "r_out_obuf[6]/opit_1" success.
I: INST: "r_out[7]/opit_0_cpy0" has been packed in IOL "r_out_obuf[7]/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 9969     | 64200         | 16                 
| LUT                   | 8800     | 42800         | 21                 
| Distributed RAM       | 73       | 17000         | 1                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 6        | 18            | 34                 
| DRM                   | 70.5     | 134           | 53                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 113      | 296           | 39                 
| IOCKDIV               | 3        | 20            | 15                 
| IOCKGATE              | 6        | 20            | 30                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 3        | 5             | 60                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 11       | 30            | 37                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.44 sec.

Design 'hdmi_ddr_ov5640_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:53s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Sat Oct 28 19:49:36 2023
Action dev_map: Peak memory pool usage is 447 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:33s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:29s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:31s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 28 19:49:47 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 30)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 32)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 33)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 46)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 47)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 48)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 88)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 100)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 112)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 114)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 77036.
1st GP placement takes 2.41 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_114.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_118.
Clock placement takes 0.33 sec.

Pre global placement takes 2.98 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.12 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 21%.
Worst slack after global placement is 323
2nd GP placement takes 1.72 sec.

Wirelength after global placement is 81331.
Global placement takes 1.86 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 91262.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 21%.
Worst slack after post global placement is 323
3rd GP placement takes 1.77 sec.

Wirelength after post global placement is 81275.
Post global placement takes 1.78 sec.

Phase 4 Legalization started.
The average distance in LP is 0.972318.
Wirelength after legalization is 113485.
Legalization takes 0.75 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 894.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 113485.
Phase 5.2 DP placement started.
Legalized cost 894.000000.
The detailed placement ends at 1th iteration.
DP placement takes 0.12 sec.

Wirelength after detailed placement is 113566.
Timing-driven detailed placement takes 0.23 sec.

I: Replicate Registers:b_out[3]/opit_0 CLMA_230_169(/FF0/FF) IOL_327_165(/OFF/FF) 
I: Replicate Registers:b_out[4]/opit_0 CLMA_230_161(/FF3/FF) IOL_327_170(/OFF/FF) 
I: Replicate Registers:b_out[5]/opit_0 CLMA_230_161(/FF0/FF) IOL_327_169(/OFF/FF) 
I: Replicate Registers:b_out[6]/opit_0 CLMA_230_161(/FF1/FF) IOL_327_137(/OFF/FF) 
I: Replicate Registers:b_out[7]/opit_0 CLMA_230_161(/FF2/FF) IOL_327_138(/OFF/FF) 
I: Replicate Registers:g_out[2]/opit_0 CLMA_230_177(/FF0/FF) IOL_327_109(/OFF/FF) 
I: Replicate Registers:g_out[3]/opit_0 CLMA_230_193(/FF1/FF) IOL_327_122(/OFF/FF) 
I: Replicate Registers:g_out[4]/opit_0 CLMA_230_177(/FF1/FF) IOL_327_121(/OFF/FF) 
I: Replicate Registers:g_out[5]/opit_0 CLMA_230_193(/FF2/FF) IOL_327_233(/OFF/FF) 
I: Replicate Registers:g_out[6]/opit_0 CLMA_230_201(/FF2/FF) IOL_327_234(/OFF/FF) 
I: Replicate Registers:g_out[7]/opit_0 CLMA_230_185(/FF0/FF) IOL_327_241(/OFF/FF) 
I: Replicate Registers:r_out[3]/opit_0 CLMA_230_193(/FF3/FF) IOL_327_230(/OFF/FF) 
I: Replicate Registers:r_out[4]/opit_0 CLMA_230_185(/FF1/FF) IOL_327_213(/OFF/FF) 
I: Replicate Registers:r_out[5]/opit_0 CLMA_230_193(/FF0/FF) IOL_327_238(/OFF/FF) 
I: Replicate Registers:r_out[6]/opit_0 CLMA_230_201(/FF0/FF) IOL_327_237(/OFF/FF) 
I: Replicate Registers:r_out[7]/opit_0 CLMA_230_201(/FF1/FF) IOL_327_273(/OFF/FF) 
Worst slack is 1691, TNS after placement is 0.
Placement done.
Total placement takes 9.12 sec.
Finished placement.

Routing started.
Building routing graph takes 0.80 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.45 sec.
Total memory for routing:
	125.311193 M.
Total nets for routing : 16661.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 57 nets, it takes 0.00 sec.
Unrouted nets 117 at the end of iteration 0.
Unrouted nets 94 at the end of iteration 1.
Unrouted nets 75 at the end of iteration 2.
Unrouted nets 48 at the end of iteration 3.
Unrouted nets 42 at the end of iteration 4.
Unrouted nets 33 at the end of iteration 5.
Unrouted nets 26 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 0 at the end of iteration 59.
Global Routing step 2 processed 318 nets, it takes 0.73 sec.
Unrouted nets 173 at the end of iteration 0.
Unrouted nets 95 at the end of iteration 1.
Unrouted nets 68 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 408 nets, it takes 1.16 sec.
Global routing takes 1.94 sec.
Total 18598 subnets.
    forward max bucket size 34176 , backward 980.
        Unrouted nets 11770 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.796875 sec.
    forward max bucket size 3792 , backward 374.
        Unrouted nets 8947 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.156250 sec.
    forward max bucket size 3803 , backward 391.
        Unrouted nets 6579 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.781250 sec.
    forward max bucket size 3479 , backward 355.
        Unrouted nets 5399 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.578125 sec.
    forward max bucket size 3478 , backward 259.
        Unrouted nets 4246 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.218750 sec.
    forward max bucket size 3578 , backward 278.
        Unrouted nets 3175 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.187500 sec.
    forward max bucket size 205 , backward 232.
        Unrouted nets 2340 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.171875 sec.
    forward max bucket size 155 , backward 183.
        Unrouted nets 1766 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.234375 sec.
    forward max bucket size 209 , backward 198.
        Unrouted nets 1339 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 213 , backward 266.
        Unrouted nets 980 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.125000 sec.
    forward max bucket size 233 , backward 313.
        Unrouted nets 732 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 213 , backward 122.
        Unrouted nets 558 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 109 , backward 202.
        Unrouted nets 386 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 96 , backward 191.
        Unrouted nets 299 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 109 , backward 240.
        Unrouted nets 198 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 130 , backward 179.
        Unrouted nets 141 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 118.
        Unrouted nets 85 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 54 , backward 77.
        Unrouted nets 75 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 100 , backward 127.
        Unrouted nets 53 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 95 , backward 204.
        Unrouted nets 32 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 109 , backward 218.
        Unrouted nets 24 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 25.
        Unrouted nets 20 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 12.
        Unrouted nets 15 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 8 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 0 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
Detailed routing takes 26 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_9/gopclkbufg:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 6.84 sec.
Start fix hold violation.
Build tmp routing results takes 0.06 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 1.06 sec, total_step_forward 250802.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.14 sec, total_step_forward 93985.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 2 takes 0.11 sec, total_step_forward 101022.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 41005.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 4 takes 0.00 sec, total_step_forward 41011.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 5 takes 0.03 sec, total_step_forward 41024.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.97 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.16 sec.
Used SRB routing arc is 129795.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 12.41 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1834     | 6450          | 29                 
|   FF                     | 6140     | 38700         | 16                 
|   LUT                    | 5424     | 25800         | 22                 
|   LUT-FF pairs           | 3499     | 25800         | 14                 
| Use of CLMS              | 1134     | 4250          | 27                 
|   FF                     | 3829     | 25500         | 16                 
|   LUT                    | 3401     | 17000         | 21                 
|   LUT-FF pairs           | 2072     | 17000         | 13                 
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 6        | 18            | 34                 
| Use of DRM               | 70.5     | 134           | 53                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 804      | 6672          | 13                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 113      | 296           | 39                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 78       | 161           | 49                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 113      | 400           | 29                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 13       | 30            | 44                 
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:15s
Action pnr: CPU time elapsed is 0h:0m:42s
Action pnr: Process CPU time elapsed is 0h:0m:59s
Current time: Sat Oct 28 19:51:02 2023
Action pnr: Peak memory pool usage is 1,521 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:48s
Action from compile to pnr: Total CPU time elapsed is 0h:1m:11s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:1m:30s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 28 19:51:03 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock clk_25M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:14s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:8s
Current time: Sat Oct 28 19:51:17 2023
Action report_timing: Peak memory pool usage is 1,116 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:3m:2s
Action from compile to report_timing: Total CPU time elapsed is 0h:1m:17s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:1m:38s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 28 19:51:19 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.515625 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/generate_bitstream/hdmi_ddr_ov5640_top.sbit"
Generate programming file takes 6.015625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:9s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 28 19:51:39 2023
Action gen_bit_stream: Peak memory pool usage is 810 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:21s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:26s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:47s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.fic". 
Process exit normally.


Process "Place & Route" started.
Current time: Sat Oct 28 20:01:47 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 30)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 32)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 33)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 46)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 47)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 48)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 88)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 100)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 112)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 114)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
First map gop timing takes 0.31 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 77036.
1st GP placement takes 3.06 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_114.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_118.
Clock placement takes 0.38 sec.

Pre global placement takes 3.78 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.12 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 21%.
Worst slack after global placement is 323
2nd GP placement takes 1.98 sec.

Wirelength after global placement is 81331.
Global placement takes 2.16 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 91262.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 21%.
Worst slack after post global placement is 323
3rd GP placement takes 1.98 sec.

Wirelength after post global placement is 81275.
Post global placement takes 2.00 sec.

Phase 4 Legalization started.
The average distance in LP is 0.972318.
Wirelength after legalization is 113485.
Legalization takes 0.78 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 894.
Replication placement takes 0.14 sec.

Wirelength after replication placement is 113485.
Phase 5.2 DP placement started.
Legalized cost 894.000000.
The detailed placement ends at 1th iteration.
DP placement takes 0.17 sec.

Wirelength after detailed placement is 113566.
Timing-driven detailed placement takes 0.31 sec.

I: Replicate Registers:b_out[3]/opit_0 CLMA_230_169(/FF0/FF) IOL_327_165(/OFF/FF) 
I: Replicate Registers:b_out[4]/opit_0 CLMA_230_161(/FF3/FF) IOL_327_170(/OFF/FF) 
I: Replicate Registers:b_out[5]/opit_0 CLMA_230_161(/FF0/FF) IOL_327_169(/OFF/FF) 
I: Replicate Registers:b_out[6]/opit_0 CLMA_230_161(/FF1/FF) IOL_327_137(/OFF/FF) 
I: Replicate Registers:b_out[7]/opit_0 CLMA_230_161(/FF2/FF) IOL_327_138(/OFF/FF) 
I: Replicate Registers:g_out[2]/opit_0 CLMA_230_177(/FF0/FF) IOL_327_109(/OFF/FF) 
I: Replicate Registers:g_out[3]/opit_0 CLMA_230_193(/FF1/FF) IOL_327_122(/OFF/FF) 
I: Replicate Registers:g_out[4]/opit_0 CLMA_230_177(/FF1/FF) IOL_327_121(/OFF/FF) 
I: Replicate Registers:g_out[5]/opit_0 CLMA_230_193(/FF2/FF) IOL_327_233(/OFF/FF) 
I: Replicate Registers:g_out[6]/opit_0 CLMA_230_201(/FF2/FF) IOL_327_234(/OFF/FF) 
I: Replicate Registers:g_out[7]/opit_0 CLMA_230_185(/FF0/FF) IOL_327_241(/OFF/FF) 
I: Replicate Registers:r_out[3]/opit_0 CLMA_230_193(/FF3/FF) IOL_327_230(/OFF/FF) 
I: Replicate Registers:r_out[4]/opit_0 CLMA_230_185(/FF1/FF) IOL_327_213(/OFF/FF) 
I: Replicate Registers:r_out[5]/opit_0 CLMA_230_193(/FF0/FF) IOL_327_238(/OFF/FF) 
I: Replicate Registers:r_out[6]/opit_0 CLMA_230_201(/FF0/FF) IOL_327_237(/OFF/FF) 
I: Replicate Registers:r_out[7]/opit_0 CLMA_230_201(/FF1/FF) IOL_327_273(/OFF/FF) 
Worst slack is 1691, TNS after placement is 0.
Placement done.
Total placement takes 10.69 sec.
Finished placement.

Routing started.
Building routing graph takes 1.09 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.64 sec.
Total memory for routing:
	125.311193 M.
Total nets for routing : 16661.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 57 nets, it takes 0.02 sec.
Unrouted nets 117 at the end of iteration 0.
Unrouted nets 94 at the end of iteration 1.
Unrouted nets 75 at the end of iteration 2.
Unrouted nets 48 at the end of iteration 3.
Unrouted nets 42 at the end of iteration 4.
Unrouted nets 33 at the end of iteration 5.
Unrouted nets 26 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 0 at the end of iteration 59.
Global Routing step 2 processed 318 nets, it takes 0.98 sec.
Unrouted nets 173 at the end of iteration 0.
Unrouted nets 95 at the end of iteration 1.
Unrouted nets 68 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 408 nets, it takes 1.44 sec.
Global routing takes 2.47 sec.
Total 18598 subnets.
    forward max bucket size 34176 , backward 980.
        Unrouted nets 11770 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.796875 sec.
    forward max bucket size 3792 , backward 374.
        Unrouted nets 8947 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.265625 sec.
    forward max bucket size 3803 , backward 391.
        Unrouted nets 6579 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.906250 sec.
    forward max bucket size 3479 , backward 355.
        Unrouted nets 5399 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.593750 sec.
    forward max bucket size 3478 , backward 259.
        Unrouted nets 4246 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.453125 sec.
    forward max bucket size 3578 , backward 278.
        Unrouted nets 3175 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.375000 sec.
    forward max bucket size 205 , backward 232.
        Unrouted nets 2340 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 155 , backward 183.
        Unrouted nets 1766 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.140625 sec.
    forward max bucket size 209 , backward 198.
        Unrouted nets 1339 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.109375 sec.
    forward max bucket size 213 , backward 266.
        Unrouted nets 980 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.125000 sec.
    forward max bucket size 233 , backward 313.
        Unrouted nets 732 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.093750 sec.
    forward max bucket size 213 , backward 122.
        Unrouted nets 558 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.078125 sec.
    forward max bucket size 109 , backward 202.
        Unrouted nets 386 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.078125 sec.
    forward max bucket size 96 , backward 191.
        Unrouted nets 299 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 109 , backward 240.
        Unrouted nets 198 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.062500 sec.
    forward max bucket size 130 , backward 179.
        Unrouted nets 141 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 118.
        Unrouted nets 85 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 54 , backward 77.
        Unrouted nets 75 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 100 , backward 127.
        Unrouted nets 53 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.046875 sec.
    forward max bucket size 95 , backward 204.
        Unrouted nets 32 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.046875 sec.
    forward max bucket size 109 , backward 218.
        Unrouted nets 24 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 25.
        Unrouted nets 20 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 12.
        Unrouted nets 15 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 8 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 0 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
Detailed routing takes 26 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_9/gopclkbufg:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 8.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 1.23 sec, total_step_forward 250802.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.17 sec, total_step_forward 93985.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 2 takes 0.14 sec, total_step_forward 101022.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 3 takes 0.05 sec, total_step_forward 41005.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 4 takes 0.05 sec, total_step_forward 41011.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 5 takes 0.06 sec, total_step_forward 41024.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.59 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.38 sec.
Used SRB routing arc is 129795.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 15.52 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1834     | 6450          | 29                 
|   FF                     | 6140     | 38700         | 16                 
|   LUT                    | 5424     | 25800         | 22                 
|   LUT-FF pairs           | 3499     | 25800         | 14                 
| Use of CLMS              | 1134     | 4250          | 27                 
|   FF                     | 3829     | 25500         | 16                 
|   LUT                    | 3401     | 17000         | 21                 
|   LUT-FF pairs           | 2072     | 17000         | 13                 
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 6        | 18            | 34                 
| Use of DRM               | 70.5     | 134           | 53                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 804      | 6672          | 13                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 113      | 296           | 39                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 78       | 161           | 49                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 113      | 400           | 29                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 13       | 30            | 44                 
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:14s
Action pnr: CPU time elapsed is 0h:0m:45s
Action pnr: Process CPU time elapsed is 0h:1m:7s
Current time: Sat Oct 28 20:03:01 2023
Action pnr: Peak memory pool usage is 1,516 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:47s
Action from compile to pnr: Total CPU time elapsed is 0h:1m:14s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:1m:38s
Process "Place & Route" done.


Process "Place & Route" started.
Current time: Sat Oct 28 20:04:01 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
E: Flow-0127: Process exits abnormally.


Process "Device Map" started.
Current time: Sat Oct 28 20:04:14 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[33]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[41]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[43]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[45]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[51]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[53]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[55]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[57]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[65]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[69]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[71]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[73]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[77]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[81]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[83]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[87]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[89]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[99]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[103]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[105]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[111]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[113]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[115]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[117]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[119]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[121]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hdmi_ddr_ov5640_top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_pix_clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance b_out[3]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net core_clk in design, driver pin CLKDIVOUT(instance u_DDR3_50H/I_GTP_CLKDIV) -> load pin CLK(instance cnt[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll/u_pll_e3) -> load pin CLK(instance ms72xx_ctl/iic_dri_rx/busy).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net pclk_in_test in design, driver pin CLKDIVOUT(instance cmos1_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos1_8_16bit/de_o).
I: The instance clkbufg_8(GTP_CLKBUFG) has been inserted on the net cmos2_pclk_16bit in design, driver pin CLKDIVOUT(instance cmos2_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance cmos2_8_16bit/de_o).
I: The instance clkbufg_9(GTP_CLKBUFG) has been inserted on the net nt_cmos2_pclk in design, driver pin O(instance cmos2_pclk_ibuf) -> load pin CLK(instance cmos2_8_16bit/cnt[0]).
I: The instance clkbufg_10(GTP_CLKBUFG) has been inserted on the net nt_cmos1_pclk in design, driver pin O(instance cmos1_pclk_ibuf) -> load pin CLK(instance cmos1_8_16bit/cnt[0]).
C: DeviceMap-2011: The net nt_sys_clk has both clock instance u_DDR3_50H/u_clkbufg(GTP_CLKBUFG) loader and other clock pin loader.
I: The instance clkbufg_11(GTP_CLKBUFG) has been inserted on the net clk_25M in design, driver pin CLKOUT2(instance u_pll/u_pll_e3) -> load pin CLK(instance coms1_reg_config/clock_20k).
W: DeviceMap-4006: Insert a inst clkgate_12(GTP_IOCLKBUF) before u_DDR3_50H/I_GTP_CLKDIV(GTP_IOCLKDIV).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N16_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: N116_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: coms1_reg_config/N11_2_1/gateop, insts:10.
I: Infer CARRY group, base inst: coms1_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: coms2_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: power_on_delay_inst/N5_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: power_on_delay_inst/N17_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: sync_vg/N151_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: coms1_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: coms2_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_rx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N101_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7200_ctl/N224_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N98_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: ms72xx_ctl/ms7210_ctl/N156_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/N42_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N108_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N201_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N267.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N283_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N311_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N360.lt_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N376_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N404_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N480_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_PDS_DDR3_WR/N577_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_wl_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/N46_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N240_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N262_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N16.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N23_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N41_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N79_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/N33_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_0[9:0]_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N89_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N168.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N171.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_PDS_HDMA/u_HDMA_fifo_ctrl_top/u_HDMA_fifo_ctrl_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N297_5.fsub_1/gateop, insts:11.
I: Register inst = b_out[3]/opit_0, Replicated inst = b_out[3]/opit_0_cpy0
I: Register inst = b_out[4]/opit_0, Replicated inst = b_out[4]/opit_0_cpy0
I: Register inst = b_out[5]/opit_0, Replicated inst = b_out[5]/opit_0_cpy0
I: Register inst = b_out[6]/opit_0, Replicated inst = b_out[6]/opit_0_cpy0
I: Register inst = b_out[7]/opit_0, Replicated inst = b_out[7]/opit_0_cpy0
I: Register inst = g_out[2]/opit_0, Replicated inst = g_out[2]/opit_0_cpy0
I: Register inst = g_out[3]/opit_0, Replicated inst = g_out[3]/opit_0_cpy0
I: Register inst = g_out[4]/opit_0, Replicated inst = g_out[4]/opit_0_cpy0
I: Register inst = g_out[5]/opit_0, Replicated inst = g_out[5]/opit_0_cpy0
I: Register inst = g_out[6]/opit_0, Replicated inst = g_out[6]/opit_0_cpy0
I: Register inst = g_out[7]/opit_0, Replicated inst = g_out[7]/opit_0_cpy0
I: Register inst = r_out[3]/opit_0, Replicated inst = r_out[3]/opit_0_cpy0
I: Register inst = r_out[4]/opit_0, Replicated inst = r_out[4]/opit_0_cpy0
I: Register inst = r_out[5]/opit_0, Replicated inst = r_out[5]/opit_0_cpy0
I: Register inst = r_out[6]/opit_0, Replicated inst = r_out[6]/opit_0_cpy0
I: Register inst = r_out[7]/opit_0, Replicated inst = r_out[7]/opit_0_cpy0
I: INST: "b_out[3]/opit_0_cpy0" has been packed in IOL "b_out_obuf[3]/opit_1" success.
I: INST: "b_out[4]/opit_0_cpy0" has been packed in IOL "b_out_obuf[4]/opit_1" success.
I: INST: "b_out[5]/opit_0_cpy0" has been packed in IOL "b_out_obuf[5]/opit_1" success.
I: INST: "b_out[6]/opit_0_cpy0" has been packed in IOL "b_out_obuf[6]/opit_1" success.
I: INST: "b_out[7]/opit_0_cpy0" has been packed in IOL "b_out_obuf[7]/opit_1" success.
I: INST: "g_out[2]/opit_0_cpy0" has been packed in IOL "g_out_obuf[2]/opit_1" success.
I: INST: "g_out[3]/opit_0_cpy0" has been packed in IOL "g_out_obuf[3]/opit_1" success.
I: INST: "g_out[4]/opit_0_cpy0" has been packed in IOL "g_out_obuf[4]/opit_1" success.
I: INST: "g_out[5]/opit_0_cpy0" has been packed in IOL "g_out_obuf[5]/opit_1" success.
I: INST: "g_out[6]/opit_0_cpy0" has been packed in IOL "g_out_obuf[6]/opit_1" success.
I: INST: "g_out[7]/opit_0_cpy0" has been packed in IOL "g_out_obuf[7]/opit_1" success.
I: INST: "r_out[3]/opit_0_cpy0" has been packed in IOL "r_out_obuf[3]/opit_1" success.
I: INST: "r_out[4]/opit_0_cpy0" has been packed in IOL "r_out_obuf[4]/opit_1" success.
I: INST: "r_out[5]/opit_0_cpy0" has been packed in IOL "r_out_obuf[5]/opit_1" success.
I: INST: "r_out[6]/opit_0_cpy0" has been packed in IOL "r_out_obuf[6]/opit_1" success.
I: INST: "r_out[7]/opit_0_cpy0" has been packed in IOL "r_out_obuf[7]/opit_1" success.
Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0         | 84            | 0                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 10421     | 64200         | 17                 
| LUT                   | 9106      | 42800         | 22                 
| Distributed RAM       | 73        | 17000         | 1                  
| DLL                   | 1         | 10            | 10                 
| DQSL                  | 6         | 18            | 34                 
| DRM                   | 73.5      | 134           | 55                 
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 113       | 296           | 39                 
| IOCKDIV               | 3         | 20            | 15                 
| IOCKGATE              | 6         | 20            | 30                 
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 3         | 5             | 60                 
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 1         | 2             | 50                 
| START                 | 0         | 1             | 0                  
| USCM                  | 11        | 30            | 37                 
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.64 sec.

Design 'hdmi_ddr_ov5640_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:54s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 28 20:05:08 2023
Action dev_map: Peak memory pool usage is 415 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:34s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:31s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:33s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 28 20:05:22 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 30)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 32)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 33)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 46)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 47)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 48)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 88)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 100)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 112)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 114)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 22%.
First map gop timing takes 0.41 sec
Worst slack after clock region global placement is 323
Wirelength after clock region global placement is 81884.
1st GP placement takes 4.30 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_114.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_118.
Clock placement takes 0.55 sec.

Pre global placement takes 5.20 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.17 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 22%.
Worst slack after global placement is 323
2nd GP placement takes 2.22 sec.

Wirelength after global placement is 82316.
Global placement takes 2.44 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 95659.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5757.
	9 iterations finished.
	Final slack -177.
Super clustering done.
Design Utilization : 22%.
Worst slack after post global placement is 323
3rd GP placement takes 1.67 sec.

Wirelength after post global placement is 79161.
Post global placement takes 1.70 sec.

Phase 4 Legalization started.
The average distance in LP is 0.930253.
Wirelength after legalization is 110155.
Legalization takes 0.42 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 917.
Replication placement takes 0.12 sec.

Wirelength after replication placement is 110155.
Phase 5.2 DP placement started.
Legalized cost 917.000000.
The detailed placement ends at 1th iteration.
DP placement takes 0.22 sec.

Wirelength after detailed placement is 110333.
Timing-driven detailed placement takes 0.34 sec.

I: Replicate Registers:b_out[3]/opit_0 CLMS_174_161(/FF1/FF) IOL_327_165(/OFF/FF) 
I: Replicate Registers:b_out[4]/opit_0 CLMS_174_161(/FF0/FF) IOL_327_170(/OFF/FF) 
I: Replicate Registers:b_out[5]/opit_0 CLMS_174_157(/FF0/FF) IOL_327_169(/OFF/FF) 
I: Replicate Registers:b_out[6]/opit_0 CLMA_174_148(/FF0/FF) IOL_327_137(/OFF/FF) 
I: Replicate Registers:b_out[7]/opit_0 CLMA_162_136(/FF0/FF) IOL_327_138(/OFF/FF) 
I: Replicate Registers:g_out[2]/opit_0 CLMS_174_137(/FF2/FF) IOL_327_109(/OFF/FF) 
I: Replicate Registers:g_out[3]/opit_0 CLMS_174_137(/FF0/FF) IOL_327_122(/OFF/FF) 
I: Replicate Registers:g_out[4]/opit_0 CLMS_174_137(/FF1/FF) IOL_327_121(/OFF/FF) 
I: Replicate Registers:g_out[5]/opit_0 CLMS_174_209(/FF2/FF) IOL_327_233(/OFF/FF) 
I: Replicate Registers:g_out[6]/opit_0 CLMS_174_209(/FF3/FF) IOL_327_234(/OFF/FF) 
I: Replicate Registers:g_out[7]/opit_0 CLMS_174_209(/FF1/FF) IOL_327_241(/OFF/FF) 
I: Replicate Registers:r_out[3]/opit_0 CLMS_174_209(/FF0/FF) IOL_327_230(/OFF/FF) 
I: Replicate Registers:r_out[4]/opit_0 CLMS_174_213(/FF0/FF) IOL_327_213(/OFF/FF) 
I: Replicate Registers:r_out[5]/opit_0 CLMS_174_221(/FF0/FF) IOL_327_238(/OFF/FF) 
I: Replicate Registers:r_out[6]/opit_0 CLMS_174_221(/FF1/FF) IOL_327_237(/OFF/FF) 
I: Replicate Registers:r_out[7]/opit_0 CLMA_194_220(/FF0/FF) IOL_327_273(/OFF/FF) 
Worst slack is 1691, TNS after placement is 0.
Placement done.
Total placement takes 11.98 sec.
Finished placement.

Routing started.
Building routing graph takes 0.62 sec.
Worst slack is 1691, TNS before global route is 0.
Processing design graph takes 0.47 sec.
Total memory for routing:
	125.684755 M.
Total nets for routing : 17210.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 32 nets, it takes 0.00 sec.
Unrouted nets 161 at the end of iteration 0.
Unrouted nets 130 at the end of iteration 1.
Unrouted nets 113 at the end of iteration 2.
Unrouted nets 80 at the end of iteration 3.
Unrouted nets 66 at the end of iteration 4.
Unrouted nets 46 at the end of iteration 5.
Unrouted nets 38 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 23 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 13 at the end of iteration 11.
Unrouted nets 10 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 8 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 5 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 5 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 0 at the end of iteration 62.
Global Routing step 2 processed 339 nets, it takes 1.19 sec.
Unrouted nets 178 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 42 at the end of iteration 2.
Unrouted nets 26 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 11 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 3 processed 409 nets, it takes 0.94 sec.
Global routing takes 2.14 sec.
Total 19150 subnets.
    forward max bucket size 34350 , backward 5773.
        Unrouted nets 12094 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.421875 sec.
    forward max bucket size 4412 , backward 2084.
        Unrouted nets 9112 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.390625 sec.
    forward max bucket size 6852 , backward 5549.
        Unrouted nets 6675 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.515625 sec.
    forward max bucket size 34402 , backward 5398.
        Unrouted nets 5374 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.828125 sec.
    forward max bucket size 4480 , backward 929.
        Unrouted nets 4365 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.375000 sec.
    forward max bucket size 1730 , backward 1090.
        Unrouted nets 3392 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.171875 sec.
    forward max bucket size 478 , backward 164.
        Unrouted nets 2546 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.125000 sec.
    forward max bucket size 4480 , backward 261.
        Unrouted nets 1880 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.125000 sec.
    forward max bucket size 171 , backward 164.
        Unrouted nets 1430 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.125000 sec.
    forward max bucket size 742 , backward 902.
        Unrouted nets 1057 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.156250 sec.
    forward max bucket size 91 , backward 76.
        Unrouted nets 768 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.093750 sec.
    forward max bucket size 188 , backward 244.
        Unrouted nets 604 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.078125 sec.
    forward max bucket size 54 , backward 81.
        Unrouted nets 435 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.109375 sec.
    forward max bucket size 126 , backward 136.
        Unrouted nets 347 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 43.
        Unrouted nets 266 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.062500 sec.
    forward max bucket size 34 , backward 78.
        Unrouted nets 201 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 36.
        Unrouted nets 172 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.046875 sec.
    forward max bucket size 57 , backward 41.
        Unrouted nets 140 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 40.
        Unrouted nets 106 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 44.
        Unrouted nets 68 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 20.
        Unrouted nets 58 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 26.
        Unrouted nets 36 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 1946 , backward 1298.
        Unrouted nets 24 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 1689 , backward 1156.
        Unrouted nets 25 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 43.
        Unrouted nets 21 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 17.
        Unrouted nets 13 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 17.
        Unrouted nets 11 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 15.
        Unrouted nets 12 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 19.
        Unrouted nets 16 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 19.
        Unrouted nets 17 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 19.
        Unrouted nets 11 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 8 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 9 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 10.
        Unrouted nets 8 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 6 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 9.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 5 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.062500 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.046875 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.062500 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 3 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.031250 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 14 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 19.
        Unrouted nets 17 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 23.
        Unrouted nets 14 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 22.
        Unrouted nets 13 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 23.
        Unrouted nets 11 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 9 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 13.
        Unrouted nets 8 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.046875 sec.
    forward max bucket size 18 , backward 11.
        Unrouted nets 8 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 30.
        Unrouted nets 8 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 12 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 2 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 2 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 4.
        Unrouted nets 0 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.015625 sec.
Detailed routing takes 114 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net nt_cmos2_pclk is routed by general path.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_9/gopclkbufg:CLK is routed by SRB.
I: Design net coms1_reg_config/clock_20k is routed by general path.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 11.95 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 0.03 sec.
Hold violation fix iter 0 takes 1.30 sec, total_step_forward 280022.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.05 sec, total_step_forward 40463.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 2 takes 0.08 sec, total_step_forward 39377.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 3 takes 0.06 sec, total_step_forward 39355.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 4 takes 0.05 sec, total_step_forward 44461.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 5 takes 0.03 sec, total_step_forward 44470.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.34 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.27 sec.
Used SRB routing arc is 133574.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 18.17 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1903     | 6450          | 30                 
|   FF                     | 6401     | 38700         | 17                 
|   LUT                    | 5660     | 25800         | 22                 
|   LUT-FF pairs           | 3646     | 25800         | 15                 
| Use of CLMS              | 1187     | 4250          | 28                 
|   FF                     | 4020     | 25500         | 16                 
|   LUT                    | 3481     | 17000         | 21                 
|   LUT-FF pairs           | 2209     | 17000         | 13                 
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 6        | 18            | 34                 
| Use of DRM               | 73.5     | 134           | 55                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 820      | 6672          | 13                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 113      | 296           | 39                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 78       | 161           | 49                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 113      | 400           | 29                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 14       | 30            | 47                 
|  USCM dataused           | 2        | 30            | 7                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_ddr_ov5640_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:26s
Action pnr: CPU time elapsed is 0h:0m:55s
Action pnr: Process CPU time elapsed is 0h:1m:14s
Current time: Sat Oct 28 20:06:48 2023
Action pnr: Peak memory pool usage is 1,561 MB
Action from compile to pnr: Total Real Time elapsed is 0h:3m:0s
Action from compile to pnr: Total CPU time elapsed is 0h:1m:26s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:1m:47s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 28 20:06:48 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock clk_25M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:13s
Action report_timing: CPU time elapsed is 0h:0m:8s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Sat Oct 28 20:07:02 2023
Action report_timing: Peak memory pool usage is 1,119 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:3m:13s
Action from compile to report_timing: Total CPU time elapsed is 0h:1m:34s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:1m:57s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 28 20:07:05 2023
Compiling architecture definition.
Analyzing project file 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/HDMI_DDR3_OV5640_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.359375 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/generate_bitstream/hdmi_ddr_ov5640_top.sbit"
Generate programming file takes 5.453125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:21s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Sat Oct 28 20:07:26 2023
Action gen_bit_stream: Peak memory pool usage is 814 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:34s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:42s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:2m:5s
Process "Generate Bitstream" done.
Process exit normally.
