#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr  1 14:00:53 2025
# Process ID: 284051
# Current directory: /home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1
# Command line: vivado -log caravel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source caravel.tcl
# Log file: /home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/caravel.vds
# Journal file: /home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 4170.484 MHz, CPU Physical cores: 16, Host memory: 11905 MB
#-----------------------------------------------------------
source caravel.tcl -notrace
Command: synth_design -top caravel -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 284069
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.746 ; gain = 400.660 ; free physical = 4253 ; free virtual = 8638
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'perform', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingAddition.v:59]
INFO: [Synth 8-11241] undeclared symbol 'qspi_enabled', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:340]
INFO: [Synth 8-11241] undeclared symbol 'uart_enabled', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:341]
INFO: [Synth 8-11241] undeclared symbol 'spi_enabled', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:342]
INFO: [Synth 8-11241] undeclared symbol 'debug_mode', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:343]
INFO: [Synth 8-11241] undeclared symbol 'ser_tx', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:347]
INFO: [Synth 8-11241] undeclared symbol 'ser_rx', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:348]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdi', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:350]
INFO: [Synth 8-11241] undeclared symbol 'spi_csb', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:351]
INFO: [Synth 8-11241] undeclared symbol 'spi_sck', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:352]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdo', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:353]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdoenb', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:354]
INFO: [Synth 8-11241] undeclared symbol 'debug_in', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:356]
INFO: [Synth 8-11241] undeclared symbol 'debug_out', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:357]
INFO: [Synth 8-11241] undeclared symbol 'debug_oeb', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:358]
INFO: [Synth 8-11241] undeclared symbol 'trap', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:374]
INFO: [Synth 8-11241] undeclared symbol 'porb_l', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:534]
INFO: [Synth 8-11241] undeclared symbol 'ext_reset', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:552]
INFO: [Synth 8-11241] undeclared symbol 'spi_pll_ena', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:616]
INFO: [Synth 8-11241] undeclared symbol 'spi_pll_dco_ena', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:617]
INFO: [Synth 8-11241] undeclared symbol 'ext_clk_sel', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:622]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:13]
INFO: [Synth 8-11241] undeclared symbol 'resetb', assumed default net type 'wire' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:117]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ser_rx_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:209]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ser_tx_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:210]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sdo_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:212]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sdi_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:213]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'csb_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:214]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sck_out' is not allowed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:215]
INFO: [Synth 8-6157] synthesizing module 'caravel' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
INFO: [Synth 8-6157] synthesizing module 'clk_fix' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-284051-archlinux/realtime/clk_fix_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_fix' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-284051-archlinux/realtime/clk_fix_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:92]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6157] synthesizing module 'chip_io_FPGA' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/chip_io_FPGA.v:10]
INFO: [Synth 8-6157] synthesizing module 'io_buf' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_buf__parameterized0' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf__parameterized0' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'chip_io_FPGA' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/chip_io_FPGA.v:10]
WARNING: [Synth 8-7071] port 'flash_csb_ieb_core' of module 'chip_io_FPGA' is unconnected for instance 'padframe' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:266]
WARNING: [Synth 8-7071] port 'flash_clk_ieb_core' of module 'chip_io_FPGA' is unconnected for instance 'padframe' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:266]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io_FPGA' has 45 connections declared, but only 43 given [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:266]
INFO: [Synth 8-6157] synthesizing module 'caravel_core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:45]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM256.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:7]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6208]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6208]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5354]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5354]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:4]
WARNING: [Synth 8-7071] port 'clk_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'clk_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'resetn_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'resetn_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_load_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_load_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_data_2_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_data_2_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_resetn_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_resetn_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_clock_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_clock_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'rstb_l_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'rstb_l_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'por_l_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'por_l_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'porb_h_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'porb_h_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7023] instance 'core' of module 'mgmt_core' has 74 connections declared, but only 56 given [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'mprj_logic_high' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_logic_high.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mprj_logic_high' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_logic_high.v:23]
INFO: [Synth 8-6157] synthesizing module 'mprj2_logic_high' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mprj2_logic_high' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect_hv' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect_hv' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'debug_regs' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/debug_regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debug_regs' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/debug_regs.v:2]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/TopLevel/TopLevel.v:15]
INFO: [Synth 8-6157] synthesizing module 'zipdma' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma.v:42]
INFO: [Synth 8-6157] synthesizing module 'zipdma_ctrl' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_ctrl.v:41]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter LGMEMLEN bound to: 10 - type: integer 
	Parameter LGDMALENGTH bound to: 32 - type: integer 
	Parameter OPT_LOWPOWER bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_ctrl' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_ctrl.v:41]
INFO: [Synth 8-6157] synthesizing module 'zipdma_fsm' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_fsm.v:45]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter LGDMALENGTH bound to: 32 - type: integer 
	Parameter LGSUBLENGTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_fsm' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_fsm.v:45]
INFO: [Synth 8-6157] synthesizing module 'zipdma_mm2s' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_mm2s.v:42]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter LGLENGTH bound to: 10 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter OPT_LOWPOWER bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_mm2s' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_mm2s.v:42]
INFO: [Synth 8-6157] synthesizing module 'zipdma_rxgears' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_rxgears.v:43]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_rxgears' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_rxgears.v:43]
INFO: [Synth 8-6157] synthesizing module 'sfifo' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/sfifo.v:27]
	Parameter BW bound to: 36 - type: integer 
	Parameter LGFLEN bound to: 8 - type: integer 
	Parameter OPT_ASYNC_READ bound to: 1'b1 
	Parameter OPT_WRITE_ON_FULL bound to: 1'b0 
	Parameter OPT_READ_ON_EMPTY bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sfifo' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/sfifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'zipdma_txgears' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_txgears.v:42]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_txgears' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_txgears.v:42]
INFO: [Synth 8-6157] synthesizing module 'zipdma_s2mm' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_s2mm.v:44]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter LGPIPE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_s2mm' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_s2mm.v:44]
INFO: [Synth 8-6157] synthesizing module 'wbarbiter' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/wbarbiter.v:64]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter OPT_ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wbarbiter' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/wbarbiter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'zipdma' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma.v:42]
INFO: [Synth 8-6157] synthesizing module 'memory_intf' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/Memory/memory_intf.v:23]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-284051-archlinux/realtime/bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-284051-archlinux/realtime/bram_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'WB3_Interface' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/WB3_Interface.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB3_Interface' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/WB3_Interface.v:19]
INFO: [Synth 8-6157] synthesizing module 'WB4_Interface' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/WB4_Interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB4_Interface' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/WB4_Interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory_Arbiter' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/Memory_Arbiter.v:13]
	Parameter WAIT_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Memory_Arbiter' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/Memory_Arbiter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'memory_intf' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/Memory/memory_intf.v:23]
INFO: [Synth 8-6157] synthesizing module 'sdspi' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/sdspi.v:44]
INFO: [Synth 8-6157] synthesizing module 'llsdspi' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/llsdspi.v:92]
	Parameter SPDBITS bound to: 8 - type: integer 
	Parameter STARTUP_CLOCKS bound to: 0 - type: integer 
	Parameter POWERUP_IDLE bound to: 0 - type: integer 
	Parameter OPT_SPI_ARBITRATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'llsdspi' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/llsdspi.v:92]
INFO: [Synth 8-6157] synthesizing module 'spicmd' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spicmd.v:41]
INFO: [Synth 8-6155] done synthesizing module 'spicmd' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spicmd.v:41]
INFO: [Synth 8-6157] synthesizing module 'spirxdata' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spirxdata.v:43]
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spirxdata' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spirxdata.v:43]
INFO: [Synth 8-6157] synthesizing module 'spitxdata' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spitxdata.v:41]
	Parameter RDDELAY bound to: 2 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spitxdata' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/spitxdata.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sdspi' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/SD_Card_Interface_Module/sdspi.v:44]
INFO: [Synth 8-6157] synthesizing module 'LUT_Module' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:13]
INFO: [Synth 8-6157] synthesizing module 'Parallel_Memory_Unit' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Parallel_Memory_Unit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Memory_Unit' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Parallel_Memory_Unit.v:14]
INFO: [Synth 8-6157] synthesizing module 'Indexing_Unit' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Indexing_Unit.v:13]
INFO: [Synth 8-6157] synthesizing module 'FloatingCompare' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingCompare.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FloatingCompare' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingCompare.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Indexing_Unit' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Indexing_Unit.v:13]
INFO: [Synth 8-6157] synthesizing module 'Memory_Unit' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Memory_Unit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Unit' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Memory_Unit.v:14]
INFO: [Synth 8-6157] synthesizing module 'LUT_MAC_Module' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_MAC_Module.v:13]
INFO: [Synth 8-6157] synthesizing module 'FloatingMultiplication' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingMultiplication.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FloatingMultiplication' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingMultiplication.v:4]
INFO: [Synth 8-6157] synthesizing module 'FloatingAddition' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingAddition.v:4]
INFO: [Synth 8-6157] synthesizing module 'Priority_Encoder' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Priority_Encoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Priority_Encoder' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/Priority_Encoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'FloatingAddition' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/FloatingAddition.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LUT_MAC_Module' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_MAC_Module.v:13]
WARNING: [Synth 8-7071] port 'b3_int_select' of module 'WB3_Interface' is unconnected for instance 'wb3_intf' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:298]
WARNING: [Synth 8-7023] instance 'wb3_intf' of module 'WB3_Interface' has 17 connections declared, but only 16 given [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:298]
WARNING: [Synth 8-7071] port 'b4_int_select' of module 'WB4_Interface' is unconnected for instance 'wb4_intf' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:319]
WARNING: [Synth 8-7023] instance 'wb4_intf' of module 'WB4_Interface' has 18 connections declared, but only 17 given [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:319]
INFO: [Synth 8-6157] synthesizing module 'LUT_Arbiter' [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/LUT_Arbiter.v:13]
INFO: [Synth 8-226] default block is never used [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/LUT_Arbiter.v:122]
INFO: [Synth 8-226] default block is never used [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/LUT_Arbiter.v:157]
INFO: [Synth 8-6155] done synthesizing module 'LUT_Arbiter' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/new/LUT_Arbiter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LUT_Module' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/TopLevel/TopLevel.v:15]
INFO: [Synth 8-6155] done synthesizing module 'user_project_wrapper' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'caravel_clocking' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:23]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'even' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:177]
INFO: [Synth 8-6155] done synthesizing module 'even' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:177]
INFO: [Synth 8-6157] synthesizing module 'odd' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:68]
INFO: [Synth 8-6155] done synthesizing module 'odd' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'caravel_clocking' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'FPGA_POR' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/FPGA_POR.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_POR' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/FPGA_POR.v:2]
INFO: [Synth 8-6157] synthesizing module 'housekeeping' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:662]
INFO: [Synth 8-6157] synthesizing module 'housekeeping_spi' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping_spi.v:81]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping_spi' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping_spi.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:63]
INFO: [Synth 8-6157] synthesizing module 'mprj_io_buffer' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:16]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_in' has an internal driver [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:41]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_oeb' has an internal driver [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:42]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_out' has an internal driver [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:43]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io_buffer' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b0010000000011 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block__parameterized0' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b1100000001001 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block__parameterized0' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_control_block' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:59]
INFO: [Synth 8-6157] synthesizing module 'gpio_logic_high' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_logic_high.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio_logic_high' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_logic_high.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio_control_block' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:59]
INFO: [Synth 8-6157] synthesizing module 'user_id_programming' [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/user_id_programming.v:28]
	Parameter USER_PROJECT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'user_id_programming' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/user_id_programming.v:28]
INFO: [Synth 8-6155] done synthesizing module 'caravel_core' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:45]
INFO: [Synth 8-6155] done synthesizing module 'caravel' (0#1) [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6482]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6484]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6485]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6489]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6076]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6077]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6078]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6079]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6080]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6081]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6085]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6099]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6107]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6110]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6113]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6115]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5397]
WARNING: [Synth 8-3848] Net io_cpu_writesPending in module/entity DataCache does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5403]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2968]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3075]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3076]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3077]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4670]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4672]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4683]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4684]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4694]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3294]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3299]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2421]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2420]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2419]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2424]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5270]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:5274]
WARNING: [Synth 8-7137] Register IBusCachedPlugin_fetchPc_pcReg_reg in module VexRiscv has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3053]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:74]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:612]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:640]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:88]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:89]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:90]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:91]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:92]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:93]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:94]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:95]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:96]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:625]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7620]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7621]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7629]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7653]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7657]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_edge_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7661]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7662]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7670]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7694]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7698]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_edge_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7702]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7703]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7711]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7735]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7739]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_edge_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7743]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_status_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7744]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_enable_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7752]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_in_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7776]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_mode_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7780]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_edge_re_reg was removed.  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7784]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2187]
WARNING: [Synth 8-3936] Found unconnected internal register 'next_tlen_reg' and it is trimmed from '32' to '11' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/DMA_Module/zipdma_ctrl.v:198]
WARNING: [Synth 8-3848] Net wb4_err_o in module/entity memory_intf does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/Memory/memory_intf.v:47]
WARNING: [Synth 8-3848] Net wb4_err_o in module/entity LUT_Module does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/LUT_Module/LUT_Module.v:44]
WARNING: [Synth 8-3848] Net syn_stall_4 in module/entity TopLevel does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/TopLevel/TopLevel.v:211]
WARNING: [Synth 8-3848] Net syn_ack_4 in module/entity TopLevel does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/TopLevel/TopLevel.v:210]
WARNING: [Synth 8-3848] Net syn_dat_4 in module/entity TopLevel does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/imports/TopLevel/TopLevel.v:212]
WARNING: [Synth 8-3848] Net wbs_dat_o_user in module/entity user_project_wrapper does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v:115]
WARNING: [Synth 8-7137] Register ext_clk_syncd_pre_reg in module caravel_clocking has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:69]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module housekeeping has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:690]
WARNING: [Synth 8-3848] Net mgmt_gpio_in_buf in module/entity mprj_io_buffer does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:22]
WARNING: [Synth 8-3848] Net mgmt_gpio_oeb_buf in module/entity mprj_io_buffer does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:24]
WARNING: [Synth 8-3848] Net mgmt_gpio_out_buf in module/entity mprj_io_buffer does not have driver. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:26]
WARNING: [Synth 8-7137] Register mgmt_ena_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:193]
WARNING: [Synth 8-7137] Register gpio_holdover_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:194]
WARNING: [Synth 8-7137] Register gpio_slow_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:195]
WARNING: [Synth 8-7137] Register gpio_vtrip_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:196]
WARNING: [Synth 8-7137] Register gpio_ib_mode_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:197]
WARNING: [Synth 8-7137] Register gpio_inenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:198]
WARNING: [Synth 8-7137] Register gpio_outenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:199]
WARNING: [Synth 8-7137] Register gpio_dm_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:200]
WARNING: [Synth 8-7137] Register gpio_ana_en_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:201]
WARNING: [Synth 8-7137] Register gpio_ana_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:202]
WARNING: [Synth 8-7137] Register gpio_ana_pol_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:203]
WARNING: [Synth 8-7129] Port N[0] in module even is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb4_err_o in module LUT_Module is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_grant in module llsdspi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cyc in module sdspi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb4_err_o in module memory_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_reset in module wbarbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[31] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[30] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[29] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[28] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[27] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[26] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[25] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[24] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[23] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[22] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[21] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[20] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[19] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[18] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[17] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[16] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[15] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[14] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[13] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[12] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[11] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[10] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[9] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[8] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[7] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[6] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[5] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[4] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[3] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[2] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[1] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wr_data[0] in module zipdma_s2mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_READY in module zipdma_mm2s is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cyc in module zipdma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[127] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[126] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[125] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[124] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[123] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[122] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[121] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[120] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[119] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[118] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[117] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[116] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[115] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[114] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[113] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[112] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[111] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[110] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[109] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[108] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[107] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[106] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[105] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[104] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[103] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[102] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[101] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[100] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[99] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[98] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[97] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[96] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[95] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[94] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[93] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[92] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[91] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[90] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[89] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[88] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[87] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[86] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[85] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[84] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[83] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[82] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[81] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[80] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[79] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[78] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[77] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[76] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[75] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[74] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[73] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[72] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[71] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[70] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[69] in module TopLevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_in[68] in module TopLevel is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2261.254 ; gain = 620.168 ; free physical = 4016 ; free virtual = 8405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.160 ; gain = 629.074 ; free physical = 4014 ; free virtual = 8402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.160 ; gain = 629.074 ; free physical = 4014 ; free virtual = 8402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2273.129 ; gain = 0.000 ; free physical = 4013 ; free virtual = 8401
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/clk_fix/clk_fix/clk_fix_in_context.xdc] for cell 'clk_fix'
Finished Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/clk_fix/clk_fix/clk_fix_in_context.xdc] for cell 'clk_fix'
Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'chip_core/mprj/TopLevel/Mem/bram_wb'
Finished Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/24-25_npu/NPU_Userspace/NPU_Userspace.srcs/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'chip_core/mprj/TopLevel/Mem/bram_wb'
Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc]
WARNING: [Constraints 18-619] A clock with name 'clock100' already exists, overwriting the previous clock with the same name. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:1]
WARNING: [Vivado 12-661] port or pin 'clk_fix/inst/mmcm_adv_inst/CLKOUT0' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:3]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:6]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:7]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:10]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:11]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:13]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:14]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:16]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:17]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:19]
WARNING: [Vivado 12-646] clock 'clock12' not found. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'mprj_io_IOBUF[4]_inst/O'. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc:22]
Finished Parsing XDC File [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/caravel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/new/CARVEL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/caravel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/caravel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.941 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2402.977 ; gain = 0.000 ; free physical = 3967 ; free virtual = 8358
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2402.977 ; gain = 761.891 ; free physical = 3974 ; free virtual = 8365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2402.977 ; gain = 761.891 ; free physical = 3974 ; free virtual = 8365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock100. (constraint file  /home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/clk_fix/clk_fix/clk_fix_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock100. (constraint file  /home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/clk_fix/clk_fix/clk_fix_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_fix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for chip_core/mprj/TopLevel/Mem/bram_wb. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2402.977 ; gain = 761.891 ; free physical = 3974 ; free virtual = 8365
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2656]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2515]
INFO: [Synth 8-802] inferred FSM for state register 'IBusCachedPlugin_injector_port_state_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:8403]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:8420]
INFO: [Synth 8-802] inferred FSM for state register 'litespiphy_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'grant_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WB3_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WB4_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Memory_Arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'LUT_Arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IBusCachedPlugin_injector_port_state_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                              001 |                               00
               WRITE_ACK |                              010 |                               10
                READ_ACK |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'WB3_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
                READ_ACK |                               01 |                               01
               WRITE_ACK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'WB4_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    FREE |                               00 |                               00
              PROCESSING |                               01 |                               01
                     ACK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Memory_Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    FREE |                             0001 |                               00
              PROCESSING |                             0010 |                               01
               WAIT_READ |                             0100 |                               10
                    READ |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'LUT_Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
                 iSTATE2 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.977 ; gain = 761.891 ; free physical = 3983 ; free virtual = 8378
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_2'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_3'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_4'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_5'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_7'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_8'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_9'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_10'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_11'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_12'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_13'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_14'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_15'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_16'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_17'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_18'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_19'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_20'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_21'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_22'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_23'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_24'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_25'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_26'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_27'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_28'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_29'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_30'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_31'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_32'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_33'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_34'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_35'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_36'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_37'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_1' (gpio_defaults_block__parameterized0) to 'chip_core/gpio_defaults_block_6'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   52 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 8     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 4     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 17    
	   2 Input    3 Bit       Adders := 24    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 55    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               38 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 389   
	               30 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 78    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 78    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 1075  
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	               4K Bit	(128 X 32 bit)          RAMs := 3     
	               2K Bit	(128 X 22 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
+---Muxes : 
	  13 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 8     
	   3 Input   40 Bit        Muxes := 1     
	   6 Input   38 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  97 Input   38 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 6     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 179   
	  13 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 5     
	   5 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 8     
	   9 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  98 Input   26 Bit        Muxes := 1     
	  26 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 7     
	  97 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 2     
	  98 Input   13 Bit        Muxes := 38    
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 59    
	   4 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 14    
	   5 Input    7 Bit        Muxes := 1     
	 113 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	  33 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 11    
	  26 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 39    
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 133   
	   4 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	  97 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 48    
	   4 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1903  
	   3 Input    1 Bit        Muxes := 313   
	  33 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 52    
	   7 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 9     
	  97 Input    1 Bit        Muxes := 10    
	  98 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP multiplier/Product, operation Mode is: A*B.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: Generating DSP multiplier/Product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2518]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:2374]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-3971] The signal "chip_corei_5/\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:58 ; elapsed = 00:06:02 . Memory (MB): peak = 2541.926 ; gain = 900.840 ; free physical = 3509 ; free virtual = 7959
---------------------------------------------------------------------------------
 Sort Area is LUT_Module__GB1 multiplier/Product_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is LUT_Module__GB1 multiplier/Product_0 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is caravel_core__GC0 memory_to_writeBack_MUL_HH_reg_8 : 0 0 : 2328 2328 : Used 1 time 0
 Sort Area is caravel_core__GC0 execute_to_memory_MUL_HL_reg_5 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is caravel_core__GC0 execute_to_memory_MUL_LH_reg_7 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is caravel_core__GC0 execute_to_memory_MUL_LL_reg_3 : 0 0 : 1978 1978 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|housekeeping | spiaddr    | 1024x7        | LUT            | 
|housekeeping | spiaddr0   | 1024x7        | LUT            | 
|housekeeping | spiaddr1   | 1024x7        | LUT            | 
|housekeeping | spiaddr2   | 1024x7        | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|caravel                                                 | SD/fifo_b_reg           | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|caravel                                                 | SD/fifo_a_reg           | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /RAM256                          | RAM_reg                 | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /RAM128                          | RAM_reg                 | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|chip_corei_5/\soc/core /VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------+-----------+----------------------+--------------+
|Module Name             | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-----------------+-----------+----------------------+--------------+
|TopLeveli_3/DMA         | u_sfifo/mem_reg | Implied   | 256 x 36             | RAM64M x 48  | 
|chip_corei_5/\soc/core  | storage_1_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|chip_corei_5/\soc/core  | storage_reg     | Implied   | 16 x 8               | RAM32M x 2   | 
+------------------------+-----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FloatingMultiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FloatingMultiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv               | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clock100'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:03 ; elapsed = 00:06:07 . Memory (MB): peak = 2541.926 ; gain = 900.840 ; free physical = 3584 ; free virtual = 8046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:13 ; elapsed = 00:09:20 . Memory (MB): peak = 5985.121 ; gain = 4344.035 ; free physical = 346 ; free virtual = 4780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|caravel                                                 | SD/fifo_b_reg           | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|caravel                                                 | SD/fifo_a_reg           | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /RAM256                          | RAM_reg                 | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /RAM128                          | RAM_reg                 | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|chip_corei_5/\soc/core /VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_corei_5/\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------+-----------------+-----------+----------------------+--------------+
|Module Name             | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-----------------+-----------+----------------------+--------------+
|chip_corei_5/\soc/core  | storage_1_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|chip_corei_5/\soc/core  | storage_reg     | Implied   | 16 x 8               | RAM32M x 2   | 
|TopLeveli_3/DMA         | u_sfifo/mem_reg | Implied   | 256 x 36             | RAM64M x 48  | 
+------------------------+-----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Inferred a: "set_disable_timing -from a -to z i_15998(tricell)"
Inferred a: "set_disable_timing -from a -to z i_16000(tricell)"
Inferred a: "set_disable_timing -from a -to z i_15999(tricell)"
INFO: [Synth 8-7052] The timing for the instance chip_core/mprj/TopLevel/SD/fifo_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/mprj/TopLevel/SD/fifo_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:52 ; elapsed = 00:10:00 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 177 ; free virtual = 4287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'flash_io1' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:56 ; elapsed = 00:10:04 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 181 ; free virtual = 4292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:56 ; elapsed = 00:10:04 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 181 ; free virtual = 4292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:58 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:58 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:59 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:59 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|caravel     | chip_core/por_fpga/reset_reg                             | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|caravel     | chip_core/gpio_control_in_1[10]/shift_register_reg[10]   | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|caravel     | chip_core/gpio_control_in_1a[5]/shift_register_reg[10]   | 9      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|caravel     | chip_core/gpio_control_bidir_1[1]/shift_register_reg[10] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|caravel     | chip_core/gpio_control_bidir_2[2]/shift_register_reg[10] | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|caravel     | chip_core/gpio_control_in_2[15]/shift_register_reg[10]   | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FloatingMultiplication | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FloatingMultiplication | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VexRiscv               | ((A*B)')'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv               | (A*B)'       | 16     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv               | (A*B)'       | 30     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv               | (A*B)'       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_fix       |         1|
|2     |bram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |bram      |     1|
|2     |clk_fix   |     1|
|3     |BUFG      |     4|
|4     |CARRY4    |   480|
|5     |DSP48E1   |     6|
|8     |LUT1      |   473|
|9     |LUT2      |   870|
|10    |LUT3      |  1558|
|11    |LUT4      |  1340|
|12    |LUT5      |  2581|
|13    |LUT6      |  7103|
|14    |MUXF7     |   536|
|15    |MUXF8     |    77|
|16    |RAM32M    |     4|
|17    |RAM64M    |    48|
|18    |RAMB18E1  |    12|
|21    |RAMB36E1  |     1|
|22    |SRL16E    |    39|
|23    |STARTUPE2 |     1|
|24    |FDCE      |  1020|
|25    |FDPE      |   277|
|26    |FDRE      | 12799|
|27    |FDSE      |   379|
|28    |IBUF      |     2|
|29    |IOBUF     |    40|
|30    |OBUF      |     8|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:59 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.121 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:54 ; elapsed = 00:10:03 . Memory (MB): peak = 6398.121 ; gain = 4624.219 ; free physical = 191 ; free virtual = 4302
Synthesis Optimization Complete : Time (s): cpu = 00:09:59 ; elapsed = 00:10:07 . Memory (MB): peak = 6398.129 ; gain = 4757.035 ; free physical = 191 ; free virtual = 4302
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6398.129 ; gain = 0.000 ; free physical = 475 ; free virtual = 4586
INFO: [Netlist 29-17] Analyzing 1205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6430.137 ; gain = 0.000 ; free physical = 477 ; free virtual = 4589
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 48 instances

Synth Design complete | Checksum: 92cfdf5c
INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 299 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:06 ; elapsed = 00:10:12 . Memory (MB): peak = 6430.172 ; gain = 5109.125 ; free physical = 481 ; free virtual = 4593
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6110.282; main = 5758.365; forked = 410.448
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 7382.246; main = 6430.141; forked = 984.121
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6454.148 ; gain = 0.000 ; free physical = 480 ; free virtual = 4593
INFO: [Common 17-1381] The checkpoint '/home/beandog/senior-design/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/caravel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file caravel_utilization_synth.rpt -pb caravel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 14:11:13 2025...
