$date
	Sat Oct 22 21:43:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#463592
b10100 !
1"
#463594
b10100 &
b10100 %
1$
#463595
0"
#463598
b1010 &
b1010 %
#463602
b101 &
b101 %
#463606
b10000 &
b10000 %
#463610
b1000 &
b1000 %
#463614
b100 &
b100 %
#463618
b10 &
b10 %
#463622
b1 &
1#
b1 %
#463626
b0 &
b0 %
0#
0$
#1402419
b11110 !
1"
#1402422
b11110 &
b11110 %
1$
#1402423
0"
#1402426
b1111 &
b1111 %
#1402430
b101110 &
b101110 %
#1402434
b10111 &
b10111 %
#1402438
b1000110 &
b1000110 %
#1402442
b100011 &
b100011 %
#1402446
b1101010 &
b1101010 %
#1402450
b110101 &
b110101 %
#1402454
b10100000 &
b10100000 %
#1402458
b1010000 &
b1010000 %
#1402462
b101000 &
b101000 %
#1402466
b10100 &
b10100 %
#1402470
b1010 &
b1010 %
#1402474
b101 &
b101 %
#1402478
b10000 &
b10000 %
#1402482
b1000 &
b1000 %
#1402486
b100 &
b100 %
#1402490
b10 &
b10 %
#1402494
b1 &
1#
b1 %
#1402498
b0 &
b0 %
0#
0$
#2417053
b111 !
1"
#2417054
b111 &
b111 %
1$
#2417055
0"
#2417058
b10110 &
b10110 %
#2417062
b1011 &
b1011 %
#2417066
b100010 &
b100010 %
#2417070
b10001 &
b10001 %
#2417074
b110100 &
b110100 %
#2417078
b11010 &
b11010 %
#2417082
b1101 &
b1101 %
#2417086
b101000 &
b101000 %
#2417090
b10100 &
b10100 %
#2417094
b1010 &
b1010 %
#2417098
b101 &
b101 %
#2417102
b10000 &
b10000 %
#2417106
b1000 &
b1000 %
#2417110
b100 &
b100 %
#2417114
b10 &
b10 %
#2417118
b1 &
1#
b1 %
#2417122
b0 &
b0 %
0#
0$
#4500012
