// Seed: 1784733458
macromodule module_0 (
    input supply0 id_0
    , id_22,
    output supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    output uwire id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri0 id_19,
    output supply0 id_20
);
  logic id_23;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd45
) (
    output tri0 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input tri _id_5,
    input wor id_6
);
  wire id_8;
  logic [7:0] id_9;
  assign id_9[id_5] = id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2,
      id_6,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4
  );
endmodule
