<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 1991-2005 Altera Corporation<br>
-- Your use of Altera Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Altera Program License <br>
-- Subscription Agreement, Altera MegaCore Function License <br>
-- Agreement, or other applicable license agreement, including, <br>
-- without limitation, that your use is for the sole purpose of <br>
-- programming logic devices manufactured by Altera and sold by <br>
-- Altera or its authorized distributors.  Please refer to the <br>
-- applicable agreement for further details.<br>
<P> --C1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[31]_lut_out">C1_SHIFTOUT[31]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[15]">C1_R_IN[15]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A>);
<P><A NAME="C1_SHIFTOUT[31]">C1_SHIFTOUT[31]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[31]_lut_out">C1_SHIFTOUT[31]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_COUNT[2] is PCM3006:inst6|COUNT[2]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[2]_lut_out">C1_COUNT[2]_lut_out</A> = <A HREF="#C1L5">C1L5</A>;
<P><A NAME="C1_COUNT[2]">C1_COUNT[2]</A> = DFFEAS(<A HREF="#C1_COUNT[2]_lut_out">C1_COUNT[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT
<P> --operation mode is normal

<P><A NAME="C1_LRCOUT_INT_lut_out">C1_LRCOUT_INT_lut_out</A> = <A HREF="#C1L9">C1L9</A>;
<P><A NAME="C1_LRCOUT_INT">C1_LRCOUT_INT</A> = DFFEAS(<A HREF="#C1_LRCOUT_INT_lut_out">C1_LRCOUT_INT_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --A1L7 is altera_internal_jtag~TDO
<P><A NAME="A1L7">A1L7</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --A1L8 is altera_internal_jtag~TMSUTAP
<P><A NAME="A1L8">A1L8</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --A1L6 is altera_internal_jtag~TCKUTAP
<P><A NAME="A1L6">A1L6</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --altera_internal_jtag is altera_internal_jtag
<P><A NAME="altera_internal_jtag">altera_internal_jtag</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);


<P> --C1_R_IN[15] is PCM3006:inst6|R_IN[15]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[15]_lut_out">C1_R_IN[15]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[15]">B1_SAMPLE_OUT[15]</A>;
<P><A NAME="C1_R_IN[15]">C1_R_IN[15]</A> = DFFEAS(<A HREF="#C1_R_IN[15]_lut_out">C1_R_IN[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[30]_lut_out">C1_SHIFTOUT[30]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[14]">C1_R_IN[14]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A>);
<P><A NAME="C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[30]_lut_out">C1_SHIFTOUT[30]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1L1 is PCM3006:inst6|add~124
<P> --operation mode is arithmetic

<P><A NAME="C1L1">C1L1</A> = !<A HREF="#C1_COUNT[0]">C1_COUNT[0]</A>;

<P> --C1L2 is PCM3006:inst6|add~126
<P> --operation mode is arithmetic

<P><A NAME="C1L2">C1L2</A> = CARRY(<A HREF="#C1_COUNT[0]">C1_COUNT[0]</A>);


<P> --C1L3 is PCM3006:inst6|add~129
<P> --operation mode is arithmetic

<P><A NAME="C1L3_carry_eqn">C1L3_carry_eqn</A> = <A HREF="#C1L2">C1L2</A>;
<P><A NAME="C1L3">C1L3</A> = <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A> $ (<A HREF="#C1L3_carry_eqn">C1L3_carry_eqn</A>);

<P> --C1L4 is PCM3006:inst6|add~131
<P> --operation mode is arithmetic

<P><A NAME="C1L4">C1L4</A> = CARRY(!<A HREF="#C1L2">C1L2</A> # !<A HREF="#C1_COUNT[1]">C1_COUNT[1]</A>);


<P> --C1L5 is PCM3006:inst6|add~134
<P> --operation mode is arithmetic

<P><A NAME="C1L5_carry_eqn">C1L5_carry_eqn</A> = <A HREF="#C1L4">C1L4</A>;
<P><A NAME="C1L5">C1L5</A> = <A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> $ (!<A HREF="#C1L5_carry_eqn">C1L5_carry_eqn</A>);

<P> --C1L6 is PCM3006:inst6|add~136
<P> --operation mode is arithmetic

<P><A NAME="C1L6">C1L6</A> = CARRY(<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> & (!<A HREF="#C1L4">C1L4</A>));


<P> --C1L7 is PCM3006:inst6|add~139
<P> --operation mode is arithmetic

<P><A NAME="C1L7_carry_eqn">C1L7_carry_eqn</A> = <A HREF="#C1L6">C1L6</A>;
<P><A NAME="C1L7">C1L7</A> = <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A> $ (<A HREF="#C1L7_carry_eqn">C1L7_carry_eqn</A>);

<P> --C1L8 is PCM3006:inst6|add~141
<P> --operation mode is arithmetic

<P><A NAME="C1L8">C1L8</A> = CARRY(!<A HREF="#C1L6">C1L6</A> # !<A HREF="#C1_COUNT[3]">C1_COUNT[3]</A>);


<P> --A1L20 is rtl~227
<P> --operation mode is normal

<P><A NAME="A1L20">A1L20</A> = !<A HREF="#C1L1">C1L1</A> & !<A HREF="#C1L3">C1L3</A> & !<A HREF="#C1L5">C1L5</A> & !<A HREF="#C1L7">C1L7</A>;


<P> --C1L9 is PCM3006:inst6|add~144
<P> --operation mode is normal

<P><A NAME="C1L9_carry_eqn">C1L9_carry_eqn</A> = <A HREF="#C1L15">C1L15</A>;
<P><A NAME="C1L9">C1L9</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> $ (<A HREF="#C1L9_carry_eqn">C1L9_carry_eqn</A>);


<P> --C1L10 is PCM3006:inst6|add~149
<P> --operation mode is arithmetic

<P><A NAME="C1L10_carry_eqn">C1L10_carry_eqn</A> = <A HREF="#C1L8">C1L8</A>;
<P><A NAME="C1L10">C1L10</A> = <A HREF="#C1_COUNT[4]">C1_COUNT[4]</A> $ (!<A HREF="#C1L10_carry_eqn">C1L10_carry_eqn</A>);

<P> --C1L11 is PCM3006:inst6|add~151
<P> --operation mode is arithmetic

<P><A NAME="C1L11">C1L11</A> = CARRY(<A HREF="#C1_COUNT[4]">C1_COUNT[4]</A> & (!<A HREF="#C1L8">C1L8</A>));


<P> --C1L12 is PCM3006:inst6|add~154
<P> --operation mode is arithmetic

<P><A NAME="C1L12_carry_eqn">C1L12_carry_eqn</A> = <A HREF="#C1L11">C1L11</A>;
<P><A NAME="C1L12">C1L12</A> = <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A> $ (<A HREF="#C1L12_carry_eqn">C1L12_carry_eqn</A>);

<P> --C1L13 is PCM3006:inst6|add~156
<P> --operation mode is arithmetic

<P><A NAME="C1L13">C1L13</A> = CARRY(!<A HREF="#C1L11">C1L11</A> # !<A HREF="#C1_COUNT[5]">C1_COUNT[5]</A>);


<P> --C1L14 is PCM3006:inst6|add~159
<P> --operation mode is arithmetic

<P><A NAME="C1L14_carry_eqn">C1L14_carry_eqn</A> = <A HREF="#C1L13">C1L13</A>;
<P><A NAME="C1L14">C1L14</A> = <A HREF="#C1_COUNT[6]">C1_COUNT[6]</A> $ (!<A HREF="#C1L14_carry_eqn">C1L14_carry_eqn</A>);

<P> --C1L15 is PCM3006:inst6|add~161
<P> --operation mode is arithmetic

<P><A NAME="C1L15">C1L15</A> = CARRY(<A HREF="#C1_COUNT[6]">C1_COUNT[6]</A> & (!<A HREF="#C1L13">C1L13</A>));


<P> --A1L21 is rtl~228
<P> --operation mode is normal

<P><A NAME="A1L21">A1L21</A> = <A HREF="#C1L9">C1L9</A> & !<A HREF="#C1L10">C1L10</A> & !<A HREF="#C1L12">C1L12</A> & !<A HREF="#C1L14">C1L14</A>;


<P> --C1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK
<P> --operation mode is normal

<P><A NAME="C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A> = <A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> & (!<A HREF="#C1L5">C1L5</A>);


<P> --D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo
<P> --operation mode is normal

<P><A NAME="D1_hub_tdo">D1_hub_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L11">D1L11</A>, <A HREF="#D1L14">D1L14</A>, <A HREF="#D1L16">D1L16</A>, <A HREF="#D1L17">D1L17</A>, !<A HREF="#AB1_state[8]">AB1_state[8]</A>);


<P> --B1_SAMPLE_OUT[15] is FIR_core:inst|SAMPLE_OUT[15]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[15]_lut_out">B1_SAMPLE_OUT[15]_lut_out</A> = <A HREF="#B1_ACCU[31]">B1_ACCU[31]</A>;
<P><A NAME="B1_SAMPLE_OUT[15]">B1_SAMPLE_OUT[15]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[15]_lut_out">B1_SAMPLE_OUT[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --B1_READY is FIR_core:inst|READY
<P> --operation mode is normal

<P><A NAME="B1_READY_lut_out">B1_READY_lut_out</A> = !<A HREF="#B1L111">B1L111</A> & (<A HREF="#B1_READY">B1_READY</A> # <A HREF="#B1_LAST">B1_LAST</A> & !<A HREF="#A1L24">A1L24</A>);
<P><A NAME="B1_READY">B1_READY</A> = DFFEAS(<A HREF="#B1_READY_lut_out">B1_READY_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , , );


<P> --C1_R_IN[14] is PCM3006:inst6|R_IN[14]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[14]_lut_out">C1_R_IN[14]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[14]">B1_SAMPLE_OUT[14]</A>;
<P><A NAME="C1_R_IN[14]">C1_R_IN[14]</A> = DFFEAS(<A HREF="#C1_R_IN[14]_lut_out">C1_R_IN[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[29]_lut_out">C1_SHIFTOUT[29]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[13]">C1_R_IN[13]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A>);
<P><A NAME="C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[29]_lut_out">C1_SHIFTOUT[29]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_COUNT[0] is PCM3006:inst6|COUNT[0]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[0]_lut_out">C1_COUNT[0]_lut_out</A> = <A HREF="#C1L1">C1L1</A>;
<P><A NAME="C1_COUNT[0]">C1_COUNT[0]</A> = DFFEAS(<A HREF="#C1_COUNT[0]_lut_out">C1_COUNT[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_COUNT[1] is PCM3006:inst6|COUNT[1]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[1]_lut_out">C1_COUNT[1]_lut_out</A> = <A HREF="#C1L3">C1L3</A>;
<P><A NAME="C1_COUNT[1]">C1_COUNT[1]</A> = DFFEAS(<A HREF="#C1_COUNT[1]_lut_out">C1_COUNT[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_COUNT[3] is PCM3006:inst6|COUNT[3]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[3]_lut_out">C1_COUNT[3]_lut_out</A> = <A HREF="#C1L7">C1L7</A>;
<P><A NAME="C1_COUNT[3]">C1_COUNT[3]</A> = DFFEAS(<A HREF="#C1_COUNT[3]_lut_out">C1_COUNT[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_COUNT[4] is PCM3006:inst6|COUNT[4]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[4]_lut_out">C1_COUNT[4]_lut_out</A> = <A HREF="#C1L10">C1L10</A>;
<P><A NAME="C1_COUNT[4]">C1_COUNT[4]</A> = DFFEAS(<A HREF="#C1_COUNT[4]_lut_out">C1_COUNT[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_COUNT[5] is PCM3006:inst6|COUNT[5]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[5]_lut_out">C1_COUNT[5]_lut_out</A> = <A HREF="#C1L12">C1L12</A>;
<P><A NAME="C1_COUNT[5]">C1_COUNT[5]</A> = DFFEAS(<A HREF="#C1_COUNT[5]_lut_out">C1_COUNT[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --C1_COUNT[6] is PCM3006:inst6|COUNT[6]
<P> --operation mode is normal

<P><A NAME="C1_COUNT[6]_lut_out">C1_COUNT[6]_lut_out</A> = <A HREF="#C1L14">C1L14</A>;
<P><A NAME="C1_COUNT[6]">C1_COUNT[6]</A> = DFFEAS(<A HREF="#C1_COUNT[6]_lut_out">C1_COUNT[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --X8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
<P> --operation mode is normal

<P><A NAME="X8_Q[0]">X8_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L19">D1L19</A>);


<P> --AB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
<P> --operation mode is normal

<P><A NAME="AB1_state[4]">AB1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[7]">AB1_state[7]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --AB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
<P> --operation mode is normal

<P><A NAME="AB1_state[3]">AB1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[2]">AB1_state[2]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[1]">Z1_dffs[1]</A>, <A HREF="#A1L25">A1L25</A>, <A HREF="#A1L26">A1L26</A>, <A HREF="#Z1_dffs[0]">Z1_dffs[0]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[12]">AB1_state[12]</A>);


<P> --L1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~33
<P> --operation mode is normal

<P><A NAME="L1L9">L1L9</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --M1_WORD_SR[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
<P> --operation mode is normal

<P><A NAME="M1_WORD_SR[0]">M1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, <A HREF="#M1_WORD_SR[1]">M1_WORD_SR[1]</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M1L20">M1L20</A>, VCC, <A HREF="#M1L17">M1L17</A>);


<P> --X5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
<P> --operation mode is normal

<P><A NAME="X5_Q[1]">X5_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X7_Q[1]">X7_Q[1]</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L21">D1L21</A>);


<P> --X5_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]
<P> --operation mode is normal

<P><A NAME="X5_Q[2]">X5_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X7_Q[2]">X7_Q[2]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L21">D1L21</A>);


<P> --X5L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]~61
<P> --operation mode is normal

<P><A NAME="X5L5">X5L5</A> = AMPP_FUNCTION(<A HREF="#X5_Q[1]">X5_Q[1]</A>, <A HREF="#X5_Q[2]">X5_Q[2]</A>);


<P> --L1_bypass_reg_out is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
<P> --operation mode is normal

<P><A NAME="L1_bypass_reg_out">L1_bypass_reg_out</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#L1_bypass_reg_out">L1_bypass_reg_out</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --X5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
<P> --operation mode is normal

<P><A NAME="X5_Q[0]">X5_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X7_Q[0]">X7_Q[0]</A>, <A HREF="#X3_Q[0]">X3_Q[0]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L21">D1L21</A>);


<P> --D1L9 is sld_hub:sld_hub_inst|hub_tdo~967
<P> --operation mode is normal

<P><A NAME="D1L9">D1L9</A> = AMPP_FUNCTION(<A HREF="#M1_WORD_SR[0]">M1_WORD_SR[0]</A>, <A HREF="#X5L5">X5L5</A>, <A HREF="#L1_bypass_reg_out">L1_bypass_reg_out</A>, <A HREF="#X5_Q[0]">X5_Q[0]</A>);


<P> --L1_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[0]">L1_ram_rom_data_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[0]">K1_q_b[0]</A>, <A HREF="#L1_ram_rom_data_reg[1]">L1_ram_rom_data_reg[1]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --D1L10 is sld_hub:sld_hub_inst|hub_tdo~968
<P> --operation mode is normal

<P><A NAME="D1L10">D1L10</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_reg[0]">L1_ram_rom_data_reg[0]</A>, <A HREF="#X5_Q[1]">X5_Q[1]</A>, <A HREF="#X5_Q[2]">X5_Q[2]</A>, <A HREF="#X5_Q[0]">X5_Q[0]</A>);


<P> --D1L11 is sld_hub:sld_hub_inst|hub_tdo~969
<P> --operation mode is normal

<P><A NAME="D1L11">D1L11</A> = AMPP_FUNCTION(<A HREF="#X8_Q[0]">X8_Q[0]</A>, <A HREF="#L1L9">L1L9</A>, <A HREF="#D1L9">D1L9</A>, <A HREF="#D1L10">D1L10</A>);


<P> --X8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]
<P> --operation mode is normal

<P><A NAME="X8_Q[1]">X8_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L19">D1L19</A>);


<P> --M2_WORD_SR[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
<P> --operation mode is normal

<P><A NAME="M2_WORD_SR[0]">M2_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M2L19">M2L19</A>, <A HREF="#M2L20">M2L20</A>, <A HREF="#M2_WORD_SR[1]">M2_WORD_SR[1]</A>, VCC, <A HREF="#M2L17">M2L17</A>);


<P> --X4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]
<P> --operation mode is normal

<P><A NAME="X4_Q[1]">X4_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X6_Q[1]">X6_Q[1]</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --X4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]
<P> --operation mode is normal

<P><A NAME="X4_Q[2]">X4_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X6_Q[2]">X6_Q[2]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --X4L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]~61
<P> --operation mode is normal

<P><A NAME="X4L5">X4L5</A> = AMPP_FUNCTION(<A HREF="#X4_Q[1]">X4_Q[1]</A>, <A HREF="#X4_Q[2]">X4_Q[2]</A>);


<P> --L2_bypass_reg_out is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
<P> --operation mode is normal

<P><A NAME="L2_bypass_reg_out">L2_bypass_reg_out</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#L2_bypass_reg_out">L2_bypass_reg_out</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --X4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]
<P> --operation mode is normal

<P><A NAME="X4_Q[0]">X4_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X6_Q[0]">X6_Q[0]</A>, <A HREF="#X3_Q[0]">X3_Q[0]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --D1L12 is sld_hub:sld_hub_inst|hub_tdo~970
<P> --operation mode is normal

<P><A NAME="D1L12">D1L12</A> = AMPP_FUNCTION(<A HREF="#M2_WORD_SR[0]">M2_WORD_SR[0]</A>, <A HREF="#X4L5">X4L5</A>, <A HREF="#L2_bypass_reg_out">L2_bypass_reg_out</A>, <A HREF="#X4_Q[0]">X4_Q[0]</A>);


<P> --L2_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[0]">L2_ram_rom_data_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[0]">P1_q_b[0]</A>, <A HREF="#L2_ram_rom_data_reg[1]">L2_ram_rom_data_reg[1]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --D1L13 is sld_hub:sld_hub_inst|hub_tdo~971
<P> --operation mode is normal

<P><A NAME="D1L13">D1L13</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_reg[0]">L2_ram_rom_data_reg[0]</A>, <A HREF="#X4_Q[1]">X4_Q[1]</A>, <A HREF="#X4_Q[2]">X4_Q[2]</A>, <A HREF="#X4_Q[0]">X4_Q[0]</A>);


<P> --D1L14 is sld_hub:sld_hub_inst|hub_tdo~972
<P> --operation mode is normal

<P><A NAME="D1L14">D1L14</A> = AMPP_FUNCTION(<A HREF="#L1L9">L1L9</A>, <A HREF="#X8_Q[1]">X8_Q[1]</A>, <A HREF="#D1L12">D1L12</A>, <A HREF="#D1L13">D1L13</A>);


<P> --X9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
<P> --operation mode is normal

<P><A NAME="X9_Q[0]">X9_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>, VCC, <A HREF="#D1L19">D1L19</A>);


<P> --M3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
<P> --operation mode is normal

<P><A NAME="M3_WORD_SR[0]">M3_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M3L22">M3L22</A>, <A HREF="#M3L23">M3L23</A>, <A HREF="#M3_WORD_SR[1]">M3_WORD_SR[1]</A>, VCC, <A HREF="#M3L19">M3L19</A>);


<P> --D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
<P> --operation mode is normal

<P><A NAME="D1_HUB_BYPASS_REG">D1_HUB_BYPASS_REG</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, VCC);


<P> --BB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]
<P> --operation mode is normal

<P><A NAME="BB1_dffe1a[0]">BB1_dffe1a[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L3">D1L3</A>);


<P> --D1L15 is sld_hub:sld_hub_inst|hub_tdo~973
<P> --operation mode is normal

<P><A NAME="D1L15">D1L15</A> = AMPP_FUNCTION(<A HREF="#M3_WORD_SR[0]">M3_WORD_SR[0]</A>, <A HREF="#D1_HUB_BYPASS_REG">D1_HUB_BYPASS_REG</A>, <A HREF="#BB1_dffe1a[0]">BB1_dffe1a[0]</A>);


<P> --D1L16 is sld_hub:sld_hub_inst|hub_tdo~974
<P> --operation mode is normal

<P><A NAME="D1L16">D1L16</A> = AMPP_FUNCTION(<A HREF="#L1L9">L1L9</A>, <A HREF="#X9_Q[0]">X9_Q[0]</A>, <A HREF="#D1L15">D1L15</A>);


<P> --X3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
<P> --operation mode is normal

<P><A NAME="X3_Q[0]">X3_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_is_in_use_reg">L2_is_in_use_reg</A>, <A HREF="#L1_is_in_use_reg">L1_is_in_use_reg</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#X3L4">X3L4</A>);


<P> --AB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13
<P> --operation mode is normal

<P><A NAME="AB1L18">AB1L18</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>);


<P> --D1L17 is sld_hub:sld_hub_inst|hub_tdo~975
<P> --operation mode is normal

<P><A NAME="D1L17">D1L17</A> = AMPP_FUNCTION(<A HREF="#X3_Q[0]">X3_Q[0]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1L18">AB1L18</A>, <A HREF="#D1_hub_tdo">D1_hub_tdo</A>);


<P> --AB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
<P> --operation mode is normal

<P><A NAME="AB1_state[8]">AB1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#AB1_state[7]">AB1_state[7]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --B1_ACCU[31] is FIR_core:inst|ACCU[31]
<P> --operation mode is normal

<P><A NAME="B1_ACCU[31]_carry_eqn">B1_ACCU[31]_carry_eqn</A> = <A HREF="#B1L64">B1L64</A>;
<P><A NAME="B1_ACCU[31]_lut_out">B1_ACCU[31]_lut_out</A> = <A HREF="#B1_ACCU[31]">B1_ACCU[31]</A> $ <A HREF="#W23L1">W23L1</A> $ <A HREF="#B1_ACCU[31]_carry_eqn">B1_ACCU[31]_carry_eqn</A>;
<P><A NAME="B1_ACCU[31]">B1_ACCU[31]</A> = DFFEAS(<A HREF="#B1_ACCU[31]_lut_out">B1_ACCU[31]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );


<P> --B1_LAST is FIR_core:inst|LAST
<P> --operation mode is normal

<P><A NAME="B1_LAST_lut_out">B1_LAST_lut_out</A> = <A HREF="#A1L22">A1L22</A> & <A HREF="#A1L23">A1L23</A> & !<A HREF="#B1_COEF_INDEX[8]">B1_COEF_INDEX[8]</A> & !<A HREF="#B1L111">B1L111</A>;
<P><A NAME="B1_LAST">B1_LAST</A> = DFFEAS(<A HREF="#B1_LAST_lut_out">B1_LAST_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , , );


<P> --B1_COEF_INDEX[1] is FIR_core:inst|COEF_INDEX[1]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[1]_carry_eqn">B1_COEF_INDEX[1]_carry_eqn</A> = <A HREF="#B1L81">B1L81</A>;
<P><A NAME="B1_COEF_INDEX[1]_lut_out">B1_COEF_INDEX[1]_lut_out</A> = <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A> $ (<A HREF="#B1_COEF_INDEX[1]_carry_eqn">B1_COEF_INDEX[1]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[1]_lut_out">B1_COEF_INDEX[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L83 is FIR_core:inst|COEF_INDEX[1]~111
<P> --operation mode is arithmetic

<P><A NAME="B1L83">B1L83</A> = CARRY(!<A HREF="#B1L81">B1L81</A> # !<A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>);


<P> --B1_COEF_INDEX[2] is FIR_core:inst|COEF_INDEX[2]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[2]_carry_eqn">B1_COEF_INDEX[2]_carry_eqn</A> = <A HREF="#B1L83">B1L83</A>;
<P><A NAME="B1_COEF_INDEX[2]_lut_out">B1_COEF_INDEX[2]_lut_out</A> = <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A> $ (!<A HREF="#B1_COEF_INDEX[2]_carry_eqn">B1_COEF_INDEX[2]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[2]_lut_out">B1_COEF_INDEX[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L85 is FIR_core:inst|COEF_INDEX[2]~115
<P> --operation mode is arithmetic

<P><A NAME="B1L85">B1L85</A> = CARRY(<A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A> & (!<A HREF="#B1L83">B1L83</A>));


<P> --B1_COEF_INDEX[3] is FIR_core:inst|COEF_INDEX[3]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[3]_carry_eqn">B1_COEF_INDEX[3]_carry_eqn</A> = <A HREF="#B1L85">B1L85</A>;
<P><A NAME="B1_COEF_INDEX[3]_lut_out">B1_COEF_INDEX[3]_lut_out</A> = <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A> $ (<A HREF="#B1_COEF_INDEX[3]_carry_eqn">B1_COEF_INDEX[3]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[3]_lut_out">B1_COEF_INDEX[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L87 is FIR_core:inst|COEF_INDEX[3]~119
<P> --operation mode is arithmetic

<P><A NAME="B1L87">B1L87</A> = CARRY(!<A HREF="#B1L85">B1L85</A> # !<A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>);


<P> --B1_COEF_INDEX[0] is FIR_core:inst|COEF_INDEX[0]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[0]_lut_out">B1_COEF_INDEX[0]_lut_out</A> = <A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A> $ <A HREF="#B1L35">B1L35</A>;
<P><A NAME="B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[0]_lut_out">B1_COEF_INDEX[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L81 is FIR_core:inst|COEF_INDEX[0]~123
<P> --operation mode is arithmetic

<P><A NAME="B1L81">B1L81</A> = CARRY(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A> & <A HREF="#B1L35">B1L35</A>);


<P> --A1L22 is rtl~229
<P> --operation mode is normal

<P><A NAME="A1L22">A1L22</A> = <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A> & <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A> & <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A> & !<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>;


<P> --B1_COEF_INDEX[4] is FIR_core:inst|COEF_INDEX[4]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[4]_carry_eqn">B1_COEF_INDEX[4]_carry_eqn</A> = <A HREF="#B1L87">B1L87</A>;
<P><A NAME="B1_COEF_INDEX[4]_lut_out">B1_COEF_INDEX[4]_lut_out</A> = <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A> $ (!<A HREF="#B1_COEF_INDEX[4]_carry_eqn">B1_COEF_INDEX[4]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[4]_lut_out">B1_COEF_INDEX[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L89 is FIR_core:inst|COEF_INDEX[4]~127
<P> --operation mode is arithmetic

<P><A NAME="B1L89">B1L89</A> = CARRY(<A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A> & (!<A HREF="#B1L87">B1L87</A>));


<P> --B1_COEF_INDEX[5] is FIR_core:inst|COEF_INDEX[5]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[5]_carry_eqn">B1_COEF_INDEX[5]_carry_eqn</A> = <A HREF="#B1L89">B1L89</A>;
<P><A NAME="B1_COEF_INDEX[5]_lut_out">B1_COEF_INDEX[5]_lut_out</A> = <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A> $ (<A HREF="#B1_COEF_INDEX[5]_carry_eqn">B1_COEF_INDEX[5]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[5]_lut_out">B1_COEF_INDEX[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L91 is FIR_core:inst|COEF_INDEX[5]~131
<P> --operation mode is arithmetic

<P><A NAME="B1L91">B1L91</A> = CARRY(!<A HREF="#B1L89">B1L89</A> # !<A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>);


<P> --B1_COEF_INDEX[6] is FIR_core:inst|COEF_INDEX[6]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[6]_carry_eqn">B1_COEF_INDEX[6]_carry_eqn</A> = <A HREF="#B1L91">B1L91</A>;
<P><A NAME="B1_COEF_INDEX[6]_lut_out">B1_COEF_INDEX[6]_lut_out</A> = <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A> $ (!<A HREF="#B1_COEF_INDEX[6]_carry_eqn">B1_COEF_INDEX[6]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[6]_lut_out">B1_COEF_INDEX[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L93 is FIR_core:inst|COEF_INDEX[6]~135
<P> --operation mode is arithmetic

<P><A NAME="B1L93">B1L93</A> = CARRY(<A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A> & (!<A HREF="#B1L91">B1L91</A>));


<P> --B1_COEF_INDEX[7] is FIR_core:inst|COEF_INDEX[7]
<P> --operation mode is arithmetic

<P><A NAME="B1_COEF_INDEX[7]_carry_eqn">B1_COEF_INDEX[7]_carry_eqn</A> = <A HREF="#B1L93">B1L93</A>;
<P><A NAME="B1_COEF_INDEX[7]_lut_out">B1_COEF_INDEX[7]_lut_out</A> = <A HREF="#B1_COEF_INDEX[7]">B1_COEF_INDEX[7]</A> $ (<A HREF="#B1_COEF_INDEX[7]_carry_eqn">B1_COEF_INDEX[7]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[7]">B1_COEF_INDEX[7]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[7]_lut_out">B1_COEF_INDEX[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );

<P> --B1L95 is FIR_core:inst|COEF_INDEX[7]~139
<P> --operation mode is arithmetic

<P><A NAME="B1L95">B1L95</A> = CARRY(!<A HREF="#B1L93">B1L93</A> # !<A HREF="#B1_COEF_INDEX[7]">B1_COEF_INDEX[7]</A>);


<P> --A1L23 is rtl~230
<P> --operation mode is normal

<P><A NAME="A1L23">A1L23</A> = <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A> & <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A> & <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A> & !<A HREF="#B1_COEF_INDEX[7]">B1_COEF_INDEX[7]</A>;


<P> --B1_COEF_INDEX[8] is FIR_core:inst|COEF_INDEX[8]
<P> --operation mode is normal

<P><A NAME="B1_COEF_INDEX[8]_carry_eqn">B1_COEF_INDEX[8]_carry_eqn</A> = <A HREF="#B1L95">B1L95</A>;
<P><A NAME="B1_COEF_INDEX[8]_lut_out">B1_COEF_INDEX[8]_lut_out</A> = <A HREF="#B1_COEF_INDEX[8]">B1_COEF_INDEX[8]</A> $ (!<A HREF="#B1_COEF_INDEX[8]_carry_eqn">B1_COEF_INDEX[8]_carry_eqn</A>);
<P><A NAME="B1_COEF_INDEX[8]">B1_COEF_INDEX[8]</A> = DFFEAS(<A HREF="#B1_COEF_INDEX[8]_lut_out">B1_COEF_INDEX[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , <A HREF="#B1_LAST">B1_LAST</A>, );


<P> --A1L24 is rtl~231
<P> --operation mode is normal

<P><A NAME="A1L24">A1L24</A> = <A HREF="#A1L22">A1L22</A> & <A HREF="#A1L23">A1L23</A> & (!<A HREF="#B1_COEF_INDEX[8]">B1_COEF_INDEX[8]</A>);


<P> --C1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE
<P> --operation mode is normal

<P><A NAME="C1_NEW_SAMPLE_lut_out">C1_NEW_SAMPLE_lut_out</A> = <A HREF="#C1L96">C1L96</A>;
<P><A NAME="C1_NEW_SAMPLE">C1_NEW_SAMPLE</A> = DFFEAS(<A HREF="#C1_NEW_SAMPLE_lut_out">C1_NEW_SAMPLE_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , , , , , );


<P> --B1_RUNNING is FIR_core:inst|RUNNING
<P> --operation mode is normal

<P><A NAME="B1_RUNNING_lut_out">B1_RUNNING_lut_out</A> = <A HREF="#B1_RUNNING">B1_RUNNING</A> & (<A HREF="#A1L24">A1L24</A> # !<A HREF="#B1_LAST">B1_LAST</A>) # !<A HREF="#B1_RUNNING">B1_RUNNING</A> & (<A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>);
<P><A NAME="B1_RUNNING">B1_RUNNING</A> = DFFEAS(<A HREF="#B1_RUNNING_lut_out">B1_RUNNING_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , , , , );


<P> --B1L111 is FIR_core:inst|H_WE~0
<P> --operation mode is normal

<P><A NAME="B1L111">B1L111</A> = <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A> & (!<A HREF="#B1_RUNNING">B1_RUNNING</A>);


<P> --B1_SAMPLE_OUT[14] is FIR_core:inst|SAMPLE_OUT[14]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[14]_lut_out">B1_SAMPLE_OUT[14]_lut_out</A> = <A HREF="#B1_ACCU[30]">B1_ACCU[30]</A>;
<P><A NAME="B1_SAMPLE_OUT[14]">B1_SAMPLE_OUT[14]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[14]_lut_out">B1_SAMPLE_OUT[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[13] is PCM3006:inst6|R_IN[13]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[13]_lut_out">C1_R_IN[13]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[13]">B1_SAMPLE_OUT[13]</A>;
<P><A NAME="C1_R_IN[13]">C1_R_IN[13]</A> = DFFEAS(<A HREF="#C1_R_IN[13]_lut_out">C1_R_IN[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[28]_lut_out">C1_SHIFTOUT[28]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[12]">C1_R_IN[12]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A>);
<P><A NAME="C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[28]_lut_out">C1_SHIFTOUT[28]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --X3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
<P> --operation mode is normal

<P><A NAME="X3_Q[6]">X3_Q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L23">D1L23</A>);


<P> --D1_CLRN_SIGNAL is sld_hub:sld_hub_inst|CLRN_SIGNAL
<P> --operation mode is normal

<P><A NAME="D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[1]">AB1_state[1]</A>, <A HREF="#X1_Q[0]">X1_Q[0]</A>, VCC);


<P> --D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
<P> --operation mode is normal

<P><A NAME="D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, VCC);


<P> --D1L19 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21
<P> --operation mode is normal

<P><A NAME="D1L19">D1L19</A> = AMPP_FUNCTION(<A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>);


<P> --AB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
<P> --operation mode is normal

<P><A NAME="AB1_state[7]">AB1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[6]">AB1_state[6]</A>, VCC);


<P> --AB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
<P> --operation mode is normal

<P><A NAME="AB1_state[2]">AB1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#AB1_state[1]">AB1_state[1]</A>, <A HREF="#AB1_state[15]">AB1_state[15]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --Z1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[1]">Z1_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[2]">Z1_dffs[2]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[9]">Z1_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[8]">Z1_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[9]">Z1_dffs[9]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[7]">Z1_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[8]">Z1_dffs[8]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[6]">Z1_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[7]">Z1_dffs[7]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --A1L25 is rtl~232
<P> --operation mode is normal

<P><A NAME="A1L25">A1L25</A> = !<A HREF="#Z1_dffs[9]">Z1_dffs[9]</A> & !<A HREF="#Z1_dffs[8]">Z1_dffs[8]</A> & !<A HREF="#Z1_dffs[7]">Z1_dffs[7]</A> & !<A HREF="#Z1_dffs[6]">Z1_dffs[6]</A>;


<P> --Z1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[3]">Z1_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[4]">Z1_dffs[4]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[2]">Z1_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[3]">Z1_dffs[3]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[5]">Z1_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[6]">Z1_dffs[6]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --Z1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[4]">Z1_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[5]">Z1_dffs[5]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --A1L26 is rtl~233
<P> --operation mode is normal

<P><A NAME="A1L26">A1L26</A> = <A HREF="#Z1_dffs[3]">Z1_dffs[3]</A> & <A HREF="#Z1_dffs[2]">Z1_dffs[2]</A> & !<A HREF="#Z1_dffs[5]">Z1_dffs[5]</A> & !<A HREF="#Z1_dffs[4]">Z1_dffs[4]</A>;


<P> --Z1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
<P> --operation mode is normal

<P><A NAME="Z1_dffs[0]">Z1_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#Z1_dffs[1]">Z1_dffs[1]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>);


<P> --AB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
<P> --operation mode is normal

<P><A NAME="AB1_state[0]">AB1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[9]">AB1_state[9]</A>, <A HREF="#AB1L19">AB1L19</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, VCC);


<P> --AB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
<P> --operation mode is normal

<P><A NAME="AB1_state[12]">AB1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>, <A HREF="#AB1_state[10]">AB1_state[10]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --M1_word_counter[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
<P> --operation mode is arithmetic

<P><A NAME="M1_word_counter[1]">M1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, VCC, <A HREF="#M1L6">M1L6</A>, <A HREF="#M1L7">M1L7</A>, <A HREF="#M1L3">M1L3</A>);

<P> --M1L5 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~233
<P> --operation mode is arithmetic

<P><A NAME="M1L5">M1L5</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, <A HREF="#M1L3">M1L3</A>);


<P> --M1_WORD_SR[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
<P> --operation mode is normal

<P><A NAME="M1_WORD_SR[1]">M1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M1_WORD_SR[2]">M1_WORD_SR[2]</A>, <A HREF="#M1L20">M1L20</A>, <A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, VCC, <A HREF="#M1L17">M1L17</A>);


<P> --M3L18 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~827
<P> --operation mode is normal

<P><A NAME="M3L18">M3L18</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --M1_word_counter[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
<P> --operation mode is arithmetic

<P><A NAME="M1_word_counter[2]">M1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[2]">M1_word_counter[2]</A>, VCC, <A HREF="#M1L6">M1L6</A>, <A HREF="#M1L7">M1L7</A>, <A HREF="#M1L5">M1L5</A>);

<P> --M1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237
<P> --operation mode is arithmetic

<P><A NAME="M1L9">M1L9</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[2]">M1_word_counter[2]</A>, <A HREF="#M1L5">M1L5</A>);


<P> --M1L19 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~888
<P> --operation mode is normal

<P><A NAME="M1L19">M1L19</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M1_word_counter[2]">M1_word_counter[2]</A>);


<P> --M1_word_counter[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
<P> --operation mode is normal

<P><A NAME="M1_word_counter[4]">M1_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[4]">M1_word_counter[4]</A>, VCC, <A HREF="#M1L6">M1L6</A>, <A HREF="#M1L7">M1L7</A>, <A HREF="#M1L11">M1L11</A>);


<P> --M1_word_counter[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
<P> --operation mode is arithmetic

<P><A NAME="M1_word_counter[3]">M1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>, VCC, <A HREF="#M1L6">M1L6</A>, <A HREF="#M1L7">M1L7</A>, <A HREF="#M1L9">M1L9</A>);

<P> --M1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~245
<P> --operation mode is arithmetic

<P><A NAME="M1L11">M1L11</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>, <A HREF="#M1L9">M1L9</A>);


<P> --M1_word_counter[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
<P> --operation mode is arithmetic

<P><A NAME="M1_word_counter[0]">M1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>, VCC, <A HREF="#M1L6">M1L6</A>, <A HREF="#M1L7">M1L7</A>);

<P> --M1L3 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~249
<P> --operation mode is arithmetic

<P><A NAME="M1L3">M1L3</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>);


<P> --M1L20 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~889
<P> --operation mode is normal

<P><A NAME="M1L20">M1L20</A> = AMPP_FUNCTION(<A HREF="#M1L19">M1L19</A>, <A HREF="#M1_word_counter[4]">M1_word_counter[4]</A>, <A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>, <A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>);


<P> --M3_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal
<P> --operation mode is normal

<P><A NAME="M3_clear_signal">M3_clear_signal</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode">D1_jtag_debug_mode</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#AB1_state[15]">AB1_state[15]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>);


<P> --X2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
<P> --operation mode is normal

<P><A NAME="X2_Q[0]">X2_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X2L3">X2L3</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#X1L3">X1L3</A>, <A HREF="#D1L20">D1L20</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --D1L29 is sld_hub:sld_hub_inst|node_ena~42
<P> --operation mode is normal

<P><A NAME="D1L29">D1L29</A> = AMPP_FUNCTION(<A HREF="#X8_Q[0]">X8_Q[0]</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>);


<P> --X7_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
<P> --operation mode is normal

<P><A NAME="X7_Q[1]">X7_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --X3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
<P> --operation mode is normal

<P><A NAME="X3_Q[1]">X3_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ir_loaded_address_reg[0]">L2_ir_loaded_address_reg[0]</A>, <A HREF="#L1_ir_loaded_address_reg[0]">L1_ir_loaded_address_reg[0]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#X3L4">X3L4</A>);


<P> --AB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
<P> --operation mode is normal

<P><A NAME="AB1_state[5]">AB1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, VCC);


<P> --D1L6 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~18
<P> --operation mode is normal

<P><A NAME="D1L6">D1L6</A> = AMPP_FUNCTION(<A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>);


<P> --BB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]
<P> --operation mode is normal

<P><A NAME="BB1_dffe1a[2]">BB1_dffe1a[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L3">D1L3</A>);


<P> --D1L20 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~111
<P> --operation mode is normal

<P><A NAME="D1L20">D1L20</A> = AMPP_FUNCTION(<A HREF="#X9_Q[0]">X9_Q[0]</A>, <A HREF="#BB1_dffe1a[2]">BB1_dffe1a[2]</A>);


<P> --D1L21 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~112
<P> --operation mode is normal

<P><A NAME="D1L21">D1L21</A> = AMPP_FUNCTION(<A HREF="#D1L6">D1L6</A>, <A HREF="#D1L20">D1L20</A>, <A HREF="#X8_Q[0]">X8_Q[0]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>);


<P> --X7_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2]
<P> --operation mode is normal

<P><A NAME="X7_Q[2]">X7_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --X3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
<P> --operation mode is normal

<P><A NAME="X3_Q[2]">X3_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ir_loaded_address_reg[1]">L2_ir_loaded_address_reg[1]</A>, <A HREF="#L1_ir_loaded_address_reg[1]">L1_ir_loaded_address_reg[1]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#X3L4">X3L4</A>);


<P> --X7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
<P> --operation mode is normal

<P><A NAME="X7_Q[0]">X7_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[0]">X3_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --K1_q_a[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[0]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[0]_PORT_A_data_in">K1_q_a[0]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A>;
<P><A NAME="K1_q_a[0]_PORT_A_data_in_reg">K1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_A_data_in">K1_q_a[0]_PORT_A_data_in</A>, K1_q_a[0]_clock_0, , , );
<P><A NAME="K1_q_a[0]_PORT_B_data_in">K1_q_a[0]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[0]">L1_ram_rom_data_reg[0]</A>;
<P><A NAME="K1_q_a[0]_PORT_B_data_in_reg">K1_q_a[0]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_B_data_in">K1_q_a[0]_PORT_B_data_in</A>, K1_q_a[0]_clock_1, , , );
<P><A NAME="K1_q_a[0]_PORT_A_address">K1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[0]_PORT_A_address_reg">K1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_A_address">K1_q_a[0]_PORT_A_address</A>, K1_q_a[0]_clock_0, , , );
<P><A NAME="K1_q_a[0]_PORT_B_address">K1_q_a[0]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[0]_PORT_B_address_reg">K1_q_a[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_B_address">K1_q_a[0]_PORT_B_address</A>, K1_q_a[0]_clock_1, , , );
<P><A NAME="K1_q_a[0]_PORT_A_write_enable">K1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[0]_PORT_A_write_enable_reg">K1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_A_write_enable">K1_q_a[0]_PORT_A_write_enable</A>, K1_q_a[0]_clock_0, , , );
<P><A NAME="K1_q_a[0]_PORT_B_write_enable">K1_q_a[0]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[0]_PORT_B_write_enable_reg">K1_q_a[0]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[0]_PORT_B_write_enable">K1_q_a[0]_PORT_B_write_enable</A>, K1_q_a[0]_clock_1, , , );
<P><A NAME="K1_q_a[0]_clock_0">K1_q_a[0]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[0]_clock_1">K1_q_a[0]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[0]_PORT_A_data_out">K1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[0]_PORT_A_data_in_reg">K1_q_a[0]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[0]_PORT_B_data_in_reg">K1_q_a[0]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[0]_PORT_A_address_reg">K1_q_a[0]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[0]_PORT_B_address_reg">K1_q_a[0]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[0]_PORT_A_write_enable_reg">K1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[0]_PORT_B_write_enable_reg">K1_q_a[0]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[0]_clock_0">K1_q_a[0]_clock_0</A>, <A HREF="#K1_q_a[0]_clock_1">K1_q_a[0]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[0]">K1_q_a[0]</A> = <A HREF="#K1_q_a[0]_PORT_A_data_out">K1_q_a[0]_PORT_A_data_out</A>[0];

<P> --K1_q_b[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[0]
<P><A NAME="K1_q_b[0]_PORT_A_data_in">K1_q_b[0]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A>;
<P><A NAME="K1_q_b[0]_PORT_A_data_in_reg">K1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_A_data_in">K1_q_b[0]_PORT_A_data_in</A>, K1_q_b[0]_clock_0, , , );
<P><A NAME="K1_q_b[0]_PORT_B_data_in">K1_q_b[0]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[0]">L1_ram_rom_data_reg[0]</A>;
<P><A NAME="K1_q_b[0]_PORT_B_data_in_reg">K1_q_b[0]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_B_data_in">K1_q_b[0]_PORT_B_data_in</A>, K1_q_b[0]_clock_1, , , );
<P><A NAME="K1_q_b[0]_PORT_A_address">K1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[0]_PORT_A_address_reg">K1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_A_address">K1_q_b[0]_PORT_A_address</A>, K1_q_b[0]_clock_0, , , );
<P><A NAME="K1_q_b[0]_PORT_B_address">K1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[0]_PORT_B_address_reg">K1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_B_address">K1_q_b[0]_PORT_B_address</A>, K1_q_b[0]_clock_1, , , );
<P><A NAME="K1_q_b[0]_PORT_A_write_enable">K1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[0]_PORT_A_write_enable_reg">K1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_A_write_enable">K1_q_b[0]_PORT_A_write_enable</A>, K1_q_b[0]_clock_0, , , );
<P><A NAME="K1_q_b[0]_PORT_B_write_enable">K1_q_b[0]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[0]_PORT_B_write_enable_reg">K1_q_b[0]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[0]_PORT_B_write_enable">K1_q_b[0]_PORT_B_write_enable</A>, K1_q_b[0]_clock_1, , , );
<P><A NAME="K1_q_b[0]_clock_0">K1_q_b[0]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[0]_clock_1">K1_q_b[0]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[0]_PORT_B_data_out">K1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[0]_PORT_A_data_in_reg">K1_q_b[0]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[0]_PORT_B_data_in_reg">K1_q_b[0]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[0]_PORT_A_address_reg">K1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[0]_PORT_B_address_reg">K1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[0]_PORT_A_write_enable_reg">K1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[0]_PORT_B_write_enable_reg">K1_q_b[0]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[0]_clock_0">K1_q_b[0]_clock_0</A>, <A HREF="#K1_q_b[0]_clock_1">K1_q_b[0]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[0]">K1_q_b[0]</A> = <A HREF="#K1_q_b[0]_PORT_B_data_out">K1_q_b[0]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[1]">L1_ram_rom_data_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[1]">K1_q_b[1]</A>, <A HREF="#L1_ram_rom_data_reg[2]">L1_ram_rom_data_reg[2]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --X5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
<P> --operation mode is normal

<P><A NAME="X5_Q[3]">X5_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X7_Q[3]">X7_Q[3]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L21">D1L21</A>);


<P> --L1_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A>, !<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1L59">L1L59</A>, <A HREF="#L1L49">L1L49</A>);

<P> --L1L51 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63
<P> --operation mode is arithmetic

<P><A NAME="L1L51">L1L51</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#L1L49">L1L49</A>);


<P> --L1_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_data_shift_cntr_reg[0]">L1_ram_rom_data_shift_cntr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[0]">L1_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L1L12">L1L12</A>, !<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1L59">L1L59</A>);

<P> --L1L49 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67
<P> --operation mode is arithmetic

<P><A NAME="L1L49">L1L49</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[0]">L1_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L1L12">L1L12</A>);


<P> --L1_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_data_shift_cntr_reg[2]">L1_ram_rom_data_shift_cntr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[2]">L1_ram_rom_data_shift_cntr_reg[2]</A>, !<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1L59">L1L59</A>, <A HREF="#L1L51">L1L51</A>);

<P> --L1L53 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71
<P> --operation mode is arithmetic

<P><A NAME="L1L53">L1L53</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[2]">L1_ram_rom_data_shift_cntr_reg[2]</A>, <A HREF="#L1L51">L1L51</A>);


<P> --L1_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_data_shift_cntr_reg[3]">L1_ram_rom_data_shift_cntr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[3]">L1_ram_rom_data_shift_cntr_reg[3]</A>, !<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1L59">L1L59</A>, <A HREF="#L1L53">L1L53</A>);

<P> --L1L55 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75
<P> --operation mode is arithmetic

<P><A NAME="L1L55">L1L55</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[3]">L1_ram_rom_data_shift_cntr_reg[3]</A>, <A HREF="#L1L53">L1L53</A>);


<P> --L1_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_shift_cntr_reg[4]">L1_ram_rom_data_shift_cntr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[4]">L1_ram_rom_data_shift_cntr_reg[4]</A>, !<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1L59">L1L59</A>, <A HREF="#L1L55">L1L55</A>);


<P> --L1L60 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30
<P> --operation mode is normal

<P><A NAME="L1L60">L1L60</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[0]">L1_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[2]">L1_ram_rom_data_shift_cntr_reg[2]</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[3]">L1_ram_rom_data_shift_cntr_reg[3]</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[4]">L1_ram_rom_data_shift_cntr_reg[4]</A>);


<P> --L1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
<P> --operation mode is normal

<P><A NAME="L1L11">L1L11</A> = AMPP_FUNCTION(<A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#X5_Q[1]">X5_Q[1]</A>, <A HREF="#L1L60">L1L60</A>);


<P> --L1L12 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
<P> --operation mode is normal

<P><A NAME="L1L12">L1L12</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#X5L5">X5L5</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L29">D1L29</A>);


<P> --L1L46 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357
<P> --operation mode is normal

<P><A NAME="L1L46">L1L46</A> = AMPP_FUNCTION(<A HREF="#L1L12">L1L12</A>, <A HREF="#L1L11">L1L11</A>);


<P> --M2_word_counter[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
<P> --operation mode is arithmetic

<P><A NAME="M2_word_counter[1]">M2_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, VCC, <A HREF="#M2L6">M2L6</A>, <A HREF="#M2L7">M2L7</A>, <A HREF="#M2L3">M2L3</A>);

<P> --M2L5 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~225
<P> --operation mode is arithmetic

<P><A NAME="M2L5">M2L5</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, <A HREF="#M2L3">M2L3</A>);


<P> --M2_word_counter[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
<P> --operation mode is normal

<P><A NAME="M2_word_counter[4]">M2_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>, VCC, <A HREF="#M2L6">M2L6</A>, <A HREF="#M2L7">M2L7</A>, <A HREF="#M2L11">M2L11</A>);


<P> --M2_word_counter[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
<P> --operation mode is arithmetic

<P><A NAME="M2_word_counter[3]">M2_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, VCC, <A HREF="#M2L6">M2L6</A>, <A HREF="#M2L7">M2L7</A>, <A HREF="#M2L9">M2L9</A>);

<P> --M2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~233
<P> --operation mode is arithmetic

<P><A NAME="M2L11">M2L11</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2L9">M2L9</A>);


<P> --M2_word_counter[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
<P> --operation mode is arithmetic

<P><A NAME="M2_word_counter[2]">M2_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, VCC, <A HREF="#M2L6">M2L6</A>, <A HREF="#M2L7">M2L7</A>, <A HREF="#M2L5">M2L5</A>);

<P> --M2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237
<P> --operation mode is arithmetic

<P><A NAME="M2L9">M2L9</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, <A HREF="#M2L5">M2L5</A>);


<P> --M2L19 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1429
<P> --operation mode is normal

<P><A NAME="M2L19">M2L19</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, <A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>, <A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>);


<P> --M2_word_counter[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
<P> --operation mode is arithmetic

<P><A NAME="M2_word_counter[0]">M2_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>, VCC, <A HREF="#M2L6">M2L6</A>, <A HREF="#M2L7">M2L7</A>);

<P> --M2L3 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~241
<P> --operation mode is arithmetic

<P><A NAME="M2L3">M2L3</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>);


<P> --M2L20 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1430
<P> --operation mode is normal

<P><A NAME="M2L20">M2L20</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>);


<P> --M2_WORD_SR[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
<P> --operation mode is normal

<P><A NAME="M2_WORD_SR[1]">M2_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M2L20">M2L20</A>, <A HREF="#M2L22">M2L22</A>, <A HREF="#M2_WORD_SR[2]">M2_WORD_SR[2]</A>, VCC, <A HREF="#M2L17">M2L17</A>);


<P> --D1L30 is sld_hub:sld_hub_inst|node_ena~43
<P> --operation mode is normal

<P><A NAME="D1L30">D1L30</A> = AMPP_FUNCTION(<A HREF="#X8_Q[1]">X8_Q[1]</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>);


<P> --X6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1]
<P> --operation mode is normal

<P><A NAME="X6_Q[1]">X6_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L4">D1L4</A>);


<P> --D1L22 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~113
<P> --operation mode is normal

<P><A NAME="D1L22">D1L22</A> = AMPP_FUNCTION(<A HREF="#D1L6">D1L6</A>, <A HREF="#D1L20">D1L20</A>, <A HREF="#X8_Q[1]">X8_Q[1]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>);


<P> --X6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2]
<P> --operation mode is normal

<P><A NAME="X6_Q[2]">X6_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L4">D1L4</A>);


<P> --X6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]
<P> --operation mode is normal

<P><A NAME="X6_Q[0]">X6_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[0]">X3_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L4">D1L4</A>);


<P> --P1_q_a[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[0]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[0]_PORT_A_data_in">P1_q_a[0]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[0]_PORT_A_data_in_reg">P1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_A_data_in">P1_q_a[0]_PORT_A_data_in</A>, P1_q_a[0]_clock_0, , , );
<P><A NAME="P1_q_a[0]_PORT_B_data_in">P1_q_a[0]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[0]">L2_ram_rom_data_reg[0]</A>;
<P><A NAME="P1_q_a[0]_PORT_B_data_in_reg">P1_q_a[0]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_B_data_in">P1_q_a[0]_PORT_B_data_in</A>, P1_q_a[0]_clock_1, , , );
<P><A NAME="P1_q_a[0]_PORT_A_address">P1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[0]_PORT_A_address_reg">P1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_A_address">P1_q_a[0]_PORT_A_address</A>, P1_q_a[0]_clock_0, , , );
<P><A NAME="P1_q_a[0]_PORT_B_address">P1_q_a[0]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[0]_PORT_B_address_reg">P1_q_a[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_B_address">P1_q_a[0]_PORT_B_address</A>, P1_q_a[0]_clock_1, , , );
<P><A NAME="P1_q_a[0]_PORT_A_write_enable">P1_q_a[0]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[0]_PORT_A_write_enable_reg">P1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_A_write_enable">P1_q_a[0]_PORT_A_write_enable</A>, P1_q_a[0]_clock_0, , , );
<P><A NAME="P1_q_a[0]_PORT_B_write_enable">P1_q_a[0]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[0]_PORT_B_write_enable_reg">P1_q_a[0]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[0]_PORT_B_write_enable">P1_q_a[0]_PORT_B_write_enable</A>, P1_q_a[0]_clock_1, , , );
<P><A NAME="P1_q_a[0]_clock_0">P1_q_a[0]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[0]_clock_1">P1_q_a[0]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[0]_PORT_A_data_out">P1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[0]_PORT_A_data_in_reg">P1_q_a[0]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[0]_PORT_B_data_in_reg">P1_q_a[0]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[0]_PORT_A_address_reg">P1_q_a[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[0]_PORT_B_address_reg">P1_q_a[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[0]_PORT_A_write_enable_reg">P1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[0]_PORT_B_write_enable_reg">P1_q_a[0]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[0]_clock_0">P1_q_a[0]_clock_0</A>, <A HREF="#P1_q_a[0]_clock_1">P1_q_a[0]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[0]">P1_q_a[0]</A> = <A HREF="#P1_q_a[0]_PORT_A_data_out">P1_q_a[0]_PORT_A_data_out</A>[0];

<P> --P1_q_b[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[0]
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_data_in">P1_q_b[0]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[0]">L2_ram_rom_data_reg[0]</A>;
<P><A NAME="P1_q_b[0]_PORT_B_data_in_reg">P1_q_b[0]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_data_in">P1_q_b[0]_PORT_B_data_in</A>, P1_q_b[0]_clock_1, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_1, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_write_enable">P1_q_b[0]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[0]_PORT_B_write_enable_reg">P1_q_b[0]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_write_enable">P1_q_b[0]_PORT_B_write_enable</A>, P1_q_b[0]_clock_1, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[0]_clock_1">P1_q_b[0]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_data_in_reg">P1_q_b[0]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_write_enable_reg">P1_q_b[0]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, <A HREF="#P1_q_b[0]_clock_1">P1_q_b[0]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[0]">P1_q_b[0]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[0];


<P> --L2_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[1]">L2_ram_rom_data_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[1]">P1_q_b[1]</A>, <A HREF="#L2_ram_rom_data_reg[2]">L2_ram_rom_data_reg[2]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --X4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3]
<P> --operation mode is normal

<P><A NAME="X4_Q[3]">X4_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X6_Q[3]">X6_Q[3]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --L2_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A>, !<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2L58">L2L58</A>, <A HREF="#L2L48">L2L48</A>);

<P> --L2L50 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63
<P> --operation mode is arithmetic

<P><A NAME="L2L50">L2L50</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#L2L48">L2L48</A>);


<P> --L2_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_data_shift_cntr_reg[0]">L2_ram_rom_data_shift_cntr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[0]">L2_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L2L11">L2L11</A>, !<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2L58">L2L58</A>);

<P> --L2L48 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67
<P> --operation mode is arithmetic

<P><A NAME="L2L48">L2L48</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[0]">L2_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L2L11">L2L11</A>);


<P> --L2_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_data_shift_cntr_reg[2]">L2_ram_rom_data_shift_cntr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[2]">L2_ram_rom_data_shift_cntr_reg[2]</A>, !<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2L58">L2L58</A>, <A HREF="#L2L50">L2L50</A>);

<P> --L2L52 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71
<P> --operation mode is arithmetic

<P><A NAME="L2L52">L2L52</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[2]">L2_ram_rom_data_shift_cntr_reg[2]</A>, <A HREF="#L2L50">L2L50</A>);


<P> --L2_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_data_shift_cntr_reg[3]">L2_ram_rom_data_shift_cntr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[3]">L2_ram_rom_data_shift_cntr_reg[3]</A>, !<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2L58">L2L58</A>, <A HREF="#L2L52">L2L52</A>);

<P> --L2L54 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75
<P> --operation mode is arithmetic

<P><A NAME="L2L54">L2L54</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[3]">L2_ram_rom_data_shift_cntr_reg[3]</A>, <A HREF="#L2L52">L2L52</A>);


<P> --L2_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_shift_cntr_reg[4]">L2_ram_rom_data_shift_cntr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[4]">L2_ram_rom_data_shift_cntr_reg[4]</A>, !<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2L58">L2L58</A>, <A HREF="#L2L54">L2L54</A>);


<P> --L2L59 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30
<P> --operation mode is normal

<P><A NAME="L2L59">L2L59</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[0]">L2_ram_rom_data_shift_cntr_reg[0]</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[2]">L2_ram_rom_data_shift_cntr_reg[2]</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[3]">L2_ram_rom_data_shift_cntr_reg[3]</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[4]">L2_ram_rom_data_shift_cntr_reg[4]</A>);


<P> --L2L10 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
<P> --operation mode is normal

<P><A NAME="L2L10">L2L10</A> = AMPP_FUNCTION(<A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#X4_Q[1]">X4_Q[1]</A>, <A HREF="#L2L59">L2L59</A>);


<P> --L2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
<P> --operation mode is normal

<P><A NAME="L2L11">L2L11</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#X4L5">X4L5</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L30">D1L30</A>);


<P> --L2L45 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357
<P> --operation mode is normal

<P><A NAME="L2L45">L2L45</A> = AMPP_FUNCTION(<A HREF="#L2L11">L2L11</A>, <A HREF="#L2L10">L2L10</A>);


<P> --M3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
<P> --operation mode is arithmetic

<P><A NAME="M3_word_counter[1]">M3_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, VCC, <A HREF="#M3L7">M3L7</A>, <A HREF="#M3L6">M3L6</A>, <A HREF="#M3L4">M3L4</A>);

<P> --M3L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~257
<P> --operation mode is arithmetic

<P><A NAME="M3L9">M3L9</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, <A HREF="#M3L4">M3L4</A>);


<P> --M3L22 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~828
<P> --operation mode is normal

<P><A NAME="M3L22">M3L22</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>);


<P> --M3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
<P> --operation mode is arithmetic

<P><A NAME="M3_word_counter[2]">M3_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>, VCC, <A HREF="#M3L7">M3L7</A>, <A HREF="#M3L6">M3L6</A>, <A HREF="#M3L9">M3L9</A>);

<P> --M3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~261
<P> --operation mode is arithmetic

<P><A NAME="M3L11">M3L11</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>, <A HREF="#M3L9">M3L9</A>);


<P> --M3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
<P> --operation mode is arithmetic

<P><A NAME="M3_word_counter[0]">M3_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>, VCC, <A HREF="#M3L7">M3L7</A>, <A HREF="#M3L6">M3L6</A>);

<P> --M3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~265
<P> --operation mode is arithmetic

<P><A NAME="M3L4">M3L4</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>);


<P> --M3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
<P> --operation mode is arithmetic

<P><A NAME="M3_word_counter[3]">M3_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>, VCC, <A HREF="#M3L7">M3L7</A>, <A HREF="#M3L6">M3L6</A>, <A HREF="#M3L11">M3L11</A>);

<P> --M3L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~269
<P> --operation mode is arithmetic

<P><A NAME="M3L13">M3L13</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>, <A HREF="#M3L11">M3L11</A>);


<P> --M3L23 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~829
<P> --operation mode is normal

<P><A NAME="M3L23">M3L23</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>, <A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>, <A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>);


<P> --M3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
<P> --operation mode is normal

<P><A NAME="M3_WORD_SR[1]">M3_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M3_WORD_SR[2]">M3_WORD_SR[2]</A>, <A HREF="#M3L24">M3L24</A>, VCC, <A HREF="#M3L19">M3L19</A>);


<P> --D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L25">A1L25</A>, <A HREF="#A1L26">A1L26</A>, <A HREF="#Z1_dffs[1]">Z1_dffs[1]</A>, <A HREF="#Z1_dffs[0]">Z1_dffs[0]</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[12]">AB1_state[12]</A>);


<P> --D1L27 is sld_hub:sld_hub_inst|jtag_debug_mode~2
<P> --operation mode is normal

<P><A NAME="D1L27">D1L27</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>);


<P> --X3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
<P> --operation mode is normal

<P><A NAME="X3_Q[3]">X3_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#X3L4">X3L4</A>, <A HREF="#X3L8">X3L8</A>, <A HREF="#X3L9">X3L9</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --D1L2 is sld_hub:sld_hub_inst|comb~77
<P> --operation mode is normal

<P><A NAME="D1L2">D1L2</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --D1L3 is sld_hub:sld_hub_inst|comb~78
<P> --operation mode is normal

<P><A NAME="D1L3">D1L3</A> = AMPP_FUNCTION(<A HREF="#A1L8">A1L8</A>, <A HREF="#D1L2">D1L2</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>);


<P> --L2_is_in_use_reg is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
<P> --operation mode is normal

<P><A NAME="L2_is_in_use_reg">L2_is_in_use_reg</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2_is_in_use_reg">L2_is_in_use_reg</A>, <A HREF="#X4_Q[4]">X4_Q[4]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --L1_is_in_use_reg is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
<P> --operation mode is normal

<P><A NAME="L1_is_in_use_reg">L1_is_in_use_reg</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1_is_in_use_reg">L1_is_in_use_reg</A>, <A HREF="#X5_Q[4]">X5_Q[4]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --X3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
<P> --operation mode is normal

<P><A NAME="X3_Q[5]">X3_Q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>, <A HREF="#X3_Q[5]">X3_Q[5]</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>);


<P> --BB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]
<P> --operation mode is normal

<P><A NAME="BB1_dffe1a[3]">BB1_dffe1a[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L3">D1L3</A>);


<P> --D1L18 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~24
<P> --operation mode is normal

<P><A NAME="D1L18">D1L18</A> = AMPP_FUNCTION(<A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#X3_Q[5]">X3_Q[5]</A>, <A HREF="#BB1_dffe1a[3]">BB1_dffe1a[3]</A>);


<P> --D1L23 is sld_hub:sld_hub_inst|IRSR_ENA~24
<P> --operation mode is normal

<P><A NAME="D1L23">D1L23</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>);


<P> --X3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
<P> --operation mode is normal

<P><A NAME="X3_Q[4]">X3_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ir_loaded_address_reg[3]">L2_ir_loaded_address_reg[3]</A>, <A HREF="#L1_ir_loaded_address_reg[3]">L1_ir_loaded_address_reg[3]</A>, <A HREF="#X3_Q[5]">X3_Q[5]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#X3L4">X3L4</A>);


<P> --X3L3 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~586
<P> --operation mode is normal

<P><A NAME="X3L3">X3L3</A> = AMPP_FUNCTION(<A HREF="#X3_Q[4]">X3_Q[4]</A>, <A HREF="#X3_Q[6]">X3_Q[6]</A>, <A HREF="#BB1_dffe1a[3]">BB1_dffe1a[3]</A>);


<P> --X3L4 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~587
<P> --operation mode is normal

<P><A NAME="X3L4">X3L4</A> = AMPP_FUNCTION(<A HREF="#D1L23">D1L23</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#X3L3">X3L3</A>);


<P> --W23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
<P> --operation mode is normal

<P><A NAME="W23L1_carry_eqn">W23L1_carry_eqn</A> = <A HREF="#W23L3">W23L3</A>;
<P><A NAME="W23L1">W23L1</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L1">W17L1</A> $ <A HREF="#W23L1_carry_eqn">W23L1_carry_eqn</A>;


<P> --B1L35 is FIR_core:inst|ACCU[16]~534
<P> --operation mode is normal

<P><A NAME="B1L35">B1L35</A> = <A HREF="#B1_RUNNING">B1_RUNNING</A> # <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>;


<P> --B1_ACCU[30] is FIR_core:inst|ACCU[30]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[30]_carry_eqn">B1_ACCU[30]_carry_eqn</A> = <A HREF="#B1L62">B1L62</A>;
<P><A NAME="B1_ACCU[30]_lut_out">B1_ACCU[30]_lut_out</A> = <A HREF="#B1_ACCU[30]">B1_ACCU[30]</A> $ <A HREF="#W23L2">W23L2</A> $ !<A HREF="#B1_ACCU[30]_carry_eqn">B1_ACCU[30]_carry_eqn</A>;
<P><A NAME="B1_ACCU[30]">B1_ACCU[30]</A> = DFFEAS(<A HREF="#B1_ACCU[30]_lut_out">B1_ACCU[30]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L64 is FIR_core:inst|ACCU[30]~536
<P> --operation mode is arithmetic

<P><A NAME="B1L64">B1L64</A> = CARRY(<A HREF="#B1_ACCU[30]">B1_ACCU[30]</A> & (<A HREF="#W23L2">W23L2</A> # !<A HREF="#B1L62">B1L62</A>) # !<A HREF="#B1_ACCU[30]">B1_ACCU[30]</A> & <A HREF="#W23L2">W23L2</A> & !<A HREF="#B1L62">B1L62</A>);


<P> --C1L96 is PCM3006:inst6|SAMPLE_OUT~0
<P> --operation mode is normal

<P><A NAME="C1L96">C1L96</A> = <A HREF="#C1L9">C1L9</A> & (!<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>);


<P> --B1_SAMPLE_OUT[13] is FIR_core:inst|SAMPLE_OUT[13]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[13]_lut_out">B1_SAMPLE_OUT[13]_lut_out</A> = <A HREF="#B1_ACCU[29]">B1_ACCU[29]</A>;
<P><A NAME="B1_SAMPLE_OUT[13]">B1_SAMPLE_OUT[13]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[13]_lut_out">B1_SAMPLE_OUT[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[12] is PCM3006:inst6|R_IN[12]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[12]_lut_out">C1_R_IN[12]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[12]">B1_SAMPLE_OUT[12]</A>;
<P><A NAME="C1_R_IN[12]">C1_R_IN[12]</A> = DFFEAS(<A HREF="#C1_R_IN[12]_lut_out">C1_R_IN[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[27]_lut_out">C1_SHIFTOUT[27]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[11]">C1_R_IN[11]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A>);
<P><A NAME="C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[27]_lut_out">C1_SHIFTOUT[27]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --AB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
<P> --operation mode is normal

<P><A NAME="AB1_state[1]">AB1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[0]">AB1_state[0]</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#AB1_state[1]">AB1_state[1]</A>, <A HREF="#AB1_state[15]">AB1_state[15]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --X1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
<P> --operation mode is normal

<P><A NAME="X1_Q[0]">X1_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X1_Q[0]">X1_Q[0]</A>, <A HREF="#BB1_dffe1a[7]">BB1_dffe1a[7]</A>, <A HREF="#X1L3">X1L3</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --AB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
<P> --operation mode is normal

<P><A NAME="AB1_state[6]">AB1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#AB1_state[6]">AB1_state[6]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --AB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
<P> --operation mode is normal

<P><A NAME="AB1_state[15]">AB1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[12]">AB1_state[12]</A>, <A HREF="#AB1_state[14]">AB1_state[14]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --AB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
<P> --operation mode is normal

<P><A NAME="AB1_state[11]">AB1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[11]">AB1_state[11]</A>, <A HREF="#AB1_state[10]">AB1_state[10]</A>, <A HREF="#AB1_state[14]">AB1_state[14]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --AB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
<P> --operation mode is normal

<P><A NAME="AB1_state[9]">AB1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[2]">AB1_state[2]</A>, VCC);


<P> --AB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
<P> --operation mode is normal

<P><A NAME="AB1_tms_cnt[2]">AB1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_tms_cnt[2]">AB1_tms_cnt[2]</A>, <A HREF="#AB1_tms_cnt[1]">AB1_tms_cnt[1]</A>, <A HREF="#AB1_tms_cnt[0]">AB1_tms_cnt[0]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --AB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
<P> --operation mode is normal

<P><A NAME="AB1_tms_cnt[1]">AB1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_tms_cnt[1]">AB1_tms_cnt[1]</A>, <A HREF="#AB1_tms_cnt[0]">AB1_tms_cnt[0]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --AB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
<P> --operation mode is normal

<P><A NAME="AB1_tms_cnt[0]">AB1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_tms_cnt[0]">AB1_tms_cnt[0]</A>, VCC);


<P> --AB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~245
<P> --operation mode is normal

<P><A NAME="AB1L19">AB1L19</A> = AMPP_FUNCTION(<A HREF="#AB1_tms_cnt[2]">AB1_tms_cnt[2]</A>, <A HREF="#AB1_tms_cnt[1]">AB1_tms_cnt[1]</A>, <A HREF="#AB1_tms_cnt[0]">AB1_tms_cnt[0]</A>);


<P> --AB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
<P> --operation mode is normal

<P><A NAME="AB1_state[10]">AB1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[9]">AB1_state[9]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --M1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~891
<P> --operation mode is normal

<P><A NAME="M1L21">M1L21</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, <A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>, <A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>);


<P> --M1L6 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~252
<P> --operation mode is normal

<P><A NAME="M1L6">M1L6</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[2]">M1_word_counter[2]</A>, <A HREF="#M1_word_counter[4]">M1_word_counter[4]</A>, <A HREF="#M1L21">M1L21</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M1L7 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~253
<P> --operation mode is normal

<P><A NAME="M1L7">M1L7</A> = AMPP_FUNCTION(<A HREF="#L1L9">L1L9</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M1_WORD_SR[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
<P> --operation mode is normal

<P><A NAME="M1_WORD_SR[2]">M1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M1L19">M1L19</A>, <A HREF="#M1L22">M1L22</A>, <A HREF="#M1_WORD_SR[3]">M1_WORD_SR[3]</A>, VCC, <A HREF="#M1L17">M1L17</A>);


<P> --D1L28 is sld_hub:sld_hub_inst|jtag_debug_mode~171
<P> --operation mode is normal

<P><A NAME="D1L28">D1L28</A> = AMPP_FUNCTION(<A HREF="#AB1_state[12]">AB1_state[12]</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[2]">AB1_state[2]</A>);


<P> --BB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]
<P> --operation mode is normal

<P><A NAME="BB1_dffe1a[1]">BB1_dffe1a[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L3">D1L3</A>);


<P> --X2L3 is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]~52
<P> --operation mode is normal

<P><A NAME="X2L3">X2L3</A> = AMPP_FUNCTION(<A HREF="#X9_Q[0]">X9_Q[0]</A>, <A HREF="#BB1_dffe1a[1]">BB1_dffe1a[1]</A>);


<P> --X1L3 is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]~59
<P> --operation mode is normal

<P><A NAME="X1L3">X1L3</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>);


<P> --D1L5 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1
<P> --operation mode is normal

<P><A NAME="D1L5">D1L5</A> = AMPP_FUNCTION(<A HREF="#X8_Q[0]">X8_Q[0]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>);


<P> --L2_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
<P> --operation mode is normal

<P><A NAME="L2_ir_loaded_address_reg[0]">L2_ir_loaded_address_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, !<A HREF="#L2L12">L2L12</A>, <A HREF="#L2L13">L2L13</A>);


<P> --L1_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
<P> --operation mode is normal

<P><A NAME="L1_ir_loaded_address_reg[0]">L1_ir_loaded_address_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, !<A HREF="#L1L13">L1L13</A>, <A HREF="#L1L14">L1L14</A>);


<P> --L2_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
<P> --operation mode is normal

<P><A NAME="L2_ir_loaded_address_reg[1]">L2_ir_loaded_address_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, !<A HREF="#L2L12">L2L12</A>, <A HREF="#L2L13">L2L13</A>);


<P> --L1_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
<P> --operation mode is normal

<P><A NAME="L1_ir_loaded_address_reg[1]">L1_ir_loaded_address_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, !<A HREF="#L1L13">L1L13</A>, <A HREF="#L1L14">L1L14</A>);


<P> --L1L2 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11
<P> --operation mode is normal

<P><A NAME="L1L2">L1L2</A> = AMPP_FUNCTION(<A HREF="#X5_Q[2]">X5_Q[2]</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --C1_LEFT_OUT[0] is PCM3006:inst6|LEFT_OUT[0]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[0]_lut_out">C1_LEFT_OUT[0]_lut_out</A> = <A HREF="#C1_SHIFTIN[16]">C1_SHIFTIN[16]</A>;
<P><A NAME="C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[0]_lut_out">C1_LEFT_OUT[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --B1_H_INDEX[0] is FIR_core:inst|H_INDEX[0]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[0]_lut_out">B1_H_INDEX[0]_lut_out</A> = <A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A> $ <A HREF="#B1L35">B1L35</A>;
<P><A NAME="B1_H_INDEX[0]">B1_H_INDEX[0]</A> = DFFEAS(<A HREF="#B1_H_INDEX[0]_lut_out">B1_H_INDEX[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L66">B1L66</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L99 is FIR_core:inst|H_INDEX[0]~136
<P> --operation mode is arithmetic

<P><A NAME="B1L99">B1L99</A> = CARRY(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A> & <A HREF="#B1L35">B1L35</A>);


<P> --B1_H_INDEX[1] is FIR_core:inst|H_INDEX[1]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[1]_carry_eqn">B1_H_INDEX[1]_carry_eqn</A> = <A HREF="#B1L99">B1L99</A>;
<P><A NAME="B1_H_INDEX[1]_lut_out">B1_H_INDEX[1]_lut_out</A> = <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A> $ (<A HREF="#B1_H_INDEX[1]_carry_eqn">B1_H_INDEX[1]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[1]">B1_H_INDEX[1]</A> = DFFEAS(<A HREF="#B1_H_INDEX[1]_lut_out">B1_H_INDEX[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L68">B1L68</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L101 is FIR_core:inst|H_INDEX[1]~140
<P> --operation mode is arithmetic

<P><A NAME="B1L101">B1L101</A> = CARRY(!<A HREF="#B1L99">B1L99</A> # !<A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>);


<P> --B1_H_INDEX[2] is FIR_core:inst|H_INDEX[2]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[2]_carry_eqn">B1_H_INDEX[2]_carry_eqn</A> = <A HREF="#B1L101">B1L101</A>;
<P><A NAME="B1_H_INDEX[2]_lut_out">B1_H_INDEX[2]_lut_out</A> = <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A> $ (!<A HREF="#B1_H_INDEX[2]_carry_eqn">B1_H_INDEX[2]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[2]">B1_H_INDEX[2]</A> = DFFEAS(<A HREF="#B1_H_INDEX[2]_lut_out">B1_H_INDEX[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L70">B1L70</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L103 is FIR_core:inst|H_INDEX[2]~144
<P> --operation mode is arithmetic

<P><A NAME="B1L103">B1L103</A> = CARRY(<A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A> & (!<A HREF="#B1L101">B1L101</A>));


<P> --B1_H_INDEX[3] is FIR_core:inst|H_INDEX[3]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[3]_carry_eqn">B1_H_INDEX[3]_carry_eqn</A> = <A HREF="#B1L103">B1L103</A>;
<P><A NAME="B1_H_INDEX[3]_lut_out">B1_H_INDEX[3]_lut_out</A> = <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A> $ (<A HREF="#B1_H_INDEX[3]_carry_eqn">B1_H_INDEX[3]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[3]">B1_H_INDEX[3]</A> = DFFEAS(<A HREF="#B1_H_INDEX[3]_lut_out">B1_H_INDEX[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L72">B1L72</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L105 is FIR_core:inst|H_INDEX[3]~148
<P> --operation mode is arithmetic

<P><A NAME="B1L105">B1L105</A> = CARRY(!<A HREF="#B1L103">B1L103</A> # !<A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>);


<P> --B1_H_INDEX[4] is FIR_core:inst|H_INDEX[4]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[4]_carry_eqn">B1_H_INDEX[4]_carry_eqn</A> = <A HREF="#B1L105">B1L105</A>;
<P><A NAME="B1_H_INDEX[4]_lut_out">B1_H_INDEX[4]_lut_out</A> = <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A> $ (!<A HREF="#B1_H_INDEX[4]_carry_eqn">B1_H_INDEX[4]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[4]">B1_H_INDEX[4]</A> = DFFEAS(<A HREF="#B1_H_INDEX[4]_lut_out">B1_H_INDEX[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L74">B1L74</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L107 is FIR_core:inst|H_INDEX[4]~152
<P> --operation mode is arithmetic

<P><A NAME="B1L107">B1L107</A> = CARRY(<A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A> & (!<A HREF="#B1L105">B1L105</A>));


<P> --B1_H_INDEX[5] is FIR_core:inst|H_INDEX[5]
<P> --operation mode is arithmetic

<P><A NAME="B1_H_INDEX[5]_carry_eqn">B1_H_INDEX[5]_carry_eqn</A> = <A HREF="#B1L107">B1L107</A>;
<P><A NAME="B1_H_INDEX[5]_lut_out">B1_H_INDEX[5]_lut_out</A> = <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A> $ (<A HREF="#B1_H_INDEX[5]_carry_eqn">B1_H_INDEX[5]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[5]">B1_H_INDEX[5]</A> = DFFEAS(<A HREF="#B1_H_INDEX[5]_lut_out">B1_H_INDEX[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L76">B1L76</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);

<P> --B1L109 is FIR_core:inst|H_INDEX[5]~156
<P> --operation mode is arithmetic

<P><A NAME="B1L109">B1L109</A> = CARRY(!<A HREF="#B1L107">B1L107</A> # !<A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>);


<P> --B1_H_INDEX[6] is FIR_core:inst|H_INDEX[6]
<P> --operation mode is normal

<P><A NAME="B1_H_INDEX[6]_carry_eqn">B1_H_INDEX[6]_carry_eqn</A> = <A HREF="#B1L109">B1L109</A>;
<P><A NAME="B1_H_INDEX[6]_lut_out">B1_H_INDEX[6]_lut_out</A> = <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A> $ (!<A HREF="#B1_H_INDEX[6]_carry_eqn">B1_H_INDEX[6]_carry_eqn</A>);
<P><A NAME="B1_H_INDEX[6]">B1_H_INDEX[6]</A> = DFFEAS(<A HREF="#B1_H_INDEX[6]_lut_out">B1_H_INDEX[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, !<A HREF="#SWITCH1">SWITCH1</A>, , , <A HREF="#B1L78">B1L78</A>, , , <A HREF="#B1_LAST">B1_LAST</A>);


<P> --L1_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_incr_addr">L1_ram_rom_incr_addr</A>, <A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>);

<P> --L1L17 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106
<P> --operation mode is arithmetic

<P><A NAME="L1L17">L1L17</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_incr_addr">L1_ram_rom_incr_addr</A>, <A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>);


<P> --L1_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L17">L1L17</A>);

<P> --L1L19 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110
<P> --operation mode is arithmetic

<P><A NAME="L1L19">L1L19</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1L17">L1L17</A>);


<P> --L1_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L19">L1L19</A>);

<P> --L1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114
<P> --operation mode is arithmetic

<P><A NAME="L1L21">L1L21</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1L19">L1L19</A>);


<P> --L1_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L21">L1L21</A>);

<P> --L1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118
<P> --operation mode is arithmetic

<P><A NAME="L1L23">L1L23</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1L21">L1L21</A>);


<P> --L1_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L23">L1L23</A>);

<P> --L1L25 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122
<P> --operation mode is arithmetic

<P><A NAME="L1L25">L1L25</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1L23">L1L23</A>);


<P> --L1_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
<P> --operation mode is arithmetic

<P><A NAME="L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L25">L1L25</A>);

<P> --L1L27 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126
<P> --operation mode is arithmetic

<P><A NAME="L1L27">L1L27</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1L25">L1L25</A>);


<P> --L1_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, !<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#L1L10">L1L10</A>, <A HREF="#L1L27">L1L27</A>);


<P> --K1_q_a[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[1]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[1]_PORT_A_data_in">K1_q_a[1]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A>;
<P><A NAME="K1_q_a[1]_PORT_A_data_in_reg">K1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_A_data_in">K1_q_a[1]_PORT_A_data_in</A>, K1_q_a[1]_clock_0, , , );
<P><A NAME="K1_q_a[1]_PORT_B_data_in">K1_q_a[1]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[1]">L1_ram_rom_data_reg[1]</A>;
<P><A NAME="K1_q_a[1]_PORT_B_data_in_reg">K1_q_a[1]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_B_data_in">K1_q_a[1]_PORT_B_data_in</A>, K1_q_a[1]_clock_1, , , );
<P><A NAME="K1_q_a[1]_PORT_A_address">K1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[1]_PORT_A_address_reg">K1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_A_address">K1_q_a[1]_PORT_A_address</A>, K1_q_a[1]_clock_0, , , );
<P><A NAME="K1_q_a[1]_PORT_B_address">K1_q_a[1]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[1]_PORT_B_address_reg">K1_q_a[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_B_address">K1_q_a[1]_PORT_B_address</A>, K1_q_a[1]_clock_1, , , );
<P><A NAME="K1_q_a[1]_PORT_A_write_enable">K1_q_a[1]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[1]_PORT_A_write_enable_reg">K1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_A_write_enable">K1_q_a[1]_PORT_A_write_enable</A>, K1_q_a[1]_clock_0, , , );
<P><A NAME="K1_q_a[1]_PORT_B_write_enable">K1_q_a[1]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[1]_PORT_B_write_enable_reg">K1_q_a[1]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[1]_PORT_B_write_enable">K1_q_a[1]_PORT_B_write_enable</A>, K1_q_a[1]_clock_1, , , );
<P><A NAME="K1_q_a[1]_clock_0">K1_q_a[1]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[1]_clock_1">K1_q_a[1]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[1]_PORT_A_data_out">K1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[1]_PORT_A_data_in_reg">K1_q_a[1]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[1]_PORT_B_data_in_reg">K1_q_a[1]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[1]_PORT_A_address_reg">K1_q_a[1]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[1]_PORT_B_address_reg">K1_q_a[1]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[1]_PORT_A_write_enable_reg">K1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[1]_PORT_B_write_enable_reg">K1_q_a[1]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[1]_clock_0">K1_q_a[1]_clock_0</A>, <A HREF="#K1_q_a[1]_clock_1">K1_q_a[1]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[1]">K1_q_a[1]</A> = <A HREF="#K1_q_a[1]_PORT_A_data_out">K1_q_a[1]_PORT_A_data_out</A>[0];

<P> --K1_q_b[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[1]
<P><A NAME="K1_q_b[1]_PORT_A_data_in">K1_q_b[1]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A>;
<P><A NAME="K1_q_b[1]_PORT_A_data_in_reg">K1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_A_data_in">K1_q_b[1]_PORT_A_data_in</A>, K1_q_b[1]_clock_0, , , );
<P><A NAME="K1_q_b[1]_PORT_B_data_in">K1_q_b[1]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[1]">L1_ram_rom_data_reg[1]</A>;
<P><A NAME="K1_q_b[1]_PORT_B_data_in_reg">K1_q_b[1]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_B_data_in">K1_q_b[1]_PORT_B_data_in</A>, K1_q_b[1]_clock_1, , , );
<P><A NAME="K1_q_b[1]_PORT_A_address">K1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[1]_PORT_A_address_reg">K1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_A_address">K1_q_b[1]_PORT_A_address</A>, K1_q_b[1]_clock_0, , , );
<P><A NAME="K1_q_b[1]_PORT_B_address">K1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[1]_PORT_B_address_reg">K1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_B_address">K1_q_b[1]_PORT_B_address</A>, K1_q_b[1]_clock_1, , , );
<P><A NAME="K1_q_b[1]_PORT_A_write_enable">K1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[1]_PORT_A_write_enable_reg">K1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_A_write_enable">K1_q_b[1]_PORT_A_write_enable</A>, K1_q_b[1]_clock_0, , , );
<P><A NAME="K1_q_b[1]_PORT_B_write_enable">K1_q_b[1]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[1]_PORT_B_write_enable_reg">K1_q_b[1]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[1]_PORT_B_write_enable">K1_q_b[1]_PORT_B_write_enable</A>, K1_q_b[1]_clock_1, , , );
<P><A NAME="K1_q_b[1]_clock_0">K1_q_b[1]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[1]_clock_1">K1_q_b[1]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[1]_PORT_B_data_out">K1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[1]_PORT_A_data_in_reg">K1_q_b[1]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[1]_PORT_B_data_in_reg">K1_q_b[1]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[1]_PORT_A_address_reg">K1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[1]_PORT_B_address_reg">K1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[1]_PORT_A_write_enable_reg">K1_q_b[1]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[1]_PORT_B_write_enable_reg">K1_q_b[1]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[1]_clock_0">K1_q_b[1]_clock_0</A>, <A HREF="#K1_q_b[1]_clock_1">K1_q_b[1]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[1]">K1_q_b[1]</A> = <A HREF="#K1_q_b[1]_PORT_B_data_out">K1_q_b[1]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[2]">L1_ram_rom_data_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[2]">K1_q_b[2]</A>, <A HREF="#L1_ram_rom_data_reg[3]">L1_ram_rom_data_reg[3]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --X7_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
<P> --operation mode is normal

<P><A NAME="X7_Q[3]">X7_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --L1L59 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
<P> --operation mode is normal

<P><A NAME="L1L59">L1L59</A> = AMPP_FUNCTION(<A HREF="#L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#L1L60">L1L60</A>);


<P> --M2L21 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1432
<P> --operation mode is normal

<P><A NAME="M2L21">M2L21</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, <A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>);


<P> --M2L6 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~244
<P> --operation mode is normal

<P><A NAME="M2L6">M2L6</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, <A HREF="#M2L21">M2L21</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M2L7 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~245
<P> --operation mode is normal

<P><A NAME="M2L7">M2L7</A> = AMPP_FUNCTION(<A HREF="#L1L9">L1L9</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M2L22 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1433
<P> --operation mode is normal

<P><A NAME="M2L22">M2L22</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>, <A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>);


<P> --M2_WORD_SR[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
<P> --operation mode is normal

<P><A NAME="M2_WORD_SR[2]">M2_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2L23">M2L23</A>, <A HREF="#M3L25">M3L25</A>, <A HREF="#M2L24">M2L24</A>, <A HREF="#M2L26">M2L26</A>, VCC, <A HREF="#M2L17">M2L17</A>);


<P> --D1L4 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
<P> --operation mode is normal

<P><A NAME="D1L4">D1L4</A> = AMPP_FUNCTION(<A HREF="#X8_Q[1]">X8_Q[1]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>);


<P> --L2L2 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11
<P> --operation mode is normal

<P><A NAME="L2L2">L2L2</A> = AMPP_FUNCTION(<A HREF="#X4_Q[2]">X4_Q[2]</A>, <A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --L2_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_incr_addr">L2_ram_rom_incr_addr</A>, <A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>);

<P> --L2L16 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106
<P> --operation mode is arithmetic

<P><A NAME="L2L16">L2L16</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_incr_addr">L2_ram_rom_incr_addr</A>, <A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>);


<P> --L2_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L16">L2L16</A>);

<P> --L2L18 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110
<P> --operation mode is arithmetic

<P><A NAME="L2L18">L2L18</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2L16">L2L16</A>);


<P> --L2_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L18">L2L18</A>);

<P> --L2L20 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114
<P> --operation mode is arithmetic

<P><A NAME="L2L20">L2L20</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2L18">L2L18</A>);


<P> --L2_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L20">L2L20</A>);

<P> --L2L22 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118
<P> --operation mode is arithmetic

<P><A NAME="L2L22">L2L22</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2L20">L2L20</A>);


<P> --L2_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L22">L2L22</A>);

<P> --L2L24 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122
<P> --operation mode is arithmetic

<P><A NAME="L2L24">L2L24</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2L22">L2L22</A>);


<P> --L2_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
<P> --operation mode is arithmetic

<P><A NAME="L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L24">L2L24</A>);

<P> --L2L26 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126
<P> --operation mode is arithmetic

<P><A NAME="L2L26">L2L26</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2L24">L2L24</A>);


<P> --L2_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, !<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#L2L9">L2L9</A>, <A HREF="#L2L26">L2L26</A>);


<P> --P1_q_a[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[1]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[1]_PORT_A_data_in">P1_q_a[1]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[1]_PORT_A_data_in_reg">P1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_A_data_in">P1_q_a[1]_PORT_A_data_in</A>, P1_q_a[1]_clock_0, , , );
<P><A NAME="P1_q_a[1]_PORT_B_data_in">P1_q_a[1]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[1]">L2_ram_rom_data_reg[1]</A>;
<P><A NAME="P1_q_a[1]_PORT_B_data_in_reg">P1_q_a[1]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_B_data_in">P1_q_a[1]_PORT_B_data_in</A>, P1_q_a[1]_clock_1, , , );
<P><A NAME="P1_q_a[1]_PORT_A_address">P1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[1]_PORT_A_address_reg">P1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_A_address">P1_q_a[1]_PORT_A_address</A>, P1_q_a[1]_clock_0, , , );
<P><A NAME="P1_q_a[1]_PORT_B_address">P1_q_a[1]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[1]_PORT_B_address_reg">P1_q_a[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_B_address">P1_q_a[1]_PORT_B_address</A>, P1_q_a[1]_clock_1, , , );
<P><A NAME="P1_q_a[1]_PORT_A_write_enable">P1_q_a[1]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[1]_PORT_A_write_enable_reg">P1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_A_write_enable">P1_q_a[1]_PORT_A_write_enable</A>, P1_q_a[1]_clock_0, , , );
<P><A NAME="P1_q_a[1]_PORT_B_write_enable">P1_q_a[1]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[1]_PORT_B_write_enable_reg">P1_q_a[1]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[1]_PORT_B_write_enable">P1_q_a[1]_PORT_B_write_enable</A>, P1_q_a[1]_clock_1, , , );
<P><A NAME="P1_q_a[1]_clock_0">P1_q_a[1]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[1]_clock_1">P1_q_a[1]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[1]_PORT_A_data_out">P1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[1]_PORT_A_data_in_reg">P1_q_a[1]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[1]_PORT_B_data_in_reg">P1_q_a[1]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[1]_PORT_A_address_reg">P1_q_a[1]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[1]_PORT_B_address_reg">P1_q_a[1]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[1]_PORT_A_write_enable_reg">P1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[1]_PORT_B_write_enable_reg">P1_q_a[1]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[1]_clock_0">P1_q_a[1]_clock_0</A>, <A HREF="#P1_q_a[1]_clock_1">P1_q_a[1]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[1]">P1_q_a[1]</A> = <A HREF="#P1_q_a[1]_PORT_A_data_out">P1_q_a[1]_PORT_A_data_out</A>[0];

<P> --P1_q_b[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[1]
<P><A NAME="P1_q_b[1]_PORT_A_data_in">P1_q_b[1]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[1]_PORT_A_data_in_reg">P1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_A_data_in">P1_q_b[1]_PORT_A_data_in</A>, P1_q_b[1]_clock_0, , , );
<P><A NAME="P1_q_b[1]_PORT_B_data_in">P1_q_b[1]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[1]">L2_ram_rom_data_reg[1]</A>;
<P><A NAME="P1_q_b[1]_PORT_B_data_in_reg">P1_q_b[1]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_B_data_in">P1_q_b[1]_PORT_B_data_in</A>, P1_q_b[1]_clock_1, , , );
<P><A NAME="P1_q_b[1]_PORT_A_address">P1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[1]_PORT_A_address_reg">P1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_A_address">P1_q_b[1]_PORT_A_address</A>, P1_q_b[1]_clock_0, , , );
<P><A NAME="P1_q_b[1]_PORT_B_address">P1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[1]_PORT_B_address_reg">P1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_B_address">P1_q_b[1]_PORT_B_address</A>, P1_q_b[1]_clock_1, , , );
<P><A NAME="P1_q_b[1]_PORT_A_write_enable">P1_q_b[1]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[1]_PORT_A_write_enable_reg">P1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_A_write_enable">P1_q_b[1]_PORT_A_write_enable</A>, P1_q_b[1]_clock_0, , , );
<P><A NAME="P1_q_b[1]_PORT_B_write_enable">P1_q_b[1]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[1]_PORT_B_write_enable_reg">P1_q_b[1]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[1]_PORT_B_write_enable">P1_q_b[1]_PORT_B_write_enable</A>, P1_q_b[1]_clock_1, , , );
<P><A NAME="P1_q_b[1]_clock_0">P1_q_b[1]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[1]_clock_1">P1_q_b[1]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[1]_PORT_B_data_out">P1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[1]_PORT_A_data_in_reg">P1_q_b[1]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[1]_PORT_B_data_in_reg">P1_q_b[1]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[1]_PORT_A_address_reg">P1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[1]_PORT_B_address_reg">P1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[1]_PORT_A_write_enable_reg">P1_q_b[1]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[1]_PORT_B_write_enable_reg">P1_q_b[1]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[1]_clock_0">P1_q_b[1]_clock_0</A>, <A HREF="#P1_q_b[1]_clock_1">P1_q_b[1]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[1]">P1_q_b[1]</A> = <A HREF="#P1_q_b[1]_PORT_B_data_out">P1_q_b[1]_PORT_B_data_out</A>[0];


<P> --L2_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[2]">L2_ram_rom_data_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[2]">P1_q_b[2]</A>, <A HREF="#L2_ram_rom_data_reg[3]">L2_ram_rom_data_reg[3]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --X6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3]
<P> --operation mode is normal

<P><A NAME="X6_Q[3]">X6_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L4">D1L4</A>);


<P> --L2L58 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
<P> --operation mode is normal

<P><A NAME="L2L58">L2L58</A> = AMPP_FUNCTION(<A HREF="#L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A>, <A HREF="#L2L59">L2L59</A>);


<P> --M3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~272
<P> --operation mode is normal

<P><A NAME="M3L5">M3L5</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, <A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>, <A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>, <A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>);


<P> --M3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
<P> --operation mode is normal

<P><A NAME="M3_word_counter[4]">M3_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3_word_counter[4]">M3_word_counter[4]</A>, VCC, <A HREF="#M3L7">M3L7</A>, <A HREF="#M3L6">M3L6</A>, <A HREF="#M3L13">M3L13</A>);


<P> --M3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~277
<P> --operation mode is normal

<P><A NAME="M3L6">M3L6</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
<P> --operation mode is normal

<P><A NAME="M3_WORD_SR[2]">M3_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L18">M3L18</A>, <A HREF="#M3L24">M3L24</A>, <A HREF="#M3L26">M3L26</A>, <A HREF="#M3_WORD_SR[3]">M3_WORD_SR[3]</A>, VCC, <A HREF="#M3L19">M3L19</A>);


<P> --M3L24 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~831
<P> --operation mode is normal

<P><A NAME="M3L24">M3L24</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>);


<P> --L1_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
<P> --operation mode is normal

<P><A NAME="L1_ir_loaded_address_reg[2]">L1_ir_loaded_address_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, !<A HREF="#L1L13">L1L13</A>, <A HREF="#L1L14">L1L14</A>);


<P> --L2_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
<P> --operation mode is normal

<P><A NAME="L2_ir_loaded_address_reg[2]">L2_ir_loaded_address_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, !<A HREF="#L2L12">L2L12</A>, <A HREF="#L2L13">L2L13</A>);


<P> --X3L8 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~588
<P> --operation mode is normal

<P><A NAME="X3L8">X3L8</A> = AMPP_FUNCTION(<A HREF="#L1_ir_loaded_address_reg[2]">L1_ir_loaded_address_reg[2]</A>, <A HREF="#L2_ir_loaded_address_reg[2]">L2_ir_loaded_address_reg[2]</A>, <A HREF="#D1L18">D1L18</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>);


<P> --X3L9 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~589
<P> --operation mode is normal

<P><A NAME="X3L9">X3L9</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#X3_Q[4]">X3_Q[4]</A>);


<P> --X4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4]
<P> --operation mode is normal

<P><A NAME="X4_Q[4]">X4_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X6_Q[4]">X6_Q[4]</A>, <A HREF="#X3_Q[4]">X3_Q[4]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --X5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
<P> --operation mode is normal

<P><A NAME="X5_Q[4]">X5_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X7_Q[4]">X7_Q[4]</A>, <A HREF="#X3_Q[4]">X3_Q[4]</A>, <A HREF="#X2_Q[0]">X2_Q[0]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L21">D1L21</A>);


<P> --L2_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
<P> --operation mode is normal

<P><A NAME="L2_ir_loaded_address_reg[3]">L2_ir_loaded_address_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, !<A HREF="#L2L12">L2L12</A>, <A HREF="#L2L13">L2L13</A>);


<P> --L1_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
<P> --operation mode is normal

<P><A NAME="L1_ir_loaded_address_reg[3]">L1_ir_loaded_address_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, !<A HREF="#L1L13">L1L13</A>, <A HREF="#L1L14">L1L14</A>);


<P> --W20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
<P> --operation mode is normal

<P><A NAME="W20L1_carry_eqn">W20L1_carry_eqn</A> = <A HREF="#W20L3">W20L3</A>;
<P><A NAME="W20L1">W20L1</A> = <A HREF="#W14L1">W14L1</A> $ <A HREF="#W11L1">W11L1</A> $ <A HREF="#W20L1_carry_eqn">W20L1_carry_eqn</A>;


<P> --W17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
<P> --operation mode is normal

<P><A NAME="W17L1_carry_eqn">W17L1_carry_eqn</A> = <A HREF="#W17L3">W17L3</A>;
<P><A NAME="W17L1">W17L1</A> = <A HREF="#W8L1">W8L1</A> $ <A HREF="#W5L1">W5L1</A> $ <A HREF="#W17L1_carry_eqn">W17L1_carry_eqn</A>;


<P> --W23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
<P> --operation mode is arithmetic

<P><A NAME="W23L2_carry_eqn">W23L2_carry_eqn</A> = <A HREF="#W23L5">W23L5</A>;
<P><A NAME="W23L2">W23L2</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L2">W17L2</A> $ !<A HREF="#W23L2_carry_eqn">W23L2_carry_eqn</A>;

<P> --W23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
<P> --operation mode is arithmetic

<P><A NAME="W23L3">W23L3</A> = CARRY(<A HREF="#W20L1">W20L1</A> & (<A HREF="#W17L2">W17L2</A> # !<A HREF="#W23L5">W23L5</A>) # !<A HREF="#W20L1">W20L1</A> & <A HREF="#W17L2">W17L2</A> & !<A HREF="#W23L5">W23L5</A>);


<P> --B1_ACCU[29] is FIR_core:inst|ACCU[29]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[29]_carry_eqn">B1_ACCU[29]_carry_eqn</A> = <A HREF="#B1L60">B1L60</A>;
<P><A NAME="B1_ACCU[29]_lut_out">B1_ACCU[29]_lut_out</A> = <A HREF="#B1_ACCU[29]">B1_ACCU[29]</A> $ <A HREF="#W23L4">W23L4</A> $ <A HREF="#B1_ACCU[29]_carry_eqn">B1_ACCU[29]_carry_eqn</A>;
<P><A NAME="B1_ACCU[29]">B1_ACCU[29]</A> = DFFEAS(<A HREF="#B1_ACCU[29]_lut_out">B1_ACCU[29]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L62 is FIR_core:inst|ACCU[29]~540
<P> --operation mode is arithmetic

<P><A NAME="B1L62">B1L62</A> = CARRY(<A HREF="#B1_ACCU[29]">B1_ACCU[29]</A> & !<A HREF="#W23L4">W23L4</A> & !<A HREF="#B1L60">B1L60</A> # !<A HREF="#B1_ACCU[29]">B1_ACCU[29]</A> & (!<A HREF="#B1L60">B1L60</A> # !<A HREF="#W23L4">W23L4</A>));


<P> --B1_SAMPLE_OUT[12] is FIR_core:inst|SAMPLE_OUT[12]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[12]_lut_out">B1_SAMPLE_OUT[12]_lut_out</A> = <A HREF="#B1_ACCU[28]">B1_ACCU[28]</A>;
<P><A NAME="B1_SAMPLE_OUT[12]">B1_SAMPLE_OUT[12]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[12]_lut_out">B1_SAMPLE_OUT[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[11] is PCM3006:inst6|R_IN[11]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[11]_lut_out">C1_R_IN[11]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[11]">B1_SAMPLE_OUT[11]</A>;
<P><A NAME="C1_R_IN[11]">C1_R_IN[11]</A> = DFFEAS(<A HREF="#C1_R_IN[11]_lut_out">C1_R_IN[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[26]_lut_out">C1_SHIFTOUT[26]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[10]">C1_R_IN[10]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A>);
<P><A NAME="C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[26]_lut_out">C1_SHIFTOUT[26]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --BB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]
<P> --operation mode is normal

<P><A NAME="BB1_dffe1a[7]">BB1_dffe1a[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[1]">X3_Q[1]</A>, <A HREF="#X3_Q[2]">X3_Q[2]</A>, <A HREF="#X3_Q[3]">X3_Q[3]</A>, <A HREF="#D1L27">D1L27</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L3">D1L3</A>);


<P> --AB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
<P> --operation mode is normal

<P><A NAME="AB1_state[14]">AB1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#AB1_state[13]">AB1_state[13]</A>, VCC);


<P> --M1L22 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~893
<P> --operation mode is normal

<P><A NAME="M1L22">M1L22</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[4]">M1_word_counter[4]</A>, <A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>, <A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>, <A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>);


<P> --M1_WORD_SR[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
<P> --operation mode is normal

<P><A NAME="M1_WORD_SR[3]">M1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L27">M3L27</A>, <A HREF="#M3L25">M3L25</A>, <A HREF="#M1L24">M1L24</A>, VCC, <A HREF="#M1L17">M1L17</A>);


<P> --L2L12 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
<P> --operation mode is normal

<P><A NAME="L2L12">L2L12</A> = AMPP_FUNCTION(<A HREF="#X4_Q[0]">X4_Q[0]</A>, <A HREF="#X4_Q[4]">X4_Q[4]</A>);


<P> --L2L13 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~24
<P> --operation mode is normal

<P><A NAME="L2L13">L2L13</A> = AMPP_FUNCTION(<A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --L1L13 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
<P> --operation mode is normal

<P><A NAME="L1L13">L1L13</A> = AMPP_FUNCTION(<A HREF="#X5_Q[0]">X5_Q[0]</A>, <A HREF="#X5_Q[4]">X5_Q[4]</A>);


<P> --L1L14 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~12
<P> --operation mode is normal

<P><A NAME="L1L14">L1L14</A> = AMPP_FUNCTION(<A HREF="#AB1_state[5]">AB1_state[5]</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --C1_SHIFTIN[16] is PCM3006:inst6|SHIFTIN[16]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[16]_lut_out">C1_SHIFTIN[16]_lut_out</A> = <A HREF="#C1_SHIFTIN[15]">C1_SHIFTIN[15]</A>;
<P><A NAME="C1_SHIFTIN[16]">C1_SHIFTIN[16]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[16]_lut_out">C1_SHIFTIN[16]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --B1L66 is FIR_core:inst|add~1701
<P> --operation mode is arithmetic

<P><A NAME="B1L66">B1L66</A> = !<A HREF="#B1_START_INDEX[0]">B1_START_INDEX[0]</A>;

<P> --B1L67 is FIR_core:inst|add~1703
<P> --operation mode is arithmetic

<P><A NAME="B1L67">B1L67</A> = CARRY(<A HREF="#B1_START_INDEX[0]">B1_START_INDEX[0]</A>);


<P> --B1L68 is FIR_core:inst|add~1706
<P> --operation mode is arithmetic

<P><A NAME="B1L68_carry_eqn">B1L68_carry_eqn</A> = <A HREF="#B1L67">B1L67</A>;
<P><A NAME="B1L68">B1L68</A> = <A HREF="#B1_START_INDEX[1]">B1_START_INDEX[1]</A> $ (!<A HREF="#B1L68_carry_eqn">B1L68_carry_eqn</A>);

<P> --B1L69 is FIR_core:inst|add~1708
<P> --operation mode is arithmetic

<P><A NAME="B1L69">B1L69</A> = CARRY(!<A HREF="#B1_START_INDEX[1]">B1_START_INDEX[1]</A> & (!<A HREF="#B1L67">B1L67</A>));


<P> --B1L70 is FIR_core:inst|add~1711
<P> --operation mode is arithmetic

<P><A NAME="B1L70_carry_eqn">B1L70_carry_eqn</A> = <A HREF="#B1L69">B1L69</A>;
<P><A NAME="B1L70">B1L70</A> = <A HREF="#B1_START_INDEX[2]">B1_START_INDEX[2]</A> $ (<A HREF="#B1L70_carry_eqn">B1L70_carry_eqn</A>);

<P> --B1L71 is FIR_core:inst|add~1713
<P> --operation mode is arithmetic

<P><A NAME="B1L71">B1L71</A> = CARRY(<A HREF="#B1_START_INDEX[2]">B1_START_INDEX[2]</A> # !<A HREF="#B1L69">B1L69</A>);


<P> --B1L72 is FIR_core:inst|add~1716
<P> --operation mode is arithmetic

<P><A NAME="B1L72_carry_eqn">B1L72_carry_eqn</A> = <A HREF="#B1L71">B1L71</A>;
<P><A NAME="B1L72">B1L72</A> = <A HREF="#B1_START_INDEX[3]">B1_START_INDEX[3]</A> $ (!<A HREF="#B1L72_carry_eqn">B1L72_carry_eqn</A>);

<P> --B1L73 is FIR_core:inst|add~1718
<P> --operation mode is arithmetic

<P><A NAME="B1L73">B1L73</A> = CARRY(!<A HREF="#B1_START_INDEX[3]">B1_START_INDEX[3]</A> & (!<A HREF="#B1L71">B1L71</A>));


<P> --B1L74 is FIR_core:inst|add~1721
<P> --operation mode is arithmetic

<P><A NAME="B1L74_carry_eqn">B1L74_carry_eqn</A> = <A HREF="#B1L73">B1L73</A>;
<P><A NAME="B1L74">B1L74</A> = <A HREF="#B1_START_INDEX[4]">B1_START_INDEX[4]</A> $ (<A HREF="#B1L74_carry_eqn">B1L74_carry_eqn</A>);

<P> --B1L75 is FIR_core:inst|add~1723
<P> --operation mode is arithmetic

<P><A NAME="B1L75">B1L75</A> = CARRY(<A HREF="#B1_START_INDEX[4]">B1_START_INDEX[4]</A> # !<A HREF="#B1L73">B1L73</A>);


<P> --B1L76 is FIR_core:inst|add~1726
<P> --operation mode is arithmetic

<P><A NAME="B1L76_carry_eqn">B1L76_carry_eqn</A> = <A HREF="#B1L75">B1L75</A>;
<P><A NAME="B1L76">B1L76</A> = <A HREF="#B1_START_INDEX[5]">B1_START_INDEX[5]</A> $ (!<A HREF="#B1L76_carry_eqn">B1L76_carry_eqn</A>);

<P> --B1L77 is FIR_core:inst|add~1728
<P> --operation mode is arithmetic

<P><A NAME="B1L77">B1L77</A> = CARRY(!<A HREF="#B1_START_INDEX[5]">B1_START_INDEX[5]</A> & (!<A HREF="#B1L75">B1L75</A>));


<P> --B1L78 is FIR_core:inst|add~1731
<P> --operation mode is normal

<P><A NAME="B1L78_carry_eqn">B1L78_carry_eqn</A> = <A HREF="#B1L77">B1L77</A>;
<P><A NAME="B1L78">B1L78</A> = <A HREF="#B1_START_INDEX[6]">B1_START_INDEX[6]</A> $ (<A HREF="#B1L78_carry_eqn">B1L78_carry_eqn</A>);


<P> --L1L58 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~20
<P> --operation mode is normal

<P><A NAME="L1L58">L1L58</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#X5_Q[2]">X5_Q[2]</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --L1_ram_rom_incr_addr is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_incr_addr">L1_ram_rom_incr_addr</A> = AMPP_FUNCTION(<A HREF="#L1L58">L1L58</A>, <A HREF="#X5_Q[1]">X5_Q[1]</A>, <A HREF="#L1L60">L1L60</A>, <A HREF="#L1_ram_rom_data_shift_cntr_reg[1]">L1_ram_rom_data_shift_cntr_reg[1]</A>);


<P> --L1L10 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12
<P> --operation mode is normal

<P><A NAME="L1L10">L1L10</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#X5_Q[3]">X5_Q[3]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --C1_LEFT_OUT[1] is PCM3006:inst6|LEFT_OUT[1]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[1]_lut_out">C1_LEFT_OUT[1]_lut_out</A> = <A HREF="#C1_SHIFTIN[17]">C1_SHIFTIN[17]</A>;
<P><A NAME="C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[1]_lut_out">C1_LEFT_OUT[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[2]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[2]_PORT_A_data_in">K1_q_a[2]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A>;
<P><A NAME="K1_q_a[2]_PORT_A_data_in_reg">K1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_A_data_in">K1_q_a[2]_PORT_A_data_in</A>, K1_q_a[2]_clock_0, , , );
<P><A NAME="K1_q_a[2]_PORT_B_data_in">K1_q_a[2]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[2]">L1_ram_rom_data_reg[2]</A>;
<P><A NAME="K1_q_a[2]_PORT_B_data_in_reg">K1_q_a[2]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_B_data_in">K1_q_a[2]_PORT_B_data_in</A>, K1_q_a[2]_clock_1, , , );
<P><A NAME="K1_q_a[2]_PORT_A_address">K1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[2]_PORT_A_address_reg">K1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_A_address">K1_q_a[2]_PORT_A_address</A>, K1_q_a[2]_clock_0, , , );
<P><A NAME="K1_q_a[2]_PORT_B_address">K1_q_a[2]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[2]_PORT_B_address_reg">K1_q_a[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_B_address">K1_q_a[2]_PORT_B_address</A>, K1_q_a[2]_clock_1, , , );
<P><A NAME="K1_q_a[2]_PORT_A_write_enable">K1_q_a[2]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[2]_PORT_A_write_enable_reg">K1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_A_write_enable">K1_q_a[2]_PORT_A_write_enable</A>, K1_q_a[2]_clock_0, , , );
<P><A NAME="K1_q_a[2]_PORT_B_write_enable">K1_q_a[2]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[2]_PORT_B_write_enable_reg">K1_q_a[2]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[2]_PORT_B_write_enable">K1_q_a[2]_PORT_B_write_enable</A>, K1_q_a[2]_clock_1, , , );
<P><A NAME="K1_q_a[2]_clock_0">K1_q_a[2]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[2]_clock_1">K1_q_a[2]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[2]_PORT_A_data_out">K1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[2]_PORT_A_data_in_reg">K1_q_a[2]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[2]_PORT_B_data_in_reg">K1_q_a[2]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[2]_PORT_A_address_reg">K1_q_a[2]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[2]_PORT_B_address_reg">K1_q_a[2]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[2]_PORT_A_write_enable_reg">K1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[2]_PORT_B_write_enable_reg">K1_q_a[2]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[2]_clock_0">K1_q_a[2]_clock_0</A>, <A HREF="#K1_q_a[2]_clock_1">K1_q_a[2]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[2]">K1_q_a[2]</A> = <A HREF="#K1_q_a[2]_PORT_A_data_out">K1_q_a[2]_PORT_A_data_out</A>[0];

<P> --K1_q_b[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[2]
<P><A NAME="K1_q_b[2]_PORT_A_data_in">K1_q_b[2]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A>;
<P><A NAME="K1_q_b[2]_PORT_A_data_in_reg">K1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_A_data_in">K1_q_b[2]_PORT_A_data_in</A>, K1_q_b[2]_clock_0, , , );
<P><A NAME="K1_q_b[2]_PORT_B_data_in">K1_q_b[2]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[2]">L1_ram_rom_data_reg[2]</A>;
<P><A NAME="K1_q_b[2]_PORT_B_data_in_reg">K1_q_b[2]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_B_data_in">K1_q_b[2]_PORT_B_data_in</A>, K1_q_b[2]_clock_1, , , );
<P><A NAME="K1_q_b[2]_PORT_A_address">K1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[2]_PORT_A_address_reg">K1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_A_address">K1_q_b[2]_PORT_A_address</A>, K1_q_b[2]_clock_0, , , );
<P><A NAME="K1_q_b[2]_PORT_B_address">K1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[2]_PORT_B_address_reg">K1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_B_address">K1_q_b[2]_PORT_B_address</A>, K1_q_b[2]_clock_1, , , );
<P><A NAME="K1_q_b[2]_PORT_A_write_enable">K1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[2]_PORT_A_write_enable_reg">K1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_A_write_enable">K1_q_b[2]_PORT_A_write_enable</A>, K1_q_b[2]_clock_0, , , );
<P><A NAME="K1_q_b[2]_PORT_B_write_enable">K1_q_b[2]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[2]_PORT_B_write_enable_reg">K1_q_b[2]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[2]_PORT_B_write_enable">K1_q_b[2]_PORT_B_write_enable</A>, K1_q_b[2]_clock_1, , , );
<P><A NAME="K1_q_b[2]_clock_0">K1_q_b[2]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[2]_clock_1">K1_q_b[2]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[2]_PORT_B_data_out">K1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[2]_PORT_A_data_in_reg">K1_q_b[2]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[2]_PORT_B_data_in_reg">K1_q_b[2]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[2]_PORT_A_address_reg">K1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[2]_PORT_B_address_reg">K1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[2]_PORT_A_write_enable_reg">K1_q_b[2]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[2]_PORT_B_write_enable_reg">K1_q_b[2]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[2]_clock_0">K1_q_b[2]_clock_0</A>, <A HREF="#K1_q_b[2]_clock_1">K1_q_b[2]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[2]">K1_q_b[2]</A> = <A HREF="#K1_q_b[2]_PORT_B_data_out">K1_q_b[2]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[3]">L1_ram_rom_data_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[3]">K1_q_b[3]</A>, <A HREF="#L1_ram_rom_data_reg[4]">L1_ram_rom_data_reg[4]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --M2_WORD_SR[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
<P> --operation mode is normal

<P><A NAME="M2_WORD_SR[3]">M2_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, <A HREF="#M3L27">M3L27</A>, <A HREF="#M3L25">M3L25</A>, <A HREF="#M2L27">M2L27</A>, VCC, <A HREF="#M2L17">M2L17</A>);


<P> --M2L23 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1435
<P> --operation mode is normal

<P><A NAME="M2L23">M2L23</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#M2_WORD_SR[3]">M2_WORD_SR[3]</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --M3L25 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~833
<P> --operation mode is normal

<P><A NAME="M3L25">M3L25</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>);


<P> --M2L24 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1436
<P> --operation mode is normal

<P><A NAME="M2L24">M2L24</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>, <A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>);


<P> --M2L25 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1437
<P> --operation mode is normal

<P><A NAME="M2L25">M2L25</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>);


<P> --M2L26 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1438
<P> --operation mode is normal

<P><A NAME="M2L26">M2L26</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>, <A HREF="#M2L25">M2L25</A>, <A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>, <A HREF="#M2_word_counter[1]">M2_word_counter[1]</A>);


<P> --L2L57 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~22
<P> --operation mode is normal

<P><A NAME="L2L57">L2L57</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#X4_Q[2]">X4_Q[2]</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --L2_ram_rom_incr_addr is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_incr_addr">L2_ram_rom_incr_addr</A> = AMPP_FUNCTION(<A HREF="#L2L57">L2L57</A>, <A HREF="#X4_Q[1]">X4_Q[1]</A>, <A HREF="#L2L59">L2L59</A>, <A HREF="#L2_ram_rom_data_shift_cntr_reg[1]">L2_ram_rom_data_shift_cntr_reg[1]</A>);


<P> --L2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12
<P> --operation mode is normal

<P><A NAME="L2L9">L2L9</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#X4_Q[3]">X4_Q[3]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --P1_q_a[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[2]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[2]_PORT_A_data_in">P1_q_a[2]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[2]_PORT_A_data_in_reg">P1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_A_data_in">P1_q_a[2]_PORT_A_data_in</A>, P1_q_a[2]_clock_0, , , );
<P><A NAME="P1_q_a[2]_PORT_B_data_in">P1_q_a[2]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[2]">L2_ram_rom_data_reg[2]</A>;
<P><A NAME="P1_q_a[2]_PORT_B_data_in_reg">P1_q_a[2]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_B_data_in">P1_q_a[2]_PORT_B_data_in</A>, P1_q_a[2]_clock_1, , , );
<P><A NAME="P1_q_a[2]_PORT_A_address">P1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[2]_PORT_A_address_reg">P1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_A_address">P1_q_a[2]_PORT_A_address</A>, P1_q_a[2]_clock_0, , , );
<P><A NAME="P1_q_a[2]_PORT_B_address">P1_q_a[2]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[2]_PORT_B_address_reg">P1_q_a[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_B_address">P1_q_a[2]_PORT_B_address</A>, P1_q_a[2]_clock_1, , , );
<P><A NAME="P1_q_a[2]_PORT_A_write_enable">P1_q_a[2]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[2]_PORT_A_write_enable_reg">P1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_A_write_enable">P1_q_a[2]_PORT_A_write_enable</A>, P1_q_a[2]_clock_0, , , );
<P><A NAME="P1_q_a[2]_PORT_B_write_enable">P1_q_a[2]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[2]_PORT_B_write_enable_reg">P1_q_a[2]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[2]_PORT_B_write_enable">P1_q_a[2]_PORT_B_write_enable</A>, P1_q_a[2]_clock_1, , , );
<P><A NAME="P1_q_a[2]_clock_0">P1_q_a[2]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[2]_clock_1">P1_q_a[2]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[2]_PORT_A_data_out">P1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[2]_PORT_A_data_in_reg">P1_q_a[2]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[2]_PORT_B_data_in_reg">P1_q_a[2]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[2]_PORT_A_address_reg">P1_q_a[2]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[2]_PORT_B_address_reg">P1_q_a[2]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[2]_PORT_A_write_enable_reg">P1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[2]_PORT_B_write_enable_reg">P1_q_a[2]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[2]_clock_0">P1_q_a[2]_clock_0</A>, <A HREF="#P1_q_a[2]_clock_1">P1_q_a[2]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[2]">P1_q_a[2]</A> = <A HREF="#P1_q_a[2]_PORT_A_data_out">P1_q_a[2]_PORT_A_data_out</A>[0];

<P> --P1_q_b[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[2]
<P><A NAME="P1_q_b[2]_PORT_A_data_in">P1_q_b[2]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[2]_PORT_A_data_in_reg">P1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_A_data_in">P1_q_b[2]_PORT_A_data_in</A>, P1_q_b[2]_clock_0, , , );
<P><A NAME="P1_q_b[2]_PORT_B_data_in">P1_q_b[2]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[2]">L2_ram_rom_data_reg[2]</A>;
<P><A NAME="P1_q_b[2]_PORT_B_data_in_reg">P1_q_b[2]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_B_data_in">P1_q_b[2]_PORT_B_data_in</A>, P1_q_b[2]_clock_1, , , );
<P><A NAME="P1_q_b[2]_PORT_A_address">P1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[2]_PORT_A_address_reg">P1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_A_address">P1_q_b[2]_PORT_A_address</A>, P1_q_b[2]_clock_0, , , );
<P><A NAME="P1_q_b[2]_PORT_B_address">P1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[2]_PORT_B_address_reg">P1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_B_address">P1_q_b[2]_PORT_B_address</A>, P1_q_b[2]_clock_1, , , );
<P><A NAME="P1_q_b[2]_PORT_A_write_enable">P1_q_b[2]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[2]_PORT_A_write_enable_reg">P1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_A_write_enable">P1_q_b[2]_PORT_A_write_enable</A>, P1_q_b[2]_clock_0, , , );
<P><A NAME="P1_q_b[2]_PORT_B_write_enable">P1_q_b[2]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[2]_PORT_B_write_enable_reg">P1_q_b[2]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[2]_PORT_B_write_enable">P1_q_b[2]_PORT_B_write_enable</A>, P1_q_b[2]_clock_1, , , );
<P><A NAME="P1_q_b[2]_clock_0">P1_q_b[2]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[2]_clock_1">P1_q_b[2]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[2]_PORT_B_data_out">P1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[2]_PORT_A_data_in_reg">P1_q_b[2]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[2]_PORT_B_data_in_reg">P1_q_b[2]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[2]_PORT_A_address_reg">P1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[2]_PORT_B_address_reg">P1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[2]_PORT_A_write_enable_reg">P1_q_b[2]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[2]_PORT_B_write_enable_reg">P1_q_b[2]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[2]_clock_0">P1_q_b[2]_clock_0</A>, <A HREF="#P1_q_b[2]_clock_1">P1_q_b[2]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[2]">P1_q_b[2]</A> = <A HREF="#P1_q_b[2]_PORT_B_data_out">P1_q_b[2]_PORT_B_data_out</A>[0];


<P> --L2_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[3]">L2_ram_rom_data_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[3]">P1_q_b[3]</A>, <A HREF="#L2_ram_rom_data_reg[4]">L2_ram_rom_data_reg[4]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --M3L26 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~834
<P> --operation mode is normal

<P><A NAME="M3L26">M3L26</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, <A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>, <A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>, <A HREF="#M3_word_counter[4]">M3_word_counter[4]</A>);


<P> --M3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
<P> --operation mode is normal

<P><A NAME="M3_WORD_SR[3]">M3_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M3L27">M3L27</A>, <A HREF="#M3L25">M3L25</A>, <A HREF="#M3L28">M3L28</A>, <A HREF="#M3_word_counter[0]">M3_word_counter[0]</A>, VCC, <A HREF="#M3L19">M3L19</A>);


<P> --X6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4]
<P> --operation mode is normal

<P><A NAME="X6_Q[4]">X6_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[4]">X3_Q[4]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L4">D1L4</A>);


<P> --X7_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
<P> --operation mode is normal

<P><A NAME="X7_Q[4]">X7_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#X3_Q[4]">X3_Q[4]</A>, <A HREF="#D1_CLRN_SIGNAL">D1_CLRN_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --W14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
<P> --operation mode is normal

<P><A NAME="W14L1_carry_eqn">W14L1_carry_eqn</A> = <A HREF="#W14L3">W14L3</A>;
<P><A NAME="W14L1">W14L1</A> = <A HREF="#V1L1">V1L1</A> $ <A HREF="#S13L4">S13L4</A> $ <A HREF="#W14L1_carry_eqn">W14L1_carry_eqn</A>;


<P> --W11L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
<P> --operation mode is normal

<P><A NAME="W11L1_carry_eqn">W11L1_carry_eqn</A> = <A HREF="#W11L3">W11L3</A>;
<P><A NAME="W11L1">W11L1</A> = <A HREF="#S15L4">S15L4</A> $ <A HREF="#S17L4">S17L4</A> $ <A HREF="#W11L1_carry_eqn">W11L1_carry_eqn</A>;


<P> --W20L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
<P> --operation mode is arithmetic

<P><A NAME="W20L2_carry_eqn">W20L2_carry_eqn</A> = <A HREF="#W20L5">W20L5</A>;
<P><A NAME="W20L2">W20L2</A> = <A HREF="#W14L1">W14L1</A> $ <A HREF="#W11L2">W11L2</A> $ !<A HREF="#W20L2_carry_eqn">W20L2_carry_eqn</A>;

<P> --W20L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
<P> --operation mode is arithmetic

<P><A NAME="W20L3">W20L3</A> = CARRY(<A HREF="#W14L1">W14L1</A> & (<A HREF="#W11L2">W11L2</A> # !<A HREF="#W20L5">W20L5</A>) # !<A HREF="#W14L1">W14L1</A> & <A HREF="#W11L2">W11L2</A> & !<A HREF="#W20L5">W20L5</A>);


<P> --W8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
<P> --operation mode is normal

<P><A NAME="W8L1_carry_eqn">W8L1_carry_eqn</A> = <A HREF="#W8L3">W8L3</A>;
<P><A NAME="W8L1">W8L1</A> = <A HREF="#S19L4">S19L4</A> $ <A HREF="#S21L4">S21L4</A> $ <A HREF="#W8L1_carry_eqn">W8L1_carry_eqn</A>;


<P> --W5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
<P> --operation mode is normal

<P><A NAME="W5L1_carry_eqn">W5L1_carry_eqn</A> = <A HREF="#W5L3">W5L3</A>;
<P><A NAME="W5L1">W5L1</A> = <A HREF="#S23L4">S23L4</A> $ <A HREF="#S25L5">S25L5</A> $ <A HREF="#W5L1_carry_eqn">W5L1_carry_eqn</A>;


<P> --W17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
<P> --operation mode is arithmetic

<P><A NAME="W17L2_carry_eqn">W17L2_carry_eqn</A> = <A HREF="#W17L5">W17L5</A>;
<P><A NAME="W17L2">W17L2</A> = <A HREF="#W8L1">W8L1</A> $ <A HREF="#W5L2">W5L2</A> $ !<A HREF="#W17L2_carry_eqn">W17L2_carry_eqn</A>;

<P> --W17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
<P> --operation mode is arithmetic

<P><A NAME="W17L3">W17L3</A> = CARRY(<A HREF="#W8L1">W8L1</A> & (<A HREF="#W5L2">W5L2</A> # !<A HREF="#W17L5">W17L5</A>) # !<A HREF="#W8L1">W8L1</A> & <A HREF="#W5L2">W5L2</A> & !<A HREF="#W17L5">W17L5</A>);


<P> --W23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
<P> --operation mode is arithmetic

<P><A NAME="W23L4_carry_eqn">W23L4_carry_eqn</A> = <A HREF="#W23L7">W23L7</A>;
<P><A NAME="W23L4">W23L4</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L4">W17L4</A> $ <A HREF="#W23L4_carry_eqn">W23L4_carry_eqn</A>;

<P> --W23L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
<P> --operation mode is arithmetic

<P><A NAME="W23L5">W23L5</A> = CARRY(<A HREF="#W20L1">W20L1</A> & !<A HREF="#W17L4">W17L4</A> & !<A HREF="#W23L7">W23L7</A> # !<A HREF="#W20L1">W20L1</A> & (!<A HREF="#W23L7">W23L7</A> # !<A HREF="#W17L4">W17L4</A>));


<P> --B1_ACCU[28] is FIR_core:inst|ACCU[28]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[28]_carry_eqn">B1_ACCU[28]_carry_eqn</A> = <A HREF="#B1L58">B1L58</A>;
<P><A NAME="B1_ACCU[28]_lut_out">B1_ACCU[28]_lut_out</A> = <A HREF="#B1_ACCU[28]">B1_ACCU[28]</A> $ <A HREF="#W23L6">W23L6</A> $ !<A HREF="#B1_ACCU[28]_carry_eqn">B1_ACCU[28]_carry_eqn</A>;
<P><A NAME="B1_ACCU[28]">B1_ACCU[28]</A> = DFFEAS(<A HREF="#B1_ACCU[28]_lut_out">B1_ACCU[28]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L60 is FIR_core:inst|ACCU[28]~544
<P> --operation mode is arithmetic

<P><A NAME="B1L60">B1L60</A> = CARRY(<A HREF="#B1_ACCU[28]">B1_ACCU[28]</A> & (<A HREF="#W23L6">W23L6</A> # !<A HREF="#B1L58">B1L58</A>) # !<A HREF="#B1_ACCU[28]">B1_ACCU[28]</A> & <A HREF="#W23L6">W23L6</A> & !<A HREF="#B1L58">B1L58</A>);


<P> --B1_SAMPLE_OUT[11] is FIR_core:inst|SAMPLE_OUT[11]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[11]_lut_out">B1_SAMPLE_OUT[11]_lut_out</A> = <A HREF="#B1_ACCU[27]">B1_ACCU[27]</A>;
<P><A NAME="B1_SAMPLE_OUT[11]">B1_SAMPLE_OUT[11]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[11]_lut_out">B1_SAMPLE_OUT[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[10] is PCM3006:inst6|R_IN[10]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[10]_lut_out">C1_R_IN[10]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[10]">B1_SAMPLE_OUT[10]</A>;
<P><A NAME="C1_R_IN[10]">C1_R_IN[10]</A> = DFFEAS(<A HREF="#C1_R_IN[10]_lut_out">C1_R_IN[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[25]_lut_out">C1_SHIFTOUT[25]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[9]">C1_R_IN[9]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A>);
<P><A NAME="C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[25]_lut_out">C1_SHIFTOUT[25]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --AB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
<P> --operation mode is normal

<P><A NAME="AB1_state[13]">AB1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#AB1_state[12]">AB1_state[12]</A>, <A HREF="#AB1_state[13]">AB1_state[13]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --M3L27 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~836
<P> --operation mode is normal

<P><A NAME="M3L27">M3L27</A> = AMPP_FUNCTION(<A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --M1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~895
<P> --operation mode is normal

<P><A NAME="M1L23">M1L23</A> = AMPP_FUNCTION(<A HREF="#M1_word_counter[1]">M1_word_counter[1]</A>, <A HREF="#M1_word_counter[3]">M1_word_counter[3]</A>);


<P> --M1L24 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~896
<P> --operation mode is normal

<P><A NAME="M1L24">M1L24</A> = AMPP_FUNCTION(<A HREF="#M1L23">M1L23</A>, <A HREF="#M1_word_counter[2]">M1_word_counter[2]</A>, <A HREF="#M1_word_counter[0]">M1_word_counter[0]</A>, <A HREF="#M1_word_counter[4]">M1_word_counter[4]</A>);


<P> --C1_SHIFTIN[15] is PCM3006:inst6|SHIFTIN[15]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[15]_lut_out">C1_SHIFTIN[15]_lut_out</A> = <A HREF="#C1_SHIFTIN[14]">C1_SHIFTIN[14]</A>;
<P><A NAME="C1_SHIFTIN[15]">C1_SHIFTIN[15]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[15]_lut_out">C1_SHIFTIN[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_POSEDGE_BCK is PCM3006:inst6|POSEDGE_BCK
<P> --operation mode is normal

<P><A NAME="C1_POSEDGE_BCK">C1_POSEDGE_BCK</A> = <A HREF="#C1L5">C1L5</A> & (!<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>);


<P> --B1_START_INDEX[0] is FIR_core:inst|START_INDEX[0]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[0]_lut_out">B1_START_INDEX[0]_lut_out</A> = <A HREF="#B1L66">B1L66</A>;
<P><A NAME="B1_START_INDEX[0]">B1_START_INDEX[0]</A> = DFFEAS(<A HREF="#B1_START_INDEX[0]_lut_out">B1_START_INDEX[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[1] is FIR_core:inst|START_INDEX[1]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[1]_lut_out">B1_START_INDEX[1]_lut_out</A> = <A HREF="#B1L68">B1L68</A>;
<P><A NAME="B1_START_INDEX[1]">B1_START_INDEX[1]</A> = DFFEAS(<A HREF="#B1_START_INDEX[1]_lut_out">B1_START_INDEX[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[2] is FIR_core:inst|START_INDEX[2]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[2]_lut_out">B1_START_INDEX[2]_lut_out</A> = <A HREF="#B1L70">B1L70</A>;
<P><A NAME="B1_START_INDEX[2]">B1_START_INDEX[2]</A> = DFFEAS(<A HREF="#B1_START_INDEX[2]_lut_out">B1_START_INDEX[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[3] is FIR_core:inst|START_INDEX[3]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[3]_lut_out">B1_START_INDEX[3]_lut_out</A> = <A HREF="#B1L72">B1L72</A>;
<P><A NAME="B1_START_INDEX[3]">B1_START_INDEX[3]</A> = DFFEAS(<A HREF="#B1_START_INDEX[3]_lut_out">B1_START_INDEX[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[4] is FIR_core:inst|START_INDEX[4]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[4]_lut_out">B1_START_INDEX[4]_lut_out</A> = <A HREF="#B1L74">B1L74</A>;
<P><A NAME="B1_START_INDEX[4]">B1_START_INDEX[4]</A> = DFFEAS(<A HREF="#B1_START_INDEX[4]_lut_out">B1_START_INDEX[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[5] is FIR_core:inst|START_INDEX[5]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[5]_lut_out">B1_START_INDEX[5]_lut_out</A> = <A HREF="#B1L76">B1L76</A>;
<P><A NAME="B1_START_INDEX[5]">B1_START_INDEX[5]</A> = DFFEAS(<A HREF="#B1_START_INDEX[5]_lut_out">B1_START_INDEX[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --B1_START_INDEX[6] is FIR_core:inst|START_INDEX[6]
<P> --operation mode is normal

<P><A NAME="B1_START_INDEX[6]_lut_out">B1_START_INDEX[6]_lut_out</A> = <A HREF="#B1L78">B1L78</A>;
<P><A NAME="B1_START_INDEX[6]">B1_START_INDEX[6]</A> = DFFEAS(<A HREF="#B1_START_INDEX[6]_lut_out">B1_START_INDEX[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L140">B1L140</A>, , , , );


<P> --C1_SHIFTIN[17] is PCM3006:inst6|SHIFTIN[17]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[17]_lut_out">C1_SHIFTIN[17]_lut_out</A> = <A HREF="#C1_SHIFTIN[16]">C1_SHIFTIN[16]</A>;
<P><A NAME="C1_SHIFTIN[17]">C1_SHIFTIN[17]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[17]_lut_out">C1_SHIFTIN[17]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[2] is PCM3006:inst6|LEFT_OUT[2]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[2]_lut_out">C1_LEFT_OUT[2]_lut_out</A> = <A HREF="#C1_SHIFTIN[18]">C1_SHIFTIN[18]</A>;
<P><A NAME="C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[2]_lut_out">C1_LEFT_OUT[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[3]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[3]_PORT_A_data_in">K1_q_a[3]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A>;
<P><A NAME="K1_q_a[3]_PORT_A_data_in_reg">K1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_A_data_in">K1_q_a[3]_PORT_A_data_in</A>, K1_q_a[3]_clock_0, , , );
<P><A NAME="K1_q_a[3]_PORT_B_data_in">K1_q_a[3]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[3]">L1_ram_rom_data_reg[3]</A>;
<P><A NAME="K1_q_a[3]_PORT_B_data_in_reg">K1_q_a[3]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_B_data_in">K1_q_a[3]_PORT_B_data_in</A>, K1_q_a[3]_clock_1, , , );
<P><A NAME="K1_q_a[3]_PORT_A_address">K1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[3]_PORT_A_address_reg">K1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_A_address">K1_q_a[3]_PORT_A_address</A>, K1_q_a[3]_clock_0, , , );
<P><A NAME="K1_q_a[3]_PORT_B_address">K1_q_a[3]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[3]_PORT_B_address_reg">K1_q_a[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_B_address">K1_q_a[3]_PORT_B_address</A>, K1_q_a[3]_clock_1, , , );
<P><A NAME="K1_q_a[3]_PORT_A_write_enable">K1_q_a[3]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[3]_PORT_A_write_enable_reg">K1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_A_write_enable">K1_q_a[3]_PORT_A_write_enable</A>, K1_q_a[3]_clock_0, , , );
<P><A NAME="K1_q_a[3]_PORT_B_write_enable">K1_q_a[3]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[3]_PORT_B_write_enable_reg">K1_q_a[3]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[3]_PORT_B_write_enable">K1_q_a[3]_PORT_B_write_enable</A>, K1_q_a[3]_clock_1, , , );
<P><A NAME="K1_q_a[3]_clock_0">K1_q_a[3]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[3]_clock_1">K1_q_a[3]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[3]_PORT_A_data_out">K1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[3]_PORT_A_data_in_reg">K1_q_a[3]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[3]_PORT_B_data_in_reg">K1_q_a[3]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[3]_PORT_A_address_reg">K1_q_a[3]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[3]_PORT_B_address_reg">K1_q_a[3]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[3]_PORT_A_write_enable_reg">K1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[3]_PORT_B_write_enable_reg">K1_q_a[3]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[3]_clock_0">K1_q_a[3]_clock_0</A>, <A HREF="#K1_q_a[3]_clock_1">K1_q_a[3]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[3]">K1_q_a[3]</A> = <A HREF="#K1_q_a[3]_PORT_A_data_out">K1_q_a[3]_PORT_A_data_out</A>[0];

<P> --K1_q_b[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[3]
<P><A NAME="K1_q_b[3]_PORT_A_data_in">K1_q_b[3]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A>;
<P><A NAME="K1_q_b[3]_PORT_A_data_in_reg">K1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_A_data_in">K1_q_b[3]_PORT_A_data_in</A>, K1_q_b[3]_clock_0, , , );
<P><A NAME="K1_q_b[3]_PORT_B_data_in">K1_q_b[3]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[3]">L1_ram_rom_data_reg[3]</A>;
<P><A NAME="K1_q_b[3]_PORT_B_data_in_reg">K1_q_b[3]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_B_data_in">K1_q_b[3]_PORT_B_data_in</A>, K1_q_b[3]_clock_1, , , );
<P><A NAME="K1_q_b[3]_PORT_A_address">K1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[3]_PORT_A_address_reg">K1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_A_address">K1_q_b[3]_PORT_A_address</A>, K1_q_b[3]_clock_0, , , );
<P><A NAME="K1_q_b[3]_PORT_B_address">K1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[3]_PORT_B_address_reg">K1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_B_address">K1_q_b[3]_PORT_B_address</A>, K1_q_b[3]_clock_1, , , );
<P><A NAME="K1_q_b[3]_PORT_A_write_enable">K1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[3]_PORT_A_write_enable_reg">K1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_A_write_enable">K1_q_b[3]_PORT_A_write_enable</A>, K1_q_b[3]_clock_0, , , );
<P><A NAME="K1_q_b[3]_PORT_B_write_enable">K1_q_b[3]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[3]_PORT_B_write_enable_reg">K1_q_b[3]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[3]_PORT_B_write_enable">K1_q_b[3]_PORT_B_write_enable</A>, K1_q_b[3]_clock_1, , , );
<P><A NAME="K1_q_b[3]_clock_0">K1_q_b[3]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[3]_clock_1">K1_q_b[3]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[3]_PORT_B_data_out">K1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[3]_PORT_A_data_in_reg">K1_q_b[3]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[3]_PORT_B_data_in_reg">K1_q_b[3]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[3]_PORT_A_address_reg">K1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[3]_PORT_B_address_reg">K1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[3]_PORT_A_write_enable_reg">K1_q_b[3]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[3]_PORT_B_write_enable_reg">K1_q_b[3]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[3]_clock_0">K1_q_b[3]_clock_0</A>, <A HREF="#K1_q_b[3]_clock_1">K1_q_b[3]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[3]">K1_q_b[3]</A> = <A HREF="#K1_q_b[3]_PORT_B_data_out">K1_q_b[3]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[4]">L1_ram_rom_data_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[4]">K1_q_b[4]</A>, <A HREF="#L1_ram_rom_data_reg[5]">L1_ram_rom_data_reg[5]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --M2L27 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1440
<P> --operation mode is normal

<P><A NAME="M2L27">M2L27</A> = AMPP_FUNCTION(<A HREF="#M2_word_counter[3]">M2_word_counter[3]</A>, <A HREF="#M2_word_counter[2]">M2_word_counter[2]</A>, <A HREF="#M2_word_counter[0]">M2_word_counter[0]</A>, <A HREF="#M2_word_counter[4]">M2_word_counter[4]</A>);


<P> --P1_q_a[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[3]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[3]_PORT_A_data_in">P1_q_a[3]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[3]_PORT_A_data_in_reg">P1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_A_data_in">P1_q_a[3]_PORT_A_data_in</A>, P1_q_a[3]_clock_0, , , );
<P><A NAME="P1_q_a[3]_PORT_B_data_in">P1_q_a[3]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[3]">L2_ram_rom_data_reg[3]</A>;
<P><A NAME="P1_q_a[3]_PORT_B_data_in_reg">P1_q_a[3]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_B_data_in">P1_q_a[3]_PORT_B_data_in</A>, P1_q_a[3]_clock_1, , , );
<P><A NAME="P1_q_a[3]_PORT_A_address">P1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[3]_PORT_A_address_reg">P1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_A_address">P1_q_a[3]_PORT_A_address</A>, P1_q_a[3]_clock_0, , , );
<P><A NAME="P1_q_a[3]_PORT_B_address">P1_q_a[3]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[3]_PORT_B_address_reg">P1_q_a[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_B_address">P1_q_a[3]_PORT_B_address</A>, P1_q_a[3]_clock_1, , , );
<P><A NAME="P1_q_a[3]_PORT_A_write_enable">P1_q_a[3]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[3]_PORT_A_write_enable_reg">P1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_A_write_enable">P1_q_a[3]_PORT_A_write_enable</A>, P1_q_a[3]_clock_0, , , );
<P><A NAME="P1_q_a[3]_PORT_B_write_enable">P1_q_a[3]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[3]_PORT_B_write_enable_reg">P1_q_a[3]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[3]_PORT_B_write_enable">P1_q_a[3]_PORT_B_write_enable</A>, P1_q_a[3]_clock_1, , , );
<P><A NAME="P1_q_a[3]_clock_0">P1_q_a[3]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[3]_clock_1">P1_q_a[3]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[3]_PORT_A_data_out">P1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[3]_PORT_A_data_in_reg">P1_q_a[3]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[3]_PORT_B_data_in_reg">P1_q_a[3]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[3]_PORT_A_address_reg">P1_q_a[3]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[3]_PORT_B_address_reg">P1_q_a[3]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[3]_PORT_A_write_enable_reg">P1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[3]_PORT_B_write_enable_reg">P1_q_a[3]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[3]_clock_0">P1_q_a[3]_clock_0</A>, <A HREF="#P1_q_a[3]_clock_1">P1_q_a[3]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[3]">P1_q_a[3]</A> = <A HREF="#P1_q_a[3]_PORT_A_data_out">P1_q_a[3]_PORT_A_data_out</A>[0];

<P> --P1_q_b[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[3]
<P><A NAME="P1_q_b[3]_PORT_A_data_in">P1_q_b[3]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[3]_PORT_A_data_in_reg">P1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_A_data_in">P1_q_b[3]_PORT_A_data_in</A>, P1_q_b[3]_clock_0, , , );
<P><A NAME="P1_q_b[3]_PORT_B_data_in">P1_q_b[3]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[3]">L2_ram_rom_data_reg[3]</A>;
<P><A NAME="P1_q_b[3]_PORT_B_data_in_reg">P1_q_b[3]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_B_data_in">P1_q_b[3]_PORT_B_data_in</A>, P1_q_b[3]_clock_1, , , );
<P><A NAME="P1_q_b[3]_PORT_A_address">P1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[3]_PORT_A_address_reg">P1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_A_address">P1_q_b[3]_PORT_A_address</A>, P1_q_b[3]_clock_0, , , );
<P><A NAME="P1_q_b[3]_PORT_B_address">P1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[3]_PORT_B_address_reg">P1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_B_address">P1_q_b[3]_PORT_B_address</A>, P1_q_b[3]_clock_1, , , );
<P><A NAME="P1_q_b[3]_PORT_A_write_enable">P1_q_b[3]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[3]_PORT_A_write_enable_reg">P1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_A_write_enable">P1_q_b[3]_PORT_A_write_enable</A>, P1_q_b[3]_clock_0, , , );
<P><A NAME="P1_q_b[3]_PORT_B_write_enable">P1_q_b[3]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[3]_PORT_B_write_enable_reg">P1_q_b[3]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[3]_PORT_B_write_enable">P1_q_b[3]_PORT_B_write_enable</A>, P1_q_b[3]_clock_1, , , );
<P><A NAME="P1_q_b[3]_clock_0">P1_q_b[3]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[3]_clock_1">P1_q_b[3]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[3]_PORT_B_data_out">P1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[3]_PORT_A_data_in_reg">P1_q_b[3]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[3]_PORT_B_data_in_reg">P1_q_b[3]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[3]_PORT_A_address_reg">P1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[3]_PORT_B_address_reg">P1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[3]_PORT_A_write_enable_reg">P1_q_b[3]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[3]_PORT_B_write_enable_reg">P1_q_b[3]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[3]_clock_0">P1_q_b[3]_clock_0</A>, <A HREF="#P1_q_b[3]_clock_1">P1_q_b[3]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[3]">P1_q_b[3]</A> = <A HREF="#P1_q_b[3]_PORT_B_data_out">P1_q_b[3]_PORT_B_data_out</A>[0];


<P> --L2_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[4]">L2_ram_rom_data_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[4]">P1_q_b[4]</A>, <A HREF="#L2_ram_rom_data_reg[5]">L2_ram_rom_data_reg[5]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --M3L28 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~837
<P> --operation mode is normal

<P><A NAME="M3L28">M3L28</A> = AMPP_FUNCTION(<A HREF="#M3_word_counter[1]">M3_word_counter[1]</A>, <A HREF="#M3_word_counter[2]">M3_word_counter[2]</A>, <A HREF="#M3_word_counter[3]">M3_word_counter[3]</A>, <A HREF="#M3_word_counter[4]">M3_word_counter[4]</A>);


<P> --K1_q_a[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[15]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[15]_PORT_A_data_in">K1_q_a[15]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A>;
<P><A NAME="K1_q_a[15]_PORT_A_data_in_reg">K1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_A_data_in">K1_q_a[15]_PORT_A_data_in</A>, K1_q_a[15]_clock_0, , , );
<P><A NAME="K1_q_a[15]_PORT_B_data_in">K1_q_a[15]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[15]">L1_ram_rom_data_reg[15]</A>;
<P><A NAME="K1_q_a[15]_PORT_B_data_in_reg">K1_q_a[15]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_B_data_in">K1_q_a[15]_PORT_B_data_in</A>, K1_q_a[15]_clock_1, , , );
<P><A NAME="K1_q_a[15]_PORT_A_address">K1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[15]_PORT_A_address_reg">K1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_A_address">K1_q_a[15]_PORT_A_address</A>, K1_q_a[15]_clock_0, , , );
<P><A NAME="K1_q_a[15]_PORT_B_address">K1_q_a[15]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[15]_PORT_B_address_reg">K1_q_a[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_B_address">K1_q_a[15]_PORT_B_address</A>, K1_q_a[15]_clock_1, , , );
<P><A NAME="K1_q_a[15]_PORT_A_write_enable">K1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[15]_PORT_A_write_enable_reg">K1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_A_write_enable">K1_q_a[15]_PORT_A_write_enable</A>, K1_q_a[15]_clock_0, , , );
<P><A NAME="K1_q_a[15]_PORT_B_write_enable">K1_q_a[15]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[15]_PORT_B_write_enable_reg">K1_q_a[15]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[15]_PORT_B_write_enable">K1_q_a[15]_PORT_B_write_enable</A>, K1_q_a[15]_clock_1, , , );
<P><A NAME="K1_q_a[15]_clock_0">K1_q_a[15]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[15]_clock_1">K1_q_a[15]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[15]_PORT_A_data_out">K1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[15]_PORT_A_data_in_reg">K1_q_a[15]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[15]_PORT_B_data_in_reg">K1_q_a[15]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[15]_PORT_A_address_reg">K1_q_a[15]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[15]_PORT_B_address_reg">K1_q_a[15]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[15]_PORT_A_write_enable_reg">K1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[15]_PORT_B_write_enable_reg">K1_q_a[15]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[15]_clock_0">K1_q_a[15]_clock_0</A>, <A HREF="#K1_q_a[15]_clock_1">K1_q_a[15]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[15]">K1_q_a[15]</A> = <A HREF="#K1_q_a[15]_PORT_A_data_out">K1_q_a[15]_PORT_A_data_out</A>[0];

<P> --K1_q_b[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[15]
<P><A NAME="K1_q_b[15]_PORT_A_data_in">K1_q_b[15]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A>;
<P><A NAME="K1_q_b[15]_PORT_A_data_in_reg">K1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_A_data_in">K1_q_b[15]_PORT_A_data_in</A>, K1_q_b[15]_clock_0, , , );
<P><A NAME="K1_q_b[15]_PORT_B_data_in">K1_q_b[15]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[15]">L1_ram_rom_data_reg[15]</A>;
<P><A NAME="K1_q_b[15]_PORT_B_data_in_reg">K1_q_b[15]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_B_data_in">K1_q_b[15]_PORT_B_data_in</A>, K1_q_b[15]_clock_1, , , );
<P><A NAME="K1_q_b[15]_PORT_A_address">K1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[15]_PORT_A_address_reg">K1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_A_address">K1_q_b[15]_PORT_A_address</A>, K1_q_b[15]_clock_0, , , );
<P><A NAME="K1_q_b[15]_PORT_B_address">K1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[15]_PORT_B_address_reg">K1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_B_address">K1_q_b[15]_PORT_B_address</A>, K1_q_b[15]_clock_1, , , );
<P><A NAME="K1_q_b[15]_PORT_A_write_enable">K1_q_b[15]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[15]_PORT_A_write_enable_reg">K1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_A_write_enable">K1_q_b[15]_PORT_A_write_enable</A>, K1_q_b[15]_clock_0, , , );
<P><A NAME="K1_q_b[15]_PORT_B_write_enable">K1_q_b[15]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[15]_PORT_B_write_enable_reg">K1_q_b[15]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[15]_PORT_B_write_enable">K1_q_b[15]_PORT_B_write_enable</A>, K1_q_b[15]_clock_1, , , );
<P><A NAME="K1_q_b[15]_clock_0">K1_q_b[15]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[15]_clock_1">K1_q_b[15]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[15]_PORT_B_data_out">K1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[15]_PORT_A_data_in_reg">K1_q_b[15]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[15]_PORT_B_data_in_reg">K1_q_b[15]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[15]_PORT_A_address_reg">K1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[15]_PORT_B_address_reg">K1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[15]_PORT_A_write_enable_reg">K1_q_b[15]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[15]_PORT_B_write_enable_reg">K1_q_b[15]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[15]_clock_0">K1_q_b[15]_clock_0</A>, <A HREF="#K1_q_b[15]_clock_1">K1_q_b[15]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[15]">K1_q_b[15]</A> = <A HREF="#K1_q_b[15]_PORT_B_data_out">K1_q_b[15]_PORT_B_data_out</A>[0];


<P> --K1_q_a[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[14]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[14]_PORT_A_data_in">K1_q_a[14]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A>;
<P><A NAME="K1_q_a[14]_PORT_A_data_in_reg">K1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_A_data_in">K1_q_a[14]_PORT_A_data_in</A>, K1_q_a[14]_clock_0, , , );
<P><A NAME="K1_q_a[14]_PORT_B_data_in">K1_q_a[14]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[14]">L1_ram_rom_data_reg[14]</A>;
<P><A NAME="K1_q_a[14]_PORT_B_data_in_reg">K1_q_a[14]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_B_data_in">K1_q_a[14]_PORT_B_data_in</A>, K1_q_a[14]_clock_1, , , );
<P><A NAME="K1_q_a[14]_PORT_A_address">K1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[14]_PORT_A_address_reg">K1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_A_address">K1_q_a[14]_PORT_A_address</A>, K1_q_a[14]_clock_0, , , );
<P><A NAME="K1_q_a[14]_PORT_B_address">K1_q_a[14]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[14]_PORT_B_address_reg">K1_q_a[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_B_address">K1_q_a[14]_PORT_B_address</A>, K1_q_a[14]_clock_1, , , );
<P><A NAME="K1_q_a[14]_PORT_A_write_enable">K1_q_a[14]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[14]_PORT_A_write_enable_reg">K1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_A_write_enable">K1_q_a[14]_PORT_A_write_enable</A>, K1_q_a[14]_clock_0, , , );
<P><A NAME="K1_q_a[14]_PORT_B_write_enable">K1_q_a[14]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[14]_PORT_B_write_enable_reg">K1_q_a[14]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[14]_PORT_B_write_enable">K1_q_a[14]_PORT_B_write_enable</A>, K1_q_a[14]_clock_1, , , );
<P><A NAME="K1_q_a[14]_clock_0">K1_q_a[14]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[14]_clock_1">K1_q_a[14]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[14]_PORT_A_data_out">K1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[14]_PORT_A_data_in_reg">K1_q_a[14]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[14]_PORT_B_data_in_reg">K1_q_a[14]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[14]_PORT_A_address_reg">K1_q_a[14]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[14]_PORT_B_address_reg">K1_q_a[14]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[14]_PORT_A_write_enable_reg">K1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[14]_PORT_B_write_enable_reg">K1_q_a[14]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[14]_clock_0">K1_q_a[14]_clock_0</A>, <A HREF="#K1_q_a[14]_clock_1">K1_q_a[14]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[14]">K1_q_a[14]</A> = <A HREF="#K1_q_a[14]_PORT_A_data_out">K1_q_a[14]_PORT_A_data_out</A>[0];

<P> --K1_q_b[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[14]
<P><A NAME="K1_q_b[14]_PORT_A_data_in">K1_q_b[14]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A>;
<P><A NAME="K1_q_b[14]_PORT_A_data_in_reg">K1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_A_data_in">K1_q_b[14]_PORT_A_data_in</A>, K1_q_b[14]_clock_0, , , );
<P><A NAME="K1_q_b[14]_PORT_B_data_in">K1_q_b[14]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[14]">L1_ram_rom_data_reg[14]</A>;
<P><A NAME="K1_q_b[14]_PORT_B_data_in_reg">K1_q_b[14]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_B_data_in">K1_q_b[14]_PORT_B_data_in</A>, K1_q_b[14]_clock_1, , , );
<P><A NAME="K1_q_b[14]_PORT_A_address">K1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[14]_PORT_A_address_reg">K1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_A_address">K1_q_b[14]_PORT_A_address</A>, K1_q_b[14]_clock_0, , , );
<P><A NAME="K1_q_b[14]_PORT_B_address">K1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[14]_PORT_B_address_reg">K1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_B_address">K1_q_b[14]_PORT_B_address</A>, K1_q_b[14]_clock_1, , , );
<P><A NAME="K1_q_b[14]_PORT_A_write_enable">K1_q_b[14]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[14]_PORT_A_write_enable_reg">K1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_A_write_enable">K1_q_b[14]_PORT_A_write_enable</A>, K1_q_b[14]_clock_0, , , );
<P><A NAME="K1_q_b[14]_PORT_B_write_enable">K1_q_b[14]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[14]_PORT_B_write_enable_reg">K1_q_b[14]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[14]_PORT_B_write_enable">K1_q_b[14]_PORT_B_write_enable</A>, K1_q_b[14]_clock_1, , , );
<P><A NAME="K1_q_b[14]_clock_0">K1_q_b[14]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[14]_clock_1">K1_q_b[14]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[14]_PORT_B_data_out">K1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[14]_PORT_A_data_in_reg">K1_q_b[14]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[14]_PORT_B_data_in_reg">K1_q_b[14]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[14]_PORT_A_address_reg">K1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[14]_PORT_B_address_reg">K1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[14]_PORT_A_write_enable_reg">K1_q_b[14]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[14]_PORT_B_write_enable_reg">K1_q_b[14]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[14]_clock_0">K1_q_b[14]_clock_0</A>, <A HREF="#K1_q_b[14]_clock_1">K1_q_b[14]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[14]">K1_q_b[14]</A> = <A HREF="#K1_q_b[14]_PORT_B_data_out">K1_q_b[14]_PORT_B_data_out</A>[0];


<P> --S1L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[14]~0
<P> --operation mode is normal

<P><A NAME="S1L15">S1L15</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[15]">K1_q_a[15]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --K1_q_a[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[13]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[13]_PORT_A_data_in">K1_q_a[13]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A>;
<P><A NAME="K1_q_a[13]_PORT_A_data_in_reg">K1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_A_data_in">K1_q_a[13]_PORT_A_data_in</A>, K1_q_a[13]_clock_0, , , );
<P><A NAME="K1_q_a[13]_PORT_B_data_in">K1_q_a[13]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[13]">L1_ram_rom_data_reg[13]</A>;
<P><A NAME="K1_q_a[13]_PORT_B_data_in_reg">K1_q_a[13]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_B_data_in">K1_q_a[13]_PORT_B_data_in</A>, K1_q_a[13]_clock_1, , , );
<P><A NAME="K1_q_a[13]_PORT_A_address">K1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[13]_PORT_A_address_reg">K1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_A_address">K1_q_a[13]_PORT_A_address</A>, K1_q_a[13]_clock_0, , , );
<P><A NAME="K1_q_a[13]_PORT_B_address">K1_q_a[13]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[13]_PORT_B_address_reg">K1_q_a[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_B_address">K1_q_a[13]_PORT_B_address</A>, K1_q_a[13]_clock_1, , , );
<P><A NAME="K1_q_a[13]_PORT_A_write_enable">K1_q_a[13]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[13]_PORT_A_write_enable_reg">K1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_A_write_enable">K1_q_a[13]_PORT_A_write_enable</A>, K1_q_a[13]_clock_0, , , );
<P><A NAME="K1_q_a[13]_PORT_B_write_enable">K1_q_a[13]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[13]_PORT_B_write_enable_reg">K1_q_a[13]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[13]_PORT_B_write_enable">K1_q_a[13]_PORT_B_write_enable</A>, K1_q_a[13]_clock_1, , , );
<P><A NAME="K1_q_a[13]_clock_0">K1_q_a[13]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[13]_clock_1">K1_q_a[13]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[13]_PORT_A_data_out">K1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[13]_PORT_A_data_in_reg">K1_q_a[13]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[13]_PORT_B_data_in_reg">K1_q_a[13]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[13]_PORT_A_address_reg">K1_q_a[13]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[13]_PORT_B_address_reg">K1_q_a[13]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[13]_PORT_A_write_enable_reg">K1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[13]_PORT_B_write_enable_reg">K1_q_a[13]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[13]_clock_0">K1_q_a[13]_clock_0</A>, <A HREF="#K1_q_a[13]_clock_1">K1_q_a[13]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[13]">K1_q_a[13]</A> = <A HREF="#K1_q_a[13]_PORT_A_data_out">K1_q_a[13]_PORT_A_data_out</A>[0];

<P> --K1_q_b[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[13]
<P><A NAME="K1_q_b[13]_PORT_A_data_in">K1_q_b[13]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A>;
<P><A NAME="K1_q_b[13]_PORT_A_data_in_reg">K1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_A_data_in">K1_q_b[13]_PORT_A_data_in</A>, K1_q_b[13]_clock_0, , , );
<P><A NAME="K1_q_b[13]_PORT_B_data_in">K1_q_b[13]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[13]">L1_ram_rom_data_reg[13]</A>;
<P><A NAME="K1_q_b[13]_PORT_B_data_in_reg">K1_q_b[13]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_B_data_in">K1_q_b[13]_PORT_B_data_in</A>, K1_q_b[13]_clock_1, , , );
<P><A NAME="K1_q_b[13]_PORT_A_address">K1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[13]_PORT_A_address_reg">K1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_A_address">K1_q_b[13]_PORT_A_address</A>, K1_q_b[13]_clock_0, , , );
<P><A NAME="K1_q_b[13]_PORT_B_address">K1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[13]_PORT_B_address_reg">K1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_B_address">K1_q_b[13]_PORT_B_address</A>, K1_q_b[13]_clock_1, , , );
<P><A NAME="K1_q_b[13]_PORT_A_write_enable">K1_q_b[13]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[13]_PORT_A_write_enable_reg">K1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_A_write_enable">K1_q_b[13]_PORT_A_write_enable</A>, K1_q_b[13]_clock_0, , , );
<P><A NAME="K1_q_b[13]_PORT_B_write_enable">K1_q_b[13]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[13]_PORT_B_write_enable_reg">K1_q_b[13]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[13]_PORT_B_write_enable">K1_q_b[13]_PORT_B_write_enable</A>, K1_q_b[13]_clock_1, , , );
<P><A NAME="K1_q_b[13]_clock_0">K1_q_b[13]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[13]_clock_1">K1_q_b[13]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[13]_PORT_B_data_out">K1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[13]_PORT_A_data_in_reg">K1_q_b[13]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[13]_PORT_B_data_in_reg">K1_q_b[13]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[13]_PORT_A_address_reg">K1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[13]_PORT_B_address_reg">K1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[13]_PORT_A_write_enable_reg">K1_q_b[13]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[13]_PORT_B_write_enable_reg">K1_q_b[13]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[13]_clock_0">K1_q_b[13]_clock_0</A>, <A HREF="#K1_q_b[13]_clock_1">K1_q_b[13]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[13]">K1_q_b[13]</A> = <A HREF="#K1_q_b[13]_PORT_B_data_out">K1_q_b[13]_PORT_B_data_out</A>[0];


<P> --S1L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[13]~1
<P> --operation mode is normal

<P><A NAME="S1L14">S1L14</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[14]">K1_q_a[14]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --P1_q_a[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[15]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[15]_PORT_A_data_in">P1_q_a[15]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[15]_PORT_A_data_in_reg">P1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_A_data_in">P1_q_a[15]_PORT_A_data_in</A>, P1_q_a[15]_clock_0, , , );
<P><A NAME="P1_q_a[15]_PORT_B_data_in">P1_q_a[15]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[15]">L2_ram_rom_data_reg[15]</A>;
<P><A NAME="P1_q_a[15]_PORT_B_data_in_reg">P1_q_a[15]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_B_data_in">P1_q_a[15]_PORT_B_data_in</A>, P1_q_a[15]_clock_1, , , );
<P><A NAME="P1_q_a[15]_PORT_A_address">P1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[15]_PORT_A_address_reg">P1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_A_address">P1_q_a[15]_PORT_A_address</A>, P1_q_a[15]_clock_0, , , );
<P><A NAME="P1_q_a[15]_PORT_B_address">P1_q_a[15]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[15]_PORT_B_address_reg">P1_q_a[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_B_address">P1_q_a[15]_PORT_B_address</A>, P1_q_a[15]_clock_1, , , );
<P><A NAME="P1_q_a[15]_PORT_A_write_enable">P1_q_a[15]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[15]_PORT_A_write_enable_reg">P1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_A_write_enable">P1_q_a[15]_PORT_A_write_enable</A>, P1_q_a[15]_clock_0, , , );
<P><A NAME="P1_q_a[15]_PORT_B_write_enable">P1_q_a[15]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[15]_PORT_B_write_enable_reg">P1_q_a[15]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[15]_PORT_B_write_enable">P1_q_a[15]_PORT_B_write_enable</A>, P1_q_a[15]_clock_1, , , );
<P><A NAME="P1_q_a[15]_clock_0">P1_q_a[15]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[15]_clock_1">P1_q_a[15]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[15]_PORT_A_data_out">P1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[15]_PORT_A_data_in_reg">P1_q_a[15]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[15]_PORT_B_data_in_reg">P1_q_a[15]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[15]_PORT_A_address_reg">P1_q_a[15]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[15]_PORT_B_address_reg">P1_q_a[15]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[15]_PORT_A_write_enable_reg">P1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[15]_PORT_B_write_enable_reg">P1_q_a[15]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[15]_clock_0">P1_q_a[15]_clock_0</A>, <A HREF="#P1_q_a[15]_clock_1">P1_q_a[15]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[15]">P1_q_a[15]</A> = <A HREF="#P1_q_a[15]_PORT_A_data_out">P1_q_a[15]_PORT_A_data_out</A>[0];

<P> --P1_q_b[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[15]
<P><A NAME="P1_q_b[15]_PORT_A_data_in">P1_q_b[15]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[15]_PORT_A_data_in_reg">P1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_A_data_in">P1_q_b[15]_PORT_A_data_in</A>, P1_q_b[15]_clock_0, , , );
<P><A NAME="P1_q_b[15]_PORT_B_data_in">P1_q_b[15]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[15]">L2_ram_rom_data_reg[15]</A>;
<P><A NAME="P1_q_b[15]_PORT_B_data_in_reg">P1_q_b[15]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_B_data_in">P1_q_b[15]_PORT_B_data_in</A>, P1_q_b[15]_clock_1, , , );
<P><A NAME="P1_q_b[15]_PORT_A_address">P1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[15]_PORT_A_address_reg">P1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_A_address">P1_q_b[15]_PORT_A_address</A>, P1_q_b[15]_clock_0, , , );
<P><A NAME="P1_q_b[15]_PORT_B_address">P1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[15]_PORT_B_address_reg">P1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_B_address">P1_q_b[15]_PORT_B_address</A>, P1_q_b[15]_clock_1, , , );
<P><A NAME="P1_q_b[15]_PORT_A_write_enable">P1_q_b[15]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[15]_PORT_A_write_enable_reg">P1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_A_write_enable">P1_q_b[15]_PORT_A_write_enable</A>, P1_q_b[15]_clock_0, , , );
<P><A NAME="P1_q_b[15]_PORT_B_write_enable">P1_q_b[15]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[15]_PORT_B_write_enable_reg">P1_q_b[15]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[15]_PORT_B_write_enable">P1_q_b[15]_PORT_B_write_enable</A>, P1_q_b[15]_clock_1, , , );
<P><A NAME="P1_q_b[15]_clock_0">P1_q_b[15]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[15]_clock_1">P1_q_b[15]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[15]_PORT_B_data_out">P1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[15]_PORT_A_data_in_reg">P1_q_b[15]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[15]_PORT_B_data_in_reg">P1_q_b[15]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[15]_PORT_A_address_reg">P1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[15]_PORT_B_address_reg">P1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[15]_PORT_A_write_enable_reg">P1_q_b[15]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[15]_PORT_B_write_enable_reg">P1_q_b[15]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[15]_clock_0">P1_q_b[15]_clock_0</A>, <A HREF="#P1_q_b[15]_clock_1">P1_q_b[15]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[15]">P1_q_b[15]</A> = <A HREF="#P1_q_b[15]_PORT_B_data_out">P1_q_b[15]_PORT_B_data_out</A>[0];


<P> --P1_q_a[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[13]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[13]_PORT_A_data_in">P1_q_a[13]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[13]_PORT_A_data_in_reg">P1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_A_data_in">P1_q_a[13]_PORT_A_data_in</A>, P1_q_a[13]_clock_0, , , );
<P><A NAME="P1_q_a[13]_PORT_B_data_in">P1_q_a[13]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[13]">L2_ram_rom_data_reg[13]</A>;
<P><A NAME="P1_q_a[13]_PORT_B_data_in_reg">P1_q_a[13]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_B_data_in">P1_q_a[13]_PORT_B_data_in</A>, P1_q_a[13]_clock_1, , , );
<P><A NAME="P1_q_a[13]_PORT_A_address">P1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[13]_PORT_A_address_reg">P1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_A_address">P1_q_a[13]_PORT_A_address</A>, P1_q_a[13]_clock_0, , , );
<P><A NAME="P1_q_a[13]_PORT_B_address">P1_q_a[13]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[13]_PORT_B_address_reg">P1_q_a[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_B_address">P1_q_a[13]_PORT_B_address</A>, P1_q_a[13]_clock_1, , , );
<P><A NAME="P1_q_a[13]_PORT_A_write_enable">P1_q_a[13]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[13]_PORT_A_write_enable_reg">P1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_A_write_enable">P1_q_a[13]_PORT_A_write_enable</A>, P1_q_a[13]_clock_0, , , );
<P><A NAME="P1_q_a[13]_PORT_B_write_enable">P1_q_a[13]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[13]_PORT_B_write_enable_reg">P1_q_a[13]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[13]_PORT_B_write_enable">P1_q_a[13]_PORT_B_write_enable</A>, P1_q_a[13]_clock_1, , , );
<P><A NAME="P1_q_a[13]_clock_0">P1_q_a[13]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[13]_clock_1">P1_q_a[13]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[13]_PORT_A_data_out">P1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[13]_PORT_A_data_in_reg">P1_q_a[13]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[13]_PORT_B_data_in_reg">P1_q_a[13]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[13]_PORT_A_address_reg">P1_q_a[13]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[13]_PORT_B_address_reg">P1_q_a[13]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[13]_PORT_A_write_enable_reg">P1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[13]_PORT_B_write_enable_reg">P1_q_a[13]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[13]_clock_0">P1_q_a[13]_clock_0</A>, <A HREF="#P1_q_a[13]_clock_1">P1_q_a[13]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[13]">P1_q_a[13]</A> = <A HREF="#P1_q_a[13]_PORT_A_data_out">P1_q_a[13]_PORT_A_data_out</A>[0];

<P> --P1_q_b[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[13]
<P><A NAME="P1_q_b[13]_PORT_A_data_in">P1_q_b[13]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[13]_PORT_A_data_in_reg">P1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_A_data_in">P1_q_b[13]_PORT_A_data_in</A>, P1_q_b[13]_clock_0, , , );
<P><A NAME="P1_q_b[13]_PORT_B_data_in">P1_q_b[13]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[13]">L2_ram_rom_data_reg[13]</A>;
<P><A NAME="P1_q_b[13]_PORT_B_data_in_reg">P1_q_b[13]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_B_data_in">P1_q_b[13]_PORT_B_data_in</A>, P1_q_b[13]_clock_1, , , );
<P><A NAME="P1_q_b[13]_PORT_A_address">P1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[13]_PORT_A_address_reg">P1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_A_address">P1_q_b[13]_PORT_A_address</A>, P1_q_b[13]_clock_0, , , );
<P><A NAME="P1_q_b[13]_PORT_B_address">P1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[13]_PORT_B_address_reg">P1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_B_address">P1_q_b[13]_PORT_B_address</A>, P1_q_b[13]_clock_1, , , );
<P><A NAME="P1_q_b[13]_PORT_A_write_enable">P1_q_b[13]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[13]_PORT_A_write_enable_reg">P1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_A_write_enable">P1_q_b[13]_PORT_A_write_enable</A>, P1_q_b[13]_clock_0, , , );
<P><A NAME="P1_q_b[13]_PORT_B_write_enable">P1_q_b[13]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[13]_PORT_B_write_enable_reg">P1_q_b[13]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[13]_PORT_B_write_enable">P1_q_b[13]_PORT_B_write_enable</A>, P1_q_b[13]_clock_1, , , );
<P><A NAME="P1_q_b[13]_clock_0">P1_q_b[13]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[13]_clock_1">P1_q_b[13]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[13]_PORT_B_data_out">P1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[13]_PORT_A_data_in_reg">P1_q_b[13]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[13]_PORT_B_data_in_reg">P1_q_b[13]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[13]_PORT_A_address_reg">P1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[13]_PORT_B_address_reg">P1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[13]_PORT_A_write_enable_reg">P1_q_b[13]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[13]_PORT_B_write_enable_reg">P1_q_b[13]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[13]_clock_0">P1_q_b[13]_clock_0</A>, <A HREF="#P1_q_b[13]_clock_1">P1_q_b[13]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[13]">P1_q_b[13]</A> = <A HREF="#P1_q_b[13]_PORT_B_data_out">P1_q_b[13]_PORT_B_data_out</A>[0];


<P> --P1_q_a[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[14]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[14]_PORT_A_data_in">P1_q_a[14]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[14]_PORT_A_data_in_reg">P1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_A_data_in">P1_q_a[14]_PORT_A_data_in</A>, P1_q_a[14]_clock_0, , , );
<P><A NAME="P1_q_a[14]_PORT_B_data_in">P1_q_a[14]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[14]">L2_ram_rom_data_reg[14]</A>;
<P><A NAME="P1_q_a[14]_PORT_B_data_in_reg">P1_q_a[14]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_B_data_in">P1_q_a[14]_PORT_B_data_in</A>, P1_q_a[14]_clock_1, , , );
<P><A NAME="P1_q_a[14]_PORT_A_address">P1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[14]_PORT_A_address_reg">P1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_A_address">P1_q_a[14]_PORT_A_address</A>, P1_q_a[14]_clock_0, , , );
<P><A NAME="P1_q_a[14]_PORT_B_address">P1_q_a[14]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[14]_PORT_B_address_reg">P1_q_a[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_B_address">P1_q_a[14]_PORT_B_address</A>, P1_q_a[14]_clock_1, , , );
<P><A NAME="P1_q_a[14]_PORT_A_write_enable">P1_q_a[14]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[14]_PORT_A_write_enable_reg">P1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_A_write_enable">P1_q_a[14]_PORT_A_write_enable</A>, P1_q_a[14]_clock_0, , , );
<P><A NAME="P1_q_a[14]_PORT_B_write_enable">P1_q_a[14]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[14]_PORT_B_write_enable_reg">P1_q_a[14]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[14]_PORT_B_write_enable">P1_q_a[14]_PORT_B_write_enable</A>, P1_q_a[14]_clock_1, , , );
<P><A NAME="P1_q_a[14]_clock_0">P1_q_a[14]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[14]_clock_1">P1_q_a[14]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[14]_PORT_A_data_out">P1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[14]_PORT_A_data_in_reg">P1_q_a[14]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[14]_PORT_B_data_in_reg">P1_q_a[14]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[14]_PORT_A_address_reg">P1_q_a[14]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[14]_PORT_B_address_reg">P1_q_a[14]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[14]_PORT_A_write_enable_reg">P1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[14]_PORT_B_write_enable_reg">P1_q_a[14]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[14]_clock_0">P1_q_a[14]_clock_0</A>, <A HREF="#P1_q_a[14]_clock_1">P1_q_a[14]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[14]">P1_q_a[14]</A> = <A HREF="#P1_q_a[14]_PORT_A_data_out">P1_q_a[14]_PORT_A_data_out</A>[0];

<P> --P1_q_b[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[14]
<P><A NAME="P1_q_b[14]_PORT_A_data_in">P1_q_b[14]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[14]_PORT_A_data_in_reg">P1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_A_data_in">P1_q_b[14]_PORT_A_data_in</A>, P1_q_b[14]_clock_0, , , );
<P><A NAME="P1_q_b[14]_PORT_B_data_in">P1_q_b[14]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[14]">L2_ram_rom_data_reg[14]</A>;
<P><A NAME="P1_q_b[14]_PORT_B_data_in_reg">P1_q_b[14]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_B_data_in">P1_q_b[14]_PORT_B_data_in</A>, P1_q_b[14]_clock_1, , , );
<P><A NAME="P1_q_b[14]_PORT_A_address">P1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[14]_PORT_A_address_reg">P1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_A_address">P1_q_b[14]_PORT_A_address</A>, P1_q_b[14]_clock_0, , , );
<P><A NAME="P1_q_b[14]_PORT_B_address">P1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[14]_PORT_B_address_reg">P1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_B_address">P1_q_b[14]_PORT_B_address</A>, P1_q_b[14]_clock_1, , , );
<P><A NAME="P1_q_b[14]_PORT_A_write_enable">P1_q_b[14]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[14]_PORT_A_write_enable_reg">P1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_A_write_enable">P1_q_b[14]_PORT_A_write_enable</A>, P1_q_b[14]_clock_0, , , );
<P><A NAME="P1_q_b[14]_PORT_B_write_enable">P1_q_b[14]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[14]_PORT_B_write_enable_reg">P1_q_b[14]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[14]_PORT_B_write_enable">P1_q_b[14]_PORT_B_write_enable</A>, P1_q_b[14]_clock_1, , , );
<P><A NAME="P1_q_b[14]_clock_0">P1_q_b[14]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[14]_clock_1">P1_q_b[14]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[14]_PORT_B_data_out">P1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[14]_PORT_A_data_in_reg">P1_q_b[14]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[14]_PORT_B_data_in_reg">P1_q_b[14]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[14]_PORT_A_address_reg">P1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[14]_PORT_B_address_reg">P1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[14]_PORT_A_write_enable_reg">P1_q_b[14]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[14]_PORT_B_write_enable_reg">P1_q_b[14]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[14]_clock_0">P1_q_b[14]_clock_0</A>, <A HREF="#P1_q_b[14]_clock_1">P1_q_b[14]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[14]">P1_q_b[14]</A> = <A HREF="#P1_q_b[14]_PORT_B_data_out">P1_q_b[14]_PORT_B_data_out</A>[0];


<P> --S25L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~224
<P> --operation mode is normal

<P><A NAME="S25L2">S25L2</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & <A HREF="#P1_q_a[14]">P1_q_a[14]</A>;


<P> --T1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~4
<P> --operation mode is normal

<P><A NAME="T1L3">T1L3</A> = <A HREF="#S1L15">S1L15</A> & <A HREF="#S1L14">S1L14</A> & <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & !<A HREF="#S25L2">S25L2</A>;


<P> --V1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|unreg_res_node[0]~66
<P> --operation mode is normal

<P><A NAME="V1L1">V1L1</A> = !<A HREF="#T1L3">T1L3</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (!<A HREF="#K1_q_a[15]">K1_q_a[15]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & <A HREF="#K1_q_a[15]">K1_q_a[15]</A>);


<P> --S13L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S13L4">S13L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> # <A HREF="#P1_q_a[2]">P1_q_a[2]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (!<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A>);


<P> --W14L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
<P> --operation mode is arithmetic

<P><A NAME="W14L2_carry_eqn">W14L2_carry_eqn</A> = <A HREF="#W14L5">W14L5</A>;
<P><A NAME="W14L2">W14L2</A> = <A HREF="#V1L1">V1L1</A> $ <A HREF="#S13L4">S13L4</A> $ !<A HREF="#W14L2_carry_eqn">W14L2_carry_eqn</A>;

<P> --W14L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
<P> --operation mode is arithmetic

<P><A NAME="W14L3">W14L3</A> = CARRY(<A HREF="#V1L1">V1L1</A> & (<A HREF="#S13L4">S13L4</A> # !<A HREF="#W14L5">W14L5</A>) # !<A HREF="#V1L1">V1L1</A> & <A HREF="#S13L4">S13L4</A> & !<A HREF="#W14L5">W14L5</A>);


<P> --P1_q_a[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[4]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[4]_PORT_A_data_in">P1_q_a[4]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[4]_PORT_A_data_in_reg">P1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_A_data_in">P1_q_a[4]_PORT_A_data_in</A>, P1_q_a[4]_clock_0, , , );
<P><A NAME="P1_q_a[4]_PORT_B_data_in">P1_q_a[4]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[4]">L2_ram_rom_data_reg[4]</A>;
<P><A NAME="P1_q_a[4]_PORT_B_data_in_reg">P1_q_a[4]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_B_data_in">P1_q_a[4]_PORT_B_data_in</A>, P1_q_a[4]_clock_1, , , );
<P><A NAME="P1_q_a[4]_PORT_A_address">P1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[4]_PORT_A_address_reg">P1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_A_address">P1_q_a[4]_PORT_A_address</A>, P1_q_a[4]_clock_0, , , );
<P><A NAME="P1_q_a[4]_PORT_B_address">P1_q_a[4]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[4]_PORT_B_address_reg">P1_q_a[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_B_address">P1_q_a[4]_PORT_B_address</A>, P1_q_a[4]_clock_1, , , );
<P><A NAME="P1_q_a[4]_PORT_A_write_enable">P1_q_a[4]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[4]_PORT_A_write_enable_reg">P1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_A_write_enable">P1_q_a[4]_PORT_A_write_enable</A>, P1_q_a[4]_clock_0, , , );
<P><A NAME="P1_q_a[4]_PORT_B_write_enable">P1_q_a[4]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[4]_PORT_B_write_enable_reg">P1_q_a[4]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[4]_PORT_B_write_enable">P1_q_a[4]_PORT_B_write_enable</A>, P1_q_a[4]_clock_1, , , );
<P><A NAME="P1_q_a[4]_clock_0">P1_q_a[4]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[4]_clock_1">P1_q_a[4]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[4]_PORT_A_data_out">P1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[4]_PORT_A_data_in_reg">P1_q_a[4]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[4]_PORT_B_data_in_reg">P1_q_a[4]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[4]_PORT_A_address_reg">P1_q_a[4]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[4]_PORT_B_address_reg">P1_q_a[4]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[4]_PORT_A_write_enable_reg">P1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[4]_PORT_B_write_enable_reg">P1_q_a[4]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[4]_clock_0">P1_q_a[4]_clock_0</A>, <A HREF="#P1_q_a[4]_clock_1">P1_q_a[4]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[4]">P1_q_a[4]</A> = <A HREF="#P1_q_a[4]_PORT_A_data_out">P1_q_a[4]_PORT_A_data_out</A>[0];

<P> --P1_q_b[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[4]
<P><A NAME="P1_q_b[4]_PORT_A_data_in">P1_q_b[4]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[4]_PORT_A_data_in_reg">P1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_A_data_in">P1_q_b[4]_PORT_A_data_in</A>, P1_q_b[4]_clock_0, , , );
<P><A NAME="P1_q_b[4]_PORT_B_data_in">P1_q_b[4]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[4]">L2_ram_rom_data_reg[4]</A>;
<P><A NAME="P1_q_b[4]_PORT_B_data_in_reg">P1_q_b[4]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_B_data_in">P1_q_b[4]_PORT_B_data_in</A>, P1_q_b[4]_clock_1, , , );
<P><A NAME="P1_q_b[4]_PORT_A_address">P1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[4]_PORT_A_address_reg">P1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_A_address">P1_q_b[4]_PORT_A_address</A>, P1_q_b[4]_clock_0, , , );
<P><A NAME="P1_q_b[4]_PORT_B_address">P1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[4]_PORT_B_address_reg">P1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_B_address">P1_q_b[4]_PORT_B_address</A>, P1_q_b[4]_clock_1, , , );
<P><A NAME="P1_q_b[4]_PORT_A_write_enable">P1_q_b[4]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[4]_PORT_A_write_enable_reg">P1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_A_write_enable">P1_q_b[4]_PORT_A_write_enable</A>, P1_q_b[4]_clock_0, , , );
<P><A NAME="P1_q_b[4]_PORT_B_write_enable">P1_q_b[4]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[4]_PORT_B_write_enable_reg">P1_q_b[4]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[4]_PORT_B_write_enable">P1_q_b[4]_PORT_B_write_enable</A>, P1_q_b[4]_clock_1, , , );
<P><A NAME="P1_q_b[4]_clock_0">P1_q_b[4]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[4]_clock_1">P1_q_b[4]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[4]_PORT_B_data_out">P1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[4]_PORT_A_data_in_reg">P1_q_b[4]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[4]_PORT_B_data_in_reg">P1_q_b[4]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[4]_PORT_A_address_reg">P1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[4]_PORT_B_address_reg">P1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[4]_PORT_A_write_enable_reg">P1_q_b[4]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[4]_PORT_B_write_enable_reg">P1_q_b[4]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[4]_clock_0">P1_q_b[4]_clock_0</A>, <A HREF="#P1_q_b[4]_clock_1">P1_q_b[4]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[4]">P1_q_b[4]</A> = <A HREF="#P1_q_b[4]_PORT_B_data_out">P1_q_b[4]_PORT_B_data_out</A>[0];


<P> --P1_q_a[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[5]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[5]_PORT_A_data_in">P1_q_a[5]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[5]_PORT_A_data_in_reg">P1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_A_data_in">P1_q_a[5]_PORT_A_data_in</A>, P1_q_a[5]_clock_0, , , );
<P><A NAME="P1_q_a[5]_PORT_B_data_in">P1_q_a[5]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[5]">L2_ram_rom_data_reg[5]</A>;
<P><A NAME="P1_q_a[5]_PORT_B_data_in_reg">P1_q_a[5]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_B_data_in">P1_q_a[5]_PORT_B_data_in</A>, P1_q_a[5]_clock_1, , , );
<P><A NAME="P1_q_a[5]_PORT_A_address">P1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[5]_PORT_A_address_reg">P1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_A_address">P1_q_a[5]_PORT_A_address</A>, P1_q_a[5]_clock_0, , , );
<P><A NAME="P1_q_a[5]_PORT_B_address">P1_q_a[5]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[5]_PORT_B_address_reg">P1_q_a[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_B_address">P1_q_a[5]_PORT_B_address</A>, P1_q_a[5]_clock_1, , , );
<P><A NAME="P1_q_a[5]_PORT_A_write_enable">P1_q_a[5]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[5]_PORT_A_write_enable_reg">P1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_A_write_enable">P1_q_a[5]_PORT_A_write_enable</A>, P1_q_a[5]_clock_0, , , );
<P><A NAME="P1_q_a[5]_PORT_B_write_enable">P1_q_a[5]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[5]_PORT_B_write_enable_reg">P1_q_a[5]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[5]_PORT_B_write_enable">P1_q_a[5]_PORT_B_write_enable</A>, P1_q_a[5]_clock_1, , , );
<P><A NAME="P1_q_a[5]_clock_0">P1_q_a[5]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[5]_clock_1">P1_q_a[5]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[5]_PORT_A_data_out">P1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[5]_PORT_A_data_in_reg">P1_q_a[5]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[5]_PORT_B_data_in_reg">P1_q_a[5]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[5]_PORT_A_address_reg">P1_q_a[5]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[5]_PORT_B_address_reg">P1_q_a[5]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[5]_PORT_A_write_enable_reg">P1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[5]_PORT_B_write_enable_reg">P1_q_a[5]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[5]_clock_0">P1_q_a[5]_clock_0</A>, <A HREF="#P1_q_a[5]_clock_1">P1_q_a[5]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[5]">P1_q_a[5]</A> = <A HREF="#P1_q_a[5]_PORT_A_data_out">P1_q_a[5]_PORT_A_data_out</A>[0];

<P> --P1_q_b[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[5]
<P><A NAME="P1_q_b[5]_PORT_A_data_in">P1_q_b[5]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[5]_PORT_A_data_in_reg">P1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_A_data_in">P1_q_b[5]_PORT_A_data_in</A>, P1_q_b[5]_clock_0, , , );
<P><A NAME="P1_q_b[5]_PORT_B_data_in">P1_q_b[5]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[5]">L2_ram_rom_data_reg[5]</A>;
<P><A NAME="P1_q_b[5]_PORT_B_data_in_reg">P1_q_b[5]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_B_data_in">P1_q_b[5]_PORT_B_data_in</A>, P1_q_b[5]_clock_1, , , );
<P><A NAME="P1_q_b[5]_PORT_A_address">P1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[5]_PORT_A_address_reg">P1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_A_address">P1_q_b[5]_PORT_A_address</A>, P1_q_b[5]_clock_0, , , );
<P><A NAME="P1_q_b[5]_PORT_B_address">P1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[5]_PORT_B_address_reg">P1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_B_address">P1_q_b[5]_PORT_B_address</A>, P1_q_b[5]_clock_1, , , );
<P><A NAME="P1_q_b[5]_PORT_A_write_enable">P1_q_b[5]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[5]_PORT_A_write_enable_reg">P1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_A_write_enable">P1_q_b[5]_PORT_A_write_enable</A>, P1_q_b[5]_clock_0, , , );
<P><A NAME="P1_q_b[5]_PORT_B_write_enable">P1_q_b[5]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[5]_PORT_B_write_enable_reg">P1_q_b[5]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[5]_PORT_B_write_enable">P1_q_b[5]_PORT_B_write_enable</A>, P1_q_b[5]_clock_1, , , );
<P><A NAME="P1_q_b[5]_clock_0">P1_q_b[5]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[5]_clock_1">P1_q_b[5]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[5]_PORT_B_data_out">P1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[5]_PORT_A_data_in_reg">P1_q_b[5]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[5]_PORT_B_data_in_reg">P1_q_b[5]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[5]_PORT_A_address_reg">P1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[5]_PORT_B_address_reg">P1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[5]_PORT_A_write_enable_reg">P1_q_b[5]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[5]_PORT_B_write_enable_reg">P1_q_b[5]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[5]_clock_0">P1_q_b[5]_clock_0</A>, <A HREF="#P1_q_b[5]_clock_1">P1_q_b[5]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[5]">P1_q_b[5]</A> = <A HREF="#P1_q_b[5]_PORT_B_data_out">P1_q_b[5]_PORT_B_data_out</A>[0];


<P> --S15L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S15L4">S15L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> # <A HREF="#P1_q_a[4]">P1_q_a[4]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (!<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A>);


<P> --P1_q_a[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[6]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[6]_PORT_A_data_in">P1_q_a[6]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[6]_PORT_A_data_in_reg">P1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_A_data_in">P1_q_a[6]_PORT_A_data_in</A>, P1_q_a[6]_clock_0, , , );
<P><A NAME="P1_q_a[6]_PORT_B_data_in">P1_q_a[6]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[6]">L2_ram_rom_data_reg[6]</A>;
<P><A NAME="P1_q_a[6]_PORT_B_data_in_reg">P1_q_a[6]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_B_data_in">P1_q_a[6]_PORT_B_data_in</A>, P1_q_a[6]_clock_1, , , );
<P><A NAME="P1_q_a[6]_PORT_A_address">P1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[6]_PORT_A_address_reg">P1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_A_address">P1_q_a[6]_PORT_A_address</A>, P1_q_a[6]_clock_0, , , );
<P><A NAME="P1_q_a[6]_PORT_B_address">P1_q_a[6]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[6]_PORT_B_address_reg">P1_q_a[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_B_address">P1_q_a[6]_PORT_B_address</A>, P1_q_a[6]_clock_1, , , );
<P><A NAME="P1_q_a[6]_PORT_A_write_enable">P1_q_a[6]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[6]_PORT_A_write_enable_reg">P1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_A_write_enable">P1_q_a[6]_PORT_A_write_enable</A>, P1_q_a[6]_clock_0, , , );
<P><A NAME="P1_q_a[6]_PORT_B_write_enable">P1_q_a[6]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[6]_PORT_B_write_enable_reg">P1_q_a[6]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[6]_PORT_B_write_enable">P1_q_a[6]_PORT_B_write_enable</A>, P1_q_a[6]_clock_1, , , );
<P><A NAME="P1_q_a[6]_clock_0">P1_q_a[6]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[6]_clock_1">P1_q_a[6]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[6]_PORT_A_data_out">P1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[6]_PORT_A_data_in_reg">P1_q_a[6]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[6]_PORT_B_data_in_reg">P1_q_a[6]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[6]_PORT_A_address_reg">P1_q_a[6]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[6]_PORT_B_address_reg">P1_q_a[6]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[6]_PORT_A_write_enable_reg">P1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[6]_PORT_B_write_enable_reg">P1_q_a[6]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[6]_clock_0">P1_q_a[6]_clock_0</A>, <A HREF="#P1_q_a[6]_clock_1">P1_q_a[6]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[6]">P1_q_a[6]</A> = <A HREF="#P1_q_a[6]_PORT_A_data_out">P1_q_a[6]_PORT_A_data_out</A>[0];

<P> --P1_q_b[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[6]
<P><A NAME="P1_q_b[6]_PORT_A_data_in">P1_q_b[6]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[6]_PORT_A_data_in_reg">P1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_A_data_in">P1_q_b[6]_PORT_A_data_in</A>, P1_q_b[6]_clock_0, , , );
<P><A NAME="P1_q_b[6]_PORT_B_data_in">P1_q_b[6]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[6]">L2_ram_rom_data_reg[6]</A>;
<P><A NAME="P1_q_b[6]_PORT_B_data_in_reg">P1_q_b[6]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_B_data_in">P1_q_b[6]_PORT_B_data_in</A>, P1_q_b[6]_clock_1, , , );
<P><A NAME="P1_q_b[6]_PORT_A_address">P1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[6]_PORT_A_address_reg">P1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_A_address">P1_q_b[6]_PORT_A_address</A>, P1_q_b[6]_clock_0, , , );
<P><A NAME="P1_q_b[6]_PORT_B_address">P1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[6]_PORT_B_address_reg">P1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_B_address">P1_q_b[6]_PORT_B_address</A>, P1_q_b[6]_clock_1, , , );
<P><A NAME="P1_q_b[6]_PORT_A_write_enable">P1_q_b[6]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[6]_PORT_A_write_enable_reg">P1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_A_write_enable">P1_q_b[6]_PORT_A_write_enable</A>, P1_q_b[6]_clock_0, , , );
<P><A NAME="P1_q_b[6]_PORT_B_write_enable">P1_q_b[6]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[6]_PORT_B_write_enable_reg">P1_q_b[6]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[6]_PORT_B_write_enable">P1_q_b[6]_PORT_B_write_enable</A>, P1_q_b[6]_clock_1, , , );
<P><A NAME="P1_q_b[6]_clock_0">P1_q_b[6]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[6]_clock_1">P1_q_b[6]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[6]_PORT_B_data_out">P1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[6]_PORT_A_data_in_reg">P1_q_b[6]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[6]_PORT_B_data_in_reg">P1_q_b[6]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[6]_PORT_A_address_reg">P1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[6]_PORT_B_address_reg">P1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[6]_PORT_A_write_enable_reg">P1_q_b[6]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[6]_PORT_B_write_enable_reg">P1_q_b[6]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[6]_clock_0">P1_q_b[6]_clock_0</A>, <A HREF="#P1_q_b[6]_clock_1">P1_q_b[6]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[6]">P1_q_b[6]</A> = <A HREF="#P1_q_b[6]_PORT_B_data_out">P1_q_b[6]_PORT_B_data_out</A>[0];


<P> --P1_q_a[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[7]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[7]_PORT_A_data_in">P1_q_a[7]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[7]_PORT_A_data_in_reg">P1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_A_data_in">P1_q_a[7]_PORT_A_data_in</A>, P1_q_a[7]_clock_0, , , );
<P><A NAME="P1_q_a[7]_PORT_B_data_in">P1_q_a[7]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[7]">L2_ram_rom_data_reg[7]</A>;
<P><A NAME="P1_q_a[7]_PORT_B_data_in_reg">P1_q_a[7]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_B_data_in">P1_q_a[7]_PORT_B_data_in</A>, P1_q_a[7]_clock_1, , , );
<P><A NAME="P1_q_a[7]_PORT_A_address">P1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[7]_PORT_A_address_reg">P1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_A_address">P1_q_a[7]_PORT_A_address</A>, P1_q_a[7]_clock_0, , , );
<P><A NAME="P1_q_a[7]_PORT_B_address">P1_q_a[7]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[7]_PORT_B_address_reg">P1_q_a[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_B_address">P1_q_a[7]_PORT_B_address</A>, P1_q_a[7]_clock_1, , , );
<P><A NAME="P1_q_a[7]_PORT_A_write_enable">P1_q_a[7]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[7]_PORT_A_write_enable_reg">P1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_A_write_enable">P1_q_a[7]_PORT_A_write_enable</A>, P1_q_a[7]_clock_0, , , );
<P><A NAME="P1_q_a[7]_PORT_B_write_enable">P1_q_a[7]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[7]_PORT_B_write_enable_reg">P1_q_a[7]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[7]_PORT_B_write_enable">P1_q_a[7]_PORT_B_write_enable</A>, P1_q_a[7]_clock_1, , , );
<P><A NAME="P1_q_a[7]_clock_0">P1_q_a[7]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[7]_clock_1">P1_q_a[7]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[7]_PORT_A_data_out">P1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[7]_PORT_A_data_in_reg">P1_q_a[7]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[7]_PORT_B_data_in_reg">P1_q_a[7]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[7]_PORT_A_address_reg">P1_q_a[7]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[7]_PORT_B_address_reg">P1_q_a[7]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[7]_PORT_A_write_enable_reg">P1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[7]_PORT_B_write_enable_reg">P1_q_a[7]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[7]_clock_0">P1_q_a[7]_clock_0</A>, <A HREF="#P1_q_a[7]_clock_1">P1_q_a[7]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[7]">P1_q_a[7]</A> = <A HREF="#P1_q_a[7]_PORT_A_data_out">P1_q_a[7]_PORT_A_data_out</A>[0];

<P> --P1_q_b[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[7]
<P><A NAME="P1_q_b[7]_PORT_A_data_in">P1_q_b[7]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[7]_PORT_A_data_in_reg">P1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_A_data_in">P1_q_b[7]_PORT_A_data_in</A>, P1_q_b[7]_clock_0, , , );
<P><A NAME="P1_q_b[7]_PORT_B_data_in">P1_q_b[7]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[7]">L2_ram_rom_data_reg[7]</A>;
<P><A NAME="P1_q_b[7]_PORT_B_data_in_reg">P1_q_b[7]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_B_data_in">P1_q_b[7]_PORT_B_data_in</A>, P1_q_b[7]_clock_1, , , );
<P><A NAME="P1_q_b[7]_PORT_A_address">P1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[7]_PORT_A_address_reg">P1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_A_address">P1_q_b[7]_PORT_A_address</A>, P1_q_b[7]_clock_0, , , );
<P><A NAME="P1_q_b[7]_PORT_B_address">P1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[7]_PORT_B_address_reg">P1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_B_address">P1_q_b[7]_PORT_B_address</A>, P1_q_b[7]_clock_1, , , );
<P><A NAME="P1_q_b[7]_PORT_A_write_enable">P1_q_b[7]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[7]_PORT_A_write_enable_reg">P1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_A_write_enable">P1_q_b[7]_PORT_A_write_enable</A>, P1_q_b[7]_clock_0, , , );
<P><A NAME="P1_q_b[7]_PORT_B_write_enable">P1_q_b[7]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[7]_PORT_B_write_enable_reg">P1_q_b[7]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[7]_PORT_B_write_enable">P1_q_b[7]_PORT_B_write_enable</A>, P1_q_b[7]_clock_1, , , );
<P><A NAME="P1_q_b[7]_clock_0">P1_q_b[7]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[7]_clock_1">P1_q_b[7]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[7]_PORT_B_data_out">P1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[7]_PORT_A_data_in_reg">P1_q_b[7]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[7]_PORT_B_data_in_reg">P1_q_b[7]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[7]_PORT_A_address_reg">P1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[7]_PORT_B_address_reg">P1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[7]_PORT_A_write_enable_reg">P1_q_b[7]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[7]_PORT_B_write_enable_reg">P1_q_b[7]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[7]_clock_0">P1_q_b[7]_clock_0</A>, <A HREF="#P1_q_b[7]_clock_1">P1_q_b[7]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[7]">P1_q_b[7]</A> = <A HREF="#P1_q_b[7]_PORT_B_data_out">P1_q_b[7]_PORT_B_data_out</A>[0];


<P> --S17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S17L4">S17L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # <A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (!<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --W11L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
<P> --operation mode is arithmetic

<P><A NAME="W11L2_carry_eqn">W11L2_carry_eqn</A> = <A HREF="#W11L5">W11L5</A>;
<P><A NAME="W11L2">W11L2</A> = <A HREF="#S15L4">S15L4</A> $ <A HREF="#S17L4">S17L4</A> $ !<A HREF="#W11L2_carry_eqn">W11L2_carry_eqn</A>;

<P> --W11L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
<P> --operation mode is arithmetic

<P><A NAME="W11L3">W11L3</A> = CARRY(<A HREF="#S15L4">S15L4</A> & (<A HREF="#S17L4">S17L4</A> # !<A HREF="#W11L5">W11L5</A>) # !<A HREF="#S15L4">S15L4</A> & <A HREF="#S17L4">S17L4</A> & !<A HREF="#W11L5">W11L5</A>);


<P> --W20L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
<P> --operation mode is arithmetic

<P><A NAME="W20L4_carry_eqn">W20L4_carry_eqn</A> = <A HREF="#W20L7">W20L7</A>;
<P><A NAME="W20L4">W20L4</A> = <A HREF="#W14L1">W14L1</A> $ <A HREF="#W11L4">W11L4</A> $ <A HREF="#W20L4_carry_eqn">W20L4_carry_eqn</A>;

<P> --W20L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
<P> --operation mode is arithmetic

<P><A NAME="W20L5">W20L5</A> = CARRY(<A HREF="#W14L1">W14L1</A> & !<A HREF="#W11L4">W11L4</A> & !<A HREF="#W20L7">W20L7</A> # !<A HREF="#W14L1">W14L1</A> & (!<A HREF="#W20L7">W20L7</A> # !<A HREF="#W11L4">W11L4</A>));


<P> --P1_q_a[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[8]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[8]_PORT_A_data_in">P1_q_a[8]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[8]_PORT_A_data_in_reg">P1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_A_data_in">P1_q_a[8]_PORT_A_data_in</A>, P1_q_a[8]_clock_0, , , );
<P><A NAME="P1_q_a[8]_PORT_B_data_in">P1_q_a[8]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[8]">L2_ram_rom_data_reg[8]</A>;
<P><A NAME="P1_q_a[8]_PORT_B_data_in_reg">P1_q_a[8]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_B_data_in">P1_q_a[8]_PORT_B_data_in</A>, P1_q_a[8]_clock_1, , , );
<P><A NAME="P1_q_a[8]_PORT_A_address">P1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[8]_PORT_A_address_reg">P1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_A_address">P1_q_a[8]_PORT_A_address</A>, P1_q_a[8]_clock_0, , , );
<P><A NAME="P1_q_a[8]_PORT_B_address">P1_q_a[8]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[8]_PORT_B_address_reg">P1_q_a[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_B_address">P1_q_a[8]_PORT_B_address</A>, P1_q_a[8]_clock_1, , , );
<P><A NAME="P1_q_a[8]_PORT_A_write_enable">P1_q_a[8]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[8]_PORT_A_write_enable_reg">P1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_A_write_enable">P1_q_a[8]_PORT_A_write_enable</A>, P1_q_a[8]_clock_0, , , );
<P><A NAME="P1_q_a[8]_PORT_B_write_enable">P1_q_a[8]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[8]_PORT_B_write_enable_reg">P1_q_a[8]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[8]_PORT_B_write_enable">P1_q_a[8]_PORT_B_write_enable</A>, P1_q_a[8]_clock_1, , , );
<P><A NAME="P1_q_a[8]_clock_0">P1_q_a[8]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[8]_clock_1">P1_q_a[8]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[8]_PORT_A_data_out">P1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[8]_PORT_A_data_in_reg">P1_q_a[8]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[8]_PORT_B_data_in_reg">P1_q_a[8]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[8]_PORT_A_address_reg">P1_q_a[8]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[8]_PORT_B_address_reg">P1_q_a[8]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[8]_PORT_A_write_enable_reg">P1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[8]_PORT_B_write_enable_reg">P1_q_a[8]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[8]_clock_0">P1_q_a[8]_clock_0</A>, <A HREF="#P1_q_a[8]_clock_1">P1_q_a[8]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[8]">P1_q_a[8]</A> = <A HREF="#P1_q_a[8]_PORT_A_data_out">P1_q_a[8]_PORT_A_data_out</A>[0];

<P> --P1_q_b[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[8]
<P><A NAME="P1_q_b[8]_PORT_A_data_in">P1_q_b[8]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[8]_PORT_A_data_in_reg">P1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_A_data_in">P1_q_b[8]_PORT_A_data_in</A>, P1_q_b[8]_clock_0, , , );
<P><A NAME="P1_q_b[8]_PORT_B_data_in">P1_q_b[8]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[8]">L2_ram_rom_data_reg[8]</A>;
<P><A NAME="P1_q_b[8]_PORT_B_data_in_reg">P1_q_b[8]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_B_data_in">P1_q_b[8]_PORT_B_data_in</A>, P1_q_b[8]_clock_1, , , );
<P><A NAME="P1_q_b[8]_PORT_A_address">P1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[8]_PORT_A_address_reg">P1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_A_address">P1_q_b[8]_PORT_A_address</A>, P1_q_b[8]_clock_0, , , );
<P><A NAME="P1_q_b[8]_PORT_B_address">P1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[8]_PORT_B_address_reg">P1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_B_address">P1_q_b[8]_PORT_B_address</A>, P1_q_b[8]_clock_1, , , );
<P><A NAME="P1_q_b[8]_PORT_A_write_enable">P1_q_b[8]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[8]_PORT_A_write_enable_reg">P1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_A_write_enable">P1_q_b[8]_PORT_A_write_enable</A>, P1_q_b[8]_clock_0, , , );
<P><A NAME="P1_q_b[8]_PORT_B_write_enable">P1_q_b[8]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[8]_PORT_B_write_enable_reg">P1_q_b[8]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[8]_PORT_B_write_enable">P1_q_b[8]_PORT_B_write_enable</A>, P1_q_b[8]_clock_1, , , );
<P><A NAME="P1_q_b[8]_clock_0">P1_q_b[8]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[8]_clock_1">P1_q_b[8]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[8]_PORT_B_data_out">P1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[8]_PORT_A_data_in_reg">P1_q_b[8]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[8]_PORT_B_data_in_reg">P1_q_b[8]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[8]_PORT_A_address_reg">P1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[8]_PORT_B_address_reg">P1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[8]_PORT_A_write_enable_reg">P1_q_b[8]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[8]_PORT_B_write_enable_reg">P1_q_b[8]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[8]_clock_0">P1_q_b[8]_clock_0</A>, <A HREF="#P1_q_b[8]_clock_1">P1_q_b[8]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[8]">P1_q_b[8]</A> = <A HREF="#P1_q_b[8]_PORT_B_data_out">P1_q_b[8]_PORT_B_data_out</A>[0];


<P> --P1_q_a[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[9]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[9]_PORT_A_data_in">P1_q_a[9]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[9]_PORT_A_data_in_reg">P1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_A_data_in">P1_q_a[9]_PORT_A_data_in</A>, P1_q_a[9]_clock_0, , , );
<P><A NAME="P1_q_a[9]_PORT_B_data_in">P1_q_a[9]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[9]">L2_ram_rom_data_reg[9]</A>;
<P><A NAME="P1_q_a[9]_PORT_B_data_in_reg">P1_q_a[9]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_B_data_in">P1_q_a[9]_PORT_B_data_in</A>, P1_q_a[9]_clock_1, , , );
<P><A NAME="P1_q_a[9]_PORT_A_address">P1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[9]_PORT_A_address_reg">P1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_A_address">P1_q_a[9]_PORT_A_address</A>, P1_q_a[9]_clock_0, , , );
<P><A NAME="P1_q_a[9]_PORT_B_address">P1_q_a[9]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[9]_PORT_B_address_reg">P1_q_a[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_B_address">P1_q_a[9]_PORT_B_address</A>, P1_q_a[9]_clock_1, , , );
<P><A NAME="P1_q_a[9]_PORT_A_write_enable">P1_q_a[9]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[9]_PORT_A_write_enable_reg">P1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_A_write_enable">P1_q_a[9]_PORT_A_write_enable</A>, P1_q_a[9]_clock_0, , , );
<P><A NAME="P1_q_a[9]_PORT_B_write_enable">P1_q_a[9]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[9]_PORT_B_write_enable_reg">P1_q_a[9]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[9]_PORT_B_write_enable">P1_q_a[9]_PORT_B_write_enable</A>, P1_q_a[9]_clock_1, , , );
<P><A NAME="P1_q_a[9]_clock_0">P1_q_a[9]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[9]_clock_1">P1_q_a[9]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[9]_PORT_A_data_out">P1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[9]_PORT_A_data_in_reg">P1_q_a[9]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[9]_PORT_B_data_in_reg">P1_q_a[9]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[9]_PORT_A_address_reg">P1_q_a[9]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[9]_PORT_B_address_reg">P1_q_a[9]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[9]_PORT_A_write_enable_reg">P1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[9]_PORT_B_write_enable_reg">P1_q_a[9]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[9]_clock_0">P1_q_a[9]_clock_0</A>, <A HREF="#P1_q_a[9]_clock_1">P1_q_a[9]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[9]">P1_q_a[9]</A> = <A HREF="#P1_q_a[9]_PORT_A_data_out">P1_q_a[9]_PORT_A_data_out</A>[0];

<P> --P1_q_b[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[9]
<P><A NAME="P1_q_b[9]_PORT_A_data_in">P1_q_b[9]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[9]_PORT_A_data_in_reg">P1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_A_data_in">P1_q_b[9]_PORT_A_data_in</A>, P1_q_b[9]_clock_0, , , );
<P><A NAME="P1_q_b[9]_PORT_B_data_in">P1_q_b[9]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[9]">L2_ram_rom_data_reg[9]</A>;
<P><A NAME="P1_q_b[9]_PORT_B_data_in_reg">P1_q_b[9]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_B_data_in">P1_q_b[9]_PORT_B_data_in</A>, P1_q_b[9]_clock_1, , , );
<P><A NAME="P1_q_b[9]_PORT_A_address">P1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[9]_PORT_A_address_reg">P1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_A_address">P1_q_b[9]_PORT_A_address</A>, P1_q_b[9]_clock_0, , , );
<P><A NAME="P1_q_b[9]_PORT_B_address">P1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[9]_PORT_B_address_reg">P1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_B_address">P1_q_b[9]_PORT_B_address</A>, P1_q_b[9]_clock_1, , , );
<P><A NAME="P1_q_b[9]_PORT_A_write_enable">P1_q_b[9]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[9]_PORT_A_write_enable_reg">P1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_A_write_enable">P1_q_b[9]_PORT_A_write_enable</A>, P1_q_b[9]_clock_0, , , );
<P><A NAME="P1_q_b[9]_PORT_B_write_enable">P1_q_b[9]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[9]_PORT_B_write_enable_reg">P1_q_b[9]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[9]_PORT_B_write_enable">P1_q_b[9]_PORT_B_write_enable</A>, P1_q_b[9]_clock_1, , , );
<P><A NAME="P1_q_b[9]_clock_0">P1_q_b[9]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[9]_clock_1">P1_q_b[9]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[9]_PORT_B_data_out">P1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[9]_PORT_A_data_in_reg">P1_q_b[9]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[9]_PORT_B_data_in_reg">P1_q_b[9]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[9]_PORT_A_address_reg">P1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[9]_PORT_B_address_reg">P1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[9]_PORT_A_write_enable_reg">P1_q_b[9]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[9]_PORT_B_write_enable_reg">P1_q_b[9]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[9]_clock_0">P1_q_b[9]_clock_0</A>, <A HREF="#P1_q_b[9]_clock_1">P1_q_b[9]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[9]">P1_q_b[9]</A> = <A HREF="#P1_q_b[9]_PORT_B_data_out">P1_q_b[9]_PORT_B_data_out</A>[0];


<P> --S19L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S19L4">S19L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (!<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --P1_q_a[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[10]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[10]_PORT_A_data_in">P1_q_a[10]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[10]_PORT_A_data_in_reg">P1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_A_data_in">P1_q_a[10]_PORT_A_data_in</A>, P1_q_a[10]_clock_0, , , );
<P><A NAME="P1_q_a[10]_PORT_B_data_in">P1_q_a[10]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[10]">L2_ram_rom_data_reg[10]</A>;
<P><A NAME="P1_q_a[10]_PORT_B_data_in_reg">P1_q_a[10]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_B_data_in">P1_q_a[10]_PORT_B_data_in</A>, P1_q_a[10]_clock_1, , , );
<P><A NAME="P1_q_a[10]_PORT_A_address">P1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[10]_PORT_A_address_reg">P1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_A_address">P1_q_a[10]_PORT_A_address</A>, P1_q_a[10]_clock_0, , , );
<P><A NAME="P1_q_a[10]_PORT_B_address">P1_q_a[10]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[10]_PORT_B_address_reg">P1_q_a[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_B_address">P1_q_a[10]_PORT_B_address</A>, P1_q_a[10]_clock_1, , , );
<P><A NAME="P1_q_a[10]_PORT_A_write_enable">P1_q_a[10]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[10]_PORT_A_write_enable_reg">P1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_A_write_enable">P1_q_a[10]_PORT_A_write_enable</A>, P1_q_a[10]_clock_0, , , );
<P><A NAME="P1_q_a[10]_PORT_B_write_enable">P1_q_a[10]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[10]_PORT_B_write_enable_reg">P1_q_a[10]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[10]_PORT_B_write_enable">P1_q_a[10]_PORT_B_write_enable</A>, P1_q_a[10]_clock_1, , , );
<P><A NAME="P1_q_a[10]_clock_0">P1_q_a[10]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[10]_clock_1">P1_q_a[10]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[10]_PORT_A_data_out">P1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[10]_PORT_A_data_in_reg">P1_q_a[10]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[10]_PORT_B_data_in_reg">P1_q_a[10]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[10]_PORT_A_address_reg">P1_q_a[10]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[10]_PORT_B_address_reg">P1_q_a[10]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[10]_PORT_A_write_enable_reg">P1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[10]_PORT_B_write_enable_reg">P1_q_a[10]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[10]_clock_0">P1_q_a[10]_clock_0</A>, <A HREF="#P1_q_a[10]_clock_1">P1_q_a[10]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[10]">P1_q_a[10]</A> = <A HREF="#P1_q_a[10]_PORT_A_data_out">P1_q_a[10]_PORT_A_data_out</A>[0];

<P> --P1_q_b[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[10]
<P><A NAME="P1_q_b[10]_PORT_A_data_in">P1_q_b[10]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[10]_PORT_A_data_in_reg">P1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_A_data_in">P1_q_b[10]_PORT_A_data_in</A>, P1_q_b[10]_clock_0, , , );
<P><A NAME="P1_q_b[10]_PORT_B_data_in">P1_q_b[10]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[10]">L2_ram_rom_data_reg[10]</A>;
<P><A NAME="P1_q_b[10]_PORT_B_data_in_reg">P1_q_b[10]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_B_data_in">P1_q_b[10]_PORT_B_data_in</A>, P1_q_b[10]_clock_1, , , );
<P><A NAME="P1_q_b[10]_PORT_A_address">P1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[10]_PORT_A_address_reg">P1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_A_address">P1_q_b[10]_PORT_A_address</A>, P1_q_b[10]_clock_0, , , );
<P><A NAME="P1_q_b[10]_PORT_B_address">P1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[10]_PORT_B_address_reg">P1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_B_address">P1_q_b[10]_PORT_B_address</A>, P1_q_b[10]_clock_1, , , );
<P><A NAME="P1_q_b[10]_PORT_A_write_enable">P1_q_b[10]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[10]_PORT_A_write_enable_reg">P1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_A_write_enable">P1_q_b[10]_PORT_A_write_enable</A>, P1_q_b[10]_clock_0, , , );
<P><A NAME="P1_q_b[10]_PORT_B_write_enable">P1_q_b[10]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[10]_PORT_B_write_enable_reg">P1_q_b[10]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[10]_PORT_B_write_enable">P1_q_b[10]_PORT_B_write_enable</A>, P1_q_b[10]_clock_1, , , );
<P><A NAME="P1_q_b[10]_clock_0">P1_q_b[10]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[10]_clock_1">P1_q_b[10]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[10]_PORT_B_data_out">P1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[10]_PORT_A_data_in_reg">P1_q_b[10]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[10]_PORT_B_data_in_reg">P1_q_b[10]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[10]_PORT_A_address_reg">P1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[10]_PORT_B_address_reg">P1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[10]_PORT_A_write_enable_reg">P1_q_b[10]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[10]_PORT_B_write_enable_reg">P1_q_b[10]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[10]_clock_0">P1_q_b[10]_clock_0</A>, <A HREF="#P1_q_b[10]_clock_1">P1_q_b[10]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[10]">P1_q_b[10]</A> = <A HREF="#P1_q_b[10]_PORT_B_data_out">P1_q_b[10]_PORT_B_data_out</A>[0];


<P> --P1_q_a[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[11]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[11]_PORT_A_data_in">P1_q_a[11]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[11]_PORT_A_data_in_reg">P1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_A_data_in">P1_q_a[11]_PORT_A_data_in</A>, P1_q_a[11]_clock_0, , , );
<P><A NAME="P1_q_a[11]_PORT_B_data_in">P1_q_a[11]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[11]">L2_ram_rom_data_reg[11]</A>;
<P><A NAME="P1_q_a[11]_PORT_B_data_in_reg">P1_q_a[11]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_B_data_in">P1_q_a[11]_PORT_B_data_in</A>, P1_q_a[11]_clock_1, , , );
<P><A NAME="P1_q_a[11]_PORT_A_address">P1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[11]_PORT_A_address_reg">P1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_A_address">P1_q_a[11]_PORT_A_address</A>, P1_q_a[11]_clock_0, , , );
<P><A NAME="P1_q_a[11]_PORT_B_address">P1_q_a[11]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[11]_PORT_B_address_reg">P1_q_a[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_B_address">P1_q_a[11]_PORT_B_address</A>, P1_q_a[11]_clock_1, , , );
<P><A NAME="P1_q_a[11]_PORT_A_write_enable">P1_q_a[11]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[11]_PORT_A_write_enable_reg">P1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_A_write_enable">P1_q_a[11]_PORT_A_write_enable</A>, P1_q_a[11]_clock_0, , , );
<P><A NAME="P1_q_a[11]_PORT_B_write_enable">P1_q_a[11]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[11]_PORT_B_write_enable_reg">P1_q_a[11]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[11]_PORT_B_write_enable">P1_q_a[11]_PORT_B_write_enable</A>, P1_q_a[11]_clock_1, , , );
<P><A NAME="P1_q_a[11]_clock_0">P1_q_a[11]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[11]_clock_1">P1_q_a[11]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[11]_PORT_A_data_out">P1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[11]_PORT_A_data_in_reg">P1_q_a[11]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[11]_PORT_B_data_in_reg">P1_q_a[11]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[11]_PORT_A_address_reg">P1_q_a[11]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[11]_PORT_B_address_reg">P1_q_a[11]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[11]_PORT_A_write_enable_reg">P1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[11]_PORT_B_write_enable_reg">P1_q_a[11]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[11]_clock_0">P1_q_a[11]_clock_0</A>, <A HREF="#P1_q_a[11]_clock_1">P1_q_a[11]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[11]">P1_q_a[11]</A> = <A HREF="#P1_q_a[11]_PORT_A_data_out">P1_q_a[11]_PORT_A_data_out</A>[0];

<P> --P1_q_b[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[11]
<P><A NAME="P1_q_b[11]_PORT_A_data_in">P1_q_b[11]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[11]_PORT_A_data_in_reg">P1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_A_data_in">P1_q_b[11]_PORT_A_data_in</A>, P1_q_b[11]_clock_0, , , );
<P><A NAME="P1_q_b[11]_PORT_B_data_in">P1_q_b[11]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[11]">L2_ram_rom_data_reg[11]</A>;
<P><A NAME="P1_q_b[11]_PORT_B_data_in_reg">P1_q_b[11]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_B_data_in">P1_q_b[11]_PORT_B_data_in</A>, P1_q_b[11]_clock_1, , , );
<P><A NAME="P1_q_b[11]_PORT_A_address">P1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[11]_PORT_A_address_reg">P1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_A_address">P1_q_b[11]_PORT_A_address</A>, P1_q_b[11]_clock_0, , , );
<P><A NAME="P1_q_b[11]_PORT_B_address">P1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[11]_PORT_B_address_reg">P1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_B_address">P1_q_b[11]_PORT_B_address</A>, P1_q_b[11]_clock_1, , , );
<P><A NAME="P1_q_b[11]_PORT_A_write_enable">P1_q_b[11]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[11]_PORT_A_write_enable_reg">P1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_A_write_enable">P1_q_b[11]_PORT_A_write_enable</A>, P1_q_b[11]_clock_0, , , );
<P><A NAME="P1_q_b[11]_PORT_B_write_enable">P1_q_b[11]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[11]_PORT_B_write_enable_reg">P1_q_b[11]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[11]_PORT_B_write_enable">P1_q_b[11]_PORT_B_write_enable</A>, P1_q_b[11]_clock_1, , , );
<P><A NAME="P1_q_b[11]_clock_0">P1_q_b[11]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[11]_clock_1">P1_q_b[11]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[11]_PORT_B_data_out">P1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[11]_PORT_A_data_in_reg">P1_q_b[11]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[11]_PORT_B_data_in_reg">P1_q_b[11]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[11]_PORT_A_address_reg">P1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[11]_PORT_B_address_reg">P1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[11]_PORT_A_write_enable_reg">P1_q_b[11]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[11]_PORT_B_write_enable_reg">P1_q_b[11]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[11]_clock_0">P1_q_b[11]_clock_0</A>, <A HREF="#P1_q_b[11]_clock_1">P1_q_b[11]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[11]">P1_q_b[11]</A> = <A HREF="#P1_q_b[11]_PORT_B_data_out">P1_q_b[11]_PORT_B_data_out</A>[0];


<P> --S21L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S21L4">S21L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # <A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (!<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --W8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
<P> --operation mode is arithmetic

<P><A NAME="W8L2_carry_eqn">W8L2_carry_eqn</A> = <A HREF="#W8L5">W8L5</A>;
<P><A NAME="W8L2">W8L2</A> = <A HREF="#S19L4">S19L4</A> $ <A HREF="#S21L4">S21L4</A> $ !<A HREF="#W8L2_carry_eqn">W8L2_carry_eqn</A>;

<P> --W8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
<P> --operation mode is arithmetic

<P><A NAME="W8L3">W8L3</A> = CARRY(<A HREF="#S19L4">S19L4</A> & (<A HREF="#S21L4">S21L4</A> # !<A HREF="#W8L5">W8L5</A>) # !<A HREF="#S19L4">S19L4</A> & <A HREF="#S21L4">S21L4</A> & !<A HREF="#W8L5">W8L5</A>);


<P> --P1_q_a[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[12]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_a[12]_PORT_A_data_in">P1_q_a[12]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_a[12]_PORT_A_data_in_reg">P1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_A_data_in">P1_q_a[12]_PORT_A_data_in</A>, P1_q_a[12]_clock_0, , , );
<P><A NAME="P1_q_a[12]_PORT_B_data_in">P1_q_a[12]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[12]">L2_ram_rom_data_reg[12]</A>;
<P><A NAME="P1_q_a[12]_PORT_B_data_in_reg">P1_q_a[12]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_B_data_in">P1_q_a[12]_PORT_B_data_in</A>, P1_q_a[12]_clock_1, , , );
<P><A NAME="P1_q_a[12]_PORT_A_address">P1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_a[12]_PORT_A_address_reg">P1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_A_address">P1_q_a[12]_PORT_A_address</A>, P1_q_a[12]_clock_0, , , );
<P><A NAME="P1_q_a[12]_PORT_B_address">P1_q_a[12]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_a[12]_PORT_B_address_reg">P1_q_a[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_B_address">P1_q_a[12]_PORT_B_address</A>, P1_q_a[12]_clock_1, , , );
<P><A NAME="P1_q_a[12]_PORT_A_write_enable">P1_q_a[12]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_a[12]_PORT_A_write_enable_reg">P1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_A_write_enable">P1_q_a[12]_PORT_A_write_enable</A>, P1_q_a[12]_clock_0, , , );
<P><A NAME="P1_q_a[12]_PORT_B_write_enable">P1_q_a[12]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_a[12]_PORT_B_write_enable_reg">P1_q_a[12]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_a[12]_PORT_B_write_enable">P1_q_a[12]_PORT_B_write_enable</A>, P1_q_a[12]_clock_1, , , );
<P><A NAME="P1_q_a[12]_clock_0">P1_q_a[12]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_a[12]_clock_1">P1_q_a[12]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_a[12]_PORT_A_data_out">P1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#P1_q_a[12]_PORT_A_data_in_reg">P1_q_a[12]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_a[12]_PORT_B_data_in_reg">P1_q_a[12]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_a[12]_PORT_A_address_reg">P1_q_a[12]_PORT_A_address_reg</A>, <A HREF="#P1_q_a[12]_PORT_B_address_reg">P1_q_a[12]_PORT_B_address_reg</A>, <A HREF="#P1_q_a[12]_PORT_A_write_enable_reg">P1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_a[12]_PORT_B_write_enable_reg">P1_q_a[12]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_a[12]_clock_0">P1_q_a[12]_clock_0</A>, <A HREF="#P1_q_a[12]_clock_1">P1_q_a[12]_clock_1</A>, , , , );
<P><A NAME="P1_q_a[12]">P1_q_a[12]</A> = <A HREF="#P1_q_a[12]_PORT_A_data_out">P1_q_a[12]_PORT_A_data_out</A>[0];

<P> --P1_q_b[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[12]
<P><A NAME="P1_q_b[12]_PORT_A_data_in">P1_q_b[12]_PORT_A_data_in</A> = VCC;
<P><A NAME="P1_q_b[12]_PORT_A_data_in_reg">P1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_A_data_in">P1_q_b[12]_PORT_A_data_in</A>, P1_q_b[12]_clock_0, , , );
<P><A NAME="P1_q_b[12]_PORT_B_data_in">P1_q_b[12]_PORT_B_data_in</A> = <A HREF="#L2_ram_rom_data_reg[12]">L2_ram_rom_data_reg[12]</A>;
<P><A NAME="P1_q_b[12]_PORT_B_data_in_reg">P1_q_b[12]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_B_data_in">P1_q_b[12]_PORT_B_data_in</A>, P1_q_b[12]_clock_1, , , );
<P><A NAME="P1_q_b[12]_PORT_A_address">P1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#B1_COEF_INDEX[0]">B1_COEF_INDEX[0]</A>, <A HREF="#B1_COEF_INDEX[1]">B1_COEF_INDEX[1]</A>, <A HREF="#B1_COEF_INDEX[2]">B1_COEF_INDEX[2]</A>, <A HREF="#B1_COEF_INDEX[3]">B1_COEF_INDEX[3]</A>, <A HREF="#B1_COEF_INDEX[4]">B1_COEF_INDEX[4]</A>, <A HREF="#B1_COEF_INDEX[5]">B1_COEF_INDEX[5]</A>, <A HREF="#B1_COEF_INDEX[6]">B1_COEF_INDEX[6]</A>);
<P><A NAME="P1_q_b[12]_PORT_A_address_reg">P1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_A_address">P1_q_b[12]_PORT_A_address</A>, P1_q_b[12]_clock_0, , , );
<P><A NAME="P1_q_b[12]_PORT_B_address">P1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#L2_ram_rom_addr_reg[0]">L2_ram_rom_addr_reg[0]</A>, <A HREF="#L2_ram_rom_addr_reg[1]">L2_ram_rom_addr_reg[1]</A>, <A HREF="#L2_ram_rom_addr_reg[2]">L2_ram_rom_addr_reg[2]</A>, <A HREF="#L2_ram_rom_addr_reg[3]">L2_ram_rom_addr_reg[3]</A>, <A HREF="#L2_ram_rom_addr_reg[4]">L2_ram_rom_addr_reg[4]</A>, <A HREF="#L2_ram_rom_addr_reg[5]">L2_ram_rom_addr_reg[5]</A>, <A HREF="#L2_ram_rom_addr_reg[6]">L2_ram_rom_addr_reg[6]</A>);
<P><A NAME="P1_q_b[12]_PORT_B_address_reg">P1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_B_address">P1_q_b[12]_PORT_B_address</A>, P1_q_b[12]_clock_1, , , );
<P><A NAME="P1_q_b[12]_PORT_A_write_enable">P1_q_b[12]_PORT_A_write_enable</A> = GND;
<P><A NAME="P1_q_b[12]_PORT_A_write_enable_reg">P1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_A_write_enable">P1_q_b[12]_PORT_A_write_enable</A>, P1_q_b[12]_clock_0, , , );
<P><A NAME="P1_q_b[12]_PORT_B_write_enable">P1_q_b[12]_PORT_B_write_enable</A> = <A HREF="#L2L2">L2L2</A>;
<P><A NAME="P1_q_b[12]_PORT_B_write_enable_reg">P1_q_b[12]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[12]_PORT_B_write_enable">P1_q_b[12]_PORT_B_write_enable</A>, P1_q_b[12]_clock_1, , , );
<P><A NAME="P1_q_b[12]_clock_0">P1_q_b[12]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="P1_q_b[12]_clock_1">P1_q_b[12]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="P1_q_b[12]_PORT_B_data_out">P1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[12]_PORT_A_data_in_reg">P1_q_b[12]_PORT_A_data_in_reg</A>, <A HREF="#P1_q_b[12]_PORT_B_data_in_reg">P1_q_b[12]_PORT_B_data_in_reg</A>, <A HREF="#P1_q_b[12]_PORT_A_address_reg">P1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[12]_PORT_B_address_reg">P1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[12]_PORT_A_write_enable_reg">P1_q_b[12]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[12]_PORT_B_write_enable_reg">P1_q_b[12]_PORT_B_write_enable_reg</A>, , , <A HREF="#P1_q_b[12]_clock_0">P1_q_b[12]_clock_0</A>, <A HREF="#P1_q_b[12]_clock_1">P1_q_b[12]_clock_1</A>, , , , );
<P><A NAME="P1_q_b[12]">P1_q_b[12]</A> = <A HREF="#P1_q_b[12]_PORT_B_data_out">P1_q_b[12]_PORT_B_data_out</A>[0];


<P> --S23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S23L4">S23L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (!<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S25L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S25L5">S25L5</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # <A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (!<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --W5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
<P> --operation mode is arithmetic

<P><A NAME="W5L2_carry_eqn">W5L2_carry_eqn</A> = <A HREF="#W5L5">W5L5</A>;
<P><A NAME="W5L2">W5L2</A> = <A HREF="#S23L4">S23L4</A> $ <A HREF="#S25L5">S25L5</A> $ !<A HREF="#W5L2_carry_eqn">W5L2_carry_eqn</A>;

<P> --W5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
<P> --operation mode is arithmetic

<P><A NAME="W5L3">W5L3</A> = CARRY(<A HREF="#S23L4">S23L4</A> & (<A HREF="#S25L5">S25L5</A> # !<A HREF="#W5L5">W5L5</A>) # !<A HREF="#S23L4">S23L4</A> & <A HREF="#S25L5">S25L5</A> & !<A HREF="#W5L5">W5L5</A>);


<P> --W17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
<P> --operation mode is arithmetic

<P><A NAME="W17L4_carry_eqn">W17L4_carry_eqn</A> = <A HREF="#W17L7">W17L7</A>;
<P><A NAME="W17L4">W17L4</A> = <A HREF="#W8L1">W8L1</A> $ <A HREF="#W5L4">W5L4</A> $ <A HREF="#W17L4_carry_eqn">W17L4_carry_eqn</A>;

<P> --W17L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
<P> --operation mode is arithmetic

<P><A NAME="W17L5">W17L5</A> = CARRY(<A HREF="#W8L1">W8L1</A> & !<A HREF="#W5L4">W5L4</A> & !<A HREF="#W17L7">W17L7</A> # !<A HREF="#W8L1">W8L1</A> & (!<A HREF="#W17L7">W17L7</A> # !<A HREF="#W5L4">W5L4</A>));


<P> --W23L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
<P> --operation mode is arithmetic

<P><A NAME="W23L6_carry_eqn">W23L6_carry_eqn</A> = <A HREF="#W23L9">W23L9</A>;
<P><A NAME="W23L6">W23L6</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L6">W17L6</A> $ !<A HREF="#W23L6_carry_eqn">W23L6_carry_eqn</A>;

<P> --W23L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
<P> --operation mode is arithmetic

<P><A NAME="W23L7">W23L7</A> = CARRY(<A HREF="#W20L1">W20L1</A> & (<A HREF="#W17L6">W17L6</A> # !<A HREF="#W23L9">W23L9</A>) # !<A HREF="#W20L1">W20L1</A> & <A HREF="#W17L6">W17L6</A> & !<A HREF="#W23L9">W23L9</A>);


<P> --B1_ACCU[27] is FIR_core:inst|ACCU[27]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[27]_carry_eqn">B1_ACCU[27]_carry_eqn</A> = <A HREF="#B1L56">B1L56</A>;
<P><A NAME="B1_ACCU[27]_lut_out">B1_ACCU[27]_lut_out</A> = <A HREF="#B1_ACCU[27]">B1_ACCU[27]</A> $ <A HREF="#W23L8">W23L8</A> $ <A HREF="#B1_ACCU[27]_carry_eqn">B1_ACCU[27]_carry_eqn</A>;
<P><A NAME="B1_ACCU[27]">B1_ACCU[27]</A> = DFFEAS(<A HREF="#B1_ACCU[27]_lut_out">B1_ACCU[27]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L58 is FIR_core:inst|ACCU[27]~548
<P> --operation mode is arithmetic

<P><A NAME="B1L58">B1L58</A> = CARRY(<A HREF="#B1_ACCU[27]">B1_ACCU[27]</A> & !<A HREF="#W23L8">W23L8</A> & !<A HREF="#B1L56">B1L56</A> # !<A HREF="#B1_ACCU[27]">B1_ACCU[27]</A> & (!<A HREF="#B1L56">B1L56</A> # !<A HREF="#W23L8">W23L8</A>));


<P> --B1_SAMPLE_OUT[10] is FIR_core:inst|SAMPLE_OUT[10]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[10]_lut_out">B1_SAMPLE_OUT[10]_lut_out</A> = <A HREF="#B1_ACCU[26]">B1_ACCU[26]</A>;
<P><A NAME="B1_SAMPLE_OUT[10]">B1_SAMPLE_OUT[10]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[10]_lut_out">B1_SAMPLE_OUT[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[9] is PCM3006:inst6|R_IN[9]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[9]_lut_out">C1_R_IN[9]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[9]">B1_SAMPLE_OUT[9]</A>;
<P><A NAME="C1_R_IN[9]">C1_R_IN[9]</A> = DFFEAS(<A HREF="#C1_R_IN[9]_lut_out">C1_R_IN[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[24]_lut_out">C1_SHIFTOUT[24]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[8]">C1_R_IN[8]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A>);
<P><A NAME="C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[24]_lut_out">C1_SHIFTOUT[24]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[14] is PCM3006:inst6|SHIFTIN[14]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[14]_lut_out">C1_SHIFTIN[14]_lut_out</A> = <A HREF="#C1_SHIFTIN[13]">C1_SHIFTIN[13]</A>;
<P><A NAME="C1_SHIFTIN[14]">C1_SHIFTIN[14]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[14]_lut_out">C1_SHIFTIN[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --B1L140 is FIR_core:inst|START_INDEX[8]~0
<P> --operation mode is normal

<P><A NAME="B1L140">B1L140</A> = <A HREF="#B1_LAST">B1_LAST</A> & (!<A HREF="#SWITCH1">SWITCH1</A>);


<P> --C1_SHIFTIN[18] is PCM3006:inst6|SHIFTIN[18]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[18]_lut_out">C1_SHIFTIN[18]_lut_out</A> = <A HREF="#C1_SHIFTIN[17]">C1_SHIFTIN[17]</A>;
<P><A NAME="C1_SHIFTIN[18]">C1_SHIFTIN[18]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[18]_lut_out">C1_SHIFTIN[18]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[3] is PCM3006:inst6|LEFT_OUT[3]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[3]_lut_out">C1_LEFT_OUT[3]_lut_out</A> = <A HREF="#C1_SHIFTIN[19]">C1_SHIFTIN[19]</A>;
<P><A NAME="C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[3]_lut_out">C1_LEFT_OUT[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[4]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[4]_PORT_A_data_in">K1_q_a[4]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A>;
<P><A NAME="K1_q_a[4]_PORT_A_data_in_reg">K1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_A_data_in">K1_q_a[4]_PORT_A_data_in</A>, K1_q_a[4]_clock_0, , , );
<P><A NAME="K1_q_a[4]_PORT_B_data_in">K1_q_a[4]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[4]">L1_ram_rom_data_reg[4]</A>;
<P><A NAME="K1_q_a[4]_PORT_B_data_in_reg">K1_q_a[4]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_B_data_in">K1_q_a[4]_PORT_B_data_in</A>, K1_q_a[4]_clock_1, , , );
<P><A NAME="K1_q_a[4]_PORT_A_address">K1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[4]_PORT_A_address_reg">K1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_A_address">K1_q_a[4]_PORT_A_address</A>, K1_q_a[4]_clock_0, , , );
<P><A NAME="K1_q_a[4]_PORT_B_address">K1_q_a[4]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[4]_PORT_B_address_reg">K1_q_a[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_B_address">K1_q_a[4]_PORT_B_address</A>, K1_q_a[4]_clock_1, , , );
<P><A NAME="K1_q_a[4]_PORT_A_write_enable">K1_q_a[4]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[4]_PORT_A_write_enable_reg">K1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_A_write_enable">K1_q_a[4]_PORT_A_write_enable</A>, K1_q_a[4]_clock_0, , , );
<P><A NAME="K1_q_a[4]_PORT_B_write_enable">K1_q_a[4]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[4]_PORT_B_write_enable_reg">K1_q_a[4]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[4]_PORT_B_write_enable">K1_q_a[4]_PORT_B_write_enable</A>, K1_q_a[4]_clock_1, , , );
<P><A NAME="K1_q_a[4]_clock_0">K1_q_a[4]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[4]_clock_1">K1_q_a[4]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[4]_PORT_A_data_out">K1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[4]_PORT_A_data_in_reg">K1_q_a[4]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[4]_PORT_B_data_in_reg">K1_q_a[4]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[4]_PORT_A_address_reg">K1_q_a[4]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[4]_PORT_B_address_reg">K1_q_a[4]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[4]_PORT_A_write_enable_reg">K1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[4]_PORT_B_write_enable_reg">K1_q_a[4]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[4]_clock_0">K1_q_a[4]_clock_0</A>, <A HREF="#K1_q_a[4]_clock_1">K1_q_a[4]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[4]">K1_q_a[4]</A> = <A HREF="#K1_q_a[4]_PORT_A_data_out">K1_q_a[4]_PORT_A_data_out</A>[0];

<P> --K1_q_b[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[4]
<P><A NAME="K1_q_b[4]_PORT_A_data_in">K1_q_b[4]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A>;
<P><A NAME="K1_q_b[4]_PORT_A_data_in_reg">K1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_A_data_in">K1_q_b[4]_PORT_A_data_in</A>, K1_q_b[4]_clock_0, , , );
<P><A NAME="K1_q_b[4]_PORT_B_data_in">K1_q_b[4]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[4]">L1_ram_rom_data_reg[4]</A>;
<P><A NAME="K1_q_b[4]_PORT_B_data_in_reg">K1_q_b[4]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_B_data_in">K1_q_b[4]_PORT_B_data_in</A>, K1_q_b[4]_clock_1, , , );
<P><A NAME="K1_q_b[4]_PORT_A_address">K1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[4]_PORT_A_address_reg">K1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_A_address">K1_q_b[4]_PORT_A_address</A>, K1_q_b[4]_clock_0, , , );
<P><A NAME="K1_q_b[4]_PORT_B_address">K1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[4]_PORT_B_address_reg">K1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_B_address">K1_q_b[4]_PORT_B_address</A>, K1_q_b[4]_clock_1, , , );
<P><A NAME="K1_q_b[4]_PORT_A_write_enable">K1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[4]_PORT_A_write_enable_reg">K1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_A_write_enable">K1_q_b[4]_PORT_A_write_enable</A>, K1_q_b[4]_clock_0, , , );
<P><A NAME="K1_q_b[4]_PORT_B_write_enable">K1_q_b[4]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[4]_PORT_B_write_enable_reg">K1_q_b[4]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[4]_PORT_B_write_enable">K1_q_b[4]_PORT_B_write_enable</A>, K1_q_b[4]_clock_1, , , );
<P><A NAME="K1_q_b[4]_clock_0">K1_q_b[4]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[4]_clock_1">K1_q_b[4]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[4]_PORT_B_data_out">K1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[4]_PORT_A_data_in_reg">K1_q_b[4]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[4]_PORT_B_data_in_reg">K1_q_b[4]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[4]_PORT_A_address_reg">K1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[4]_PORT_B_address_reg">K1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[4]_PORT_A_write_enable_reg">K1_q_b[4]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[4]_PORT_B_write_enable_reg">K1_q_b[4]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[4]_clock_0">K1_q_b[4]_clock_0</A>, <A HREF="#K1_q_b[4]_clock_1">K1_q_b[4]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[4]">K1_q_b[4]</A> = <A HREF="#K1_q_b[4]_PORT_B_data_out">K1_q_b[4]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[5]">L1_ram_rom_data_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[5]">K1_q_b[5]</A>, <A HREF="#L1_ram_rom_data_reg[6]">L1_ram_rom_data_reg[6]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --L2_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[5]">L2_ram_rom_data_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[5]">P1_q_b[5]</A>, <A HREF="#L2_ram_rom_data_reg[6]">L2_ram_rom_data_reg[6]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --C1_LEFT_OUT[15] is PCM3006:inst6|LEFT_OUT[15]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[15]_lut_out">C1_LEFT_OUT[15]_lut_out</A> = <A HREF="#C1_SHIFTIN[31]">C1_SHIFTIN[31]</A>;
<P><A NAME="C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[15]_lut_out">C1_LEFT_OUT[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --L1_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[15]">L1_ram_rom_data_reg[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[15]">K1_q_b[15]</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_LEFT_OUT[14] is PCM3006:inst6|LEFT_OUT[14]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[14]_lut_out">C1_LEFT_OUT[14]_lut_out</A> = <A HREF="#C1_SHIFTIN[30]">C1_SHIFTIN[30]</A>;
<P><A NAME="C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[14]_lut_out">C1_LEFT_OUT[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --L1_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[14]">L1_ram_rom_data_reg[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[14]">K1_q_b[14]</A>, <A HREF="#L1_ram_rom_data_reg[15]">L1_ram_rom_data_reg[15]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_LEFT_OUT[13] is PCM3006:inst6|LEFT_OUT[13]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[13]_lut_out">C1_LEFT_OUT[13]_lut_out</A> = <A HREF="#C1_SHIFTIN[29]">C1_SHIFTIN[29]</A>;
<P><A NAME="C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[13]_lut_out">C1_LEFT_OUT[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --L1_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[13]">L1_ram_rom_data_reg[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[13]">K1_q_b[13]</A>, <A HREF="#L1_ram_rom_data_reg[14]">L1_ram_rom_data_reg[14]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --L2_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[15]">L2_ram_rom_data_reg[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[15]">P1_q_b[15]</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[13]">L2_ram_rom_data_reg[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[13]">P1_q_b[13]</A>, <A HREF="#L2_ram_rom_data_reg[14]">L2_ram_rom_data_reg[14]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[14]">L2_ram_rom_data_reg[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[14]">P1_q_b[14]</A>, <A HREF="#L2_ram_rom_data_reg[15]">L2_ram_rom_data_reg[15]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --W14L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
<P> --operation mode is arithmetic

<P><A NAME="W14L4_carry_eqn">W14L4_carry_eqn</A> = <A HREF="#W14L7">W14L7</A>;
<P><A NAME="W14L4">W14L4</A> = <A HREF="#V1L1">V1L1</A> $ <A HREF="#S9L29">S9L29</A> $ !<A HREF="#W14L4_carry_eqn">W14L4_carry_eqn</A>;

<P> --W14L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
<P> --operation mode is arithmetic

<P><A NAME="W14L5">W14L5</A> = CARRY(<A HREF="#V1L1">V1L1</A> & <A HREF="#S9L29">S9L29</A> & !<A HREF="#W14L7">W14L7</A> # !<A HREF="#V1L1">V1L1</A> & (<A HREF="#S9L29">S9L29</A> # !<A HREF="#W14L7">W14L7</A>));


<P> --L2_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[6]">L2_ram_rom_data_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[6]">P1_q_b[6]</A>, <A HREF="#L2_ram_rom_data_reg[7]">L2_ram_rom_data_reg[7]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[7]">L2_ram_rom_data_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[7]">P1_q_b[7]</A>, <A HREF="#L2_ram_rom_data_reg[8]">L2_ram_rom_data_reg[8]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --W11L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
<P> --operation mode is arithmetic

<P><A NAME="W11L4_carry_eqn">W11L4_carry_eqn</A> = <A HREF="#W11L7">W11L7</A>;
<P><A NAME="W11L4">W11L4</A> = <A HREF="#S15L4">S15L4</A> $ <A HREF="#S7L29">S7L29</A> $ !<A HREF="#W11L4_carry_eqn">W11L4_carry_eqn</A>;

<P> --W11L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
<P> --operation mode is arithmetic

<P><A NAME="W11L5">W11L5</A> = CARRY(<A HREF="#S15L4">S15L4</A> & <A HREF="#S7L29">S7L29</A> & !<A HREF="#W11L7">W11L7</A> # !<A HREF="#S15L4">S15L4</A> & (<A HREF="#S7L29">S7L29</A> # !<A HREF="#W11L7">W11L7</A>));


<P> --W20L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
<P> --operation mode is arithmetic

<P><A NAME="W20L6_carry_eqn">W20L6_carry_eqn</A> = <A HREF="#W20L9">W20L9</A>;
<P><A NAME="W20L6">W20L6</A> = <A HREF="#W14L1">W14L1</A> $ <A HREF="#W11L6">W11L6</A> $ !<A HREF="#W20L6_carry_eqn">W20L6_carry_eqn</A>;

<P> --W20L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
<P> --operation mode is arithmetic

<P><A NAME="W20L7">W20L7</A> = CARRY(<A HREF="#W14L1">W14L1</A> & (<A HREF="#W11L6">W11L6</A> # !<A HREF="#W20L9">W20L9</A>) # !<A HREF="#W14L1">W14L1</A> & <A HREF="#W11L6">W11L6</A> & !<A HREF="#W20L9">W20L9</A>);


<P> --L2_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[8]">L2_ram_rom_data_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[8]">P1_q_b[8]</A>, <A HREF="#L2_ram_rom_data_reg[9]">L2_ram_rom_data_reg[9]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[9]">L2_ram_rom_data_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[9]">P1_q_b[9]</A>, <A HREF="#L2_ram_rom_data_reg[10]">L2_ram_rom_data_reg[10]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[10]">L2_ram_rom_data_reg[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[10]">P1_q_b[10]</A>, <A HREF="#L2_ram_rom_data_reg[11]">L2_ram_rom_data_reg[11]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --L2_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[11]">L2_ram_rom_data_reg[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[11]">P1_q_b[11]</A>, <A HREF="#L2_ram_rom_data_reg[12]">L2_ram_rom_data_reg[12]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --W8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
<P> --operation mode is arithmetic

<P><A NAME="W8L4_carry_eqn">W8L4_carry_eqn</A> = <A HREF="#W8L7">W8L7</A>;
<P><A NAME="W8L4">W8L4</A> = <A HREF="#S19L4">S19L4</A> $ <A HREF="#S5L29">S5L29</A> $ !<A HREF="#W8L4_carry_eqn">W8L4_carry_eqn</A>;

<P> --W8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
<P> --operation mode is arithmetic

<P><A NAME="W8L5">W8L5</A> = CARRY(<A HREF="#S19L4">S19L4</A> & <A HREF="#S5L29">S5L29</A> & !<A HREF="#W8L7">W8L7</A> # !<A HREF="#S19L4">S19L4</A> & (<A HREF="#S5L29">S5L29</A> # !<A HREF="#W8L7">W8L7</A>));


<P> --L2_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
<P> --operation mode is normal

<P><A NAME="L2_ram_rom_data_reg[12]">L2_ram_rom_data_reg[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[12]">P1_q_b[12]</A>, <A HREF="#L2_ram_rom_data_reg[13]">L2_ram_rom_data_reg[13]</A>, <A HREF="#L2L10">L2L10</A>, VCC, <A HREF="#L2L45">L2L45</A>);


<P> --W5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
<P> --operation mode is arithmetic

<P><A NAME="W5L4_carry_eqn">W5L4_carry_eqn</A> = <A HREF="#W5L7">W5L7</A>;
<P><A NAME="W5L4">W5L4</A> = <A HREF="#S23L4">S23L4</A> $ <A HREF="#S3L29">S3L29</A> $ !<A HREF="#W5L4_carry_eqn">W5L4_carry_eqn</A>;

<P> --W5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
<P> --operation mode is arithmetic

<P><A NAME="W5L5">W5L5</A> = CARRY(<A HREF="#S23L4">S23L4</A> & <A HREF="#S3L29">S3L29</A> & !<A HREF="#W5L7">W5L7</A> # !<A HREF="#S23L4">S23L4</A> & (<A HREF="#S3L29">S3L29</A> # !<A HREF="#W5L7">W5L7</A>));


<P> --W17L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
<P> --operation mode is arithmetic

<P><A NAME="W17L6_carry_eqn">W17L6_carry_eqn</A> = <A HREF="#W17L9">W17L9</A>;
<P><A NAME="W17L6">W17L6</A> = <A HREF="#W8L1">W8L1</A> $ <A HREF="#W5L6">W5L6</A> $ !<A HREF="#W17L6_carry_eqn">W17L6_carry_eqn</A>;

<P> --W17L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
<P> --operation mode is arithmetic

<P><A NAME="W17L7">W17L7</A> = CARRY(<A HREF="#W8L1">W8L1</A> & (<A HREF="#W5L6">W5L6</A> # !<A HREF="#W17L9">W17L9</A>) # !<A HREF="#W8L1">W8L1</A> & <A HREF="#W5L6">W5L6</A> & !<A HREF="#W17L9">W17L9</A>);


<P> --W23L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
<P> --operation mode is arithmetic

<P><A NAME="W23L8_carry_eqn">W23L8_carry_eqn</A> = <A HREF="#W23L11">W23L11</A>;
<P><A NAME="W23L8">W23L8</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L8">W17L8</A> $ <A HREF="#W23L8_carry_eqn">W23L8_carry_eqn</A>;

<P> --W23L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
<P> --operation mode is arithmetic

<P><A NAME="W23L9">W23L9</A> = CARRY(<A HREF="#W20L1">W20L1</A> & !<A HREF="#W17L8">W17L8</A> & !<A HREF="#W23L11">W23L11</A> # !<A HREF="#W20L1">W20L1</A> & (!<A HREF="#W23L11">W23L11</A> # !<A HREF="#W17L8">W17L8</A>));


<P> --B1_ACCU[26] is FIR_core:inst|ACCU[26]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[26]_carry_eqn">B1_ACCU[26]_carry_eqn</A> = <A HREF="#B1L54">B1L54</A>;
<P><A NAME="B1_ACCU[26]_lut_out">B1_ACCU[26]_lut_out</A> = <A HREF="#B1_ACCU[26]">B1_ACCU[26]</A> $ <A HREF="#W23L10">W23L10</A> $ !<A HREF="#B1_ACCU[26]_carry_eqn">B1_ACCU[26]_carry_eqn</A>;
<P><A NAME="B1_ACCU[26]">B1_ACCU[26]</A> = DFFEAS(<A HREF="#B1_ACCU[26]_lut_out">B1_ACCU[26]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L56 is FIR_core:inst|ACCU[26]~552
<P> --operation mode is arithmetic

<P><A NAME="B1L56">B1L56</A> = CARRY(<A HREF="#B1_ACCU[26]">B1_ACCU[26]</A> & (<A HREF="#W23L10">W23L10</A> # !<A HREF="#B1L54">B1L54</A>) # !<A HREF="#B1_ACCU[26]">B1_ACCU[26]</A> & <A HREF="#W23L10">W23L10</A> & !<A HREF="#B1L54">B1L54</A>);


<P> --B1_SAMPLE_OUT[9] is FIR_core:inst|SAMPLE_OUT[9]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[9]_lut_out">B1_SAMPLE_OUT[9]_lut_out</A> = <A HREF="#B1_ACCU[25]">B1_ACCU[25]</A>;
<P><A NAME="B1_SAMPLE_OUT[9]">B1_SAMPLE_OUT[9]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[9]_lut_out">B1_SAMPLE_OUT[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[8] is PCM3006:inst6|R_IN[8]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[8]_lut_out">C1_R_IN[8]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[8]">B1_SAMPLE_OUT[8]</A>;
<P><A NAME="C1_R_IN[8]">C1_R_IN[8]</A> = DFFEAS(<A HREF="#C1_R_IN[8]_lut_out">C1_R_IN[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[23]_lut_out">C1_SHIFTOUT[23]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[7]">C1_R_IN[7]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A>);
<P><A NAME="C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[23]_lut_out">C1_SHIFTOUT[23]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[13] is PCM3006:inst6|SHIFTIN[13]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[13]_lut_out">C1_SHIFTIN[13]_lut_out</A> = <A HREF="#C1_SHIFTIN[12]">C1_SHIFTIN[12]</A>;
<P><A NAME="C1_SHIFTIN[13]">C1_SHIFTIN[13]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[13]_lut_out">C1_SHIFTIN[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[19] is PCM3006:inst6|SHIFTIN[19]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[19]_lut_out">C1_SHIFTIN[19]_lut_out</A> = <A HREF="#C1_SHIFTIN[18]">C1_SHIFTIN[18]</A>;
<P><A NAME="C1_SHIFTIN[19]">C1_SHIFTIN[19]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[19]_lut_out">C1_SHIFTIN[19]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[4] is PCM3006:inst6|LEFT_OUT[4]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[4]_lut_out">C1_LEFT_OUT[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[20]">C1_SHIFTIN[20]</A>;
<P><A NAME="C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[4]_lut_out">C1_LEFT_OUT[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[5]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[5]_PORT_A_data_in">K1_q_a[5]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A>;
<P><A NAME="K1_q_a[5]_PORT_A_data_in_reg">K1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_A_data_in">K1_q_a[5]_PORT_A_data_in</A>, K1_q_a[5]_clock_0, , , );
<P><A NAME="K1_q_a[5]_PORT_B_data_in">K1_q_a[5]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[5]">L1_ram_rom_data_reg[5]</A>;
<P><A NAME="K1_q_a[5]_PORT_B_data_in_reg">K1_q_a[5]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_B_data_in">K1_q_a[5]_PORT_B_data_in</A>, K1_q_a[5]_clock_1, , , );
<P><A NAME="K1_q_a[5]_PORT_A_address">K1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[5]_PORT_A_address_reg">K1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_A_address">K1_q_a[5]_PORT_A_address</A>, K1_q_a[5]_clock_0, , , );
<P><A NAME="K1_q_a[5]_PORT_B_address">K1_q_a[5]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[5]_PORT_B_address_reg">K1_q_a[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_B_address">K1_q_a[5]_PORT_B_address</A>, K1_q_a[5]_clock_1, , , );
<P><A NAME="K1_q_a[5]_PORT_A_write_enable">K1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[5]_PORT_A_write_enable_reg">K1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_A_write_enable">K1_q_a[5]_PORT_A_write_enable</A>, K1_q_a[5]_clock_0, , , );
<P><A NAME="K1_q_a[5]_PORT_B_write_enable">K1_q_a[5]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[5]_PORT_B_write_enable_reg">K1_q_a[5]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[5]_PORT_B_write_enable">K1_q_a[5]_PORT_B_write_enable</A>, K1_q_a[5]_clock_1, , , );
<P><A NAME="K1_q_a[5]_clock_0">K1_q_a[5]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[5]_clock_1">K1_q_a[5]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[5]_PORT_A_data_out">K1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[5]_PORT_A_data_in_reg">K1_q_a[5]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[5]_PORT_B_data_in_reg">K1_q_a[5]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[5]_PORT_A_address_reg">K1_q_a[5]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[5]_PORT_B_address_reg">K1_q_a[5]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[5]_PORT_A_write_enable_reg">K1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[5]_PORT_B_write_enable_reg">K1_q_a[5]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[5]_clock_0">K1_q_a[5]_clock_0</A>, <A HREF="#K1_q_a[5]_clock_1">K1_q_a[5]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[5]">K1_q_a[5]</A> = <A HREF="#K1_q_a[5]_PORT_A_data_out">K1_q_a[5]_PORT_A_data_out</A>[0];

<P> --K1_q_b[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[5]
<P><A NAME="K1_q_b[5]_PORT_A_data_in">K1_q_b[5]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A>;
<P><A NAME="K1_q_b[5]_PORT_A_data_in_reg">K1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_A_data_in">K1_q_b[5]_PORT_A_data_in</A>, K1_q_b[5]_clock_0, , , );
<P><A NAME="K1_q_b[5]_PORT_B_data_in">K1_q_b[5]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[5]">L1_ram_rom_data_reg[5]</A>;
<P><A NAME="K1_q_b[5]_PORT_B_data_in_reg">K1_q_b[5]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_B_data_in">K1_q_b[5]_PORT_B_data_in</A>, K1_q_b[5]_clock_1, , , );
<P><A NAME="K1_q_b[5]_PORT_A_address">K1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[5]_PORT_A_address_reg">K1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_A_address">K1_q_b[5]_PORT_A_address</A>, K1_q_b[5]_clock_0, , , );
<P><A NAME="K1_q_b[5]_PORT_B_address">K1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[5]_PORT_B_address_reg">K1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_B_address">K1_q_b[5]_PORT_B_address</A>, K1_q_b[5]_clock_1, , , );
<P><A NAME="K1_q_b[5]_PORT_A_write_enable">K1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[5]_PORT_A_write_enable_reg">K1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_A_write_enable">K1_q_b[5]_PORT_A_write_enable</A>, K1_q_b[5]_clock_0, , , );
<P><A NAME="K1_q_b[5]_PORT_B_write_enable">K1_q_b[5]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[5]_PORT_B_write_enable_reg">K1_q_b[5]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[5]_PORT_B_write_enable">K1_q_b[5]_PORT_B_write_enable</A>, K1_q_b[5]_clock_1, , , );
<P><A NAME="K1_q_b[5]_clock_0">K1_q_b[5]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[5]_clock_1">K1_q_b[5]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[5]_PORT_B_data_out">K1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[5]_PORT_A_data_in_reg">K1_q_b[5]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[5]_PORT_B_data_in_reg">K1_q_b[5]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[5]_PORT_A_address_reg">K1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[5]_PORT_B_address_reg">K1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[5]_PORT_A_write_enable_reg">K1_q_b[5]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[5]_PORT_B_write_enable_reg">K1_q_b[5]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[5]_clock_0">K1_q_b[5]_clock_0</A>, <A HREF="#K1_q_b[5]_clock_1">K1_q_b[5]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[5]">K1_q_b[5]</A> = <A HREF="#K1_q_b[5]_PORT_B_data_out">K1_q_b[5]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[6]">L1_ram_rom_data_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[6]">K1_q_b[6]</A>, <A HREF="#L1_ram_rom_data_reg[7]">L1_ram_rom_data_reg[7]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_SHIFTIN[31] is PCM3006:inst6|SHIFTIN[31]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[31]_lut_out">C1_SHIFTIN[31]_lut_out</A> = <A HREF="#C1_SHIFTIN[30]">C1_SHIFTIN[30]</A>;
<P><A NAME="C1_SHIFTIN[31]">C1_SHIFTIN[31]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[31]_lut_out">C1_SHIFTIN[31]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[30] is PCM3006:inst6|SHIFTIN[30]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[30]_lut_out">C1_SHIFTIN[30]_lut_out</A> = <A HREF="#C1_SHIFTIN[29]">C1_SHIFTIN[29]</A>;
<P><A NAME="C1_SHIFTIN[30]">C1_SHIFTIN[30]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[30]_lut_out">C1_SHIFTIN[30]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[29] is PCM3006:inst6|SHIFTIN[29]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[29]_lut_out">C1_SHIFTIN[29]_lut_out</A> = <A HREF="#C1_SHIFTIN[28]">C1_SHIFTIN[28]</A>;
<P><A NAME="C1_SHIFTIN[29]">C1_SHIFTIN[29]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[29]_lut_out">C1_SHIFTIN[29]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S13L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~224
<P> --operation mode is normal

<P><A NAME="S13L2">S13L2</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (!<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S13L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~5
<P> --operation mode is normal

<P><A NAME="S13L1">S13L1</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & <A HREF="#P1_q_a[2]">P1_q_a[2]</A> & (!<A HREF="#P1_q_a[3]">P1_q_a[3]</A>);


<P> --S13L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S13L3">S13L3</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & !<A HREF="#P1_q_a[2]">P1_q_a[2]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ <A HREF="#K1_q_a[15]">K1_q_a[15]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & <A HREF="#P1_q_a[2]">P1_q_a[2]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ <A HREF="#K1_q_a[15]">K1_q_a[15]</A>);


<P> --S9L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[14]~2021
<P> --operation mode is normal

<P><A NAME="S9L29">S9L29</A> = !<A HREF="#S13L3">S13L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --W14L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
<P> --operation mode is arithmetic

<P><A NAME="W14L6_carry_eqn">W14L6_carry_eqn</A> = <A HREF="#W14L9">W14L9</A>;
<P><A NAME="W14L6">W14L6</A> = <A HREF="#T1L4">T1L4</A> $ <A HREF="#S9L28">S9L28</A> $ <A HREF="#W14L6_carry_eqn">W14L6_carry_eqn</A>;

<P> --W14L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
<P> --operation mode is arithmetic

<P><A NAME="W14L7">W14L7</A> = CARRY(<A HREF="#T1L4">T1L4</A> & (!<A HREF="#W14L9">W14L9</A> # !<A HREF="#S9L28">S9L28</A>) # !<A HREF="#T1L4">T1L4</A> & !<A HREF="#S9L28">S9L28</A> & !<A HREF="#W14L9">W14L9</A>);


<P> --S17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~224
<P> --operation mode is normal

<P><A NAME="S17L2">S17L2</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (!<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~5
<P> --operation mode is normal

<P><A NAME="S17L1">S17L1</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & <A HREF="#P1_q_a[6]">P1_q_a[6]</A> & (!<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S17L3">S17L3</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ <A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ <A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[14]~2021
<P> --operation mode is normal

<P><A NAME="S7L29">S7L29</A> = !<A HREF="#S17L3">S17L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
<P> --operation mode is arithmetic

<P><A NAME="W11L6_carry_eqn">W11L6_carry_eqn</A> = <A HREF="#W11L9">W11L9</A>;
<P><A NAME="W11L6">W11L6</A> = <A HREF="#S15L4">S15L4</A> $ <A HREF="#S7L28">S7L28</A> $ <A HREF="#W11L6_carry_eqn">W11L6_carry_eqn</A>;

<P> --W11L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
<P> --operation mode is arithmetic

<P><A NAME="W11L7">W11L7</A> = CARRY(<A HREF="#S15L4">S15L4</A> & (!<A HREF="#W11L9">W11L9</A> # !<A HREF="#S7L28">S7L28</A>) # !<A HREF="#S15L4">S15L4</A> & !<A HREF="#S7L28">S7L28</A> & !<A HREF="#W11L9">W11L9</A>);


<P> --W20L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
<P> --operation mode is arithmetic

<P><A NAME="W20L8_carry_eqn">W20L8_carry_eqn</A> = <A HREF="#W20L11">W20L11</A>;
<P><A NAME="W20L8">W20L8</A> = <A HREF="#W14L1">W14L1</A> $ <A HREF="#W11L8">W11L8</A> $ <A HREF="#W20L8_carry_eqn">W20L8_carry_eqn</A>;

<P> --W20L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
<P> --operation mode is arithmetic

<P><A NAME="W20L9">W20L9</A> = CARRY(<A HREF="#W14L1">W14L1</A> & !<A HREF="#W11L8">W11L8</A> & !<A HREF="#W20L11">W20L11</A> # !<A HREF="#W14L1">W14L1</A> & (!<A HREF="#W20L11">W20L11</A> # !<A HREF="#W11L8">W11L8</A>));


<P> --S21L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~224
<P> --operation mode is normal

<P><A NAME="S21L2">S21L2</A> = <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (!<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S21L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~5
<P> --operation mode is normal

<P><A NAME="S21L1">S21L1</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & <A HREF="#P1_q_a[10]">P1_q_a[10]</A> & (!<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S21L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S21L3">S21L3</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ <A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ <A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[14]~2021
<P> --operation mode is normal

<P><A NAME="S5L29">S5L29</A> = !<A HREF="#S21L3">S21L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
<P> --operation mode is arithmetic

<P><A NAME="W8L6_carry_eqn">W8L6_carry_eqn</A> = <A HREF="#W8L9">W8L9</A>;
<P><A NAME="W8L6">W8L6</A> = <A HREF="#S19L4">S19L4</A> $ <A HREF="#S5L28">S5L28</A> $ <A HREF="#W8L6_carry_eqn">W8L6_carry_eqn</A>;

<P> --W8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
<P> --operation mode is arithmetic

<P><A NAME="W8L7">W8L7</A> = CARRY(<A HREF="#S19L4">S19L4</A> & (!<A HREF="#W8L9">W8L9</A> # !<A HREF="#S5L28">S5L28</A>) # !<A HREF="#S19L4">S19L4</A> & !<A HREF="#S5L28">S5L28</A> & !<A HREF="#W8L9">W8L9</A>);


<P> --S25L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~225
<P> --operation mode is normal

<P><A NAME="S25L3">S25L3</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (!<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>);


<P> --S25L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~5
<P> --operation mode is normal

<P><A NAME="S25L1">S25L1</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & <A HREF="#P1_q_a[14]">P1_q_a[14]</A> & (!<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S25L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S25L4">S25L4</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ <A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ <A HREF="#P1_q_a[14]">P1_q_a[14]</A>);


<P> --S3L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[14]~1998
<P> --operation mode is normal

<P><A NAME="S3L29">S3L29</A> = !<A HREF="#S25L4">S25L4</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
<P> --operation mode is arithmetic

<P><A NAME="W5L6_carry_eqn">W5L6_carry_eqn</A> = <A HREF="#W5L9">W5L9</A>;
<P><A NAME="W5L6">W5L6</A> = <A HREF="#S23L4">S23L4</A> $ <A HREF="#S3L28">S3L28</A> $ <A HREF="#W5L6_carry_eqn">W5L6_carry_eqn</A>;

<P> --W5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
<P> --operation mode is arithmetic

<P><A NAME="W5L7">W5L7</A> = CARRY(<A HREF="#S23L4">S23L4</A> & (!<A HREF="#W5L9">W5L9</A> # !<A HREF="#S3L28">S3L28</A>) # !<A HREF="#S23L4">S23L4</A> & !<A HREF="#S3L28">S3L28</A> & !<A HREF="#W5L9">W5L9</A>);


<P> --W17L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
<P> --operation mode is arithmetic

<P><A NAME="W17L8_carry_eqn">W17L8_carry_eqn</A> = <A HREF="#W17L11">W17L11</A>;
<P><A NAME="W17L8">W17L8</A> = <A HREF="#W8L1">W8L1</A> $ <A HREF="#W5L8">W5L8</A> $ <A HREF="#W17L8_carry_eqn">W17L8_carry_eqn</A>;

<P> --W17L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
<P> --operation mode is arithmetic

<P><A NAME="W17L9">W17L9</A> = CARRY(<A HREF="#W8L1">W8L1</A> & !<A HREF="#W5L8">W5L8</A> & !<A HREF="#W17L11">W17L11</A> # !<A HREF="#W8L1">W8L1</A> & (!<A HREF="#W17L11">W17L11</A> # !<A HREF="#W5L8">W5L8</A>));


<P> --W23L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
<P> --operation mode is arithmetic

<P><A NAME="W23L10_carry_eqn">W23L10_carry_eqn</A> = <A HREF="#W23L13">W23L13</A>;
<P><A NAME="W23L10">W23L10</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L10">W17L10</A> $ !<A HREF="#W23L10_carry_eqn">W23L10_carry_eqn</A>;

<P> --W23L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
<P> --operation mode is arithmetic

<P><A NAME="W23L11">W23L11</A> = CARRY(<A HREF="#W20L1">W20L1</A> & (<A HREF="#W17L10">W17L10</A> # !<A HREF="#W23L13">W23L13</A>) # !<A HREF="#W20L1">W20L1</A> & <A HREF="#W17L10">W17L10</A> & !<A HREF="#W23L13">W23L13</A>);


<P> --B1_ACCU[25] is FIR_core:inst|ACCU[25]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[25]_carry_eqn">B1_ACCU[25]_carry_eqn</A> = <A HREF="#B1L52">B1L52</A>;
<P><A NAME="B1_ACCU[25]_lut_out">B1_ACCU[25]_lut_out</A> = <A HREF="#B1_ACCU[25]">B1_ACCU[25]</A> $ <A HREF="#W23L12">W23L12</A> $ <A HREF="#B1_ACCU[25]_carry_eqn">B1_ACCU[25]_carry_eqn</A>;
<P><A NAME="B1_ACCU[25]">B1_ACCU[25]</A> = DFFEAS(<A HREF="#B1_ACCU[25]_lut_out">B1_ACCU[25]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L54 is FIR_core:inst|ACCU[25]~556
<P> --operation mode is arithmetic

<P><A NAME="B1L54">B1L54</A> = CARRY(<A HREF="#B1_ACCU[25]">B1_ACCU[25]</A> & !<A HREF="#W23L12">W23L12</A> & !<A HREF="#B1L52">B1L52</A> # !<A HREF="#B1_ACCU[25]">B1_ACCU[25]</A> & (!<A HREF="#B1L52">B1L52</A> # !<A HREF="#W23L12">W23L12</A>));


<P> --B1_SAMPLE_OUT[8] is FIR_core:inst|SAMPLE_OUT[8]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[8]_lut_out">B1_SAMPLE_OUT[8]_lut_out</A> = <A HREF="#B1_ACCU[24]">B1_ACCU[24]</A>;
<P><A NAME="B1_SAMPLE_OUT[8]">B1_SAMPLE_OUT[8]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[8]_lut_out">B1_SAMPLE_OUT[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[7] is PCM3006:inst6|R_IN[7]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[7]_lut_out">C1_R_IN[7]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[7]">B1_SAMPLE_OUT[7]</A>;
<P><A NAME="C1_R_IN[7]">C1_R_IN[7]</A> = DFFEAS(<A HREF="#C1_R_IN[7]_lut_out">C1_R_IN[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[22]_lut_out">C1_SHIFTOUT[22]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[6]">C1_R_IN[6]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A>);
<P><A NAME="C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[22]_lut_out">C1_SHIFTOUT[22]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[12] is PCM3006:inst6|SHIFTIN[12]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[12]_lut_out">C1_SHIFTIN[12]_lut_out</A> = <A HREF="#C1_SHIFTIN[11]">C1_SHIFTIN[11]</A>;
<P><A NAME="C1_SHIFTIN[12]">C1_SHIFTIN[12]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[12]_lut_out">C1_SHIFTIN[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[20] is PCM3006:inst6|SHIFTIN[20]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[20]_lut_out">C1_SHIFTIN[20]_lut_out</A> = <A HREF="#C1_SHIFTIN[19]">C1_SHIFTIN[19]</A>;
<P><A NAME="C1_SHIFTIN[20]">C1_SHIFTIN[20]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[20]_lut_out">C1_SHIFTIN[20]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[5] is PCM3006:inst6|LEFT_OUT[5]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[5]_lut_out">C1_LEFT_OUT[5]_lut_out</A> = <A HREF="#C1_SHIFTIN[21]">C1_SHIFTIN[21]</A>;
<P><A NAME="C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[5]_lut_out">C1_LEFT_OUT[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[6]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[6]_PORT_A_data_in">K1_q_a[6]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A>;
<P><A NAME="K1_q_a[6]_PORT_A_data_in_reg">K1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_A_data_in">K1_q_a[6]_PORT_A_data_in</A>, K1_q_a[6]_clock_0, , , );
<P><A NAME="K1_q_a[6]_PORT_B_data_in">K1_q_a[6]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[6]">L1_ram_rom_data_reg[6]</A>;
<P><A NAME="K1_q_a[6]_PORT_B_data_in_reg">K1_q_a[6]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_B_data_in">K1_q_a[6]_PORT_B_data_in</A>, K1_q_a[6]_clock_1, , , );
<P><A NAME="K1_q_a[6]_PORT_A_address">K1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[6]_PORT_A_address_reg">K1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_A_address">K1_q_a[6]_PORT_A_address</A>, K1_q_a[6]_clock_0, , , );
<P><A NAME="K1_q_a[6]_PORT_B_address">K1_q_a[6]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[6]_PORT_B_address_reg">K1_q_a[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_B_address">K1_q_a[6]_PORT_B_address</A>, K1_q_a[6]_clock_1, , , );
<P><A NAME="K1_q_a[6]_PORT_A_write_enable">K1_q_a[6]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[6]_PORT_A_write_enable_reg">K1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_A_write_enable">K1_q_a[6]_PORT_A_write_enable</A>, K1_q_a[6]_clock_0, , , );
<P><A NAME="K1_q_a[6]_PORT_B_write_enable">K1_q_a[6]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[6]_PORT_B_write_enable_reg">K1_q_a[6]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[6]_PORT_B_write_enable">K1_q_a[6]_PORT_B_write_enable</A>, K1_q_a[6]_clock_1, , , );
<P><A NAME="K1_q_a[6]_clock_0">K1_q_a[6]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[6]_clock_1">K1_q_a[6]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[6]_PORT_A_data_out">K1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[6]_PORT_A_data_in_reg">K1_q_a[6]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[6]_PORT_B_data_in_reg">K1_q_a[6]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[6]_PORT_A_address_reg">K1_q_a[6]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[6]_PORT_B_address_reg">K1_q_a[6]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[6]_PORT_A_write_enable_reg">K1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[6]_PORT_B_write_enable_reg">K1_q_a[6]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[6]_clock_0">K1_q_a[6]_clock_0</A>, <A HREF="#K1_q_a[6]_clock_1">K1_q_a[6]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[6]">K1_q_a[6]</A> = <A HREF="#K1_q_a[6]_PORT_A_data_out">K1_q_a[6]_PORT_A_data_out</A>[0];

<P> --K1_q_b[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[6]
<P><A NAME="K1_q_b[6]_PORT_A_data_in">K1_q_b[6]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A>;
<P><A NAME="K1_q_b[6]_PORT_A_data_in_reg">K1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_A_data_in">K1_q_b[6]_PORT_A_data_in</A>, K1_q_b[6]_clock_0, , , );
<P><A NAME="K1_q_b[6]_PORT_B_data_in">K1_q_b[6]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[6]">L1_ram_rom_data_reg[6]</A>;
<P><A NAME="K1_q_b[6]_PORT_B_data_in_reg">K1_q_b[6]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_B_data_in">K1_q_b[6]_PORT_B_data_in</A>, K1_q_b[6]_clock_1, , , );
<P><A NAME="K1_q_b[6]_PORT_A_address">K1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[6]_PORT_A_address_reg">K1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_A_address">K1_q_b[6]_PORT_A_address</A>, K1_q_b[6]_clock_0, , , );
<P><A NAME="K1_q_b[6]_PORT_B_address">K1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[6]_PORT_B_address_reg">K1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_B_address">K1_q_b[6]_PORT_B_address</A>, K1_q_b[6]_clock_1, , , );
<P><A NAME="K1_q_b[6]_PORT_A_write_enable">K1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[6]_PORT_A_write_enable_reg">K1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_A_write_enable">K1_q_b[6]_PORT_A_write_enable</A>, K1_q_b[6]_clock_0, , , );
<P><A NAME="K1_q_b[6]_PORT_B_write_enable">K1_q_b[6]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[6]_PORT_B_write_enable_reg">K1_q_b[6]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[6]_PORT_B_write_enable">K1_q_b[6]_PORT_B_write_enable</A>, K1_q_b[6]_clock_1, , , );
<P><A NAME="K1_q_b[6]_clock_0">K1_q_b[6]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[6]_clock_1">K1_q_b[6]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[6]_PORT_B_data_out">K1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[6]_PORT_A_data_in_reg">K1_q_b[6]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[6]_PORT_B_data_in_reg">K1_q_b[6]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[6]_PORT_A_address_reg">K1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[6]_PORT_B_address_reg">K1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[6]_PORT_A_write_enable_reg">K1_q_b[6]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[6]_PORT_B_write_enable_reg">K1_q_b[6]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[6]_clock_0">K1_q_b[6]_clock_0</A>, <A HREF="#K1_q_b[6]_clock_1">K1_q_b[6]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[6]">K1_q_b[6]</A> = <A HREF="#K1_q_b[6]_PORT_B_data_out">K1_q_b[6]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[7]">L1_ram_rom_data_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[7]">K1_q_b[7]</A>, <A HREF="#L1_ram_rom_data_reg[8]">L1_ram_rom_data_reg[8]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_SHIFTIN[28] is PCM3006:inst6|SHIFTIN[28]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[28]_lut_out">C1_SHIFTIN[28]_lut_out</A> = <A HREF="#C1_SHIFTIN[27]">C1_SHIFTIN[27]</A>;
<P><A NAME="C1_SHIFTIN[28]">C1_SHIFTIN[28]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[28]_lut_out">C1_SHIFTIN[28]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --T1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~5
<P> --operation mode is normal

<P><A NAME="T1L4">T1L4</A> = <A HREF="#T1L3">T1L3</A> $ (<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & <A HREF="#P1_q_a[0]">P1_q_a[0]</A> # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>);


<P> --S9L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2022
<P> --operation mode is normal

<P><A NAME="S9L27">S9L27</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[14]">K1_q_a[14]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2023
<P> --operation mode is normal

<P><A NAME="S9L28">S9L28</A> = <A HREF="#S9L27">S9L27</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --W14L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
<P> --operation mode is arithmetic

<P><A NAME="W14L8_carry_eqn">W14L8_carry_eqn</A> = <A HREF="#W14L11">W14L11</A>;
<P><A NAME="W14L8">W14L8</A> = <A HREF="#T1L2">T1L2</A> $ <A HREF="#S9L26">S9L26</A> $ !<A HREF="#W14L8_carry_eqn">W14L8_carry_eqn</A>;

<P> --W14L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
<P> --operation mode is arithmetic

<P><A NAME="W14L9">W14L9</A> = CARRY(<A HREF="#T1L2">T1L2</A> & <A HREF="#S9L26">S9L26</A> & !<A HREF="#W14L11">W14L11</A> # !<A HREF="#T1L2">T1L2</A> & (<A HREF="#S9L26">S9L26</A> # !<A HREF="#W14L11">W14L11</A>));


<P> --S7L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2022
<P> --operation mode is normal

<P><A NAME="S7L27">S7L27</A> = <A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S7L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2023
<P> --operation mode is normal

<P><A NAME="S7L28">S7L28</A> = <A HREF="#S7L27">S7L27</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
<P> --operation mode is arithmetic

<P><A NAME="W11L8_carry_eqn">W11L8_carry_eqn</A> = <A HREF="#W11L11">W11L11</A>;
<P><A NAME="W11L8">W11L8</A> = <A HREF="#S8L28">S8L28</A> $ <A HREF="#S7L26">S7L26</A> $ <A HREF="#W11L8_carry_eqn">W11L8_carry_eqn</A>;

<P> --W11L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
<P> --operation mode is arithmetic

<P><A NAME="W11L9">W11L9</A> = CARRY(<A HREF="#S8L28">S8L28</A> & (<A HREF="#S7L26">S7L26</A> # !<A HREF="#W11L11">W11L11</A>) # !<A HREF="#S8L28">S8L28</A> & <A HREF="#S7L26">S7L26</A> & !<A HREF="#W11L11">W11L11</A>);


<P> --W20L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
<P> --operation mode is arithmetic

<P><A NAME="W20L10_carry_eqn">W20L10_carry_eqn</A> = <A HREF="#W20L13">W20L13</A>;
<P><A NAME="W20L10">W20L10</A> = <A HREF="#W14L2">W14L2</A> $ <A HREF="#W11L10">W11L10</A> $ !<A HREF="#W20L10_carry_eqn">W20L10_carry_eqn</A>;

<P> --W20L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
<P> --operation mode is arithmetic

<P><A NAME="W20L11">W20L11</A> = CARRY(<A HREF="#W14L2">W14L2</A> & (<A HREF="#W11L10">W11L10</A> # !<A HREF="#W20L13">W20L13</A>) # !<A HREF="#W14L2">W14L2</A> & <A HREF="#W11L10">W11L10</A> & !<A HREF="#W20L13">W20L13</A>);


<P> --S5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2022
<P> --operation mode is normal

<P><A NAME="S5L27">S5L27</A> = <A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2023
<P> --operation mode is normal

<P><A NAME="S5L28">S5L28</A> = <A HREF="#S5L27">S5L27</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
<P> --operation mode is arithmetic

<P><A NAME="W8L8_carry_eqn">W8L8_carry_eqn</A> = <A HREF="#W8L11">W8L11</A>;
<P><A NAME="W8L8">W8L8</A> = <A HREF="#S6L28">S6L28</A> $ <A HREF="#S5L26">S5L26</A> $ <A HREF="#W8L8_carry_eqn">W8L8_carry_eqn</A>;

<P> --W8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
<P> --operation mode is arithmetic

<P><A NAME="W8L9">W8L9</A> = CARRY(<A HREF="#S6L28">S6L28</A> & (<A HREF="#S5L26">S5L26</A> # !<A HREF="#W8L11">W8L11</A>) # !<A HREF="#S6L28">S6L28</A> & <A HREF="#S5L26">S5L26</A> & !<A HREF="#W8L11">W8L11</A>);


<P> --S3L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1999
<P> --operation mode is normal

<P><A NAME="S3L27">S3L27</A> = <A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S3L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~2000
<P> --operation mode is normal

<P><A NAME="S3L28">S3L28</A> = <A HREF="#S3L27">S3L27</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
<P> --operation mode is arithmetic

<P><A NAME="W5L8_carry_eqn">W5L8_carry_eqn</A> = <A HREF="#W5L11">W5L11</A>;
<P><A NAME="W5L8">W5L8</A> = <A HREF="#S4L28">S4L28</A> $ <A HREF="#S3L26">S3L26</A> $ <A HREF="#W5L8_carry_eqn">W5L8_carry_eqn</A>;

<P> --W5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
<P> --operation mode is arithmetic

<P><A NAME="W5L9">W5L9</A> = CARRY(<A HREF="#S4L28">S4L28</A> & (<A HREF="#S3L26">S3L26</A> # !<A HREF="#W5L11">W5L11</A>) # !<A HREF="#S4L28">S4L28</A> & <A HREF="#S3L26">S3L26</A> & !<A HREF="#W5L11">W5L11</A>);


<P> --W17L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
<P> --operation mode is arithmetic

<P><A NAME="W17L10_carry_eqn">W17L10_carry_eqn</A> = <A HREF="#W17L13">W17L13</A>;
<P><A NAME="W17L10">W17L10</A> = <A HREF="#W8L2">W8L2</A> $ <A HREF="#W5L10">W5L10</A> $ !<A HREF="#W17L10_carry_eqn">W17L10_carry_eqn</A>;

<P> --W17L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
<P> --operation mode is arithmetic

<P><A NAME="W17L11">W17L11</A> = CARRY(<A HREF="#W8L2">W8L2</A> & (<A HREF="#W5L10">W5L10</A> # !<A HREF="#W17L13">W17L13</A>) # !<A HREF="#W8L2">W8L2</A> & <A HREF="#W5L10">W5L10</A> & !<A HREF="#W17L13">W17L13</A>);


<P> --W23L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
<P> --operation mode is arithmetic

<P><A NAME="W23L12_carry_eqn">W23L12_carry_eqn</A> = <A HREF="#W23L15">W23L15</A>;
<P><A NAME="W23L12">W23L12</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L12">W17L12</A> $ <A HREF="#W23L12_carry_eqn">W23L12_carry_eqn</A>;

<P> --W23L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
<P> --operation mode is arithmetic

<P><A NAME="W23L13">W23L13</A> = CARRY(<A HREF="#W20L1">W20L1</A> & !<A HREF="#W17L12">W17L12</A> & !<A HREF="#W23L15">W23L15</A> # !<A HREF="#W20L1">W20L1</A> & (!<A HREF="#W23L15">W23L15</A> # !<A HREF="#W17L12">W17L12</A>));


<P> --B1_ACCU[24] is FIR_core:inst|ACCU[24]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[24]_carry_eqn">B1_ACCU[24]_carry_eqn</A> = <A HREF="#B1L50">B1L50</A>;
<P><A NAME="B1_ACCU[24]_lut_out">B1_ACCU[24]_lut_out</A> = <A HREF="#B1_ACCU[24]">B1_ACCU[24]</A> $ <A HREF="#W23L14">W23L14</A> $ !<A HREF="#B1_ACCU[24]_carry_eqn">B1_ACCU[24]_carry_eqn</A>;
<P><A NAME="B1_ACCU[24]">B1_ACCU[24]</A> = DFFEAS(<A HREF="#B1_ACCU[24]_lut_out">B1_ACCU[24]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L52 is FIR_core:inst|ACCU[24]~560
<P> --operation mode is arithmetic

<P><A NAME="B1L52">B1L52</A> = CARRY(<A HREF="#B1_ACCU[24]">B1_ACCU[24]</A> & (<A HREF="#W23L14">W23L14</A> # !<A HREF="#B1L50">B1L50</A>) # !<A HREF="#B1_ACCU[24]">B1_ACCU[24]</A> & <A HREF="#W23L14">W23L14</A> & !<A HREF="#B1L50">B1L50</A>);


<P> --B1_SAMPLE_OUT[7] is FIR_core:inst|SAMPLE_OUT[7]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[7]_lut_out">B1_SAMPLE_OUT[7]_lut_out</A> = <A HREF="#B1_ACCU[23]">B1_ACCU[23]</A>;
<P><A NAME="B1_SAMPLE_OUT[7]">B1_SAMPLE_OUT[7]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[7]_lut_out">B1_SAMPLE_OUT[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[6] is PCM3006:inst6|R_IN[6]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[6]_lut_out">C1_R_IN[6]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[6]">B1_SAMPLE_OUT[6]</A>;
<P><A NAME="C1_R_IN[6]">C1_R_IN[6]</A> = DFFEAS(<A HREF="#C1_R_IN[6]_lut_out">C1_R_IN[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[21]_lut_out">C1_SHIFTOUT[21]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[5]">C1_R_IN[5]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A>);
<P><A NAME="C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[21]_lut_out">C1_SHIFTOUT[21]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[11] is PCM3006:inst6|SHIFTIN[11]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[11]_lut_out">C1_SHIFTIN[11]_lut_out</A> = <A HREF="#C1_SHIFTIN[10]">C1_SHIFTIN[10]</A>;
<P><A NAME="C1_SHIFTIN[11]">C1_SHIFTIN[11]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[11]_lut_out">C1_SHIFTIN[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[21] is PCM3006:inst6|SHIFTIN[21]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[21]_lut_out">C1_SHIFTIN[21]_lut_out</A> = <A HREF="#C1_SHIFTIN[20]">C1_SHIFTIN[20]</A>;
<P><A NAME="C1_SHIFTIN[21]">C1_SHIFTIN[21]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[21]_lut_out">C1_SHIFTIN[21]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[6] is PCM3006:inst6|LEFT_OUT[6]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[6]_lut_out">C1_LEFT_OUT[6]_lut_out</A> = <A HREF="#C1_SHIFTIN[22]">C1_SHIFTIN[22]</A>;
<P><A NAME="C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[6]_lut_out">C1_LEFT_OUT[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[7]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[7]_PORT_A_data_in">K1_q_a[7]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A>;
<P><A NAME="K1_q_a[7]_PORT_A_data_in_reg">K1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_A_data_in">K1_q_a[7]_PORT_A_data_in</A>, K1_q_a[7]_clock_0, , , );
<P><A NAME="K1_q_a[7]_PORT_B_data_in">K1_q_a[7]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[7]">L1_ram_rom_data_reg[7]</A>;
<P><A NAME="K1_q_a[7]_PORT_B_data_in_reg">K1_q_a[7]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_B_data_in">K1_q_a[7]_PORT_B_data_in</A>, K1_q_a[7]_clock_1, , , );
<P><A NAME="K1_q_a[7]_PORT_A_address">K1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[7]_PORT_A_address_reg">K1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_A_address">K1_q_a[7]_PORT_A_address</A>, K1_q_a[7]_clock_0, , , );
<P><A NAME="K1_q_a[7]_PORT_B_address">K1_q_a[7]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[7]_PORT_B_address_reg">K1_q_a[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_B_address">K1_q_a[7]_PORT_B_address</A>, K1_q_a[7]_clock_1, , , );
<P><A NAME="K1_q_a[7]_PORT_A_write_enable">K1_q_a[7]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[7]_PORT_A_write_enable_reg">K1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_A_write_enable">K1_q_a[7]_PORT_A_write_enable</A>, K1_q_a[7]_clock_0, , , );
<P><A NAME="K1_q_a[7]_PORT_B_write_enable">K1_q_a[7]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[7]_PORT_B_write_enable_reg">K1_q_a[7]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[7]_PORT_B_write_enable">K1_q_a[7]_PORT_B_write_enable</A>, K1_q_a[7]_clock_1, , , );
<P><A NAME="K1_q_a[7]_clock_0">K1_q_a[7]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[7]_clock_1">K1_q_a[7]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[7]_PORT_A_data_out">K1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[7]_PORT_A_data_in_reg">K1_q_a[7]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[7]_PORT_B_data_in_reg">K1_q_a[7]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[7]_PORT_A_address_reg">K1_q_a[7]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[7]_PORT_B_address_reg">K1_q_a[7]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[7]_PORT_A_write_enable_reg">K1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[7]_PORT_B_write_enable_reg">K1_q_a[7]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[7]_clock_0">K1_q_a[7]_clock_0</A>, <A HREF="#K1_q_a[7]_clock_1">K1_q_a[7]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[7]">K1_q_a[7]</A> = <A HREF="#K1_q_a[7]_PORT_A_data_out">K1_q_a[7]_PORT_A_data_out</A>[0];

<P> --K1_q_b[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[7]
<P><A NAME="K1_q_b[7]_PORT_A_data_in">K1_q_b[7]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A>;
<P><A NAME="K1_q_b[7]_PORT_A_data_in_reg">K1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_A_data_in">K1_q_b[7]_PORT_A_data_in</A>, K1_q_b[7]_clock_0, , , );
<P><A NAME="K1_q_b[7]_PORT_B_data_in">K1_q_b[7]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[7]">L1_ram_rom_data_reg[7]</A>;
<P><A NAME="K1_q_b[7]_PORT_B_data_in_reg">K1_q_b[7]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_B_data_in">K1_q_b[7]_PORT_B_data_in</A>, K1_q_b[7]_clock_1, , , );
<P><A NAME="K1_q_b[7]_PORT_A_address">K1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[7]_PORT_A_address_reg">K1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_A_address">K1_q_b[7]_PORT_A_address</A>, K1_q_b[7]_clock_0, , , );
<P><A NAME="K1_q_b[7]_PORT_B_address">K1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[7]_PORT_B_address_reg">K1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_B_address">K1_q_b[7]_PORT_B_address</A>, K1_q_b[7]_clock_1, , , );
<P><A NAME="K1_q_b[7]_PORT_A_write_enable">K1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[7]_PORT_A_write_enable_reg">K1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_A_write_enable">K1_q_b[7]_PORT_A_write_enable</A>, K1_q_b[7]_clock_0, , , );
<P><A NAME="K1_q_b[7]_PORT_B_write_enable">K1_q_b[7]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[7]_PORT_B_write_enable_reg">K1_q_b[7]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[7]_PORT_B_write_enable">K1_q_b[7]_PORT_B_write_enable</A>, K1_q_b[7]_clock_1, , , );
<P><A NAME="K1_q_b[7]_clock_0">K1_q_b[7]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[7]_clock_1">K1_q_b[7]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[7]_PORT_B_data_out">K1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[7]_PORT_A_data_in_reg">K1_q_b[7]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[7]_PORT_B_data_in_reg">K1_q_b[7]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[7]_PORT_A_address_reg">K1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[7]_PORT_B_address_reg">K1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[7]_PORT_A_write_enable_reg">K1_q_b[7]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[7]_PORT_B_write_enable_reg">K1_q_b[7]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[7]_clock_0">K1_q_b[7]_clock_0</A>, <A HREF="#K1_q_b[7]_clock_1">K1_q_b[7]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[7]">K1_q_b[7]</A> = <A HREF="#K1_q_b[7]_PORT_B_data_out">K1_q_b[7]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[8]">L1_ram_rom_data_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[8]">K1_q_b[8]</A>, <A HREF="#L1_ram_rom_data_reg[9]">L1_ram_rom_data_reg[9]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_SHIFTIN[27] is PCM3006:inst6|SHIFTIN[27]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[27]_lut_out">C1_SHIFTIN[27]_lut_out</A> = <A HREF="#C1_SHIFTIN[26]">C1_SHIFTIN[26]</A>;
<P><A NAME="C1_SHIFTIN[27]">C1_SHIFTIN[27]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[27]_lut_out">C1_SHIFTIN[27]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --T1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~2
<P> --operation mode is normal

<P><A NAME="T1L2">T1L2</A> = <A HREF="#S1L15">S1L15</A> $ (!<A HREF="#S25L2">S25L2</A> & <A HREF="#S1L14">S1L14</A> & <A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S9L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2024
<P> --operation mode is normal

<P><A NAME="S9L25">S9L25</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[13]">K1_q_a[13]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --K1_q_a[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[12]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[12]_PORT_A_data_in">K1_q_a[12]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A>;
<P><A NAME="K1_q_a[12]_PORT_A_data_in_reg">K1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_A_data_in">K1_q_a[12]_PORT_A_data_in</A>, K1_q_a[12]_clock_0, , , );
<P><A NAME="K1_q_a[12]_PORT_B_data_in">K1_q_a[12]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[12]">L1_ram_rom_data_reg[12]</A>;
<P><A NAME="K1_q_a[12]_PORT_B_data_in_reg">K1_q_a[12]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_B_data_in">K1_q_a[12]_PORT_B_data_in</A>, K1_q_a[12]_clock_1, , , );
<P><A NAME="K1_q_a[12]_PORT_A_address">K1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[12]_PORT_A_address_reg">K1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_A_address">K1_q_a[12]_PORT_A_address</A>, K1_q_a[12]_clock_0, , , );
<P><A NAME="K1_q_a[12]_PORT_B_address">K1_q_a[12]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[12]_PORT_B_address_reg">K1_q_a[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_B_address">K1_q_a[12]_PORT_B_address</A>, K1_q_a[12]_clock_1, , , );
<P><A NAME="K1_q_a[12]_PORT_A_write_enable">K1_q_a[12]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[12]_PORT_A_write_enable_reg">K1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_A_write_enable">K1_q_a[12]_PORT_A_write_enable</A>, K1_q_a[12]_clock_0, , , );
<P><A NAME="K1_q_a[12]_PORT_B_write_enable">K1_q_a[12]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[12]_PORT_B_write_enable_reg">K1_q_a[12]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[12]_PORT_B_write_enable">K1_q_a[12]_PORT_B_write_enable</A>, K1_q_a[12]_clock_1, , , );
<P><A NAME="K1_q_a[12]_clock_0">K1_q_a[12]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[12]_clock_1">K1_q_a[12]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[12]_PORT_A_data_out">K1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[12]_PORT_A_data_in_reg">K1_q_a[12]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[12]_PORT_B_data_in_reg">K1_q_a[12]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[12]_PORT_A_address_reg">K1_q_a[12]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[12]_PORT_B_address_reg">K1_q_a[12]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[12]_PORT_A_write_enable_reg">K1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[12]_PORT_B_write_enable_reg">K1_q_a[12]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[12]_clock_0">K1_q_a[12]_clock_0</A>, <A HREF="#K1_q_a[12]_clock_1">K1_q_a[12]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[12]">K1_q_a[12]</A> = <A HREF="#K1_q_a[12]_PORT_A_data_out">K1_q_a[12]_PORT_A_data_out</A>[0];

<P> --K1_q_b[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[12]
<P><A NAME="K1_q_b[12]_PORT_A_data_in">K1_q_b[12]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A>;
<P><A NAME="K1_q_b[12]_PORT_A_data_in_reg">K1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_A_data_in">K1_q_b[12]_PORT_A_data_in</A>, K1_q_b[12]_clock_0, , , );
<P><A NAME="K1_q_b[12]_PORT_B_data_in">K1_q_b[12]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[12]">L1_ram_rom_data_reg[12]</A>;
<P><A NAME="K1_q_b[12]_PORT_B_data_in_reg">K1_q_b[12]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_B_data_in">K1_q_b[12]_PORT_B_data_in</A>, K1_q_b[12]_clock_1, , , );
<P><A NAME="K1_q_b[12]_PORT_A_address">K1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[12]_PORT_A_address_reg">K1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_A_address">K1_q_b[12]_PORT_A_address</A>, K1_q_b[12]_clock_0, , , );
<P><A NAME="K1_q_b[12]_PORT_B_address">K1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[12]_PORT_B_address_reg">K1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_B_address">K1_q_b[12]_PORT_B_address</A>, K1_q_b[12]_clock_1, , , );
<P><A NAME="K1_q_b[12]_PORT_A_write_enable">K1_q_b[12]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[12]_PORT_A_write_enable_reg">K1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_A_write_enable">K1_q_b[12]_PORT_A_write_enable</A>, K1_q_b[12]_clock_0, , , );
<P><A NAME="K1_q_b[12]_PORT_B_write_enable">K1_q_b[12]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[12]_PORT_B_write_enable_reg">K1_q_b[12]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[12]_PORT_B_write_enable">K1_q_b[12]_PORT_B_write_enable</A>, K1_q_b[12]_clock_1, , , );
<P><A NAME="K1_q_b[12]_clock_0">K1_q_b[12]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[12]_clock_1">K1_q_b[12]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[12]_PORT_B_data_out">K1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[12]_PORT_A_data_in_reg">K1_q_b[12]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[12]_PORT_B_data_in_reg">K1_q_b[12]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[12]_PORT_A_address_reg">K1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[12]_PORT_B_address_reg">K1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[12]_PORT_A_write_enable_reg">K1_q_b[12]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[12]_PORT_B_write_enable_reg">K1_q_b[12]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[12]_clock_0">K1_q_b[12]_clock_0</A>, <A HREF="#K1_q_b[12]_clock_1">K1_q_b[12]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[12]">K1_q_b[12]</A> = <A HREF="#K1_q_b[12]_PORT_B_data_out">K1_q_b[12]_PORT_B_data_out</A>[0];


<P> --S9L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2025
<P> --operation mode is normal

<P><A NAME="S9L26">S9L26</A> = <A HREF="#S9L25">S9L25</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --W14L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
<P> --operation mode is arithmetic

<P><A NAME="W14L10_carry_eqn">W14L10_carry_eqn</A> = <A HREF="#W14L13">W14L13</A>;
<P><A NAME="W14L10">W14L10</A> = <A HREF="#T1L1">T1L1</A> $ <A HREF="#S9L24">S9L24</A> $ <A HREF="#W14L10_carry_eqn">W14L10_carry_eqn</A>;

<P> --W14L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
<P> --operation mode is arithmetic

<P><A NAME="W14L11">W14L11</A> = CARRY(<A HREF="#T1L1">T1L1</A> & (!<A HREF="#W14L13">W14L13</A> # !<A HREF="#S9L24">S9L24</A>) # !<A HREF="#T1L1">T1L1</A> & !<A HREF="#S9L24">S9L24</A> & !<A HREF="#W14L13">W14L13</A>);


<P> --S15L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~218
<P> --operation mode is normal

<P><A NAME="S15L2">S15L2</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (!<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S15L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~5
<P> --operation mode is normal

<P><A NAME="S15L1">S15L1</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & <A HREF="#P1_q_a[4]">P1_q_a[4]</A> & (!<A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --S15L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S15L3">S15L3</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & !<A HREF="#P1_q_a[4]">P1_q_a[4]</A> & (<A HREF="#K1_q_a[15]">K1_q_a[15]</A> $ <A HREF="#P1_q_a[5]">P1_q_a[5]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & <A HREF="#P1_q_a[4]">P1_q_a[4]</A> & (<A HREF="#K1_q_a[15]">K1_q_a[15]</A> $ <A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --S8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[14]~1887
<P> --operation mode is normal

<P><A NAME="S8L28">S8L28</A> = !<A HREF="#S15L3">S15L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2024
<P> --operation mode is normal

<P><A NAME="S7L25">S7L25</A> = <A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S7L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2025
<P> --operation mode is normal

<P><A NAME="S7L26">S7L26</A> = <A HREF="#S7L25">S7L25</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
<P> --operation mode is arithmetic

<P><A NAME="W11L10_carry_eqn">W11L10_carry_eqn</A> = <A HREF="#W11L13">W11L13</A>;
<P><A NAME="W11L10">W11L10</A> = <A HREF="#S8L27">S8L27</A> $ <A HREF="#S7L24">S7L24</A> $ !<A HREF="#W11L10_carry_eqn">W11L10_carry_eqn</A>;

<P> --W11L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
<P> --operation mode is arithmetic

<P><A NAME="W11L11">W11L11</A> = CARRY(<A HREF="#S8L27">S8L27</A> & !<A HREF="#S7L24">S7L24</A> & !<A HREF="#W11L13">W11L13</A> # !<A HREF="#S8L27">S8L27</A> & (!<A HREF="#W11L13">W11L13</A> # !<A HREF="#S7L24">S7L24</A>));


<P> --W20L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
<P> --operation mode is arithmetic

<P><A NAME="W20L12_carry_eqn">W20L12_carry_eqn</A> = <A HREF="#W20L15">W20L15</A>;
<P><A NAME="W20L12">W20L12</A> = <A HREF="#W14L4">W14L4</A> $ <A HREF="#W11L12">W11L12</A> $ <A HREF="#W20L12_carry_eqn">W20L12_carry_eqn</A>;

<P> --W20L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
<P> --operation mode is arithmetic

<P><A NAME="W20L13">W20L13</A> = CARRY(<A HREF="#W14L4">W14L4</A> & !<A HREF="#W11L12">W11L12</A> & !<A HREF="#W20L15">W20L15</A> # !<A HREF="#W14L4">W14L4</A> & (!<A HREF="#W20L15">W20L15</A> # !<A HREF="#W11L12">W11L12</A>));


<P> --S19L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~218
<P> --operation mode is normal

<P><A NAME="S19L2">S19L2</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (!<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S19L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~5
<P> --operation mode is normal

<P><A NAME="S19L1">S19L1</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & <A HREF="#P1_q_a[8]">P1_q_a[8]</A> & (!<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --S19L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S19L3">S19L3</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ <A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ <A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[14]~1887
<P> --operation mode is normal

<P><A NAME="S6L28">S6L28</A> = !<A HREF="#S19L3">S19L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2024
<P> --operation mode is normal

<P><A NAME="S5L25">S5L25</A> = <A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2025
<P> --operation mode is normal

<P><A NAME="S5L26">S5L26</A> = <A HREF="#S5L25">S5L25</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
<P> --operation mode is arithmetic

<P><A NAME="W8L10_carry_eqn">W8L10_carry_eqn</A> = <A HREF="#W8L13">W8L13</A>;
<P><A NAME="W8L10">W8L10</A> = <A HREF="#S6L27">S6L27</A> $ <A HREF="#S5L24">S5L24</A> $ !<A HREF="#W8L10_carry_eqn">W8L10_carry_eqn</A>;

<P> --W8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
<P> --operation mode is arithmetic

<P><A NAME="W8L11">W8L11</A> = CARRY(<A HREF="#S6L27">S6L27</A> & !<A HREF="#S5L24">S5L24</A> & !<A HREF="#W8L13">W8L13</A> # !<A HREF="#S6L27">S6L27</A> & (!<A HREF="#W8L13">W8L13</A> # !<A HREF="#S5L24">S5L24</A>));


<P> --S23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~218
<P> --operation mode is normal

<P><A NAME="S23L2">S23L2</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (!<A HREF="#P1_q_a[11]">P1_q_a[11]</A> & !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>);


<P> --S23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~5
<P> --operation mode is normal

<P><A NAME="S23L1">S23L1</A> = <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & <A HREF="#P1_q_a[12]">P1_q_a[12]</A> & (!<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --S23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|left_bit[0]~60
<P> --operation mode is normal

<P><A NAME="S23L3">S23L3</A> = <A HREF="#K1_q_a[15]">K1_q_a[15]</A> & !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ <A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[15]">K1_q_a[15]</A> & <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ <A HREF="#P1_q_a[12]">P1_q_a[12]</A>);


<P> --S4L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[14]~1864
<P> --operation mode is normal

<P><A NAME="S4L28">S4L28</A> = !<A HREF="#S23L3">S23L3</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2001
<P> --operation mode is normal

<P><A NAME="S3L25">S3L25</A> = <A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S3L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2002
<P> --operation mode is normal

<P><A NAME="S3L26">S3L26</A> = <A HREF="#S3L25">S3L25</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
<P> --operation mode is arithmetic

<P><A NAME="W5L10_carry_eqn">W5L10_carry_eqn</A> = <A HREF="#W5L13">W5L13</A>;
<P><A NAME="W5L10">W5L10</A> = <A HREF="#S4L27">S4L27</A> $ <A HREF="#S3L24">S3L24</A> $ !<A HREF="#W5L10_carry_eqn">W5L10_carry_eqn</A>;

<P> --W5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
<P> --operation mode is arithmetic

<P><A NAME="W5L11">W5L11</A> = CARRY(<A HREF="#S4L27">S4L27</A> & !<A HREF="#S3L24">S3L24</A> & !<A HREF="#W5L13">W5L13</A> # !<A HREF="#S4L27">S4L27</A> & (!<A HREF="#W5L13">W5L13</A> # !<A HREF="#S3L24">S3L24</A>));


<P> --W17L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
<P> --operation mode is arithmetic

<P><A NAME="W17L12_carry_eqn">W17L12_carry_eqn</A> = <A HREF="#W17L15">W17L15</A>;
<P><A NAME="W17L12">W17L12</A> = <A HREF="#W8L4">W8L4</A> $ <A HREF="#W5L12">W5L12</A> $ <A HREF="#W17L12_carry_eqn">W17L12_carry_eqn</A>;

<P> --W17L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
<P> --operation mode is arithmetic

<P><A NAME="W17L13">W17L13</A> = CARRY(<A HREF="#W8L4">W8L4</A> & !<A HREF="#W5L12">W5L12</A> & !<A HREF="#W17L15">W17L15</A> # !<A HREF="#W8L4">W8L4</A> & (!<A HREF="#W17L15">W17L15</A> # !<A HREF="#W5L12">W5L12</A>));


<P> --W23L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
<P> --operation mode is arithmetic

<P><A NAME="W23L14_carry_eqn">W23L14_carry_eqn</A> = <A HREF="#W23L17">W23L17</A>;
<P><A NAME="W23L14">W23L14</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L14">W17L14</A> $ !<A HREF="#W23L14_carry_eqn">W23L14_carry_eqn</A>;

<P> --W23L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
<P> --operation mode is arithmetic

<P><A NAME="W23L15">W23L15</A> = CARRY(<A HREF="#W20L1">W20L1</A> & (<A HREF="#W17L14">W17L14</A> # !<A HREF="#W23L17">W23L17</A>) # !<A HREF="#W20L1">W20L1</A> & <A HREF="#W17L14">W17L14</A> & !<A HREF="#W23L17">W23L17</A>);


<P> --B1_ACCU[23] is FIR_core:inst|ACCU[23]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[23]_carry_eqn">B1_ACCU[23]_carry_eqn</A> = <A HREF="#B1L48">B1L48</A>;
<P><A NAME="B1_ACCU[23]_lut_out">B1_ACCU[23]_lut_out</A> = <A HREF="#B1_ACCU[23]">B1_ACCU[23]</A> $ <A HREF="#W23L16">W23L16</A> $ <A HREF="#B1_ACCU[23]_carry_eqn">B1_ACCU[23]_carry_eqn</A>;
<P><A NAME="B1_ACCU[23]">B1_ACCU[23]</A> = DFFEAS(<A HREF="#B1_ACCU[23]_lut_out">B1_ACCU[23]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L50 is FIR_core:inst|ACCU[23]~564
<P> --operation mode is arithmetic

<P><A NAME="B1L50">B1L50</A> = CARRY(<A HREF="#B1_ACCU[23]">B1_ACCU[23]</A> & !<A HREF="#W23L16">W23L16</A> & !<A HREF="#B1L48">B1L48</A> # !<A HREF="#B1_ACCU[23]">B1_ACCU[23]</A> & (!<A HREF="#B1L48">B1L48</A> # !<A HREF="#W23L16">W23L16</A>));


<P> --B1_SAMPLE_OUT[6] is FIR_core:inst|SAMPLE_OUT[6]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[6]_lut_out">B1_SAMPLE_OUT[6]_lut_out</A> = <A HREF="#B1_ACCU[22]">B1_ACCU[22]</A>;
<P><A NAME="B1_SAMPLE_OUT[6]">B1_SAMPLE_OUT[6]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[6]_lut_out">B1_SAMPLE_OUT[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[5] is PCM3006:inst6|R_IN[5]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[5]_lut_out">C1_R_IN[5]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[5]">B1_SAMPLE_OUT[5]</A>;
<P><A NAME="C1_R_IN[5]">C1_R_IN[5]</A> = DFFEAS(<A HREF="#C1_R_IN[5]_lut_out">C1_R_IN[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[20]_lut_out">C1_SHIFTOUT[20]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[4]">C1_R_IN[4]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A>);
<P><A NAME="C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[20]_lut_out">C1_SHIFTOUT[20]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[10] is PCM3006:inst6|SHIFTIN[10]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[10]_lut_out">C1_SHIFTIN[10]_lut_out</A> = <A HREF="#C1_SHIFTIN[9]">C1_SHIFTIN[9]</A>;
<P><A NAME="C1_SHIFTIN[10]">C1_SHIFTIN[10]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[10]_lut_out">C1_SHIFTIN[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[22] is PCM3006:inst6|SHIFTIN[22]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[22]_lut_out">C1_SHIFTIN[22]_lut_out</A> = <A HREF="#C1_SHIFTIN[21]">C1_SHIFTIN[21]</A>;
<P><A NAME="C1_SHIFTIN[22]">C1_SHIFTIN[22]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[22]_lut_out">C1_SHIFTIN[22]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[7] is PCM3006:inst6|LEFT_OUT[7]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[7]_lut_out">C1_LEFT_OUT[7]_lut_out</A> = <A HREF="#C1_SHIFTIN[23]">C1_SHIFTIN[23]</A>;
<P><A NAME="C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[7]_lut_out">C1_LEFT_OUT[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[8]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[8]_PORT_A_data_in">K1_q_a[8]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A>;
<P><A NAME="K1_q_a[8]_PORT_A_data_in_reg">K1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_A_data_in">K1_q_a[8]_PORT_A_data_in</A>, K1_q_a[8]_clock_0, , , );
<P><A NAME="K1_q_a[8]_PORT_B_data_in">K1_q_a[8]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[8]">L1_ram_rom_data_reg[8]</A>;
<P><A NAME="K1_q_a[8]_PORT_B_data_in_reg">K1_q_a[8]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_B_data_in">K1_q_a[8]_PORT_B_data_in</A>, K1_q_a[8]_clock_1, , , );
<P><A NAME="K1_q_a[8]_PORT_A_address">K1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[8]_PORT_A_address_reg">K1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_A_address">K1_q_a[8]_PORT_A_address</A>, K1_q_a[8]_clock_0, , , );
<P><A NAME="K1_q_a[8]_PORT_B_address">K1_q_a[8]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[8]_PORT_B_address_reg">K1_q_a[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_B_address">K1_q_a[8]_PORT_B_address</A>, K1_q_a[8]_clock_1, , , );
<P><A NAME="K1_q_a[8]_PORT_A_write_enable">K1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[8]_PORT_A_write_enable_reg">K1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_A_write_enable">K1_q_a[8]_PORT_A_write_enable</A>, K1_q_a[8]_clock_0, , , );
<P><A NAME="K1_q_a[8]_PORT_B_write_enable">K1_q_a[8]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[8]_PORT_B_write_enable_reg">K1_q_a[8]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[8]_PORT_B_write_enable">K1_q_a[8]_PORT_B_write_enable</A>, K1_q_a[8]_clock_1, , , );
<P><A NAME="K1_q_a[8]_clock_0">K1_q_a[8]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[8]_clock_1">K1_q_a[8]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[8]_PORT_A_data_out">K1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[8]_PORT_A_data_in_reg">K1_q_a[8]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[8]_PORT_B_data_in_reg">K1_q_a[8]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[8]_PORT_A_address_reg">K1_q_a[8]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[8]_PORT_B_address_reg">K1_q_a[8]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[8]_PORT_A_write_enable_reg">K1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[8]_PORT_B_write_enable_reg">K1_q_a[8]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[8]_clock_0">K1_q_a[8]_clock_0</A>, <A HREF="#K1_q_a[8]_clock_1">K1_q_a[8]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[8]">K1_q_a[8]</A> = <A HREF="#K1_q_a[8]_PORT_A_data_out">K1_q_a[8]_PORT_A_data_out</A>[0];

<P> --K1_q_b[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[8]
<P><A NAME="K1_q_b[8]_PORT_A_data_in">K1_q_b[8]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A>;
<P><A NAME="K1_q_b[8]_PORT_A_data_in_reg">K1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_A_data_in">K1_q_b[8]_PORT_A_data_in</A>, K1_q_b[8]_clock_0, , , );
<P><A NAME="K1_q_b[8]_PORT_B_data_in">K1_q_b[8]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[8]">L1_ram_rom_data_reg[8]</A>;
<P><A NAME="K1_q_b[8]_PORT_B_data_in_reg">K1_q_b[8]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_B_data_in">K1_q_b[8]_PORT_B_data_in</A>, K1_q_b[8]_clock_1, , , );
<P><A NAME="K1_q_b[8]_PORT_A_address">K1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[8]_PORT_A_address_reg">K1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_A_address">K1_q_b[8]_PORT_A_address</A>, K1_q_b[8]_clock_0, , , );
<P><A NAME="K1_q_b[8]_PORT_B_address">K1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[8]_PORT_B_address_reg">K1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_B_address">K1_q_b[8]_PORT_B_address</A>, K1_q_b[8]_clock_1, , , );
<P><A NAME="K1_q_b[8]_PORT_A_write_enable">K1_q_b[8]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[8]_PORT_A_write_enable_reg">K1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_A_write_enable">K1_q_b[8]_PORT_A_write_enable</A>, K1_q_b[8]_clock_0, , , );
<P><A NAME="K1_q_b[8]_PORT_B_write_enable">K1_q_b[8]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[8]_PORT_B_write_enable_reg">K1_q_b[8]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[8]_PORT_B_write_enable">K1_q_b[8]_PORT_B_write_enable</A>, K1_q_b[8]_clock_1, , , );
<P><A NAME="K1_q_b[8]_clock_0">K1_q_b[8]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[8]_clock_1">K1_q_b[8]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[8]_PORT_B_data_out">K1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[8]_PORT_A_data_in_reg">K1_q_b[8]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[8]_PORT_B_data_in_reg">K1_q_b[8]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[8]_PORT_A_address_reg">K1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[8]_PORT_B_address_reg">K1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[8]_PORT_A_write_enable_reg">K1_q_b[8]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[8]_PORT_B_write_enable_reg">K1_q_b[8]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[8]_clock_0">K1_q_b[8]_clock_0</A>, <A HREF="#K1_q_b[8]_clock_1">K1_q_b[8]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[8]">K1_q_b[8]</A> = <A HREF="#K1_q_b[8]_PORT_B_data_out">K1_q_b[8]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[9]">L1_ram_rom_data_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[9]">K1_q_b[9]</A>, <A HREF="#L1_ram_rom_data_reg[10]">L1_ram_rom_data_reg[10]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_SHIFTIN[26] is PCM3006:inst6|SHIFTIN[26]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[26]_lut_out">C1_SHIFTIN[26]_lut_out</A> = <A HREF="#C1_SHIFTIN[25]">C1_SHIFTIN[25]</A>;
<P><A NAME="C1_SHIFTIN[26]">C1_SHIFTIN[26]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[26]_lut_out">C1_SHIFTIN[26]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[12] is PCM3006:inst6|LEFT_OUT[12]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[12]_lut_out">C1_LEFT_OUT[12]_lut_out</A> = <A HREF="#C1_SHIFTIN[28]">C1_SHIFTIN[28]</A>;
<P><A NAME="C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[12]_lut_out">C1_LEFT_OUT[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --L1_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[12]">L1_ram_rom_data_reg[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[12]">K1_q_b[12]</A>, <A HREF="#L1_ram_rom_data_reg[13]">L1_ram_rom_data_reg[13]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --S9L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2026
<P> --operation mode is normal

<P><A NAME="S9L23">S9L23</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --K1_q_a[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[11]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[11]_PORT_A_data_in">K1_q_a[11]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A>;
<P><A NAME="K1_q_a[11]_PORT_A_data_in_reg">K1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_A_data_in">K1_q_a[11]_PORT_A_data_in</A>, K1_q_a[11]_clock_0, , , );
<P><A NAME="K1_q_a[11]_PORT_B_data_in">K1_q_a[11]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[11]">L1_ram_rom_data_reg[11]</A>;
<P><A NAME="K1_q_a[11]_PORT_B_data_in_reg">K1_q_a[11]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_B_data_in">K1_q_a[11]_PORT_B_data_in</A>, K1_q_a[11]_clock_1, , , );
<P><A NAME="K1_q_a[11]_PORT_A_address">K1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[11]_PORT_A_address_reg">K1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_A_address">K1_q_a[11]_PORT_A_address</A>, K1_q_a[11]_clock_0, , , );
<P><A NAME="K1_q_a[11]_PORT_B_address">K1_q_a[11]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[11]_PORT_B_address_reg">K1_q_a[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_B_address">K1_q_a[11]_PORT_B_address</A>, K1_q_a[11]_clock_1, , , );
<P><A NAME="K1_q_a[11]_PORT_A_write_enable">K1_q_a[11]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[11]_PORT_A_write_enable_reg">K1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_A_write_enable">K1_q_a[11]_PORT_A_write_enable</A>, K1_q_a[11]_clock_0, , , );
<P><A NAME="K1_q_a[11]_PORT_B_write_enable">K1_q_a[11]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[11]_PORT_B_write_enable_reg">K1_q_a[11]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[11]_PORT_B_write_enable">K1_q_a[11]_PORT_B_write_enable</A>, K1_q_a[11]_clock_1, , , );
<P><A NAME="K1_q_a[11]_clock_0">K1_q_a[11]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[11]_clock_1">K1_q_a[11]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[11]_PORT_A_data_out">K1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[11]_PORT_A_data_in_reg">K1_q_a[11]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[11]_PORT_B_data_in_reg">K1_q_a[11]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[11]_PORT_A_address_reg">K1_q_a[11]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[11]_PORT_B_address_reg">K1_q_a[11]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[11]_PORT_A_write_enable_reg">K1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[11]_PORT_B_write_enable_reg">K1_q_a[11]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[11]_clock_0">K1_q_a[11]_clock_0</A>, <A HREF="#K1_q_a[11]_clock_1">K1_q_a[11]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[11]">K1_q_a[11]</A> = <A HREF="#K1_q_a[11]_PORT_A_data_out">K1_q_a[11]_PORT_A_data_out</A>[0];

<P> --K1_q_b[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[11]
<P><A NAME="K1_q_b[11]_PORT_A_data_in">K1_q_b[11]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A>;
<P><A NAME="K1_q_b[11]_PORT_A_data_in_reg">K1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_A_data_in">K1_q_b[11]_PORT_A_data_in</A>, K1_q_b[11]_clock_0, , , );
<P><A NAME="K1_q_b[11]_PORT_B_data_in">K1_q_b[11]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[11]">L1_ram_rom_data_reg[11]</A>;
<P><A NAME="K1_q_b[11]_PORT_B_data_in_reg">K1_q_b[11]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_B_data_in">K1_q_b[11]_PORT_B_data_in</A>, K1_q_b[11]_clock_1, , , );
<P><A NAME="K1_q_b[11]_PORT_A_address">K1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[11]_PORT_A_address_reg">K1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_A_address">K1_q_b[11]_PORT_A_address</A>, K1_q_b[11]_clock_0, , , );
<P><A NAME="K1_q_b[11]_PORT_B_address">K1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[11]_PORT_B_address_reg">K1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_B_address">K1_q_b[11]_PORT_B_address</A>, K1_q_b[11]_clock_1, , , );
<P><A NAME="K1_q_b[11]_PORT_A_write_enable">K1_q_b[11]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[11]_PORT_A_write_enable_reg">K1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_A_write_enable">K1_q_b[11]_PORT_A_write_enable</A>, K1_q_b[11]_clock_0, , , );
<P><A NAME="K1_q_b[11]_PORT_B_write_enable">K1_q_b[11]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[11]_PORT_B_write_enable_reg">K1_q_b[11]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[11]_PORT_B_write_enable">K1_q_b[11]_PORT_B_write_enable</A>, K1_q_b[11]_clock_1, , , );
<P><A NAME="K1_q_b[11]_clock_0">K1_q_b[11]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[11]_clock_1">K1_q_b[11]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[11]_PORT_B_data_out">K1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[11]_PORT_A_data_in_reg">K1_q_b[11]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[11]_PORT_B_data_in_reg">K1_q_b[11]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[11]_PORT_A_address_reg">K1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[11]_PORT_B_address_reg">K1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[11]_PORT_A_write_enable_reg">K1_q_b[11]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[11]_PORT_B_write_enable_reg">K1_q_b[11]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[11]_clock_0">K1_q_b[11]_clock_0</A>, <A HREF="#K1_q_b[11]_clock_1">K1_q_b[11]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[11]">K1_q_b[11]</A> = <A HREF="#K1_q_b[11]_PORT_B_data_out">K1_q_b[11]_PORT_B_data_out</A>[0];


<P> --S9L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2027
<P> --operation mode is normal

<P><A NAME="S9L24">S9L24</A> = <A HREF="#S9L23">S9L23</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --W14L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
<P> --operation mode is arithmetic

<P><A NAME="W14L12_carry_eqn">W14L12_carry_eqn</A> = <A HREF="#W14L15">W14L15</A>;
<P><A NAME="W14L12">W14L12</A> = <A HREF="#S9L22">S9L22</A> $ <A HREF="#S1L13">S1L13</A> $ !<A HREF="#W14L12_carry_eqn">W14L12_carry_eqn</A>;

<P> --W14L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
<P> --operation mode is arithmetic

<P><A NAME="W14L13">W14L13</A> = CARRY(<A HREF="#S9L22">S9L22</A> & (!<A HREF="#W14L15">W14L15</A> # !<A HREF="#S1L13">S1L13</A>) # !<A HREF="#S9L22">S9L22</A> & !<A HREF="#S1L13">S1L13</A> & !<A HREF="#W14L15">W14L15</A>);


<P> --S8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1888
<P> --operation mode is normal

<P><A NAME="S8L26">S8L26</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#K1_q_a[14]">K1_q_a[14]</A> $ !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#K1_q_a[14]">K1_q_a[14]</A> $ !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1889
<P> --operation mode is normal

<P><A NAME="S8L27">S8L27</A> = <A HREF="#S8L26">S8L26</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2026
<P> --operation mode is normal

<P><A NAME="S7L23">S7L23</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2027
<P> --operation mode is normal

<P><A NAME="S7L24">S7L24</A> = <A HREF="#S7L23">S7L23</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
<P> --operation mode is arithmetic

<P><A NAME="W11L12_carry_eqn">W11L12_carry_eqn</A> = <A HREF="#W11L15">W11L15</A>;
<P><A NAME="W11L12">W11L12</A> = <A HREF="#S8L25">S8L25</A> $ <A HREF="#S7L22">S7L22</A> $ <A HREF="#W11L12_carry_eqn">W11L12_carry_eqn</A>;

<P> --W11L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
<P> --operation mode is arithmetic

<P><A NAME="W11L13">W11L13</A> = CARRY(<A HREF="#S8L25">S8L25</A> & (<A HREF="#S7L22">S7L22</A> # !<A HREF="#W11L15">W11L15</A>) # !<A HREF="#S8L25">S8L25</A> & <A HREF="#S7L22">S7L22</A> & !<A HREF="#W11L15">W11L15</A>);


<P> --W20L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
<P> --operation mode is arithmetic

<P><A NAME="W20L14_carry_eqn">W20L14_carry_eqn</A> = <A HREF="#W20L17">W20L17</A>;
<P><A NAME="W20L14">W20L14</A> = <A HREF="#W14L6">W14L6</A> $ <A HREF="#W11L14">W11L14</A> $ !<A HREF="#W20L14_carry_eqn">W20L14_carry_eqn</A>;

<P> --W20L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
<P> --operation mode is arithmetic

<P><A NAME="W20L15">W20L15</A> = CARRY(<A HREF="#W14L6">W14L6</A> & (<A HREF="#W11L14">W11L14</A> # !<A HREF="#W20L17">W20L17</A>) # !<A HREF="#W14L6">W14L6</A> & <A HREF="#W11L14">W11L14</A> & !<A HREF="#W20L17">W20L17</A>);


<P> --S6L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1888
<P> --operation mode is normal

<P><A NAME="S6L26">S6L26</A> = <A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --S6L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1889
<P> --operation mode is normal

<P><A NAME="S6L27">S6L27</A> = <A HREF="#S6L26">S6L26</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2026
<P> --operation mode is normal

<P><A NAME="S5L23">S5L23</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2027
<P> --operation mode is normal

<P><A NAME="S5L24">S5L24</A> = <A HREF="#S5L23">S5L23</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
<P> --operation mode is arithmetic

<P><A NAME="W8L12_carry_eqn">W8L12_carry_eqn</A> = <A HREF="#W8L15">W8L15</A>;
<P><A NAME="W8L12">W8L12</A> = <A HREF="#S6L25">S6L25</A> $ <A HREF="#S5L22">S5L22</A> $ <A HREF="#W8L12_carry_eqn">W8L12_carry_eqn</A>;

<P> --W8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
<P> --operation mode is arithmetic

<P><A NAME="W8L13">W8L13</A> = CARRY(<A HREF="#S6L25">S6L25</A> & (<A HREF="#S5L22">S5L22</A> # !<A HREF="#W8L15">W8L15</A>) # !<A HREF="#S6L25">S6L25</A> & <A HREF="#S5L22">S5L22</A> & !<A HREF="#W8L15">W8L15</A>);


<P> --S4L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1865
<P> --operation mode is normal

<P><A NAME="S4L26">S4L26</A> = <A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[14]">K1_q_a[14]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --S4L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1866
<P> --operation mode is normal

<P><A NAME="S4L27">S4L27</A> = <A HREF="#S4L26">S4L26</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2003
<P> --operation mode is normal

<P><A NAME="S3L23">S3L23</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>);


<P> --S3L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2004
<P> --operation mode is normal

<P><A NAME="S3L24">S3L24</A> = <A HREF="#S3L23">S3L23</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
<P> --operation mode is arithmetic

<P><A NAME="W5L12_carry_eqn">W5L12_carry_eqn</A> = <A HREF="#W5L15">W5L15</A>;
<P><A NAME="W5L12">W5L12</A> = <A HREF="#S4L25">S4L25</A> $ <A HREF="#S3L22">S3L22</A> $ <A HREF="#W5L12_carry_eqn">W5L12_carry_eqn</A>;

<P> --W5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
<P> --operation mode is arithmetic

<P><A NAME="W5L13">W5L13</A> = CARRY(<A HREF="#S4L25">S4L25</A> & (<A HREF="#S3L22">S3L22</A> # !<A HREF="#W5L15">W5L15</A>) # !<A HREF="#S4L25">S4L25</A> & <A HREF="#S3L22">S3L22</A> & !<A HREF="#W5L15">W5L15</A>);


<P> --W17L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
<P> --operation mode is arithmetic

<P><A NAME="W17L14_carry_eqn">W17L14_carry_eqn</A> = <A HREF="#W17L17">W17L17</A>;
<P><A NAME="W17L14">W17L14</A> = <A HREF="#W8L6">W8L6</A> $ <A HREF="#W5L14">W5L14</A> $ !<A HREF="#W17L14_carry_eqn">W17L14_carry_eqn</A>;

<P> --W17L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
<P> --operation mode is arithmetic

<P><A NAME="W17L15">W17L15</A> = CARRY(<A HREF="#W8L6">W8L6</A> & (<A HREF="#W5L14">W5L14</A> # !<A HREF="#W17L17">W17L17</A>) # !<A HREF="#W8L6">W8L6</A> & <A HREF="#W5L14">W5L14</A> & !<A HREF="#W17L17">W17L17</A>);


<P> --W23L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
<P> --operation mode is arithmetic

<P><A NAME="W23L16_carry_eqn">W23L16_carry_eqn</A> = <A HREF="#W23L19">W23L19</A>;
<P><A NAME="W23L16">W23L16</A> = <A HREF="#W20L1">W20L1</A> $ <A HREF="#W17L16">W17L16</A> $ <A HREF="#W23L16_carry_eqn">W23L16_carry_eqn</A>;

<P> --W23L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
<P> --operation mode is arithmetic

<P><A NAME="W23L17">W23L17</A> = CARRY(<A HREF="#W20L1">W20L1</A> & !<A HREF="#W17L16">W17L16</A> & !<A HREF="#W23L19">W23L19</A> # !<A HREF="#W20L1">W20L1</A> & (!<A HREF="#W23L19">W23L19</A> # !<A HREF="#W17L16">W17L16</A>));


<P> --B1_ACCU[22] is FIR_core:inst|ACCU[22]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[22]_carry_eqn">B1_ACCU[22]_carry_eqn</A> = <A HREF="#B1L46">B1L46</A>;
<P><A NAME="B1_ACCU[22]_lut_out">B1_ACCU[22]_lut_out</A> = <A HREF="#B1_ACCU[22]">B1_ACCU[22]</A> $ <A HREF="#W23L18">W23L18</A> $ !<A HREF="#B1_ACCU[22]_carry_eqn">B1_ACCU[22]_carry_eqn</A>;
<P><A NAME="B1_ACCU[22]">B1_ACCU[22]</A> = DFFEAS(<A HREF="#B1_ACCU[22]_lut_out">B1_ACCU[22]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L48 is FIR_core:inst|ACCU[22]~568
<P> --operation mode is arithmetic

<P><A NAME="B1L48">B1L48</A> = CARRY(<A HREF="#B1_ACCU[22]">B1_ACCU[22]</A> & (<A HREF="#W23L18">W23L18</A> # !<A HREF="#B1L46">B1L46</A>) # !<A HREF="#B1_ACCU[22]">B1_ACCU[22]</A> & <A HREF="#W23L18">W23L18</A> & !<A HREF="#B1L46">B1L46</A>);


<P> --B1_SAMPLE_OUT[5] is FIR_core:inst|SAMPLE_OUT[5]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[5]_lut_out">B1_SAMPLE_OUT[5]_lut_out</A> = <A HREF="#B1_ACCU[21]">B1_ACCU[21]</A>;
<P><A NAME="B1_SAMPLE_OUT[5]">B1_SAMPLE_OUT[5]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[5]_lut_out">B1_SAMPLE_OUT[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[4] is PCM3006:inst6|R_IN[4]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[4]_lut_out">C1_R_IN[4]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[4]">B1_SAMPLE_OUT[4]</A>;
<P><A NAME="C1_R_IN[4]">C1_R_IN[4]</A> = DFFEAS(<A HREF="#C1_R_IN[4]_lut_out">C1_R_IN[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[19]_lut_out">C1_SHIFTOUT[19]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[3]">C1_R_IN[3]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A>);
<P><A NAME="C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[19]_lut_out">C1_SHIFTOUT[19]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[9] is PCM3006:inst6|SHIFTIN[9]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[9]_lut_out">C1_SHIFTIN[9]_lut_out</A> = <A HREF="#C1_SHIFTIN[8]">C1_SHIFTIN[8]</A>;
<P><A NAME="C1_SHIFTIN[9]">C1_SHIFTIN[9]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[9]_lut_out">C1_SHIFTIN[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[23] is PCM3006:inst6|SHIFTIN[23]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[23]_lut_out">C1_SHIFTIN[23]_lut_out</A> = <A HREF="#C1_SHIFTIN[22]">C1_SHIFTIN[22]</A>;
<P><A NAME="C1_SHIFTIN[23]">C1_SHIFTIN[23]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[23]_lut_out">C1_SHIFTIN[23]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[8] is PCM3006:inst6|LEFT_OUT[8]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[8]_lut_out">C1_LEFT_OUT[8]_lut_out</A> = <A HREF="#C1_SHIFTIN[24]">C1_SHIFTIN[24]</A>;
<P><A NAME="C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[8]_lut_out">C1_LEFT_OUT[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --K1_q_a[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[9]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[9]_PORT_A_data_in">K1_q_a[9]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A>;
<P><A NAME="K1_q_a[9]_PORT_A_data_in_reg">K1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_A_data_in">K1_q_a[9]_PORT_A_data_in</A>, K1_q_a[9]_clock_0, , , );
<P><A NAME="K1_q_a[9]_PORT_B_data_in">K1_q_a[9]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[9]">L1_ram_rom_data_reg[9]</A>;
<P><A NAME="K1_q_a[9]_PORT_B_data_in_reg">K1_q_a[9]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_B_data_in">K1_q_a[9]_PORT_B_data_in</A>, K1_q_a[9]_clock_1, , , );
<P><A NAME="K1_q_a[9]_PORT_A_address">K1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[9]_PORT_A_address_reg">K1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_A_address">K1_q_a[9]_PORT_A_address</A>, K1_q_a[9]_clock_0, , , );
<P><A NAME="K1_q_a[9]_PORT_B_address">K1_q_a[9]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[9]_PORT_B_address_reg">K1_q_a[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_B_address">K1_q_a[9]_PORT_B_address</A>, K1_q_a[9]_clock_1, , , );
<P><A NAME="K1_q_a[9]_PORT_A_write_enable">K1_q_a[9]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[9]_PORT_A_write_enable_reg">K1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_A_write_enable">K1_q_a[9]_PORT_A_write_enable</A>, K1_q_a[9]_clock_0, , , );
<P><A NAME="K1_q_a[9]_PORT_B_write_enable">K1_q_a[9]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[9]_PORT_B_write_enable_reg">K1_q_a[9]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[9]_PORT_B_write_enable">K1_q_a[9]_PORT_B_write_enable</A>, K1_q_a[9]_clock_1, , , );
<P><A NAME="K1_q_a[9]_clock_0">K1_q_a[9]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[9]_clock_1">K1_q_a[9]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[9]_PORT_A_data_out">K1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[9]_PORT_A_data_in_reg">K1_q_a[9]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[9]_PORT_B_data_in_reg">K1_q_a[9]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[9]_PORT_A_address_reg">K1_q_a[9]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[9]_PORT_B_address_reg">K1_q_a[9]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[9]_PORT_A_write_enable_reg">K1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[9]_PORT_B_write_enable_reg">K1_q_a[9]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[9]_clock_0">K1_q_a[9]_clock_0</A>, <A HREF="#K1_q_a[9]_clock_1">K1_q_a[9]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[9]">K1_q_a[9]</A> = <A HREF="#K1_q_a[9]_PORT_A_data_out">K1_q_a[9]_PORT_A_data_out</A>[0];

<P> --K1_q_b[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[9]
<P><A NAME="K1_q_b[9]_PORT_A_data_in">K1_q_b[9]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A>;
<P><A NAME="K1_q_b[9]_PORT_A_data_in_reg">K1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_A_data_in">K1_q_b[9]_PORT_A_data_in</A>, K1_q_b[9]_clock_0, , , );
<P><A NAME="K1_q_b[9]_PORT_B_data_in">K1_q_b[9]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[9]">L1_ram_rom_data_reg[9]</A>;
<P><A NAME="K1_q_b[9]_PORT_B_data_in_reg">K1_q_b[9]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_B_data_in">K1_q_b[9]_PORT_B_data_in</A>, K1_q_b[9]_clock_1, , , );
<P><A NAME="K1_q_b[9]_PORT_A_address">K1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[9]_PORT_A_address_reg">K1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_A_address">K1_q_b[9]_PORT_A_address</A>, K1_q_b[9]_clock_0, , , );
<P><A NAME="K1_q_b[9]_PORT_B_address">K1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[9]_PORT_B_address_reg">K1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_B_address">K1_q_b[9]_PORT_B_address</A>, K1_q_b[9]_clock_1, , , );
<P><A NAME="K1_q_b[9]_PORT_A_write_enable">K1_q_b[9]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[9]_PORT_A_write_enable_reg">K1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_A_write_enable">K1_q_b[9]_PORT_A_write_enable</A>, K1_q_b[9]_clock_0, , , );
<P><A NAME="K1_q_b[9]_PORT_B_write_enable">K1_q_b[9]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[9]_PORT_B_write_enable_reg">K1_q_b[9]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[9]_PORT_B_write_enable">K1_q_b[9]_PORT_B_write_enable</A>, K1_q_b[9]_clock_1, , , );
<P><A NAME="K1_q_b[9]_clock_0">K1_q_b[9]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[9]_clock_1">K1_q_b[9]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[9]_PORT_B_data_out">K1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[9]_PORT_A_data_in_reg">K1_q_b[9]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[9]_PORT_B_data_in_reg">K1_q_b[9]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[9]_PORT_A_address_reg">K1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[9]_PORT_B_address_reg">K1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[9]_PORT_A_write_enable_reg">K1_q_b[9]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[9]_PORT_B_write_enable_reg">K1_q_b[9]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[9]_clock_0">K1_q_b[9]_clock_0</A>, <A HREF="#K1_q_b[9]_clock_1">K1_q_b[9]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[9]">K1_q_b[9]</A> = <A HREF="#K1_q_b[9]_PORT_B_data_out">K1_q_b[9]_PORT_B_data_out</A>[0];


<P> --L1_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[10]">L1_ram_rom_data_reg[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[10]">K1_q_b[10]</A>, <A HREF="#L1_ram_rom_data_reg[11]">L1_ram_rom_data_reg[11]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --C1_SHIFTIN[25] is PCM3006:inst6|SHIFTIN[25]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[25]_lut_out">C1_SHIFTIN[25]_lut_out</A> = <A HREF="#C1_SHIFTIN[24]">C1_SHIFTIN[24]</A>;
<P><A NAME="C1_SHIFTIN[25]">C1_SHIFTIN[25]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[25]_lut_out">C1_SHIFTIN[25]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[11] is PCM3006:inst6|LEFT_OUT[11]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[11]_lut_out">C1_LEFT_OUT[11]_lut_out</A> = <A HREF="#C1_SHIFTIN[27]">C1_SHIFTIN[27]</A>;
<P><A NAME="C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[11]_lut_out">C1_LEFT_OUT[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --L1_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
<P> --operation mode is normal

<P><A NAME="L1_ram_rom_data_reg[11]">L1_ram_rom_data_reg[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#K1_q_b[11]">K1_q_b[11]</A>, <A HREF="#L1_ram_rom_data_reg[12]">L1_ram_rom_data_reg[12]</A>, <A HREF="#L1L11">L1L11</A>, VCC, <A HREF="#L1L46">L1L46</A>);


<P> --S9L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2028
<P> --operation mode is normal

<P><A NAME="S9L21">S9L21</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --K1_q_a[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[10]
<P> --RAM Block Operation Mode: True Dual-Port
<P> --Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
<P> --Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="K1_q_a[10]_PORT_A_data_in">K1_q_a[10]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A>;
<P><A NAME="K1_q_a[10]_PORT_A_data_in_reg">K1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_A_data_in">K1_q_a[10]_PORT_A_data_in</A>, K1_q_a[10]_clock_0, , , );
<P><A NAME="K1_q_a[10]_PORT_B_data_in">K1_q_a[10]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[10]">L1_ram_rom_data_reg[10]</A>;
<P><A NAME="K1_q_a[10]_PORT_B_data_in_reg">K1_q_a[10]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_B_data_in">K1_q_a[10]_PORT_B_data_in</A>, K1_q_a[10]_clock_1, , , );
<P><A NAME="K1_q_a[10]_PORT_A_address">K1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_a[10]_PORT_A_address_reg">K1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_A_address">K1_q_a[10]_PORT_A_address</A>, K1_q_a[10]_clock_0, , , );
<P><A NAME="K1_q_a[10]_PORT_B_address">K1_q_a[10]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_a[10]_PORT_B_address_reg">K1_q_a[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_B_address">K1_q_a[10]_PORT_B_address</A>, K1_q_a[10]_clock_1, , , );
<P><A NAME="K1_q_a[10]_PORT_A_write_enable">K1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_a[10]_PORT_A_write_enable_reg">K1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_A_write_enable">K1_q_a[10]_PORT_A_write_enable</A>, K1_q_a[10]_clock_0, , , );
<P><A NAME="K1_q_a[10]_PORT_B_write_enable">K1_q_a[10]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_a[10]_PORT_B_write_enable_reg">K1_q_a[10]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_a[10]_PORT_B_write_enable">K1_q_a[10]_PORT_B_write_enable</A>, K1_q_a[10]_clock_1, , , );
<P><A NAME="K1_q_a[10]_clock_0">K1_q_a[10]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_a[10]_clock_1">K1_q_a[10]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_a[10]_PORT_A_data_out">K1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#K1_q_a[10]_PORT_A_data_in_reg">K1_q_a[10]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_a[10]_PORT_B_data_in_reg">K1_q_a[10]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_a[10]_PORT_A_address_reg">K1_q_a[10]_PORT_A_address_reg</A>, <A HREF="#K1_q_a[10]_PORT_B_address_reg">K1_q_a[10]_PORT_B_address_reg</A>, <A HREF="#K1_q_a[10]_PORT_A_write_enable_reg">K1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_a[10]_PORT_B_write_enable_reg">K1_q_a[10]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_a[10]_clock_0">K1_q_a[10]_clock_0</A>, <A HREF="#K1_q_a[10]_clock_1">K1_q_a[10]_clock_1</A>, , , , );
<P><A NAME="K1_q_a[10]">K1_q_a[10]</A> = <A HREF="#K1_q_a[10]_PORT_A_data_out">K1_q_a[10]_PORT_A_data_out</A>[0];

<P> --K1_q_b[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[10]
<P><A NAME="K1_q_b[10]_PORT_A_data_in">K1_q_b[10]_PORT_A_data_in</A> = <A HREF="#C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A>;
<P><A NAME="K1_q_b[10]_PORT_A_data_in_reg">K1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_A_data_in">K1_q_b[10]_PORT_A_data_in</A>, K1_q_b[10]_clock_0, , , );
<P><A NAME="K1_q_b[10]_PORT_B_data_in">K1_q_b[10]_PORT_B_data_in</A> = <A HREF="#L1_ram_rom_data_reg[10]">L1_ram_rom_data_reg[10]</A>;
<P><A NAME="K1_q_b[10]_PORT_B_data_in_reg">K1_q_b[10]_PORT_B_data_in_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_B_data_in">K1_q_b[10]_PORT_B_data_in</A>, K1_q_b[10]_clock_1, , , );
<P><A NAME="K1_q_b[10]_PORT_A_address">K1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#B1_H_INDEX[0]">B1_H_INDEX[0]</A>, <A HREF="#B1_H_INDEX[1]">B1_H_INDEX[1]</A>, <A HREF="#B1_H_INDEX[2]">B1_H_INDEX[2]</A>, <A HREF="#B1_H_INDEX[3]">B1_H_INDEX[3]</A>, <A HREF="#B1_H_INDEX[4]">B1_H_INDEX[4]</A>, <A HREF="#B1_H_INDEX[5]">B1_H_INDEX[5]</A>, <A HREF="#B1_H_INDEX[6]">B1_H_INDEX[6]</A>);
<P><A NAME="K1_q_b[10]_PORT_A_address_reg">K1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_A_address">K1_q_b[10]_PORT_A_address</A>, K1_q_b[10]_clock_0, , , );
<P><A NAME="K1_q_b[10]_PORT_B_address">K1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#L1_ram_rom_addr_reg[0]">L1_ram_rom_addr_reg[0]</A>, <A HREF="#L1_ram_rom_addr_reg[1]">L1_ram_rom_addr_reg[1]</A>, <A HREF="#L1_ram_rom_addr_reg[2]">L1_ram_rom_addr_reg[2]</A>, <A HREF="#L1_ram_rom_addr_reg[3]">L1_ram_rom_addr_reg[3]</A>, <A HREF="#L1_ram_rom_addr_reg[4]">L1_ram_rom_addr_reg[4]</A>, <A HREF="#L1_ram_rom_addr_reg[5]">L1_ram_rom_addr_reg[5]</A>, <A HREF="#L1_ram_rom_addr_reg[6]">L1_ram_rom_addr_reg[6]</A>);
<P><A NAME="K1_q_b[10]_PORT_B_address_reg">K1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_B_address">K1_q_b[10]_PORT_B_address</A>, K1_q_b[10]_clock_1, , , );
<P><A NAME="K1_q_b[10]_PORT_A_write_enable">K1_q_b[10]_PORT_A_write_enable</A> = <A HREF="#B1L111">B1L111</A>;
<P><A NAME="K1_q_b[10]_PORT_A_write_enable_reg">K1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_A_write_enable">K1_q_b[10]_PORT_A_write_enable</A>, K1_q_b[10]_clock_0, , , );
<P><A NAME="K1_q_b[10]_PORT_B_write_enable">K1_q_b[10]_PORT_B_write_enable</A> = <A HREF="#L1L2">L1L2</A>;
<P><A NAME="K1_q_b[10]_PORT_B_write_enable_reg">K1_q_b[10]_PORT_B_write_enable_reg</A> = DFFE(<A HREF="#K1_q_b[10]_PORT_B_write_enable">K1_q_b[10]_PORT_B_write_enable</A>, K1_q_b[10]_clock_1, , , );
<P><A NAME="K1_q_b[10]_clock_0">K1_q_b[10]_clock_0</A> = <A HREF="#12_288MHz">12_288MHz</A>;
<P><A NAME="K1_q_b[10]_clock_1">K1_q_b[10]_clock_1</A> = <A HREF="#A1L6">A1L6</A>;
<P><A NAME="K1_q_b[10]_PORT_B_data_out">K1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#K1_q_b[10]_PORT_A_data_in_reg">K1_q_b[10]_PORT_A_data_in_reg</A>, <A HREF="#K1_q_b[10]_PORT_B_data_in_reg">K1_q_b[10]_PORT_B_data_in_reg</A>, <A HREF="#K1_q_b[10]_PORT_A_address_reg">K1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#K1_q_b[10]_PORT_B_address_reg">K1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#K1_q_b[10]_PORT_A_write_enable_reg">K1_q_b[10]_PORT_A_write_enable_reg</A>, <A HREF="#K1_q_b[10]_PORT_B_write_enable_reg">K1_q_b[10]_PORT_B_write_enable_reg</A>, , , <A HREF="#K1_q_b[10]_clock_0">K1_q_b[10]_clock_0</A>, <A HREF="#K1_q_b[10]_clock_1">K1_q_b[10]_clock_1</A>, , , , );
<P><A NAME="K1_q_b[10]">K1_q_b[10]</A> = <A HREF="#K1_q_b[10]_PORT_B_data_out">K1_q_b[10]_PORT_B_data_out</A>[0];


<P> --S9L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2029
<P> --operation mode is normal

<P><A NAME="S9L22">S9L22</A> = <A HREF="#S9L21">S9L21</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[12]~2
<P> --operation mode is normal

<P><A NAME="S1L13">S1L13</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[13]">K1_q_a[13]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
<P> --operation mode is arithmetic

<P><A NAME="W14L14_carry_eqn">W14L14_carry_eqn</A> = <A HREF="#W14L17">W14L17</A>;
<P><A NAME="W14L14">W14L14</A> = <A HREF="#S9L20">S9L20</A> $ <A HREF="#S1L12">S1L12</A> $ <A HREF="#W14L14_carry_eqn">W14L14_carry_eqn</A>;

<P> --W14L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
<P> --operation mode is arithmetic

<P><A NAME="W14L15">W14L15</A> = CARRY(<A HREF="#S9L20">S9L20</A> & <A HREF="#S1L12">S1L12</A> & !<A HREF="#W14L17">W14L17</A> # !<A HREF="#S9L20">S9L20</A> & (<A HREF="#S1L12">S1L12</A> # !<A HREF="#W14L17">W14L17</A>));


<P> --S8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1890
<P> --operation mode is normal

<P><A NAME="S8L24">S8L24</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#K1_q_a[13]">K1_q_a[13]</A> $ !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#K1_q_a[13]">K1_q_a[13]</A> $ !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1891
<P> --operation mode is normal

<P><A NAME="S8L25">S8L25</A> = <A HREF="#S8L24">S8L24</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2028
<P> --operation mode is normal

<P><A NAME="S7L21">S7L21</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2029
<P> --operation mode is normal

<P><A NAME="S7L22">S7L22</A> = <A HREF="#S7L21">S7L21</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
<P> --operation mode is arithmetic

<P><A NAME="W11L14_carry_eqn">W11L14_carry_eqn</A> = <A HREF="#W11L17">W11L17</A>;
<P><A NAME="W11L14">W11L14</A> = <A HREF="#S8L23">S8L23</A> $ <A HREF="#S7L20">S7L20</A> $ !<A HREF="#W11L14_carry_eqn">W11L14_carry_eqn</A>;

<P> --W11L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
<P> --operation mode is arithmetic

<P><A NAME="W11L15">W11L15</A> = CARRY(<A HREF="#S8L23">S8L23</A> & !<A HREF="#S7L20">S7L20</A> & !<A HREF="#W11L17">W11L17</A> # !<A HREF="#S8L23">S8L23</A> & (!<A HREF="#W11L17">W11L17</A> # !<A HREF="#S7L20">S7L20</A>));


<P> --W20L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
<P> --operation mode is arithmetic

<P><A NAME="W20L16_carry_eqn">W20L16_carry_eqn</A> = <A HREF="#W20L19">W20L19</A>;
<P><A NAME="W20L16">W20L16</A> = <A HREF="#W14L8">W14L8</A> $ <A HREF="#W11L16">W11L16</A> $ <A HREF="#W20L16_carry_eqn">W20L16_carry_eqn</A>;

<P> --W20L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
<P> --operation mode is arithmetic

<P><A NAME="W20L17">W20L17</A> = CARRY(<A HREF="#W14L8">W14L8</A> & !<A HREF="#W11L16">W11L16</A> & !<A HREF="#W20L19">W20L19</A> # !<A HREF="#W14L8">W14L8</A> & (!<A HREF="#W20L19">W20L19</A> # !<A HREF="#W11L16">W11L16</A>));


<P> --S6L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1890
<P> --operation mode is normal

<P><A NAME="S6L24">S6L24</A> = <A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --S6L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1891
<P> --operation mode is normal

<P><A NAME="S6L25">S6L25</A> = <A HREF="#S6L24">S6L24</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2028
<P> --operation mode is normal

<P><A NAME="S5L21">S5L21</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2029
<P> --operation mode is normal

<P><A NAME="S5L22">S5L22</A> = <A HREF="#S5L21">S5L21</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
<P> --operation mode is arithmetic

<P><A NAME="W8L14_carry_eqn">W8L14_carry_eqn</A> = <A HREF="#W8L17">W8L17</A>;
<P><A NAME="W8L14">W8L14</A> = <A HREF="#S6L23">S6L23</A> $ <A HREF="#S5L20">S5L20</A> $ !<A HREF="#W8L14_carry_eqn">W8L14_carry_eqn</A>;

<P> --W8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
<P> --operation mode is arithmetic

<P><A NAME="W8L15">W8L15</A> = CARRY(<A HREF="#S6L23">S6L23</A> & !<A HREF="#S5L20">S5L20</A> & !<A HREF="#W8L17">W8L17</A> # !<A HREF="#S6L23">S6L23</A> & (!<A HREF="#W8L17">W8L17</A> # !<A HREF="#S5L20">S5L20</A>));


<P> --S4L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1867
<P> --operation mode is normal

<P><A NAME="S4L24">S4L24</A> = <A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[13]">K1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --S4L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1868
<P> --operation mode is normal

<P><A NAME="S4L25">S4L25</A> = <A HREF="#S4L24">S4L24</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2005
<P> --operation mode is normal

<P><A NAME="S3L21">S3L21</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>);


<P> --S3L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2006
<P> --operation mode is normal

<P><A NAME="S3L22">S3L22</A> = <A HREF="#S3L21">S3L21</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
<P> --operation mode is arithmetic

<P><A NAME="W5L14_carry_eqn">W5L14_carry_eqn</A> = <A HREF="#W5L17">W5L17</A>;
<P><A NAME="W5L14">W5L14</A> = <A HREF="#S4L23">S4L23</A> $ <A HREF="#S3L20">S3L20</A> $ !<A HREF="#W5L14_carry_eqn">W5L14_carry_eqn</A>;

<P> --W5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
<P> --operation mode is arithmetic

<P><A NAME="W5L15">W5L15</A> = CARRY(<A HREF="#S4L23">S4L23</A> & !<A HREF="#S3L20">S3L20</A> & !<A HREF="#W5L17">W5L17</A> # !<A HREF="#S4L23">S4L23</A> & (!<A HREF="#W5L17">W5L17</A> # !<A HREF="#S3L20">S3L20</A>));


<P> --W17L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
<P> --operation mode is arithmetic

<P><A NAME="W17L16_carry_eqn">W17L16_carry_eqn</A> = <A HREF="#W17L19">W17L19</A>;
<P><A NAME="W17L16">W17L16</A> = <A HREF="#W8L8">W8L8</A> $ <A HREF="#W5L16">W5L16</A> $ <A HREF="#W17L16_carry_eqn">W17L16_carry_eqn</A>;

<P> --W17L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
<P> --operation mode is arithmetic

<P><A NAME="W17L17">W17L17</A> = CARRY(<A HREF="#W8L8">W8L8</A> & !<A HREF="#W5L16">W5L16</A> & !<A HREF="#W17L19">W17L19</A> # !<A HREF="#W8L8">W8L8</A> & (!<A HREF="#W17L19">W17L19</A> # !<A HREF="#W5L16">W5L16</A>));


<P> --W23L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
<P> --operation mode is arithmetic

<P><A NAME="W23L18_carry_eqn">W23L18_carry_eqn</A> = <A HREF="#W23L21">W23L21</A>;
<P><A NAME="W23L18">W23L18</A> = <A HREF="#W20L2">W20L2</A> $ <A HREF="#W17L18">W17L18</A> $ !<A HREF="#W23L18_carry_eqn">W23L18_carry_eqn</A>;

<P> --W23L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
<P> --operation mode is arithmetic

<P><A NAME="W23L19">W23L19</A> = CARRY(<A HREF="#W20L2">W20L2</A> & (<A HREF="#W17L18">W17L18</A> # !<A HREF="#W23L21">W23L21</A>) # !<A HREF="#W20L2">W20L2</A> & <A HREF="#W17L18">W17L18</A> & !<A HREF="#W23L21">W23L21</A>);


<P> --B1_ACCU[21] is FIR_core:inst|ACCU[21]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[21]_carry_eqn">B1_ACCU[21]_carry_eqn</A> = <A HREF="#B1L44">B1L44</A>;
<P><A NAME="B1_ACCU[21]_lut_out">B1_ACCU[21]_lut_out</A> = <A HREF="#B1_ACCU[21]">B1_ACCU[21]</A> $ <A HREF="#W23L20">W23L20</A> $ <A HREF="#B1_ACCU[21]_carry_eqn">B1_ACCU[21]_carry_eqn</A>;
<P><A NAME="B1_ACCU[21]">B1_ACCU[21]</A> = DFFEAS(<A HREF="#B1_ACCU[21]_lut_out">B1_ACCU[21]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L46 is FIR_core:inst|ACCU[21]~572
<P> --operation mode is arithmetic

<P><A NAME="B1L46">B1L46</A> = CARRY(<A HREF="#B1_ACCU[21]">B1_ACCU[21]</A> & !<A HREF="#W23L20">W23L20</A> & !<A HREF="#B1L44">B1L44</A> # !<A HREF="#B1_ACCU[21]">B1_ACCU[21]</A> & (!<A HREF="#B1L44">B1L44</A> # !<A HREF="#W23L20">W23L20</A>));


<P> --B1_SAMPLE_OUT[4] is FIR_core:inst|SAMPLE_OUT[4]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[4]_lut_out">B1_SAMPLE_OUT[4]_lut_out</A> = <A HREF="#B1_ACCU[20]">B1_ACCU[20]</A>;
<P><A NAME="B1_SAMPLE_OUT[4]">B1_SAMPLE_OUT[4]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[4]_lut_out">B1_SAMPLE_OUT[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[3] is PCM3006:inst6|R_IN[3]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[3]_lut_out">C1_R_IN[3]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[3]">B1_SAMPLE_OUT[3]</A>;
<P><A NAME="C1_R_IN[3]">C1_R_IN[3]</A> = DFFEAS(<A HREF="#C1_R_IN[3]_lut_out">C1_R_IN[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[18]_lut_out">C1_SHIFTOUT[18]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[2]">C1_R_IN[2]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A>);
<P><A NAME="C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[18]_lut_out">C1_SHIFTOUT[18]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[8] is PCM3006:inst6|SHIFTIN[8]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[8]_lut_out">C1_SHIFTIN[8]_lut_out</A> = <A HREF="#C1_SHIFTIN[7]">C1_SHIFTIN[7]</A>;
<P><A NAME="C1_SHIFTIN[8]">C1_SHIFTIN[8]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[8]_lut_out">C1_SHIFTIN[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[24] is PCM3006:inst6|SHIFTIN[24]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[24]_lut_out">C1_SHIFTIN[24]_lut_out</A> = <A HREF="#C1_SHIFTIN[23]">C1_SHIFTIN[23]</A>;
<P><A NAME="C1_SHIFTIN[24]">C1_SHIFTIN[24]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[24]_lut_out">C1_SHIFTIN[24]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_LEFT_OUT[9] is PCM3006:inst6|LEFT_OUT[9]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[9]_lut_out">C1_LEFT_OUT[9]_lut_out</A> = <A HREF="#C1_SHIFTIN[25]">C1_SHIFTIN[25]</A>;
<P><A NAME="C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[9]_lut_out">C1_LEFT_OUT[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_LEFT_OUT[10] is PCM3006:inst6|LEFT_OUT[10]
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[10]_lut_out">C1_LEFT_OUT[10]_lut_out</A> = <A HREF="#C1_SHIFTIN[26]">C1_SHIFTIN[26]</A>;
<P><A NAME="C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[10]_lut_out">C1_LEFT_OUT[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --S9L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2030
<P> --operation mode is normal

<P><A NAME="S9L19">S9L19</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2031
<P> --operation mode is normal

<P><A NAME="S9L20">S9L20</A> = <A HREF="#S9L19">S9L19</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[11]~3
<P> --operation mode is normal

<P><A NAME="S1L12">S1L12</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
<P> --operation mode is arithmetic

<P><A NAME="W14L16_carry_eqn">W14L16_carry_eqn</A> = <A HREF="#W14L19">W14L19</A>;
<P><A NAME="W14L16">W14L16</A> = <A HREF="#S9L18">S9L18</A> $ <A HREF="#S1L11">S1L11</A> $ !<A HREF="#W14L16_carry_eqn">W14L16_carry_eqn</A>;

<P> --W14L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
<P> --operation mode is arithmetic

<P><A NAME="W14L17">W14L17</A> = CARRY(<A HREF="#S9L18">S9L18</A> & (!<A HREF="#W14L19">W14L19</A> # !<A HREF="#S1L11">S1L11</A>) # !<A HREF="#S9L18">S9L18</A> & !<A HREF="#S1L11">S1L11</A> & !<A HREF="#W14L19">W14L19</A>);


<P> --S8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1892
<P> --operation mode is normal

<P><A NAME="S8L22">S8L22</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1893
<P> --operation mode is normal

<P><A NAME="S8L23">S8L23</A> = <A HREF="#S8L22">S8L22</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2030
<P> --operation mode is normal

<P><A NAME="S7L19">S7L19</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2031
<P> --operation mode is normal

<P><A NAME="S7L20">S7L20</A> = <A HREF="#S7L19">S7L19</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
<P> --operation mode is arithmetic

<P><A NAME="W11L16_carry_eqn">W11L16_carry_eqn</A> = <A HREF="#W11L19">W11L19</A>;
<P><A NAME="W11L16">W11L16</A> = <A HREF="#S8L21">S8L21</A> $ <A HREF="#S7L18">S7L18</A> $ <A HREF="#W11L16_carry_eqn">W11L16_carry_eqn</A>;

<P> --W11L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
<P> --operation mode is arithmetic

<P><A NAME="W11L17">W11L17</A> = CARRY(<A HREF="#S8L21">S8L21</A> & (<A HREF="#S7L18">S7L18</A> # !<A HREF="#W11L19">W11L19</A>) # !<A HREF="#S8L21">S8L21</A> & <A HREF="#S7L18">S7L18</A> & !<A HREF="#W11L19">W11L19</A>);


<P> --W20L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
<P> --operation mode is arithmetic

<P><A NAME="W20L18_carry_eqn">W20L18_carry_eqn</A> = <A HREF="#W20L21">W20L21</A>;
<P><A NAME="W20L18">W20L18</A> = <A HREF="#W14L10">W14L10</A> $ <A HREF="#W11L18">W11L18</A> $ !<A HREF="#W20L18_carry_eqn">W20L18_carry_eqn</A>;

<P> --W20L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
<P> --operation mode is arithmetic

<P><A NAME="W20L19">W20L19</A> = CARRY(<A HREF="#W14L10">W14L10</A> & (<A HREF="#W11L18">W11L18</A> # !<A HREF="#W20L21">W20L21</A>) # !<A HREF="#W14L10">W14L10</A> & <A HREF="#W11L18">W11L18</A> & !<A HREF="#W20L21">W20L21</A>);


<P> --S6L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1892
<P> --operation mode is normal

<P><A NAME="S6L22">S6L22</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1893
<P> --operation mode is normal

<P><A NAME="S6L23">S6L23</A> = <A HREF="#S6L22">S6L22</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2030
<P> --operation mode is normal

<P><A NAME="S5L19">S5L19</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2031
<P> --operation mode is normal

<P><A NAME="S5L20">S5L20</A> = <A HREF="#S5L19">S5L19</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
<P> --operation mode is arithmetic

<P><A NAME="W8L16_carry_eqn">W8L16_carry_eqn</A> = <A HREF="#W8L19">W8L19</A>;
<P><A NAME="W8L16">W8L16</A> = <A HREF="#S6L21">S6L21</A> $ <A HREF="#S5L18">S5L18</A> $ <A HREF="#W8L16_carry_eqn">W8L16_carry_eqn</A>;

<P> --W8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
<P> --operation mode is arithmetic

<P><A NAME="W8L17">W8L17</A> = CARRY(<A HREF="#S6L21">S6L21</A> & (<A HREF="#S5L18">S5L18</A> # !<A HREF="#W8L19">W8L19</A>) # !<A HREF="#S6L21">S6L21</A> & <A HREF="#S5L18">S5L18</A> & !<A HREF="#W8L19">W8L19</A>);


<P> --S4L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1869
<P> --operation mode is normal

<P><A NAME="S4L22">S4L22</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[12]">K1_q_a[12]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[12]">K1_q_a[12]</A>);


<P> --S4L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1870
<P> --operation mode is normal

<P><A NAME="S4L23">S4L23</A> = <A HREF="#S4L22">S4L22</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2007
<P> --operation mode is normal

<P><A NAME="S3L19">S3L19</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>);


<P> --S3L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2008
<P> --operation mode is normal

<P><A NAME="S3L20">S3L20</A> = <A HREF="#S3L19">S3L19</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
<P> --operation mode is arithmetic

<P><A NAME="W5L16_carry_eqn">W5L16_carry_eqn</A> = <A HREF="#W5L19">W5L19</A>;
<P><A NAME="W5L16">W5L16</A> = <A HREF="#S4L21">S4L21</A> $ <A HREF="#S3L18">S3L18</A> $ <A HREF="#W5L16_carry_eqn">W5L16_carry_eqn</A>;

<P> --W5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
<P> --operation mode is arithmetic

<P><A NAME="W5L17">W5L17</A> = CARRY(<A HREF="#S4L21">S4L21</A> & (<A HREF="#S3L18">S3L18</A> # !<A HREF="#W5L19">W5L19</A>) # !<A HREF="#S4L21">S4L21</A> & <A HREF="#S3L18">S3L18</A> & !<A HREF="#W5L19">W5L19</A>);


<P> --W17L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
<P> --operation mode is arithmetic

<P><A NAME="W17L18_carry_eqn">W17L18_carry_eqn</A> = <A HREF="#W17L21">W17L21</A>;
<P><A NAME="W17L18">W17L18</A> = <A HREF="#W8L10">W8L10</A> $ <A HREF="#W5L18">W5L18</A> $ !<A HREF="#W17L18_carry_eqn">W17L18_carry_eqn</A>;

<P> --W17L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
<P> --operation mode is arithmetic

<P><A NAME="W17L19">W17L19</A> = CARRY(<A HREF="#W8L10">W8L10</A> & (<A HREF="#W5L18">W5L18</A> # !<A HREF="#W17L21">W17L21</A>) # !<A HREF="#W8L10">W8L10</A> & <A HREF="#W5L18">W5L18</A> & !<A HREF="#W17L21">W17L21</A>);


<P> --W23L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
<P> --operation mode is arithmetic

<P><A NAME="W23L20_carry_eqn">W23L20_carry_eqn</A> = <A HREF="#W23L23">W23L23</A>;
<P><A NAME="W23L20">W23L20</A> = <A HREF="#W20L4">W20L4</A> $ <A HREF="#W17L20">W17L20</A> $ <A HREF="#W23L20_carry_eqn">W23L20_carry_eqn</A>;

<P> --W23L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
<P> --operation mode is arithmetic

<P><A NAME="W23L21">W23L21</A> = CARRY(<A HREF="#W20L4">W20L4</A> & !<A HREF="#W17L20">W17L20</A> & !<A HREF="#W23L23">W23L23</A> # !<A HREF="#W20L4">W20L4</A> & (!<A HREF="#W23L23">W23L23</A> # !<A HREF="#W17L20">W17L20</A>));


<P> --B1_ACCU[20] is FIR_core:inst|ACCU[20]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[20]_carry_eqn">B1_ACCU[20]_carry_eqn</A> = <A HREF="#B1L42">B1L42</A>;
<P><A NAME="B1_ACCU[20]_lut_out">B1_ACCU[20]_lut_out</A> = <A HREF="#B1_ACCU[20]">B1_ACCU[20]</A> $ <A HREF="#W23L22">W23L22</A> $ !<A HREF="#B1_ACCU[20]_carry_eqn">B1_ACCU[20]_carry_eqn</A>;
<P><A NAME="B1_ACCU[20]">B1_ACCU[20]</A> = DFFEAS(<A HREF="#B1_ACCU[20]_lut_out">B1_ACCU[20]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L44 is FIR_core:inst|ACCU[20]~576
<P> --operation mode is arithmetic

<P><A NAME="B1L44">B1L44</A> = CARRY(<A HREF="#B1_ACCU[20]">B1_ACCU[20]</A> & (<A HREF="#W23L22">W23L22</A> # !<A HREF="#B1L42">B1L42</A>) # !<A HREF="#B1_ACCU[20]">B1_ACCU[20]</A> & <A HREF="#W23L22">W23L22</A> & !<A HREF="#B1L42">B1L42</A>);


<P> --B1_SAMPLE_OUT[3] is FIR_core:inst|SAMPLE_OUT[3]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[3]_lut_out">B1_SAMPLE_OUT[3]_lut_out</A> = <A HREF="#B1_ACCU[19]">B1_ACCU[19]</A>;
<P><A NAME="B1_SAMPLE_OUT[3]">B1_SAMPLE_OUT[3]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[3]_lut_out">B1_SAMPLE_OUT[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[2] is PCM3006:inst6|R_IN[2]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[2]_lut_out">C1_R_IN[2]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[2]">B1_SAMPLE_OUT[2]</A>;
<P><A NAME="C1_R_IN[2]">C1_R_IN[2]</A> = DFFEAS(<A HREF="#C1_R_IN[2]_lut_out">C1_R_IN[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[17]_lut_out">C1_SHIFTOUT[17]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[1]">C1_R_IN[1]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A>);
<P><A NAME="C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[17]_lut_out">C1_SHIFTOUT[17]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[7] is PCM3006:inst6|SHIFTIN[7]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[7]_lut_out">C1_SHIFTIN[7]_lut_out</A> = <A HREF="#C1_SHIFTIN[6]">C1_SHIFTIN[6]</A>;
<P><A NAME="C1_SHIFTIN[7]">C1_SHIFTIN[7]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[7]_lut_out">C1_SHIFTIN[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2032
<P> --operation mode is normal

<P><A NAME="S9L17">S9L17</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2033
<P> --operation mode is normal

<P><A NAME="S9L18">S9L18</A> = <A HREF="#S9L17">S9L17</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[10]~4
<P> --operation mode is normal

<P><A NAME="S1L11">S1L11</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
<P> --operation mode is arithmetic

<P><A NAME="W14L18_carry_eqn">W14L18_carry_eqn</A> = <A HREF="#W14L21">W14L21</A>;
<P><A NAME="W14L18">W14L18</A> = <A HREF="#S9L16">S9L16</A> $ <A HREF="#S1L10">S1L10</A> $ <A HREF="#W14L18_carry_eqn">W14L18_carry_eqn</A>;

<P> --W14L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
<P> --operation mode is arithmetic

<P><A NAME="W14L19">W14L19</A> = CARRY(<A HREF="#S9L16">S9L16</A> & <A HREF="#S1L10">S1L10</A> & !<A HREF="#W14L21">W14L21</A> # !<A HREF="#S9L16">S9L16</A> & (<A HREF="#S1L10">S1L10</A> # !<A HREF="#W14L21">W14L21</A>));


<P> --S8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1894
<P> --operation mode is normal

<P><A NAME="S8L20">S8L20</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1895
<P> --operation mode is normal

<P><A NAME="S8L21">S8L21</A> = <A HREF="#S8L20">S8L20</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2032
<P> --operation mode is normal

<P><A NAME="S7L17">S7L17</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2033
<P> --operation mode is normal

<P><A NAME="S7L18">S7L18</A> = <A HREF="#S7L17">S7L17</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
<P> --operation mode is arithmetic

<P><A NAME="W11L18_carry_eqn">W11L18_carry_eqn</A> = <A HREF="#W11L21">W11L21</A>;
<P><A NAME="W11L18">W11L18</A> = <A HREF="#S8L19">S8L19</A> $ <A HREF="#S7L16">S7L16</A> $ !<A HREF="#W11L18_carry_eqn">W11L18_carry_eqn</A>;

<P> --W11L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
<P> --operation mode is arithmetic

<P><A NAME="W11L19">W11L19</A> = CARRY(<A HREF="#S8L19">S8L19</A> & !<A HREF="#S7L16">S7L16</A> & !<A HREF="#W11L21">W11L21</A> # !<A HREF="#S8L19">S8L19</A> & (!<A HREF="#W11L21">W11L21</A> # !<A HREF="#S7L16">S7L16</A>));


<P> --W20L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
<P> --operation mode is arithmetic

<P><A NAME="W20L20_carry_eqn">W20L20_carry_eqn</A> = <A HREF="#W20L23">W20L23</A>;
<P><A NAME="W20L20">W20L20</A> = <A HREF="#W14L12">W14L12</A> $ <A HREF="#W11L20">W11L20</A> $ <A HREF="#W20L20_carry_eqn">W20L20_carry_eqn</A>;

<P> --W20L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
<P> --operation mode is arithmetic

<P><A NAME="W20L21">W20L21</A> = CARRY(<A HREF="#W14L12">W14L12</A> & !<A HREF="#W11L20">W11L20</A> & !<A HREF="#W20L23">W20L23</A> # !<A HREF="#W14L12">W14L12</A> & (!<A HREF="#W20L23">W20L23</A> # !<A HREF="#W11L20">W11L20</A>));


<P> --S6L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1894
<P> --operation mode is normal

<P><A NAME="S6L20">S6L20</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1895
<P> --operation mode is normal

<P><A NAME="S6L21">S6L21</A> = <A HREF="#S6L20">S6L20</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2032
<P> --operation mode is normal

<P><A NAME="S5L17">S5L17</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2033
<P> --operation mode is normal

<P><A NAME="S5L18">S5L18</A> = <A HREF="#S5L17">S5L17</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
<P> --operation mode is arithmetic

<P><A NAME="W8L18_carry_eqn">W8L18_carry_eqn</A> = <A HREF="#W8L21">W8L21</A>;
<P><A NAME="W8L18">W8L18</A> = <A HREF="#S6L19">S6L19</A> $ <A HREF="#S5L16">S5L16</A> $ !<A HREF="#W8L18_carry_eqn">W8L18_carry_eqn</A>;

<P> --W8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
<P> --operation mode is arithmetic

<P><A NAME="W8L19">W8L19</A> = CARRY(<A HREF="#S6L19">S6L19</A> & !<A HREF="#S5L16">S5L16</A> & !<A HREF="#W8L21">W8L21</A> # !<A HREF="#S6L19">S6L19</A> & (!<A HREF="#W8L21">W8L21</A> # !<A HREF="#S5L16">S5L16</A>));


<P> --S4L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1871
<P> --operation mode is normal

<P><A NAME="S4L20">S4L20</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[11]">K1_q_a[11]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[11]">K1_q_a[11]</A>);


<P> --S4L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1872
<P> --operation mode is normal

<P><A NAME="S4L21">S4L21</A> = <A HREF="#S4L20">S4L20</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2009
<P> --operation mode is normal

<P><A NAME="S3L17">S3L17</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>);


<P> --S3L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2010
<P> --operation mode is normal

<P><A NAME="S3L18">S3L18</A> = <A HREF="#S3L17">S3L17</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
<P> --operation mode is arithmetic

<P><A NAME="W5L18_carry_eqn">W5L18_carry_eqn</A> = <A HREF="#W5L21">W5L21</A>;
<P><A NAME="W5L18">W5L18</A> = <A HREF="#S4L19">S4L19</A> $ <A HREF="#S3L16">S3L16</A> $ !<A HREF="#W5L18_carry_eqn">W5L18_carry_eqn</A>;

<P> --W5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
<P> --operation mode is arithmetic

<P><A NAME="W5L19">W5L19</A> = CARRY(<A HREF="#S4L19">S4L19</A> & !<A HREF="#S3L16">S3L16</A> & !<A HREF="#W5L21">W5L21</A> # !<A HREF="#S4L19">S4L19</A> & (!<A HREF="#W5L21">W5L21</A> # !<A HREF="#S3L16">S3L16</A>));


<P> --W17L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
<P> --operation mode is arithmetic

<P><A NAME="W17L20_carry_eqn">W17L20_carry_eqn</A> = <A HREF="#W17L23">W17L23</A>;
<P><A NAME="W17L20">W17L20</A> = <A HREF="#W8L12">W8L12</A> $ <A HREF="#W5L20">W5L20</A> $ <A HREF="#W17L20_carry_eqn">W17L20_carry_eqn</A>;

<P> --W17L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
<P> --operation mode is arithmetic

<P><A NAME="W17L21">W17L21</A> = CARRY(<A HREF="#W8L12">W8L12</A> & !<A HREF="#W5L20">W5L20</A> & !<A HREF="#W17L23">W17L23</A> # !<A HREF="#W8L12">W8L12</A> & (!<A HREF="#W17L23">W17L23</A> # !<A HREF="#W5L20">W5L20</A>));


<P> --W23L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
<P> --operation mode is arithmetic

<P><A NAME="W23L22_carry_eqn">W23L22_carry_eqn</A> = <A HREF="#W23L25">W23L25</A>;
<P><A NAME="W23L22">W23L22</A> = <A HREF="#W20L6">W20L6</A> $ <A HREF="#W17L22">W17L22</A> $ !<A HREF="#W23L22_carry_eqn">W23L22_carry_eqn</A>;

<P> --W23L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
<P> --operation mode is arithmetic

<P><A NAME="W23L23">W23L23</A> = CARRY(<A HREF="#W20L6">W20L6</A> & (<A HREF="#W17L22">W17L22</A> # !<A HREF="#W23L25">W23L25</A>) # !<A HREF="#W20L6">W20L6</A> & <A HREF="#W17L22">W17L22</A> & !<A HREF="#W23L25">W23L25</A>);


<P> --B1_ACCU[19] is FIR_core:inst|ACCU[19]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[19]_carry_eqn">B1_ACCU[19]_carry_eqn</A> = <A HREF="#B1L40">B1L40</A>;
<P><A NAME="B1_ACCU[19]_lut_out">B1_ACCU[19]_lut_out</A> = <A HREF="#B1_ACCU[19]">B1_ACCU[19]</A> $ <A HREF="#W23L24">W23L24</A> $ <A HREF="#B1_ACCU[19]_carry_eqn">B1_ACCU[19]_carry_eqn</A>;
<P><A NAME="B1_ACCU[19]">B1_ACCU[19]</A> = DFFEAS(<A HREF="#B1_ACCU[19]_lut_out">B1_ACCU[19]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L42 is FIR_core:inst|ACCU[19]~580
<P> --operation mode is arithmetic

<P><A NAME="B1L42">B1L42</A> = CARRY(<A HREF="#B1_ACCU[19]">B1_ACCU[19]</A> & !<A HREF="#W23L24">W23L24</A> & !<A HREF="#B1L40">B1L40</A> # !<A HREF="#B1_ACCU[19]">B1_ACCU[19]</A> & (!<A HREF="#B1L40">B1L40</A> # !<A HREF="#W23L24">W23L24</A>));


<P> --B1_SAMPLE_OUT[2] is FIR_core:inst|SAMPLE_OUT[2]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[2]_lut_out">B1_SAMPLE_OUT[2]_lut_out</A> = <A HREF="#B1_ACCU[18]">B1_ACCU[18]</A>;
<P><A NAME="B1_SAMPLE_OUT[2]">B1_SAMPLE_OUT[2]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[2]_lut_out">B1_SAMPLE_OUT[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[1] is PCM3006:inst6|R_IN[1]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[1]_lut_out">C1_R_IN[1]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[1]">B1_SAMPLE_OUT[1]</A>;
<P><A NAME="C1_R_IN[1]">C1_R_IN[1]</A> = DFFEAS(<A HREF="#C1_R_IN[1]_lut_out">C1_R_IN[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[16]_lut_out">C1_SHIFTOUT[16]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_R_IN[0]">C1_R_IN[0]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A>);
<P><A NAME="C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[16]_lut_out">C1_SHIFTOUT[16]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[6] is PCM3006:inst6|SHIFTIN[6]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[6]_lut_out">C1_SHIFTIN[6]_lut_out</A> = <A HREF="#C1_SHIFTIN[5]">C1_SHIFTIN[5]</A>;
<P><A NAME="C1_SHIFTIN[6]">C1_SHIFTIN[6]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[6]_lut_out">C1_SHIFTIN[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2034
<P> --operation mode is normal

<P><A NAME="S9L15">S9L15</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2035
<P> --operation mode is normal

<P><A NAME="S9L16">S9L16</A> = <A HREF="#S9L15">S9L15</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[9]~5
<P> --operation mode is normal

<P><A NAME="S1L10">S1L10</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
<P> --operation mode is arithmetic

<P><A NAME="W14L20_carry_eqn">W14L20_carry_eqn</A> = <A HREF="#W14L23">W14L23</A>;
<P><A NAME="W14L20">W14L20</A> = <A HREF="#S9L14">S9L14</A> $ <A HREF="#S1L9">S1L9</A> $ !<A HREF="#W14L20_carry_eqn">W14L20_carry_eqn</A>;

<P> --W14L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
<P> --operation mode is arithmetic

<P><A NAME="W14L21">W14L21</A> = CARRY(<A HREF="#S9L14">S9L14</A> & (!<A HREF="#W14L23">W14L23</A> # !<A HREF="#S1L9">S1L9</A>) # !<A HREF="#S9L14">S9L14</A> & !<A HREF="#S1L9">S1L9</A> & !<A HREF="#W14L23">W14L23</A>);


<P> --S8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1896
<P> --operation mode is normal

<P><A NAME="S8L18">S8L18</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1897
<P> --operation mode is normal

<P><A NAME="S8L19">S8L19</A> = <A HREF="#S8L18">S8L18</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2034
<P> --operation mode is normal

<P><A NAME="S7L15">S7L15</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2035
<P> --operation mode is normal

<P><A NAME="S7L16">S7L16</A> = <A HREF="#S7L15">S7L15</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
<P> --operation mode is arithmetic

<P><A NAME="W11L20_carry_eqn">W11L20_carry_eqn</A> = <A HREF="#W11L23">W11L23</A>;
<P><A NAME="W11L20">W11L20</A> = <A HREF="#S8L17">S8L17</A> $ <A HREF="#S7L14">S7L14</A> $ <A HREF="#W11L20_carry_eqn">W11L20_carry_eqn</A>;

<P> --W11L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
<P> --operation mode is arithmetic

<P><A NAME="W11L21">W11L21</A> = CARRY(<A HREF="#S8L17">S8L17</A> & (<A HREF="#S7L14">S7L14</A> # !<A HREF="#W11L23">W11L23</A>) # !<A HREF="#S8L17">S8L17</A> & <A HREF="#S7L14">S7L14</A> & !<A HREF="#W11L23">W11L23</A>);


<P> --W20L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
<P> --operation mode is arithmetic

<P><A NAME="W20L22_carry_eqn">W20L22_carry_eqn</A> = <A HREF="#W20L25">W20L25</A>;
<P><A NAME="W20L22">W20L22</A> = <A HREF="#W14L14">W14L14</A> $ <A HREF="#W11L22">W11L22</A> $ !<A HREF="#W20L22_carry_eqn">W20L22_carry_eqn</A>;

<P> --W20L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
<P> --operation mode is arithmetic

<P><A NAME="W20L23">W20L23</A> = CARRY(<A HREF="#W14L14">W14L14</A> & (<A HREF="#W11L22">W11L22</A> # !<A HREF="#W20L25">W20L25</A>) # !<A HREF="#W14L14">W14L14</A> & <A HREF="#W11L22">W11L22</A> & !<A HREF="#W20L25">W20L25</A>);


<P> --S6L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1896
<P> --operation mode is normal

<P><A NAME="S6L18">S6L18</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1897
<P> --operation mode is normal

<P><A NAME="S6L19">S6L19</A> = <A HREF="#S6L18">S6L18</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2034
<P> --operation mode is normal

<P><A NAME="S5L15">S5L15</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2035
<P> --operation mode is normal

<P><A NAME="S5L16">S5L16</A> = <A HREF="#S5L15">S5L15</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
<P> --operation mode is arithmetic

<P><A NAME="W8L20_carry_eqn">W8L20_carry_eqn</A> = <A HREF="#W8L23">W8L23</A>;
<P><A NAME="W8L20">W8L20</A> = <A HREF="#S6L17">S6L17</A> $ <A HREF="#S5L14">S5L14</A> $ <A HREF="#W8L20_carry_eqn">W8L20_carry_eqn</A>;

<P> --W8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
<P> --operation mode is arithmetic

<P><A NAME="W8L21">W8L21</A> = CARRY(<A HREF="#S6L17">S6L17</A> & (<A HREF="#S5L14">S5L14</A> # !<A HREF="#W8L23">W8L23</A>) # !<A HREF="#S6L17">S6L17</A> & <A HREF="#S5L14">S5L14</A> & !<A HREF="#W8L23">W8L23</A>);


<P> --S4L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1873
<P> --operation mode is normal

<P><A NAME="S4L18">S4L18</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[10]">K1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[10]">K1_q_a[10]</A>);


<P> --S4L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1874
<P> --operation mode is normal

<P><A NAME="S4L19">S4L19</A> = <A HREF="#S4L18">S4L18</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2011
<P> --operation mode is normal

<P><A NAME="S3L15">S3L15</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>);


<P> --S3L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2012
<P> --operation mode is normal

<P><A NAME="S3L16">S3L16</A> = <A HREF="#S3L15">S3L15</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
<P> --operation mode is arithmetic

<P><A NAME="W5L20_carry_eqn">W5L20_carry_eqn</A> = <A HREF="#W5L23">W5L23</A>;
<P><A NAME="W5L20">W5L20</A> = <A HREF="#S4L17">S4L17</A> $ <A HREF="#S3L14">S3L14</A> $ <A HREF="#W5L20_carry_eqn">W5L20_carry_eqn</A>;

<P> --W5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
<P> --operation mode is arithmetic

<P><A NAME="W5L21">W5L21</A> = CARRY(<A HREF="#S4L17">S4L17</A> & (<A HREF="#S3L14">S3L14</A> # !<A HREF="#W5L23">W5L23</A>) # !<A HREF="#S4L17">S4L17</A> & <A HREF="#S3L14">S3L14</A> & !<A HREF="#W5L23">W5L23</A>);


<P> --W17L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
<P> --operation mode is arithmetic

<P><A NAME="W17L22_carry_eqn">W17L22_carry_eqn</A> = <A HREF="#W17L25">W17L25</A>;
<P><A NAME="W17L22">W17L22</A> = <A HREF="#W8L14">W8L14</A> $ <A HREF="#W5L22">W5L22</A> $ !<A HREF="#W17L22_carry_eqn">W17L22_carry_eqn</A>;

<P> --W17L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
<P> --operation mode is arithmetic

<P><A NAME="W17L23">W17L23</A> = CARRY(<A HREF="#W8L14">W8L14</A> & (<A HREF="#W5L22">W5L22</A> # !<A HREF="#W17L25">W17L25</A>) # !<A HREF="#W8L14">W8L14</A> & <A HREF="#W5L22">W5L22</A> & !<A HREF="#W17L25">W17L25</A>);


<P> --W23L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
<P> --operation mode is arithmetic

<P><A NAME="W23L24_carry_eqn">W23L24_carry_eqn</A> = <A HREF="#W23L27">W23L27</A>;
<P><A NAME="W23L24">W23L24</A> = <A HREF="#W20L8">W20L8</A> $ <A HREF="#W17L24">W17L24</A> $ <A HREF="#W23L24_carry_eqn">W23L24_carry_eqn</A>;

<P> --W23L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
<P> --operation mode is arithmetic

<P><A NAME="W23L25">W23L25</A> = CARRY(<A HREF="#W20L8">W20L8</A> & !<A HREF="#W17L24">W17L24</A> & !<A HREF="#W23L27">W23L27</A> # !<A HREF="#W20L8">W20L8</A> & (!<A HREF="#W23L27">W23L27</A> # !<A HREF="#W17L24">W17L24</A>));


<P> --B1_ACCU[18] is FIR_core:inst|ACCU[18]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[18]_carry_eqn">B1_ACCU[18]_carry_eqn</A> = <A HREF="#B1L38">B1L38</A>;
<P><A NAME="B1_ACCU[18]_lut_out">B1_ACCU[18]_lut_out</A> = <A HREF="#B1_ACCU[18]">B1_ACCU[18]</A> $ <A HREF="#W23L26">W23L26</A> $ !<A HREF="#B1_ACCU[18]_carry_eqn">B1_ACCU[18]_carry_eqn</A>;
<P><A NAME="B1_ACCU[18]">B1_ACCU[18]</A> = DFFEAS(<A HREF="#B1_ACCU[18]_lut_out">B1_ACCU[18]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L40 is FIR_core:inst|ACCU[18]~584
<P> --operation mode is arithmetic

<P><A NAME="B1L40">B1L40</A> = CARRY(<A HREF="#B1_ACCU[18]">B1_ACCU[18]</A> & (<A HREF="#W23L26">W23L26</A> # !<A HREF="#B1L38">B1L38</A>) # !<A HREF="#B1_ACCU[18]">B1_ACCU[18]</A> & <A HREF="#W23L26">W23L26</A> & !<A HREF="#B1L38">B1L38</A>);


<P> --B1_SAMPLE_OUT[1] is FIR_core:inst|SAMPLE_OUT[1]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[1]_lut_out">B1_SAMPLE_OUT[1]_lut_out</A> = <A HREF="#B1_ACCU[17]">B1_ACCU[17]</A>;
<P><A NAME="B1_SAMPLE_OUT[1]">B1_SAMPLE_OUT[1]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[1]_lut_out">B1_SAMPLE_OUT[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_R_IN[0] is PCM3006:inst6|R_IN[0]
<P> --operation mode is normal

<P><A NAME="C1_R_IN[0]_lut_out">C1_R_IN[0]_lut_out</A> = <A HREF="#B1_SAMPLE_OUT[0]">B1_SAMPLE_OUT[0]</A>;
<P><A NAME="C1_R_IN[0]">C1_R_IN[0]</A> = DFFEAS(<A HREF="#C1_R_IN[0]_lut_out">C1_R_IN[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[15]_lut_out">C1_SHIFTOUT[15]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[15]">C1_L_IN[15]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A>);
<P><A NAME="C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[15]_lut_out">C1_SHIFTOUT[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[5] is PCM3006:inst6|SHIFTIN[5]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[5]_lut_out">C1_SHIFTIN[5]_lut_out</A> = <A HREF="#C1_SHIFTIN[4]">C1_SHIFTIN[4]</A>;
<P><A NAME="C1_SHIFTIN[5]">C1_SHIFTIN[5]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[5]_lut_out">C1_SHIFTIN[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2036
<P> --operation mode is normal

<P><A NAME="S9L13">S9L13</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2037
<P> --operation mode is normal

<P><A NAME="S9L14">S9L14</A> = <A HREF="#S9L13">S9L13</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~6
<P> --operation mode is normal

<P><A NAME="S1L9">S1L9</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
<P> --operation mode is arithmetic

<P><A NAME="W14L22_carry_eqn">W14L22_carry_eqn</A> = <A HREF="#W14L25">W14L25</A>;
<P><A NAME="W14L22">W14L22</A> = <A HREF="#S9L12">S9L12</A> $ <A HREF="#S1L8">S1L8</A> $ <A HREF="#W14L22_carry_eqn">W14L22_carry_eqn</A>;

<P> --W14L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
<P> --operation mode is arithmetic

<P><A NAME="W14L23">W14L23</A> = CARRY(<A HREF="#S9L12">S9L12</A> & <A HREF="#S1L8">S1L8</A> & !<A HREF="#W14L25">W14L25</A> # !<A HREF="#S9L12">S9L12</A> & (<A HREF="#S1L8">S1L8</A> # !<A HREF="#W14L25">W14L25</A>));


<P> --S8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1898
<P> --operation mode is normal

<P><A NAME="S8L16">S8L16</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1899
<P> --operation mode is normal

<P><A NAME="S8L17">S8L17</A> = <A HREF="#S8L16">S8L16</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2036
<P> --operation mode is normal

<P><A NAME="S7L13">S7L13</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2037
<P> --operation mode is normal

<P><A NAME="S7L14">S7L14</A> = <A HREF="#S7L13">S7L13</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
<P> --operation mode is arithmetic

<P><A NAME="W11L22_carry_eqn">W11L22_carry_eqn</A> = <A HREF="#W11L25">W11L25</A>;
<P><A NAME="W11L22">W11L22</A> = <A HREF="#S8L15">S8L15</A> $ <A HREF="#S7L12">S7L12</A> $ !<A HREF="#W11L22_carry_eqn">W11L22_carry_eqn</A>;

<P> --W11L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
<P> --operation mode is arithmetic

<P><A NAME="W11L23">W11L23</A> = CARRY(<A HREF="#S8L15">S8L15</A> & !<A HREF="#S7L12">S7L12</A> & !<A HREF="#W11L25">W11L25</A> # !<A HREF="#S8L15">S8L15</A> & (!<A HREF="#W11L25">W11L25</A> # !<A HREF="#S7L12">S7L12</A>));


<P> --W20L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
<P> --operation mode is arithmetic

<P><A NAME="W20L24_carry_eqn">W20L24_carry_eqn</A> = <A HREF="#W20L27">W20L27</A>;
<P><A NAME="W20L24">W20L24</A> = <A HREF="#W14L16">W14L16</A> $ <A HREF="#W11L24">W11L24</A> $ <A HREF="#W20L24_carry_eqn">W20L24_carry_eqn</A>;

<P> --W20L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
<P> --operation mode is arithmetic

<P><A NAME="W20L25">W20L25</A> = CARRY(<A HREF="#W14L16">W14L16</A> & !<A HREF="#W11L24">W11L24</A> & !<A HREF="#W20L27">W20L27</A> # !<A HREF="#W14L16">W14L16</A> & (!<A HREF="#W20L27">W20L27</A> # !<A HREF="#W11L24">W11L24</A>));


<P> --S6L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1898
<P> --operation mode is normal

<P><A NAME="S6L16">S6L16</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1899
<P> --operation mode is normal

<P><A NAME="S6L17">S6L17</A> = <A HREF="#S6L16">S6L16</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2036
<P> --operation mode is normal

<P><A NAME="S5L13">S5L13</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2037
<P> --operation mode is normal

<P><A NAME="S5L14">S5L14</A> = <A HREF="#S5L13">S5L13</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
<P> --operation mode is arithmetic

<P><A NAME="W8L22_carry_eqn">W8L22_carry_eqn</A> = <A HREF="#W8L25">W8L25</A>;
<P><A NAME="W8L22">W8L22</A> = <A HREF="#S6L15">S6L15</A> $ <A HREF="#S5L12">S5L12</A> $ !<A HREF="#W8L22_carry_eqn">W8L22_carry_eqn</A>;

<P> --W8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
<P> --operation mode is arithmetic

<P><A NAME="W8L23">W8L23</A> = CARRY(<A HREF="#S6L15">S6L15</A> & !<A HREF="#S5L12">S5L12</A> & !<A HREF="#W8L25">W8L25</A> # !<A HREF="#S6L15">S6L15</A> & (!<A HREF="#W8L25">W8L25</A> # !<A HREF="#S5L12">S5L12</A>));


<P> --S4L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1875
<P> --operation mode is normal

<P><A NAME="S4L16">S4L16</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[9]">K1_q_a[9]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[9]">K1_q_a[9]</A>);


<P> --S4L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1876
<P> --operation mode is normal

<P><A NAME="S4L17">S4L17</A> = <A HREF="#S4L16">S4L16</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2013
<P> --operation mode is normal

<P><A NAME="S3L13">S3L13</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>);


<P> --S3L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2014
<P> --operation mode is normal

<P><A NAME="S3L14">S3L14</A> = <A HREF="#S3L13">S3L13</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
<P> --operation mode is arithmetic

<P><A NAME="W5L22_carry_eqn">W5L22_carry_eqn</A> = <A HREF="#W5L25">W5L25</A>;
<P><A NAME="W5L22">W5L22</A> = <A HREF="#S4L15">S4L15</A> $ <A HREF="#S3L12">S3L12</A> $ !<A HREF="#W5L22_carry_eqn">W5L22_carry_eqn</A>;

<P> --W5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
<P> --operation mode is arithmetic

<P><A NAME="W5L23">W5L23</A> = CARRY(<A HREF="#S4L15">S4L15</A> & !<A HREF="#S3L12">S3L12</A> & !<A HREF="#W5L25">W5L25</A> # !<A HREF="#S4L15">S4L15</A> & (!<A HREF="#W5L25">W5L25</A> # !<A HREF="#S3L12">S3L12</A>));


<P> --W17L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
<P> --operation mode is arithmetic

<P><A NAME="W17L24_carry_eqn">W17L24_carry_eqn</A> = <A HREF="#W17L27">W17L27</A>;
<P><A NAME="W17L24">W17L24</A> = <A HREF="#W8L16">W8L16</A> $ <A HREF="#W5L24">W5L24</A> $ <A HREF="#W17L24_carry_eqn">W17L24_carry_eqn</A>;

<P> --W17L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
<P> --operation mode is arithmetic

<P><A NAME="W17L25">W17L25</A> = CARRY(<A HREF="#W8L16">W8L16</A> & !<A HREF="#W5L24">W5L24</A> & !<A HREF="#W17L27">W17L27</A> # !<A HREF="#W8L16">W8L16</A> & (!<A HREF="#W17L27">W17L27</A> # !<A HREF="#W5L24">W5L24</A>));


<P> --W23L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
<P> --operation mode is arithmetic

<P><A NAME="W23L26_carry_eqn">W23L26_carry_eqn</A> = <A HREF="#W23L29">W23L29</A>;
<P><A NAME="W23L26">W23L26</A> = <A HREF="#W20L10">W20L10</A> $ <A HREF="#W17L26">W17L26</A> $ !<A HREF="#W23L26_carry_eqn">W23L26_carry_eqn</A>;

<P> --W23L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~275
<P> --operation mode is arithmetic

<P><A NAME="W23L27">W23L27</A> = CARRY(<A HREF="#W20L10">W20L10</A> & (<A HREF="#W17L26">W17L26</A> # !<A HREF="#W23L29">W23L29</A>) # !<A HREF="#W20L10">W20L10</A> & <A HREF="#W17L26">W17L26</A> & !<A HREF="#W23L29">W23L29</A>);


<P> --B1_ACCU[17] is FIR_core:inst|ACCU[17]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[17]_carry_eqn">B1_ACCU[17]_carry_eqn</A> = <A HREF="#B1L36">B1L36</A>;
<P><A NAME="B1_ACCU[17]_lut_out">B1_ACCU[17]_lut_out</A> = <A HREF="#B1_ACCU[17]">B1_ACCU[17]</A> $ <A HREF="#W23L28">W23L28</A> $ <A HREF="#B1_ACCU[17]_carry_eqn">B1_ACCU[17]_carry_eqn</A>;
<P><A NAME="B1_ACCU[17]">B1_ACCU[17]</A> = DFFEAS(<A HREF="#B1_ACCU[17]_lut_out">B1_ACCU[17]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L38 is FIR_core:inst|ACCU[17]~588
<P> --operation mode is arithmetic

<P><A NAME="B1L38">B1L38</A> = CARRY(<A HREF="#B1_ACCU[17]">B1_ACCU[17]</A> & !<A HREF="#W23L28">W23L28</A> & !<A HREF="#B1L36">B1L36</A> # !<A HREF="#B1_ACCU[17]">B1_ACCU[17]</A> & (!<A HREF="#B1L36">B1L36</A> # !<A HREF="#W23L28">W23L28</A>));


<P> --B1_SAMPLE_OUT[0] is FIR_core:inst|SAMPLE_OUT[0]
<P> --operation mode is normal

<P><A NAME="B1_SAMPLE_OUT[0]_lut_out">B1_SAMPLE_OUT[0]_lut_out</A> = <A HREF="#B1_ACCU[16]">B1_ACCU[16]</A>;
<P><A NAME="B1_SAMPLE_OUT[0]">B1_SAMPLE_OUT[0]</A> = DFFEAS(<A HREF="#B1_SAMPLE_OUT[0]_lut_out">B1_SAMPLE_OUT[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_LAST">B1_LAST</A>, , , , );


<P> --C1_L_IN[15] is PCM3006:inst6|L_IN[15]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[15]_lut_out">C1_L_IN[15]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[15]">C1_RIGHT_OUT[15]</A>;
<P><A NAME="C1_L_IN[15]">C1_L_IN[15]</A> = DFFEAS(<A HREF="#C1_L_IN[15]_lut_out">C1_L_IN[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[14]_lut_out">C1_SHIFTOUT[14]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[14]">C1_L_IN[14]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A>);
<P><A NAME="C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[14]_lut_out">C1_SHIFTOUT[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[4] is PCM3006:inst6|SHIFTIN[4]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[4]_lut_out">C1_SHIFTIN[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[3]">C1_SHIFTIN[3]</A>;
<P><A NAME="C1_SHIFTIN[4]">C1_SHIFTIN[4]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[4]_lut_out">C1_SHIFTIN[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2038
<P> --operation mode is normal

<P><A NAME="S9L11">S9L11</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2039
<P> --operation mode is normal

<P><A NAME="S9L12">S9L12</A> = <A HREF="#S9L11">S9L11</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~7
<P> --operation mode is normal

<P><A NAME="S1L8">S1L8</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
<P> --operation mode is arithmetic

<P><A NAME="W14L24_carry_eqn">W14L24_carry_eqn</A> = <A HREF="#W14L27">W14L27</A>;
<P><A NAME="W14L24">W14L24</A> = <A HREF="#S9L10">S9L10</A> $ <A HREF="#S1L7">S1L7</A> $ !<A HREF="#W14L24_carry_eqn">W14L24_carry_eqn</A>;

<P> --W14L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
<P> --operation mode is arithmetic

<P><A NAME="W14L25">W14L25</A> = CARRY(<A HREF="#S9L10">S9L10</A> & (!<A HREF="#W14L27">W14L27</A> # !<A HREF="#S1L7">S1L7</A>) # !<A HREF="#S9L10">S9L10</A> & !<A HREF="#S1L7">S1L7</A> & !<A HREF="#W14L27">W14L27</A>);


<P> --S8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1900
<P> --operation mode is normal

<P><A NAME="S8L14">S8L14</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1901
<P> --operation mode is normal

<P><A NAME="S8L15">S8L15</A> = <A HREF="#S8L14">S8L14</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2038
<P> --operation mode is normal

<P><A NAME="S7L11">S7L11</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2039
<P> --operation mode is normal

<P><A NAME="S7L12">S7L12</A> = <A HREF="#S7L11">S7L11</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
<P> --operation mode is arithmetic

<P><A NAME="W11L24_carry_eqn">W11L24_carry_eqn</A> = <A HREF="#W11L27">W11L27</A>;
<P><A NAME="W11L24">W11L24</A> = <A HREF="#S8L13">S8L13</A> $ <A HREF="#S7L10">S7L10</A> $ <A HREF="#W11L24_carry_eqn">W11L24_carry_eqn</A>;

<P> --W11L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
<P> --operation mode is arithmetic

<P><A NAME="W11L25">W11L25</A> = CARRY(<A HREF="#S8L13">S8L13</A> & (<A HREF="#S7L10">S7L10</A> # !<A HREF="#W11L27">W11L27</A>) # !<A HREF="#S8L13">S8L13</A> & <A HREF="#S7L10">S7L10</A> & !<A HREF="#W11L27">W11L27</A>);


<P> --W20L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
<P> --operation mode is arithmetic

<P><A NAME="W20L26_carry_eqn">W20L26_carry_eqn</A> = <A HREF="#W20L29">W20L29</A>;
<P><A NAME="W20L26">W20L26</A> = <A HREF="#W14L18">W14L18</A> $ <A HREF="#W11L26">W11L26</A> $ !<A HREF="#W20L26_carry_eqn">W20L26_carry_eqn</A>;

<P> --W20L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
<P> --operation mode is arithmetic

<P><A NAME="W20L27">W20L27</A> = CARRY(<A HREF="#W14L18">W14L18</A> & (<A HREF="#W11L26">W11L26</A> # !<A HREF="#W20L29">W20L29</A>) # !<A HREF="#W14L18">W14L18</A> & <A HREF="#W11L26">W11L26</A> & !<A HREF="#W20L29">W20L29</A>);


<P> --S6L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1900
<P> --operation mode is normal

<P><A NAME="S6L14">S6L14</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1901
<P> --operation mode is normal

<P><A NAME="S6L15">S6L15</A> = <A HREF="#S6L14">S6L14</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2038
<P> --operation mode is normal

<P><A NAME="S5L11">S5L11</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2039
<P> --operation mode is normal

<P><A NAME="S5L12">S5L12</A> = <A HREF="#S5L11">S5L11</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
<P> --operation mode is arithmetic

<P><A NAME="W8L24_carry_eqn">W8L24_carry_eqn</A> = <A HREF="#W8L27">W8L27</A>;
<P><A NAME="W8L24">W8L24</A> = <A HREF="#S6L13">S6L13</A> $ <A HREF="#S5L10">S5L10</A> $ <A HREF="#W8L24_carry_eqn">W8L24_carry_eqn</A>;

<P> --W8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
<P> --operation mode is arithmetic

<P><A NAME="W8L25">W8L25</A> = CARRY(<A HREF="#S6L13">S6L13</A> & (<A HREF="#S5L10">S5L10</A> # !<A HREF="#W8L27">W8L27</A>) # !<A HREF="#S6L13">S6L13</A> & <A HREF="#S5L10">S5L10</A> & !<A HREF="#W8L27">W8L27</A>);


<P> --S4L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1877
<P> --operation mode is normal

<P><A NAME="S4L14">S4L14</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[8]">K1_q_a[8]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[8]">K1_q_a[8]</A>);


<P> --S4L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1878
<P> --operation mode is normal

<P><A NAME="S4L15">S4L15</A> = <A HREF="#S4L14">S4L14</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2015
<P> --operation mode is normal

<P><A NAME="S3L11">S3L11</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>);


<P> --S3L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2016
<P> --operation mode is normal

<P><A NAME="S3L12">S3L12</A> = <A HREF="#S3L11">S3L11</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
<P> --operation mode is arithmetic

<P><A NAME="W5L24_carry_eqn">W5L24_carry_eqn</A> = <A HREF="#W5L27">W5L27</A>;
<P><A NAME="W5L24">W5L24</A> = <A HREF="#S4L13">S4L13</A> $ <A HREF="#S3L10">S3L10</A> $ <A HREF="#W5L24_carry_eqn">W5L24_carry_eqn</A>;

<P> --W5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
<P> --operation mode is arithmetic

<P><A NAME="W5L25">W5L25</A> = CARRY(<A HREF="#S4L13">S4L13</A> & (<A HREF="#S3L10">S3L10</A> # !<A HREF="#W5L27">W5L27</A>) # !<A HREF="#S4L13">S4L13</A> & <A HREF="#S3L10">S3L10</A> & !<A HREF="#W5L27">W5L27</A>);


<P> --W17L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
<P> --operation mode is arithmetic

<P><A NAME="W17L26_carry_eqn">W17L26_carry_eqn</A> = <A HREF="#W17L29">W17L29</A>;
<P><A NAME="W17L26">W17L26</A> = <A HREF="#W8L18">W8L18</A> $ <A HREF="#W5L26">W5L26</A> $ !<A HREF="#W17L26_carry_eqn">W17L26_carry_eqn</A>;

<P> --W17L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
<P> --operation mode is arithmetic

<P><A NAME="W17L27">W17L27</A> = CARRY(<A HREF="#W8L18">W8L18</A> & (<A HREF="#W5L26">W5L26</A> # !<A HREF="#W17L29">W17L29</A>) # !<A HREF="#W8L18">W8L18</A> & <A HREF="#W5L26">W5L26</A> & !<A HREF="#W17L29">W17L29</A>);


<P> --W23L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
<P> --operation mode is arithmetic

<P><A NAME="W23L28_carry_eqn">W23L28_carry_eqn</A> = <A HREF="#W23L31">W23L31</A>;
<P><A NAME="W23L28">W23L28</A> = <A HREF="#W20L12">W20L12</A> $ <A HREF="#W17L28">W17L28</A> $ <A HREF="#W23L28_carry_eqn">W23L28_carry_eqn</A>;

<P> --W23L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280
<P> --operation mode is arithmetic

<P><A NAME="W23L29">W23L29</A> = CARRY(<A HREF="#W20L12">W20L12</A> & !<A HREF="#W17L28">W17L28</A> & !<A HREF="#W23L31">W23L31</A> # !<A HREF="#W20L12">W20L12</A> & (!<A HREF="#W23L31">W23L31</A> # !<A HREF="#W17L28">W17L28</A>));


<P> --B1_ACCU[16] is FIR_core:inst|ACCU[16]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[16]_carry_eqn">B1_ACCU[16]_carry_eqn</A> = <A HREF="#B1L33">B1L33</A>;
<P><A NAME="B1_ACCU[16]_lut_out">B1_ACCU[16]_lut_out</A> = <A HREF="#B1_ACCU[16]">B1_ACCU[16]</A> $ <A HREF="#W23L30">W23L30</A> $ !<A HREF="#B1_ACCU[16]_carry_eqn">B1_ACCU[16]_carry_eqn</A>;
<P><A NAME="B1_ACCU[16]">B1_ACCU[16]</A> = DFFEAS(<A HREF="#B1_ACCU[16]_lut_out">B1_ACCU[16]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L36 is FIR_core:inst|ACCU[16]~592
<P> --operation mode is arithmetic

<P><A NAME="B1L36">B1L36</A> = CARRY(<A HREF="#B1_ACCU[16]">B1_ACCU[16]</A> & (<A HREF="#W23L30">W23L30</A> # !<A HREF="#B1L33">B1L33</A>) # !<A HREF="#B1_ACCU[16]">B1_ACCU[16]</A> & <A HREF="#W23L30">W23L30</A> & !<A HREF="#B1L33">B1L33</A>);


<P> --C1_RIGHT_OUT[15] is PCM3006:inst6|RIGHT_OUT[15]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[15]_lut_out">C1_RIGHT_OUT[15]_lut_out</A> = <A HREF="#C1_SHIFTIN[15]">C1_SHIFTIN[15]</A>;
<P><A NAME="C1_RIGHT_OUT[15]">C1_RIGHT_OUT[15]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[15]_lut_out">C1_RIGHT_OUT[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[14] is PCM3006:inst6|L_IN[14]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[14]_lut_out">C1_L_IN[14]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[14]">C1_RIGHT_OUT[14]</A>;
<P><A NAME="C1_L_IN[14]">C1_L_IN[14]</A> = DFFEAS(<A HREF="#C1_L_IN[14]_lut_out">C1_L_IN[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[13]_lut_out">C1_SHIFTOUT[13]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[13]">C1_L_IN[13]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A>);
<P><A NAME="C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[13]_lut_out">C1_SHIFTOUT[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[3] is PCM3006:inst6|SHIFTIN[3]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[3]_lut_out">C1_SHIFTIN[3]_lut_out</A> = <A HREF="#C1_SHIFTIN[2]">C1_SHIFTIN[2]</A>;
<P><A NAME="C1_SHIFTIN[3]">C1_SHIFTIN[3]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[3]_lut_out">C1_SHIFTIN[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2040
<P> --operation mode is normal

<P><A NAME="S9L9">S9L9</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2041
<P> --operation mode is normal

<P><A NAME="S9L10">S9L10</A> = <A HREF="#S9L9">S9L9</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~8
<P> --operation mode is normal

<P><A NAME="S1L7">S1L7</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
<P> --operation mode is arithmetic

<P><A NAME="W14L26_carry_eqn">W14L26_carry_eqn</A> = <A HREF="#W14L29">W14L29</A>;
<P><A NAME="W14L26">W14L26</A> = <A HREF="#S9L8">S9L8</A> $ <A HREF="#S1L6">S1L6</A> $ <A HREF="#W14L26_carry_eqn">W14L26_carry_eqn</A>;

<P> --W14L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
<P> --operation mode is arithmetic

<P><A NAME="W14L27">W14L27</A> = CARRY(<A HREF="#S9L8">S9L8</A> & <A HREF="#S1L6">S1L6</A> & !<A HREF="#W14L29">W14L29</A> # !<A HREF="#S9L8">S9L8</A> & (<A HREF="#S1L6">S1L6</A> # !<A HREF="#W14L29">W14L29</A>));


<P> --S8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1902
<P> --operation mode is normal

<P><A NAME="S8L12">S8L12</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1903
<P> --operation mode is normal

<P><A NAME="S8L13">S8L13</A> = <A HREF="#S8L12">S8L12</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2040
<P> --operation mode is normal

<P><A NAME="S7L9">S7L9</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2041
<P> --operation mode is normal

<P><A NAME="S7L10">S7L10</A> = <A HREF="#S7L9">S7L9</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
<P> --operation mode is arithmetic

<P><A NAME="W11L26_carry_eqn">W11L26_carry_eqn</A> = <A HREF="#W11L29">W11L29</A>;
<P><A NAME="W11L26">W11L26</A> = <A HREF="#S8L11">S8L11</A> $ <A HREF="#S7L8">S7L8</A> $ !<A HREF="#W11L26_carry_eqn">W11L26_carry_eqn</A>;

<P> --W11L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
<P> --operation mode is arithmetic

<P><A NAME="W11L27">W11L27</A> = CARRY(<A HREF="#S8L11">S8L11</A> & !<A HREF="#S7L8">S7L8</A> & !<A HREF="#W11L29">W11L29</A> # !<A HREF="#S8L11">S8L11</A> & (!<A HREF="#W11L29">W11L29</A> # !<A HREF="#S7L8">S7L8</A>));


<P> --W20L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
<P> --operation mode is arithmetic

<P><A NAME="W20L28_carry_eqn">W20L28_carry_eqn</A> = <A HREF="#W20L31">W20L31</A>;
<P><A NAME="W20L28">W20L28</A> = <A HREF="#W14L20">W14L20</A> $ <A HREF="#W11L28">W11L28</A> $ <A HREF="#W20L28_carry_eqn">W20L28_carry_eqn</A>;

<P> --W20L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
<P> --operation mode is arithmetic

<P><A NAME="W20L29">W20L29</A> = CARRY(<A HREF="#W14L20">W14L20</A> & !<A HREF="#W11L28">W11L28</A> & !<A HREF="#W20L31">W20L31</A> # !<A HREF="#W14L20">W14L20</A> & (!<A HREF="#W20L31">W20L31</A> # !<A HREF="#W11L28">W11L28</A>));


<P> --S6L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1902
<P> --operation mode is normal

<P><A NAME="S6L12">S6L12</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1903
<P> --operation mode is normal

<P><A NAME="S6L13">S6L13</A> = <A HREF="#S6L12">S6L12</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2040
<P> --operation mode is normal

<P><A NAME="S5L9">S5L9</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2041
<P> --operation mode is normal

<P><A NAME="S5L10">S5L10</A> = <A HREF="#S5L9">S5L9</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
<P> --operation mode is arithmetic

<P><A NAME="W8L26_carry_eqn">W8L26_carry_eqn</A> = <A HREF="#W8L29">W8L29</A>;
<P><A NAME="W8L26">W8L26</A> = <A HREF="#S6L11">S6L11</A> $ <A HREF="#S5L8">S5L8</A> $ !<A HREF="#W8L26_carry_eqn">W8L26_carry_eqn</A>;

<P> --W8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
<P> --operation mode is arithmetic

<P><A NAME="W8L27">W8L27</A> = CARRY(<A HREF="#S6L11">S6L11</A> & !<A HREF="#S5L8">S5L8</A> & !<A HREF="#W8L29">W8L29</A> # !<A HREF="#S6L11">S6L11</A> & (!<A HREF="#W8L29">W8L29</A> # !<A HREF="#S5L8">S5L8</A>));


<P> --S4L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1879
<P> --operation mode is normal

<P><A NAME="S4L12">S4L12</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[7]">K1_q_a[7]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[7]">K1_q_a[7]</A>);


<P> --S4L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1880
<P> --operation mode is normal

<P><A NAME="S4L13">S4L13</A> = <A HREF="#S4L12">S4L12</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2017
<P> --operation mode is normal

<P><A NAME="S3L9">S3L9</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>);


<P> --S3L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2018
<P> --operation mode is normal

<P><A NAME="S3L10">S3L10</A> = <A HREF="#S3L9">S3L9</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
<P> --operation mode is arithmetic

<P><A NAME="W5L26_carry_eqn">W5L26_carry_eqn</A> = <A HREF="#W5L29">W5L29</A>;
<P><A NAME="W5L26">W5L26</A> = <A HREF="#S4L11">S4L11</A> $ <A HREF="#S3L8">S3L8</A> $ !<A HREF="#W5L26_carry_eqn">W5L26_carry_eqn</A>;

<P> --W5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
<P> --operation mode is arithmetic

<P><A NAME="W5L27">W5L27</A> = CARRY(<A HREF="#S4L11">S4L11</A> & !<A HREF="#S3L8">S3L8</A> & !<A HREF="#W5L29">W5L29</A> # !<A HREF="#S4L11">S4L11</A> & (!<A HREF="#W5L29">W5L29</A> # !<A HREF="#S3L8">S3L8</A>));


<P> --W17L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
<P> --operation mode is arithmetic

<P><A NAME="W17L28_carry_eqn">W17L28_carry_eqn</A> = <A HREF="#W17L31">W17L31</A>;
<P><A NAME="W17L28">W17L28</A> = <A HREF="#W8L20">W8L20</A> $ <A HREF="#W5L28">W5L28</A> $ <A HREF="#W17L28_carry_eqn">W17L28_carry_eqn</A>;

<P> --W17L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
<P> --operation mode is arithmetic

<P><A NAME="W17L29">W17L29</A> = CARRY(<A HREF="#W8L20">W8L20</A> & !<A HREF="#W5L28">W5L28</A> & !<A HREF="#W17L31">W17L31</A> # !<A HREF="#W8L20">W8L20</A> & (!<A HREF="#W17L31">W17L31</A> # !<A HREF="#W5L28">W5L28</A>));


<P> --W23L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
<P> --operation mode is arithmetic

<P><A NAME="W23L30_carry_eqn">W23L30_carry_eqn</A> = <A HREF="#W23L33">W23L33</A>;
<P><A NAME="W23L30">W23L30</A> = <A HREF="#W20L14">W20L14</A> $ <A HREF="#W17L30">W17L30</A> $ !<A HREF="#W23L30_carry_eqn">W23L30_carry_eqn</A>;

<P> --W23L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285
<P> --operation mode is arithmetic

<P><A NAME="W23L31">W23L31</A> = CARRY(<A HREF="#W20L14">W20L14</A> & (<A HREF="#W17L30">W17L30</A> # !<A HREF="#W23L33">W23L33</A>) # !<A HREF="#W20L14">W20L14</A> & <A HREF="#W17L30">W17L30</A> & !<A HREF="#W23L33">W23L33</A>);


<P> --B1_ACCU[15] is FIR_core:inst|ACCU[15]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[15]_carry_eqn">B1_ACCU[15]_carry_eqn</A> = <A HREF="#B1L31">B1L31</A>;
<P><A NAME="B1_ACCU[15]_lut_out">B1_ACCU[15]_lut_out</A> = <A HREF="#B1_ACCU[15]">B1_ACCU[15]</A> $ <A HREF="#W23L32">W23L32</A> $ <A HREF="#B1_ACCU[15]_carry_eqn">B1_ACCU[15]_carry_eqn</A>;
<P><A NAME="B1_ACCU[15]">B1_ACCU[15]</A> = DFFEAS(<A HREF="#B1_ACCU[15]_lut_out">B1_ACCU[15]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L33 is FIR_core:inst|ACCU[15]~596
<P> --operation mode is arithmetic

<P><A NAME="B1L33">B1L33</A> = CARRY(<A HREF="#B1_ACCU[15]">B1_ACCU[15]</A> & !<A HREF="#W23L32">W23L32</A> & !<A HREF="#B1L31">B1L31</A> # !<A HREF="#B1_ACCU[15]">B1_ACCU[15]</A> & (!<A HREF="#B1L31">B1L31</A> # !<A HREF="#W23L32">W23L32</A>));


<P> --C1_RIGHT_OUT[14] is PCM3006:inst6|RIGHT_OUT[14]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[14]_lut_out">C1_RIGHT_OUT[14]_lut_out</A> = <A HREF="#C1_SHIFTIN[14]">C1_SHIFTIN[14]</A>;
<P><A NAME="C1_RIGHT_OUT[14]">C1_RIGHT_OUT[14]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[14]_lut_out">C1_RIGHT_OUT[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[13] is PCM3006:inst6|L_IN[13]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[13]_lut_out">C1_L_IN[13]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[13]">C1_RIGHT_OUT[13]</A>;
<P><A NAME="C1_L_IN[13]">C1_L_IN[13]</A> = DFFEAS(<A HREF="#C1_L_IN[13]_lut_out">C1_L_IN[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[12]_lut_out">C1_SHIFTOUT[12]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[12]">C1_L_IN[12]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A>);
<P><A NAME="C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[12]_lut_out">C1_SHIFTOUT[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[2] is PCM3006:inst6|SHIFTIN[2]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[2]_lut_out">C1_SHIFTIN[2]_lut_out</A> = <A HREF="#C1_SHIFTIN[1]">C1_SHIFTIN[1]</A>;
<P><A NAME="C1_SHIFTIN[2]">C1_SHIFTIN[2]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[2]_lut_out">C1_SHIFTIN[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2042
<P> --operation mode is normal

<P><A NAME="S9L7">S9L7</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2043
<P> --operation mode is normal

<P><A NAME="S9L8">S9L8</A> = <A HREF="#S9L7">S9L7</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~9
<P> --operation mode is normal

<P><A NAME="S1L6">S1L6</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
<P> --operation mode is arithmetic

<P><A NAME="W14L28_carry_eqn">W14L28_carry_eqn</A> = <A HREF="#W14L31">W14L31</A>;
<P><A NAME="W14L28">W14L28</A> = <A HREF="#S9L6">S9L6</A> $ <A HREF="#S1L5">S1L5</A> $ !<A HREF="#W14L28_carry_eqn">W14L28_carry_eqn</A>;

<P> --W14L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
<P> --operation mode is arithmetic

<P><A NAME="W14L29">W14L29</A> = CARRY(<A HREF="#S9L6">S9L6</A> & (!<A HREF="#W14L31">W14L31</A> # !<A HREF="#S1L5">S1L5</A>) # !<A HREF="#S9L6">S9L6</A> & !<A HREF="#S1L5">S1L5</A> & !<A HREF="#W14L31">W14L31</A>);


<P> --S8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1904
<P> --operation mode is normal

<P><A NAME="S8L10">S8L10</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1905
<P> --operation mode is normal

<P><A NAME="S8L11">S8L11</A> = <A HREF="#S8L10">S8L10</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2042
<P> --operation mode is normal

<P><A NAME="S7L7">S7L7</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>);


<P> --S7L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2043
<P> --operation mode is normal

<P><A NAME="S7L8">S7L8</A> = <A HREF="#S7L7">S7L7</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
<P> --operation mode is arithmetic

<P><A NAME="W11L28_carry_eqn">W11L28_carry_eqn</A> = <A HREF="#W11L31">W11L31</A>;
<P><A NAME="W11L28">W11L28</A> = <A HREF="#S8L9">S8L9</A> $ <A HREF="#S7L6">S7L6</A> $ <A HREF="#W11L28_carry_eqn">W11L28_carry_eqn</A>;

<P> --W11L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
<P> --operation mode is arithmetic

<P><A NAME="W11L29">W11L29</A> = CARRY(<A HREF="#S8L9">S8L9</A> & (<A HREF="#S7L6">S7L6</A> # !<A HREF="#W11L31">W11L31</A>) # !<A HREF="#S8L9">S8L9</A> & <A HREF="#S7L6">S7L6</A> & !<A HREF="#W11L31">W11L31</A>);


<P> --W20L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
<P> --operation mode is arithmetic

<P><A NAME="W20L30_carry_eqn">W20L30_carry_eqn</A> = <A HREF="#W20L33">W20L33</A>;
<P><A NAME="W20L30">W20L30</A> = <A HREF="#W14L22">W14L22</A> $ <A HREF="#W11L30">W11L30</A> $ !<A HREF="#W20L30_carry_eqn">W20L30_carry_eqn</A>;

<P> --W20L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
<P> --operation mode is arithmetic

<P><A NAME="W20L31">W20L31</A> = CARRY(<A HREF="#W14L22">W14L22</A> & (<A HREF="#W11L30">W11L30</A> # !<A HREF="#W20L33">W20L33</A>) # !<A HREF="#W14L22">W14L22</A> & <A HREF="#W11L30">W11L30</A> & !<A HREF="#W20L33">W20L33</A>);


<P> --S6L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1904
<P> --operation mode is normal

<P><A NAME="S6L10">S6L10</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1905
<P> --operation mode is normal

<P><A NAME="S6L11">S6L11</A> = <A HREF="#S6L10">S6L10</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2042
<P> --operation mode is normal

<P><A NAME="S5L7">S5L7</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>);


<P> --S5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2043
<P> --operation mode is normal

<P><A NAME="S5L8">S5L8</A> = <A HREF="#S5L7">S5L7</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
<P> --operation mode is arithmetic

<P><A NAME="W8L28_carry_eqn">W8L28_carry_eqn</A> = <A HREF="#W8L31">W8L31</A>;
<P><A NAME="W8L28">W8L28</A> = <A HREF="#S6L9">S6L9</A> $ <A HREF="#S5L6">S5L6</A> $ <A HREF="#W8L28_carry_eqn">W8L28_carry_eqn</A>;

<P> --W8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
<P> --operation mode is arithmetic

<P><A NAME="W8L29">W8L29</A> = CARRY(<A HREF="#S6L9">S6L9</A> & (<A HREF="#S5L6">S5L6</A> # !<A HREF="#W8L31">W8L31</A>) # !<A HREF="#S6L9">S6L9</A> & <A HREF="#S5L6">S5L6</A> & !<A HREF="#W8L31">W8L31</A>);


<P> --S4L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1881
<P> --operation mode is normal

<P><A NAME="S4L10">S4L10</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[6]">K1_q_a[6]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[6]">K1_q_a[6]</A>);


<P> --S4L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1882
<P> --operation mode is normal

<P><A NAME="S4L11">S4L11</A> = <A HREF="#S4L10">S4L10</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2019
<P> --operation mode is normal

<P><A NAME="S3L7">S3L7</A> = <A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>);


<P> --S3L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2020
<P> --operation mode is normal

<P><A NAME="S3L8">S3L8</A> = <A HREF="#S3L7">S3L7</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
<P> --operation mode is arithmetic

<P><A NAME="W5L28_carry_eqn">W5L28_carry_eqn</A> = <A HREF="#W5L31">W5L31</A>;
<P><A NAME="W5L28">W5L28</A> = <A HREF="#S4L9">S4L9</A> $ <A HREF="#S3L6">S3L6</A> $ <A HREF="#W5L28_carry_eqn">W5L28_carry_eqn</A>;

<P> --W5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
<P> --operation mode is arithmetic

<P><A NAME="W5L29">W5L29</A> = CARRY(<A HREF="#S4L9">S4L9</A> & (<A HREF="#S3L6">S3L6</A> # !<A HREF="#W5L31">W5L31</A>) # !<A HREF="#S4L9">S4L9</A> & <A HREF="#S3L6">S3L6</A> & !<A HREF="#W5L31">W5L31</A>);


<P> --W17L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
<P> --operation mode is arithmetic

<P><A NAME="W17L30_carry_eqn">W17L30_carry_eqn</A> = <A HREF="#W17L33">W17L33</A>;
<P><A NAME="W17L30">W17L30</A> = <A HREF="#W8L22">W8L22</A> $ <A HREF="#W5L30">W5L30</A> $ !<A HREF="#W17L30_carry_eqn">W17L30_carry_eqn</A>;

<P> --W17L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
<P> --operation mode is arithmetic

<P><A NAME="W17L31">W17L31</A> = CARRY(<A HREF="#W8L22">W8L22</A> & (<A HREF="#W5L30">W5L30</A> # !<A HREF="#W17L33">W17L33</A>) # !<A HREF="#W8L22">W8L22</A> & <A HREF="#W5L30">W5L30</A> & !<A HREF="#W17L33">W17L33</A>);


<P> --W23L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~288
<P> --operation mode is arithmetic

<P><A NAME="W23L32_carry_eqn">W23L32_carry_eqn</A> = <A HREF="#W23L35">W23L35</A>;
<P><A NAME="W23L32">W23L32</A> = <A HREF="#W20L16">W20L16</A> $ <A HREF="#W17L32">W17L32</A> $ <A HREF="#W23L32_carry_eqn">W23L32_carry_eqn</A>;

<P> --W23L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290
<P> --operation mode is arithmetic

<P><A NAME="W23L33">W23L33</A> = CARRY(<A HREF="#W20L16">W20L16</A> & !<A HREF="#W17L32">W17L32</A> & !<A HREF="#W23L35">W23L35</A> # !<A HREF="#W20L16">W20L16</A> & (!<A HREF="#W23L35">W23L35</A> # !<A HREF="#W17L32">W17L32</A>));


<P> --B1_ACCU[14] is FIR_core:inst|ACCU[14]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[14]_carry_eqn">B1_ACCU[14]_carry_eqn</A> = <A HREF="#B1L29">B1L29</A>;
<P><A NAME="B1_ACCU[14]_lut_out">B1_ACCU[14]_lut_out</A> = <A HREF="#B1_ACCU[14]">B1_ACCU[14]</A> $ <A HREF="#W23L34">W23L34</A> $ !<A HREF="#B1_ACCU[14]_carry_eqn">B1_ACCU[14]_carry_eqn</A>;
<P><A NAME="B1_ACCU[14]">B1_ACCU[14]</A> = DFFEAS(<A HREF="#B1_ACCU[14]_lut_out">B1_ACCU[14]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L31 is FIR_core:inst|ACCU[14]~600
<P> --operation mode is arithmetic

<P><A NAME="B1L31">B1L31</A> = CARRY(<A HREF="#B1_ACCU[14]">B1_ACCU[14]</A> & (<A HREF="#W23L34">W23L34</A> # !<A HREF="#B1L29">B1L29</A>) # !<A HREF="#B1_ACCU[14]">B1_ACCU[14]</A> & <A HREF="#W23L34">W23L34</A> & !<A HREF="#B1L29">B1L29</A>);


<P> --C1_RIGHT_OUT[13] is PCM3006:inst6|RIGHT_OUT[13]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[13]_lut_out">C1_RIGHT_OUT[13]_lut_out</A> = <A HREF="#C1_SHIFTIN[13]">C1_SHIFTIN[13]</A>;
<P><A NAME="C1_RIGHT_OUT[13]">C1_RIGHT_OUT[13]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[13]_lut_out">C1_RIGHT_OUT[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[12] is PCM3006:inst6|L_IN[12]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[12]_lut_out">C1_L_IN[12]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[12]">C1_RIGHT_OUT[12]</A>;
<P><A NAME="C1_L_IN[12]">C1_L_IN[12]</A> = DFFEAS(<A HREF="#C1_L_IN[12]_lut_out">C1_L_IN[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[11]_lut_out">C1_SHIFTOUT[11]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[11]">C1_L_IN[11]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A>);
<P><A NAME="C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[11]_lut_out">C1_SHIFTOUT[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[1] is PCM3006:inst6|SHIFTIN[1]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[1]_lut_out">C1_SHIFTIN[1]_lut_out</A> = <A HREF="#C1_SHIFTIN[0]">C1_SHIFTIN[0]</A>;
<P><A NAME="C1_SHIFTIN[1]">C1_SHIFTIN[1]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[1]_lut_out">C1_SHIFTIN[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2044
<P> --operation mode is normal

<P><A NAME="S9L5">S9L5</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#K1_q_a[3]">K1_q_a[3]</A> $ !<A HREF="#P1_q_a[3]">P1_q_a[3]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> $ !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2045
<P> --operation mode is normal

<P><A NAME="S9L6">S9L6</A> = <A HREF="#S9L5">S9L5</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~10
<P> --operation mode is normal

<P><A NAME="S1L5">S1L5</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
<P> --operation mode is arithmetic

<P><A NAME="W14L30_carry_eqn">W14L30_carry_eqn</A> = <A HREF="#W14L33">W14L33</A>;
<P><A NAME="W14L30">W14L30</A> = <A HREF="#S9L4">S9L4</A> $ <A HREF="#S1L4">S1L4</A> $ <A HREF="#W14L30_carry_eqn">W14L30_carry_eqn</A>;

<P> --W14L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
<P> --operation mode is arithmetic

<P><A NAME="W14L31">W14L31</A> = CARRY(<A HREF="#S9L4">S9L4</A> & <A HREF="#S1L4">S1L4</A> & !<A HREF="#W14L33">W14L33</A> # !<A HREF="#S9L4">S9L4</A> & (<A HREF="#S1L4">S1L4</A> # !<A HREF="#W14L33">W14L33</A>));


<P> --S8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1906
<P> --operation mode is normal

<P><A NAME="S8L8">S8L8</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1907
<P> --operation mode is normal

<P><A NAME="S8L9">S8L9</A> = <A HREF="#S8L8">S8L8</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2044
<P> --operation mode is normal

<P><A NAME="S7L5">S7L5</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S7L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2045
<P> --operation mode is normal

<P><A NAME="S7L6">S7L6</A> = <A HREF="#S7L5">S7L5</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
<P> --operation mode is arithmetic

<P><A NAME="W11L30_carry_eqn">W11L30_carry_eqn</A> = <A HREF="#W11L33">W11L33</A>;
<P><A NAME="W11L30">W11L30</A> = <A HREF="#S8L7">S8L7</A> $ <A HREF="#S7L4">S7L4</A> $ !<A HREF="#W11L30_carry_eqn">W11L30_carry_eqn</A>;

<P> --W11L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
<P> --operation mode is arithmetic

<P><A NAME="W11L31">W11L31</A> = CARRY(<A HREF="#S8L7">S8L7</A> & !<A HREF="#S7L4">S7L4</A> & !<A HREF="#W11L33">W11L33</A> # !<A HREF="#S8L7">S8L7</A> & (!<A HREF="#W11L33">W11L33</A> # !<A HREF="#S7L4">S7L4</A>));


<P> --W20L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
<P> --operation mode is arithmetic

<P><A NAME="W20L32_carry_eqn">W20L32_carry_eqn</A> = <A HREF="#W20L35">W20L35</A>;
<P><A NAME="W20L32">W20L32</A> = <A HREF="#W14L24">W14L24</A> $ <A HREF="#W11L32">W11L32</A> $ <A HREF="#W20L32_carry_eqn">W20L32_carry_eqn</A>;

<P> --W20L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
<P> --operation mode is arithmetic

<P><A NAME="W20L33">W20L33</A> = CARRY(<A HREF="#W14L24">W14L24</A> & !<A HREF="#W11L32">W11L32</A> & !<A HREF="#W20L35">W20L35</A> # !<A HREF="#W14L24">W14L24</A> & (!<A HREF="#W20L35">W20L35</A> # !<A HREF="#W11L32">W11L32</A>));


<P> --S6L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1906
<P> --operation mode is normal

<P><A NAME="S6L8">S6L8</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1907
<P> --operation mode is normal

<P><A NAME="S6L9">S6L9</A> = <A HREF="#S6L8">S6L8</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2044
<P> --operation mode is normal

<P><A NAME="S5L5">S5L5</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2045
<P> --operation mode is normal

<P><A NAME="S5L6">S5L6</A> = <A HREF="#S5L5">S5L5</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
<P> --operation mode is arithmetic

<P><A NAME="W8L30_carry_eqn">W8L30_carry_eqn</A> = <A HREF="#W8L33">W8L33</A>;
<P><A NAME="W8L30">W8L30</A> = <A HREF="#S6L7">S6L7</A> $ <A HREF="#S5L4">S5L4</A> $ !<A HREF="#W8L30_carry_eqn">W8L30_carry_eqn</A>;

<P> --W8L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
<P> --operation mode is arithmetic

<P><A NAME="W8L31">W8L31</A> = CARRY(<A HREF="#S6L7">S6L7</A> & !<A HREF="#S5L4">S5L4</A> & !<A HREF="#W8L33">W8L33</A> # !<A HREF="#S6L7">S6L7</A> & (!<A HREF="#W8L33">W8L33</A> # !<A HREF="#S5L4">S5L4</A>));


<P> --S4L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1883
<P> --operation mode is normal

<P><A NAME="S4L8">S4L8</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[5]">K1_q_a[5]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[5]">K1_q_a[5]</A>);


<P> --S4L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1884
<P> --operation mode is normal

<P><A NAME="S4L9">S4L9</A> = <A HREF="#S4L8">S4L8</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2021
<P> --operation mode is normal

<P><A NAME="S3L5">S3L5</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S3L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2022
<P> --operation mode is normal

<P><A NAME="S3L6">S3L6</A> = <A HREF="#S3L5">S3L5</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
<P> --operation mode is arithmetic

<P><A NAME="W5L30_carry_eqn">W5L30_carry_eqn</A> = <A HREF="#W5L33">W5L33</A>;
<P><A NAME="W5L30">W5L30</A> = <A HREF="#S4L7">S4L7</A> $ <A HREF="#S3L4">S3L4</A> $ !<A HREF="#W5L30_carry_eqn">W5L30_carry_eqn</A>;

<P> --W5L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
<P> --operation mode is arithmetic

<P><A NAME="W5L31">W5L31</A> = CARRY(<A HREF="#S4L7">S4L7</A> & !<A HREF="#S3L4">S3L4</A> & !<A HREF="#W5L33">W5L33</A> # !<A HREF="#S4L7">S4L7</A> & (!<A HREF="#W5L33">W5L33</A> # !<A HREF="#S3L4">S3L4</A>));


<P> --W17L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
<P> --operation mode is arithmetic

<P><A NAME="W17L32_carry_eqn">W17L32_carry_eqn</A> = <A HREF="#W17L35">W17L35</A>;
<P><A NAME="W17L32">W17L32</A> = <A HREF="#W8L24">W8L24</A> $ <A HREF="#W5L32">W5L32</A> $ <A HREF="#W17L32_carry_eqn">W17L32_carry_eqn</A>;

<P> --W17L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
<P> --operation mode is arithmetic

<P><A NAME="W17L33">W17L33</A> = CARRY(<A HREF="#W8L24">W8L24</A> & !<A HREF="#W5L32">W5L32</A> & !<A HREF="#W17L35">W17L35</A> # !<A HREF="#W8L24">W8L24</A> & (!<A HREF="#W17L35">W17L35</A> # !<A HREF="#W5L32">W5L32</A>));


<P> --W23L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~293
<P> --operation mode is arithmetic

<P><A NAME="W23L34_carry_eqn">W23L34_carry_eqn</A> = <A HREF="#W23L37">W23L37</A>;
<P><A NAME="W23L34">W23L34</A> = <A HREF="#W20L18">W20L18</A> $ <A HREF="#W17L34">W17L34</A> $ !<A HREF="#W23L34_carry_eqn">W23L34_carry_eqn</A>;

<P> --W23L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295
<P> --operation mode is arithmetic

<P><A NAME="W23L35">W23L35</A> = CARRY(<A HREF="#W20L18">W20L18</A> & (<A HREF="#W17L34">W17L34</A> # !<A HREF="#W23L37">W23L37</A>) # !<A HREF="#W20L18">W20L18</A> & <A HREF="#W17L34">W17L34</A> & !<A HREF="#W23L37">W23L37</A>);


<P> --B1_ACCU[13] is FIR_core:inst|ACCU[13]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[13]_carry_eqn">B1_ACCU[13]_carry_eqn</A> = <A HREF="#B1L27">B1L27</A>;
<P><A NAME="B1_ACCU[13]_lut_out">B1_ACCU[13]_lut_out</A> = <A HREF="#B1_ACCU[13]">B1_ACCU[13]</A> $ <A HREF="#W23L36">W23L36</A> $ <A HREF="#B1_ACCU[13]_carry_eqn">B1_ACCU[13]_carry_eqn</A>;
<P><A NAME="B1_ACCU[13]">B1_ACCU[13]</A> = DFFEAS(<A HREF="#B1_ACCU[13]_lut_out">B1_ACCU[13]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L29 is FIR_core:inst|ACCU[13]~604
<P> --operation mode is arithmetic

<P><A NAME="B1L29">B1L29</A> = CARRY(<A HREF="#B1_ACCU[13]">B1_ACCU[13]</A> & !<A HREF="#W23L36">W23L36</A> & !<A HREF="#B1L27">B1L27</A> # !<A HREF="#B1_ACCU[13]">B1_ACCU[13]</A> & (!<A HREF="#B1L27">B1L27</A> # !<A HREF="#W23L36">W23L36</A>));


<P> --C1_RIGHT_OUT[12] is PCM3006:inst6|RIGHT_OUT[12]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[12]_lut_out">C1_RIGHT_OUT[12]_lut_out</A> = <A HREF="#C1_SHIFTIN[12]">C1_SHIFTIN[12]</A>;
<P><A NAME="C1_RIGHT_OUT[12]">C1_RIGHT_OUT[12]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[12]_lut_out">C1_RIGHT_OUT[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[11] is PCM3006:inst6|L_IN[11]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[11]_lut_out">C1_L_IN[11]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[11]">C1_RIGHT_OUT[11]</A>;
<P><A NAME="C1_L_IN[11]">C1_L_IN[11]</A> = DFFEAS(<A HREF="#C1_L_IN[11]_lut_out">C1_L_IN[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[10]_lut_out">C1_SHIFTOUT[10]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[10]">C1_L_IN[10]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A>);
<P><A NAME="C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[10]_lut_out">C1_SHIFTOUT[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[0] is PCM3006:inst6|SHIFTIN[0]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[0]_lut_out">C1_SHIFTIN[0]_lut_out</A> = <A HREF="#DOUT">DOUT</A>;
<P><A NAME="C1_SHIFTIN[0]">C1_SHIFTIN[0]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[0]_lut_out">C1_SHIFTIN[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --S9L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2046
<P> --operation mode is normal

<P><A NAME="S9L3">S9L3</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # <A HREF="#K1_q_a[2]">K1_q_a[2]</A> $ !<A HREF="#P1_q_a[3]">P1_q_a[3]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> $ !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> # !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>);


<P> --S9L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2047
<P> --operation mode is normal

<P><A NAME="S9L4">S9L4</A> = <A HREF="#S9L3">S9L3</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~11
<P> --operation mode is normal

<P><A NAME="S1L4">S1L4</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
<P> --operation mode is arithmetic

<P><A NAME="W14L32_carry_eqn">W14L32_carry_eqn</A> = <A HREF="#W14L35">W14L35</A>;
<P><A NAME="W14L32">W14L32</A> = <A HREF="#S9L2">S9L2</A> $ <A HREF="#S1L3">S1L3</A> $ !<A HREF="#W14L32_carry_eqn">W14L32_carry_eqn</A>;

<P> --W14L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
<P> --operation mode is arithmetic

<P><A NAME="W14L33">W14L33</A> = CARRY(<A HREF="#S9L2">S9L2</A> & (!<A HREF="#W14L35">W14L35</A> # !<A HREF="#S1L3">S1L3</A>) # !<A HREF="#S9L2">S9L2</A> & !<A HREF="#S1L3">S1L3</A> & !<A HREF="#W14L35">W14L35</A>);


<P> --S8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1908
<P> --operation mode is normal

<P><A NAME="S8L6">S8L6</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --S8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1909
<P> --operation mode is normal

<P><A NAME="S8L7">S8L7</A> = <A HREF="#S8L6">S8L6</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2046
<P> --operation mode is normal

<P><A NAME="S7L3">S7L3</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S7L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2047
<P> --operation mode is normal

<P><A NAME="S7L4">S7L4</A> = <A HREF="#S7L3">S7L3</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
<P> --operation mode is arithmetic

<P><A NAME="W11L32_carry_eqn">W11L32_carry_eqn</A> = <A HREF="#W11L35">W11L35</A>;
<P><A NAME="W11L32">W11L32</A> = <A HREF="#S8L5">S8L5</A> $ <A HREF="#S7L2">S7L2</A> $ <A HREF="#W11L32_carry_eqn">W11L32_carry_eqn</A>;

<P> --W11L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
<P> --operation mode is arithmetic

<P><A NAME="W11L33">W11L33</A> = CARRY(<A HREF="#S8L5">S8L5</A> & (<A HREF="#S7L2">S7L2</A> # !<A HREF="#W11L35">W11L35</A>) # !<A HREF="#S8L5">S8L5</A> & <A HREF="#S7L2">S7L2</A> & !<A HREF="#W11L35">W11L35</A>);


<P> --W20L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
<P> --operation mode is arithmetic

<P><A NAME="W20L34_carry_eqn">W20L34_carry_eqn</A> = <A HREF="#W20L37">W20L37</A>;
<P><A NAME="W20L34">W20L34</A> = <A HREF="#W14L26">W14L26</A> $ <A HREF="#W11L34">W11L34</A> $ !<A HREF="#W20L34_carry_eqn">W20L34_carry_eqn</A>;

<P> --W20L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
<P> --operation mode is arithmetic

<P><A NAME="W20L35">W20L35</A> = CARRY(<A HREF="#W14L26">W14L26</A> & (<A HREF="#W11L34">W11L34</A> # !<A HREF="#W20L37">W20L37</A>) # !<A HREF="#W14L26">W14L26</A> & <A HREF="#W11L34">W11L34</A> & !<A HREF="#W20L37">W20L37</A>);


<P> --S6L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1908
<P> --operation mode is normal

<P><A NAME="S6L6">S6L6</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --S6L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1909
<P> --operation mode is normal

<P><A NAME="S6L7">S6L7</A> = <A HREF="#S6L6">S6L6</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2046
<P> --operation mode is normal

<P><A NAME="S5L3">S5L3</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2047
<P> --operation mode is normal

<P><A NAME="S5L4">S5L4</A> = <A HREF="#S5L3">S5L3</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
<P> --operation mode is arithmetic

<P><A NAME="W8L32_carry_eqn">W8L32_carry_eqn</A> = <A HREF="#W8L35">W8L35</A>;
<P><A NAME="W8L32">W8L32</A> = <A HREF="#S6L5">S6L5</A> $ <A HREF="#S5L2">S5L2</A> $ <A HREF="#W8L32_carry_eqn">W8L32_carry_eqn</A>;

<P> --W8L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
<P> --operation mode is arithmetic

<P><A NAME="W8L33">W8L33</A> = CARRY(<A HREF="#S6L5">S6L5</A> & (<A HREF="#S5L2">S5L2</A> # !<A HREF="#W8L35">W8L35</A>) # !<A HREF="#S6L5">S6L5</A> & <A HREF="#S5L2">S5L2</A> & !<A HREF="#W8L35">W8L35</A>);


<P> --S4L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1885
<P> --operation mode is normal

<P><A NAME="S4L6">S4L6</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#K1_q_a[4]">K1_q_a[4]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#K1_q_a[4]">K1_q_a[4]</A>);


<P> --S4L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1886
<P> --operation mode is normal

<P><A NAME="S4L7">S4L7</A> = <A HREF="#S4L6">S4L6</A> & (<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2023
<P> --operation mode is normal

<P><A NAME="S3L3">S3L3</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S3L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2024
<P> --operation mode is normal

<P><A NAME="S3L4">S3L4</A> = <A HREF="#S3L3">S3L3</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
<P> --operation mode is arithmetic

<P><A NAME="W5L32_carry_eqn">W5L32_carry_eqn</A> = <A HREF="#W5L35">W5L35</A>;
<P><A NAME="W5L32">W5L32</A> = <A HREF="#S4L5">S4L5</A> $ <A HREF="#S3L2">S3L2</A> $ <A HREF="#W5L32_carry_eqn">W5L32_carry_eqn</A>;

<P> --W5L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
<P> --operation mode is arithmetic

<P><A NAME="W5L33">W5L33</A> = CARRY(<A HREF="#S4L5">S4L5</A> & (<A HREF="#S3L2">S3L2</A> # !<A HREF="#W5L35">W5L35</A>) # !<A HREF="#S4L5">S4L5</A> & <A HREF="#S3L2">S3L2</A> & !<A HREF="#W5L35">W5L35</A>);


<P> --W17L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
<P> --operation mode is arithmetic

<P><A NAME="W17L34_carry_eqn">W17L34_carry_eqn</A> = <A HREF="#W17L37">W17L37</A>;
<P><A NAME="W17L34">W17L34</A> = <A HREF="#W8L26">W8L26</A> $ <A HREF="#W5L34">W5L34</A> $ !<A HREF="#W17L34_carry_eqn">W17L34_carry_eqn</A>;

<P> --W17L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
<P> --operation mode is arithmetic

<P><A NAME="W17L35">W17L35</A> = CARRY(<A HREF="#W8L26">W8L26</A> & (<A HREF="#W5L34">W5L34</A> # !<A HREF="#W17L37">W17L37</A>) # !<A HREF="#W8L26">W8L26</A> & <A HREF="#W5L34">W5L34</A> & !<A HREF="#W17L37">W17L37</A>);


<P> --W23L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~298
<P> --operation mode is arithmetic

<P><A NAME="W23L36_carry_eqn">W23L36_carry_eqn</A> = <A HREF="#W23L39">W23L39</A>;
<P><A NAME="W23L36">W23L36</A> = <A HREF="#W20L20">W20L20</A> $ <A HREF="#W17L36">W17L36</A> $ <A HREF="#W23L36_carry_eqn">W23L36_carry_eqn</A>;

<P> --W23L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~300
<P> --operation mode is arithmetic

<P><A NAME="W23L37">W23L37</A> = CARRY(<A HREF="#W20L20">W20L20</A> & !<A HREF="#W17L36">W17L36</A> & !<A HREF="#W23L39">W23L39</A> # !<A HREF="#W20L20">W20L20</A> & (!<A HREF="#W23L39">W23L39</A> # !<A HREF="#W17L36">W17L36</A>));


<P> --B1_ACCU[12] is FIR_core:inst|ACCU[12]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[12]_carry_eqn">B1_ACCU[12]_carry_eqn</A> = <A HREF="#B1L25">B1L25</A>;
<P><A NAME="B1_ACCU[12]_lut_out">B1_ACCU[12]_lut_out</A> = <A HREF="#B1_ACCU[12]">B1_ACCU[12]</A> $ <A HREF="#W23L38">W23L38</A> $ !<A HREF="#B1_ACCU[12]_carry_eqn">B1_ACCU[12]_carry_eqn</A>;
<P><A NAME="B1_ACCU[12]">B1_ACCU[12]</A> = DFFEAS(<A HREF="#B1_ACCU[12]_lut_out">B1_ACCU[12]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L27 is FIR_core:inst|ACCU[12]~608
<P> --operation mode is arithmetic

<P><A NAME="B1L27">B1L27</A> = CARRY(<A HREF="#B1_ACCU[12]">B1_ACCU[12]</A> & (<A HREF="#W23L38">W23L38</A> # !<A HREF="#B1L25">B1L25</A>) # !<A HREF="#B1_ACCU[12]">B1_ACCU[12]</A> & <A HREF="#W23L38">W23L38</A> & !<A HREF="#B1L25">B1L25</A>);


<P> --C1_RIGHT_OUT[11] is PCM3006:inst6|RIGHT_OUT[11]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[11]_lut_out">C1_RIGHT_OUT[11]_lut_out</A> = <A HREF="#C1_SHIFTIN[11]">C1_SHIFTIN[11]</A>;
<P><A NAME="C1_RIGHT_OUT[11]">C1_RIGHT_OUT[11]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[11]_lut_out">C1_RIGHT_OUT[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[10] is PCM3006:inst6|L_IN[10]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[10]_lut_out">C1_L_IN[10]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[10]">C1_RIGHT_OUT[10]</A>;
<P><A NAME="C1_L_IN[10]">C1_L_IN[10]</A> = DFFEAS(<A HREF="#C1_L_IN[10]_lut_out">C1_L_IN[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[9]_lut_out">C1_SHIFTOUT[9]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[9]">C1_L_IN[9]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A>);
<P><A NAME="C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[9]_lut_out">C1_SHIFTOUT[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --S9L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2048
<P> --operation mode is normal

<P><A NAME="S9L1">S9L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> # <A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ !<A HREF="#P1_q_a[2]">P1_q_a[2]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ !<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A>);


<P> --S9L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2049
<P> --operation mode is normal

<P><A NAME="S9L2">S9L2</A> = <A HREF="#S9L1">S9L1</A> & (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & (!<A HREF="#S13L1">S13L1</A>) # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#S13L2">S13L2</A>);


<P> --S1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~12
<P> --operation mode is normal

<P><A NAME="S1L3">S1L3</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[3]">K1_q_a[3]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
<P> --operation mode is arithmetic

<P><A NAME="W14L34_carry_eqn">W14L34_carry_eqn</A> = <A HREF="#W14L37">W14L37</A>;
<P><A NAME="W14L34">W14L34</A> = <A HREF="#S12L1">S12L1</A> $ <A HREF="#S1L2">S1L2</A> $ !<A HREF="#W14L34_carry_eqn">W14L34_carry_eqn</A>;

<P> --W14L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
<P> --operation mode is arithmetic

<P><A NAME="W14L35">W14L35</A> = CARRY(<A HREF="#S12L1">S12L1</A> & (<A HREF="#S1L2">S1L2</A> # !<A HREF="#W14L37">W14L37</A>) # !<A HREF="#S12L1">S12L1</A> & <A HREF="#S1L2">S1L2</A> & !<A HREF="#W14L37">W14L37</A>);


<P> --S8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1910
<P> --operation mode is normal

<P><A NAME="S8L4">S8L4</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --S8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1911
<P> --operation mode is normal

<P><A NAME="S8L5">S8L5</A> = <A HREF="#S8L4">S8L4</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --S7L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2048
<P> --operation mode is normal

<P><A NAME="S7L1">S7L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> # <A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S7L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2049
<P> --operation mode is normal

<P><A NAME="S7L2">S7L2</A> = <A HREF="#S7L1">S7L1</A> & (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & (!<A HREF="#S17L1">S17L1</A>) # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#S17L2">S17L2</A>);


<P> --W11L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
<P> --operation mode is arithmetic

<P><A NAME="W11L34_carry_eqn">W11L34_carry_eqn</A> = <A HREF="#W11L37">W11L37</A>;
<P><A NAME="W11L34">W11L34</A> = <A HREF="#S16L1">S16L1</A> $ <A HREF="#S8L3">S8L3</A> $ <A HREF="#W11L34_carry_eqn">W11L34_carry_eqn</A>;

<P> --W11L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
<P> --operation mode is arithmetic

<P><A NAME="W11L35">W11L35</A> = CARRY(<A HREF="#S16L1">S16L1</A> & (!<A HREF="#W11L37">W11L37</A> # !<A HREF="#S8L3">S8L3</A>) # !<A HREF="#S16L1">S16L1</A> & !<A HREF="#S8L3">S8L3</A> & !<A HREF="#W11L37">W11L37</A>);


<P> --W20L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
<P> --operation mode is arithmetic

<P><A NAME="W20L36_carry_eqn">W20L36_carry_eqn</A> = <A HREF="#W20L39">W20L39</A>;
<P><A NAME="W20L36">W20L36</A> = <A HREF="#W14L28">W14L28</A> $ <A HREF="#W11L36">W11L36</A> $ <A HREF="#W20L36_carry_eqn">W20L36_carry_eqn</A>;

<P> --W20L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
<P> --operation mode is arithmetic

<P><A NAME="W20L37">W20L37</A> = CARRY(<A HREF="#W14L28">W14L28</A> & !<A HREF="#W11L36">W11L36</A> & !<A HREF="#W20L39">W20L39</A> # !<A HREF="#W14L28">W14L28</A> & (!<A HREF="#W20L39">W20L39</A> # !<A HREF="#W11L36">W11L36</A>));


<P> --S6L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1910
<P> --operation mode is normal

<P><A NAME="S6L4">S6L4</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --S6L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1911
<P> --operation mode is normal

<P><A NAME="S6L5">S6L5</A> = <A HREF="#S6L4">S6L4</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --S5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2048
<P> --operation mode is normal

<P><A NAME="S5L1">S5L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> # <A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --S5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2049
<P> --operation mode is normal

<P><A NAME="S5L2">S5L2</A> = <A HREF="#S5L1">S5L1</A> & (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & (!<A HREF="#S21L1">S21L1</A>) # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#S21L2">S21L2</A>);


<P> --W8L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
<P> --operation mode is arithmetic

<P><A NAME="W8L34_carry_eqn">W8L34_carry_eqn</A> = <A HREF="#W8L37">W8L37</A>;
<P><A NAME="W8L34">W8L34</A> = <A HREF="#S20L1">S20L1</A> $ <A HREF="#S6L3">S6L3</A> $ <A HREF="#W8L34_carry_eqn">W8L34_carry_eqn</A>;

<P> --W8L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
<P> --operation mode is arithmetic

<P><A NAME="W8L35">W8L35</A> = CARRY(<A HREF="#S20L1">S20L1</A> & (!<A HREF="#W8L37">W8L37</A> # !<A HREF="#S6L3">S6L3</A>) # !<A HREF="#S20L1">S20L1</A> & !<A HREF="#S6L3">S6L3</A> & !<A HREF="#W8L37">W8L37</A>);


<P> --S4L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1887
<P> --operation mode is normal

<P><A NAME="S4L4">S4L4</A> = <A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[3]">K1_q_a[3]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --S4L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1888
<P> --operation mode is normal

<P><A NAME="S4L5">S4L5</A> = <A HREF="#S4L4">S4L4</A> & (<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --S3L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2025
<P> --operation mode is normal

<P><A NAME="S3L1">S3L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> # <A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[15]">P1_q_a[15]</A>);


<P> --S3L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2026
<P> --operation mode is normal

<P><A NAME="S3L2">S3L2</A> = <A HREF="#S3L1">S3L1</A> & (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & (!<A HREF="#S25L1">S25L1</A>) # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#S25L3">S25L3</A>);


<P> --W5L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
<P> --operation mode is arithmetic

<P><A NAME="W5L34_carry_eqn">W5L34_carry_eqn</A> = <A HREF="#W5L37">W5L37</A>;
<P><A NAME="W5L34">W5L34</A> = <A HREF="#S24L1">S24L1</A> $ <A HREF="#S4L3">S4L3</A> $ <A HREF="#W5L34_carry_eqn">W5L34_carry_eqn</A>;

<P> --W5L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
<P> --operation mode is arithmetic

<P><A NAME="W5L35">W5L35</A> = CARRY(<A HREF="#S24L1">S24L1</A> & (!<A HREF="#W5L37">W5L37</A> # !<A HREF="#S4L3">S4L3</A>) # !<A HREF="#S24L1">S24L1</A> & !<A HREF="#S4L3">S4L3</A> & !<A HREF="#W5L37">W5L37</A>);


<P> --W17L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
<P> --operation mode is arithmetic

<P><A NAME="W17L36_carry_eqn">W17L36_carry_eqn</A> = <A HREF="#W17L39">W17L39</A>;
<P><A NAME="W17L36">W17L36</A> = <A HREF="#W8L28">W8L28</A> $ <A HREF="#W5L36">W5L36</A> $ <A HREF="#W17L36_carry_eqn">W17L36_carry_eqn</A>;

<P> --W17L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
<P> --operation mode is arithmetic

<P><A NAME="W17L37">W17L37</A> = CARRY(<A HREF="#W8L28">W8L28</A> & !<A HREF="#W5L36">W5L36</A> & !<A HREF="#W17L39">W17L39</A> # !<A HREF="#W8L28">W8L28</A> & (!<A HREF="#W17L39">W17L39</A> # !<A HREF="#W5L36">W5L36</A>));


<P> --W23L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~303
<P> --operation mode is arithmetic

<P><A NAME="W23L38_carry_eqn">W23L38_carry_eqn</A> = <A HREF="#W23L41">W23L41</A>;
<P><A NAME="W23L38">W23L38</A> = <A HREF="#W20L22">W20L22</A> $ <A HREF="#W17L38">W17L38</A> $ !<A HREF="#W23L38_carry_eqn">W23L38_carry_eqn</A>;

<P> --W23L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305
<P> --operation mode is arithmetic

<P><A NAME="W23L39">W23L39</A> = CARRY(<A HREF="#W20L22">W20L22</A> & (<A HREF="#W17L38">W17L38</A> # !<A HREF="#W23L41">W23L41</A>) # !<A HREF="#W20L22">W20L22</A> & <A HREF="#W17L38">W17L38</A> & !<A HREF="#W23L41">W23L41</A>);


<P> --B1_ACCU[11] is FIR_core:inst|ACCU[11]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[11]_carry_eqn">B1_ACCU[11]_carry_eqn</A> = <A HREF="#B1L23">B1L23</A>;
<P><A NAME="B1_ACCU[11]_lut_out">B1_ACCU[11]_lut_out</A> = <A HREF="#B1_ACCU[11]">B1_ACCU[11]</A> $ <A HREF="#W23L40">W23L40</A> $ <A HREF="#B1_ACCU[11]_carry_eqn">B1_ACCU[11]_carry_eqn</A>;
<P><A NAME="B1_ACCU[11]">B1_ACCU[11]</A> = DFFEAS(<A HREF="#B1_ACCU[11]_lut_out">B1_ACCU[11]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L25 is FIR_core:inst|ACCU[11]~612
<P> --operation mode is arithmetic

<P><A NAME="B1L25">B1L25</A> = CARRY(<A HREF="#B1_ACCU[11]">B1_ACCU[11]</A> & !<A HREF="#W23L40">W23L40</A> & !<A HREF="#B1L23">B1L23</A> # !<A HREF="#B1_ACCU[11]">B1_ACCU[11]</A> & (!<A HREF="#B1L23">B1L23</A> # !<A HREF="#W23L40">W23L40</A>));


<P> --C1_RIGHT_OUT[10] is PCM3006:inst6|RIGHT_OUT[10]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[10]_lut_out">C1_RIGHT_OUT[10]_lut_out</A> = <A HREF="#C1_SHIFTIN[10]">C1_SHIFTIN[10]</A>;
<P><A NAME="C1_RIGHT_OUT[10]">C1_RIGHT_OUT[10]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[10]_lut_out">C1_RIGHT_OUT[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[9] is PCM3006:inst6|L_IN[9]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[9]_lut_out">C1_L_IN[9]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[9]">C1_RIGHT_OUT[9]</A>;
<P><A NAME="C1_L_IN[9]">C1_L_IN[9]</A> = DFFEAS(<A HREF="#C1_L_IN[9]_lut_out">C1_L_IN[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[8]_lut_out">C1_SHIFTOUT[8]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[8]">C1_L_IN[8]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A>);
<P><A NAME="C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[8]_lut_out">C1_SHIFTOUT[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --S12L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S12L1">S12L1</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & !<A HREF="#P1_q_a[2]">P1_q_a[2]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[2]">P1_q_a[2]</A>));


<P> --S1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~13
<P> --operation mode is normal

<P><A NAME="S1L2">S1L2</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ <A HREF="#K1_q_a[2]">K1_q_a[2]</A>) # !<A HREF="#P1_q_a[0]">P1_q_a[0]</A> & !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;


<P> --W14L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
<P> --operation mode is arithmetic

<P><A NAME="W14L36_carry_eqn">W14L36_carry_eqn</A> = <A HREF="#W14L39">W14L39</A>;
<P><A NAME="W14L36">W14L36</A> = <A HREF="#W14L36_carry_eqn">W14L36_carry_eqn</A> $ (<A HREF="#S1L1">S1L1</A> # <A HREF="#S1L16">S1L16</A>);

<P> --W14L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
<P> --operation mode is arithmetic

<P><A NAME="W14L37">W14L37</A> = CARRY(!<A HREF="#S1L1">S1L1</A> & !<A HREF="#S1L16">S1L16</A> # !<A HREF="#W14L39">W14L39</A>);


<P> --S16L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S16L1">S16L1</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & !<A HREF="#P1_q_a[6]">P1_q_a[6]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[6]">P1_q_a[6]</A>));


<P> --S8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1912
<P> --operation mode is normal

<P><A NAME="S8L2">S8L2</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # <A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#P1_q_a[4]">P1_q_a[4]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ !<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --S8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1913
<P> --operation mode is normal

<P><A NAME="S8L3">S8L3</A> = <A HREF="#S8L2">S8L2</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S15L1">S15L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S15L2">S15L2</A>);


<P> --W11L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
<P> --operation mode is arithmetic

<P><A NAME="W11L36_carry_eqn">W11L36_carry_eqn</A> = <A HREF="#W11L39">W11L39</A>;
<P><A NAME="W11L36">W11L36</A> = <A HREF="#W11L36_carry_eqn">W11L36_carry_eqn</A> $ (<A HREF="#S8L29">S8L29</A> # <A HREF="#S8L1">S8L1</A>);

<P> --W11L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
<P> --operation mode is arithmetic

<P><A NAME="W11L37">W11L37</A> = CARRY(!<A HREF="#S8L29">S8L29</A> & !<A HREF="#S8L1">S8L1</A> # !<A HREF="#W11L39">W11L39</A>);


<P> --W20L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
<P> --operation mode is arithmetic

<P><A NAME="W20L38_carry_eqn">W20L38_carry_eqn</A> = <A HREF="#W20L41">W20L41</A>;
<P><A NAME="W20L38">W20L38</A> = <A HREF="#W14L30">W14L30</A> $ <A HREF="#W11L38">W11L38</A> $ !<A HREF="#W20L38_carry_eqn">W20L38_carry_eqn</A>;

<P> --W20L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
<P> --operation mode is arithmetic

<P><A NAME="W20L39">W20L39</A> = CARRY(<A HREF="#W14L30">W14L30</A> & (<A HREF="#W11L38">W11L38</A> # !<A HREF="#W20L41">W20L41</A>) # !<A HREF="#W14L30">W14L30</A> & <A HREF="#W11L38">W11L38</A> & !<A HREF="#W20L41">W20L41</A>);


<P> --S20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00051|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S20L1">S20L1</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & !<A HREF="#P1_q_a[10]">P1_q_a[10]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[10]">P1_q_a[10]</A>));


<P> --S6L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1912
<P> --operation mode is normal

<P><A NAME="S6L2">S6L2</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # <A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --S6L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1913
<P> --operation mode is normal

<P><A NAME="S6L3">S6L3</A> = <A HREF="#S6L2">S6L2</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S19L1">S19L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S19L2">S19L2</A>);


<P> --W8L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
<P> --operation mode is arithmetic

<P><A NAME="W8L36_carry_eqn">W8L36_carry_eqn</A> = <A HREF="#W8L39">W8L39</A>;
<P><A NAME="W8L36">W8L36</A> = <A HREF="#W8L36_carry_eqn">W8L36_carry_eqn</A> $ (<A HREF="#S6L29">S6L29</A> # <A HREF="#S6L1">S6L1</A>);

<P> --W8L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
<P> --operation mode is arithmetic

<P><A NAME="W8L37">W8L37</A> = CARRY(!<A HREF="#S6L29">S6L29</A> & !<A HREF="#S6L1">S6L1</A> # !<A HREF="#W8L39">W8L39</A>);


<P> --S24L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00059|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S24L1">S24L1</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & !<A HREF="#P1_q_a[14]">P1_q_a[14]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[14]">P1_q_a[14]</A>));


<P> --S4L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1889
<P> --operation mode is normal

<P><A NAME="S4L2">S4L2</A> = <A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # <A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[2]">K1_q_a[2]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>);


<P> --S4L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1890
<P> --operation mode is normal

<P><A NAME="S4L3">S4L3</A> = <A HREF="#S4L2">S4L2</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & (!<A HREF="#S23L1">S23L1</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#S23L2">S23L2</A>);


<P> --W5L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
<P> --operation mode is arithmetic

<P><A NAME="W5L36_carry_eqn">W5L36_carry_eqn</A> = <A HREF="#W5L39">W5L39</A>;
<P><A NAME="W5L36">W5L36</A> = <A HREF="#W5L36_carry_eqn">W5L36_carry_eqn</A> $ (<A HREF="#S4L29">S4L29</A> # <A HREF="#S4L1">S4L1</A>);

<P> --W5L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
<P> --operation mode is arithmetic

<P><A NAME="W5L37">W5L37</A> = CARRY(!<A HREF="#S4L29">S4L29</A> & !<A HREF="#S4L1">S4L1</A> # !<A HREF="#W5L39">W5L39</A>);


<P> --W17L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
<P> --operation mode is arithmetic

<P><A NAME="W17L38_carry_eqn">W17L38_carry_eqn</A> = <A HREF="#W17L41">W17L41</A>;
<P><A NAME="W17L38">W17L38</A> = <A HREF="#W8L30">W8L30</A> $ <A HREF="#W5L38">W5L38</A> $ !<A HREF="#W17L38_carry_eqn">W17L38_carry_eqn</A>;

<P> --W17L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
<P> --operation mode is arithmetic

<P><A NAME="W17L39">W17L39</A> = CARRY(<A HREF="#W8L30">W8L30</A> & (<A HREF="#W5L38">W5L38</A> # !<A HREF="#W17L41">W17L41</A>) # !<A HREF="#W8L30">W8L30</A> & <A HREF="#W5L38">W5L38</A> & !<A HREF="#W17L41">W17L41</A>);


<P> --W23L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~308
<P> --operation mode is arithmetic

<P><A NAME="W23L40_carry_eqn">W23L40_carry_eqn</A> = <A HREF="#W23L43">W23L43</A>;
<P><A NAME="W23L40">W23L40</A> = <A HREF="#W20L24">W20L24</A> $ <A HREF="#W17L40">W17L40</A> $ <A HREF="#W23L40_carry_eqn">W23L40_carry_eqn</A>;

<P> --W23L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310
<P> --operation mode is arithmetic

<P><A NAME="W23L41">W23L41</A> = CARRY(<A HREF="#W20L24">W20L24</A> & !<A HREF="#W17L40">W17L40</A> & !<A HREF="#W23L43">W23L43</A> # !<A HREF="#W20L24">W20L24</A> & (!<A HREF="#W23L43">W23L43</A> # !<A HREF="#W17L40">W17L40</A>));


<P> --B1_ACCU[10] is FIR_core:inst|ACCU[10]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[10]_carry_eqn">B1_ACCU[10]_carry_eqn</A> = <A HREF="#B1L21">B1L21</A>;
<P><A NAME="B1_ACCU[10]_lut_out">B1_ACCU[10]_lut_out</A> = <A HREF="#B1_ACCU[10]">B1_ACCU[10]</A> $ <A HREF="#W23L42">W23L42</A> $ !<A HREF="#B1_ACCU[10]_carry_eqn">B1_ACCU[10]_carry_eqn</A>;
<P><A NAME="B1_ACCU[10]">B1_ACCU[10]</A> = DFFEAS(<A HREF="#B1_ACCU[10]_lut_out">B1_ACCU[10]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L23 is FIR_core:inst|ACCU[10]~616
<P> --operation mode is arithmetic

<P><A NAME="B1L23">B1L23</A> = CARRY(<A HREF="#B1_ACCU[10]">B1_ACCU[10]</A> & (<A HREF="#W23L42">W23L42</A> # !<A HREF="#B1L21">B1L21</A>) # !<A HREF="#B1_ACCU[10]">B1_ACCU[10]</A> & <A HREF="#W23L42">W23L42</A> & !<A HREF="#B1L21">B1L21</A>);


<P> --C1_RIGHT_OUT[9] is PCM3006:inst6|RIGHT_OUT[9]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[9]_lut_out">C1_RIGHT_OUT[9]_lut_out</A> = <A HREF="#C1_SHIFTIN[9]">C1_SHIFTIN[9]</A>;
<P><A NAME="C1_RIGHT_OUT[9]">C1_RIGHT_OUT[9]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[9]_lut_out">C1_RIGHT_OUT[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[8] is PCM3006:inst6|L_IN[8]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[8]_lut_out">C1_L_IN[8]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[8]">C1_RIGHT_OUT[8]</A>;
<P><A NAME="C1_L_IN[8]">C1_L_IN[8]</A> = DFFEAS(<A HREF="#C1_L_IN[8]_lut_out">C1_L_IN[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[7]_lut_out">C1_SHIFTOUT[7]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[7]">C1_L_IN[7]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A>);
<P><A NAME="C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[7]_lut_out">C1_SHIFTOUT[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --S1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~79
<P> --operation mode is normal

<P><A NAME="S1L1">S1L1</A> = <A HREF="#P1_q_a[0]">P1_q_a[0]</A> & (<A HREF="#K1_q_a[1]">K1_q_a[1]</A> $ <A HREF="#P1_q_a[1]">P1_q_a[1]</A>);


<P> --S1L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S1L16">S1L16</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> & (!<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#P1_q_a[0]">P1_q_a[0]</A>);


<P> --W14L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
<P> --operation mode is arithmetic

<P><A NAME="W14L38">W14L38</A> = <A HREF="#S10L1">S10L1</A> $ <A HREF="#P1_q_a[1]">P1_q_a[1]</A>;

<P> --W14L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
<P> --operation mode is arithmetic

<P><A NAME="W14L39">W14L39</A> = CARRY(<A HREF="#S10L1">S10L1</A> & <A HREF="#P1_q_a[1]">P1_q_a[1]</A>);


<P> --S8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]~319
<P> --operation mode is normal

<P><A NAME="S8L29">S8L29</A> = <A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & <A HREF="#P1_q_a[4]">P1_q_a[4]</A> & !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & !<A HREF="#P1_q_a[4]">P1_q_a[4]</A> & <A HREF="#P1_q_a[5]">P1_q_a[5]</A>;


<P> --S8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|left_bit[0]~702
<P> --operation mode is normal

<P><A NAME="S8L1">S8L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ <A HREF="#P1_q_a[4]">P1_q_a[4]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (<A HREF="#P1_q_a[3]">P1_q_a[3]</A> $ <A HREF="#P1_q_a[4]">P1_q_a[4]</A>);


<P> --W11L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
<P> --operation mode is arithmetic

<P><A NAME="W11L38">W11L38</A> = <A HREF="#S14L1">S14L1</A> $ <A HREF="#R1L2">R1L2</A>;

<P> --W11L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
<P> --operation mode is arithmetic

<P><A NAME="W11L39">W11L39</A> = CARRY(<A HREF="#S14L1">S14L1</A> & <A HREF="#R1L2">R1L2</A>);


<P> --W20L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
<P> --operation mode is arithmetic

<P><A NAME="W20L40_carry_eqn">W20L40_carry_eqn</A> = <A HREF="#W20L43">W20L43</A>;
<P><A NAME="W20L40">W20L40</A> = <A HREF="#W14L32">W14L32</A> $ (<A HREF="#W20L40_carry_eqn">W20L40_carry_eqn</A>);

<P> --W20L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
<P> --operation mode is arithmetic

<P><A NAME="W20L41">W20L41</A> = CARRY(!<A HREF="#W20L43">W20L43</A> # !<A HREF="#W14L32">W14L32</A>);


<P> --S6L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|right_bit[0]~319
<P> --operation mode is normal

<P><A NAME="S6L29">S6L29</A> = <A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & <A HREF="#P1_q_a[8]">P1_q_a[8]</A> & !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> & <A HREF="#P1_q_a[9]">P1_q_a[9]</A>;


<P> --S6L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[0]~702
<P> --operation mode is normal

<P><A NAME="S6L1">S6L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ <A HREF="#P1_q_a[8]">P1_q_a[8]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (<A HREF="#P1_q_a[7]">P1_q_a[7]</A> $ <A HREF="#P1_q_a[8]">P1_q_a[8]</A>);


<P> --W8L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
<P> --operation mode is arithmetic

<P><A NAME="W8L38">W8L38</A> = <A HREF="#S18L1">S18L1</A> $ <A HREF="#R1L4">R1L4</A>;

<P> --W8L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
<P> --operation mode is arithmetic

<P><A NAME="W8L39">W8L39</A> = CARRY(<A HREF="#S18L1">S18L1</A> & <A HREF="#R1L4">R1L4</A>);


<P> --S4L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|right_bit[0]~319
<P> --operation mode is normal

<P><A NAME="S4L29">S4L29</A> = <A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & <A HREF="#P1_q_a[12]">P1_q_a[12]</A> & !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> # !<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & !<A HREF="#P1_q_a[11]">P1_q_a[11]</A> & !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> & <A HREF="#P1_q_a[13]">P1_q_a[13]</A>;


<P> --S4L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|left_bit[0]~702
<P> --operation mode is normal

<P><A NAME="S4L1">S4L1</A> = <A HREF="#K1_q_a[1]">K1_q_a[1]</A> & !<A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ <A HREF="#P1_q_a[12]">P1_q_a[12]</A>) # !<A HREF="#K1_q_a[1]">K1_q_a[1]</A> & <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (<A HREF="#P1_q_a[11]">P1_q_a[11]</A> $ <A HREF="#P1_q_a[12]">P1_q_a[12]</A>);


<P> --W5L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
<P> --operation mode is arithmetic

<P><A NAME="W5L38">W5L38</A> = <A HREF="#S22L1">S22L1</A> $ <A HREF="#R1L6">R1L6</A>;

<P> --W5L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
<P> --operation mode is arithmetic

<P><A NAME="W5L39">W5L39</A> = CARRY(<A HREF="#S22L1">S22L1</A> & <A HREF="#R1L6">R1L6</A>);


<P> --W17L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
<P> --operation mode is arithmetic

<P><A NAME="W17L40_carry_eqn">W17L40_carry_eqn</A> = <A HREF="#W17L43">W17L43</A>;
<P><A NAME="W17L40">W17L40</A> = <A HREF="#W8L32">W8L32</A> $ (<A HREF="#W17L40_carry_eqn">W17L40_carry_eqn</A>);

<P> --W17L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
<P> --operation mode is arithmetic

<P><A NAME="W17L41">W17L41</A> = CARRY(!<A HREF="#W17L43">W17L43</A> # !<A HREF="#W8L32">W8L32</A>);


<P> --W23L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~313
<P> --operation mode is arithmetic

<P><A NAME="W23L42_carry_eqn">W23L42_carry_eqn</A> = <A HREF="#W23L45">W23L45</A>;
<P><A NAME="W23L42">W23L42</A> = <A HREF="#W20L26">W20L26</A> $ <A HREF="#W17L42">W17L42</A> $ !<A HREF="#W23L42_carry_eqn">W23L42_carry_eqn</A>;

<P> --W23L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315
<P> --operation mode is arithmetic

<P><A NAME="W23L43">W23L43</A> = CARRY(<A HREF="#W20L26">W20L26</A> & (<A HREF="#W17L42">W17L42</A> # !<A HREF="#W23L45">W23L45</A>) # !<A HREF="#W20L26">W20L26</A> & <A HREF="#W17L42">W17L42</A> & !<A HREF="#W23L45">W23L45</A>);


<P> --B1_ACCU[9] is FIR_core:inst|ACCU[9]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[9]_carry_eqn">B1_ACCU[9]_carry_eqn</A> = <A HREF="#B1L19">B1L19</A>;
<P><A NAME="B1_ACCU[9]_lut_out">B1_ACCU[9]_lut_out</A> = <A HREF="#B1_ACCU[9]">B1_ACCU[9]</A> $ <A HREF="#W23L44">W23L44</A> $ <A HREF="#B1_ACCU[9]_carry_eqn">B1_ACCU[9]_carry_eqn</A>;
<P><A NAME="B1_ACCU[9]">B1_ACCU[9]</A> = DFFEAS(<A HREF="#B1_ACCU[9]_lut_out">B1_ACCU[9]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L21 is FIR_core:inst|ACCU[9]~620
<P> --operation mode is arithmetic

<P><A NAME="B1L21">B1L21</A> = CARRY(<A HREF="#B1_ACCU[9]">B1_ACCU[9]</A> & !<A HREF="#W23L44">W23L44</A> & !<A HREF="#B1L19">B1L19</A> # !<A HREF="#B1_ACCU[9]">B1_ACCU[9]</A> & (!<A HREF="#B1L19">B1L19</A> # !<A HREF="#W23L44">W23L44</A>));


<P> --C1_RIGHT_OUT[8] is PCM3006:inst6|RIGHT_OUT[8]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[8]_lut_out">C1_RIGHT_OUT[8]_lut_out</A> = <A HREF="#C1_SHIFTIN[8]">C1_SHIFTIN[8]</A>;
<P><A NAME="C1_RIGHT_OUT[8]">C1_RIGHT_OUT[8]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[8]_lut_out">C1_RIGHT_OUT[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[7] is PCM3006:inst6|L_IN[7]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[7]_lut_out">C1_L_IN[7]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[7]">C1_RIGHT_OUT[7]</A>;
<P><A NAME="C1_L_IN[7]">C1_L_IN[7]</A> = DFFEAS(<A HREF="#C1_L_IN[7]_lut_out">C1_L_IN[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[6]_lut_out">C1_SHIFTOUT[6]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[6]">C1_L_IN[6]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A>);
<P><A NAME="C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[6]_lut_out">C1_SHIFTOUT[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --S10L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21
<P> --operation mode is normal

<P><A NAME="S10L1">S10L1</A> = <A HREF="#P1_q_a[1]">P1_q_a[1]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[0]">P1_q_a[0]</A>);


<P> --S14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S14L1">S14L1</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & !<A HREF="#P1_q_a[4]">P1_q_a[4]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (<A HREF="#P1_q_a[5]">P1_q_a[5]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[4]">P1_q_a[4]</A>));


<P> --R1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[2]~107
<P> --operation mode is normal

<P><A NAME="R1L2">R1L2</A> = <A HREF="#P1_q_a[5]">P1_q_a[5]</A> & (!<A HREF="#P1_q_a[4]">P1_q_a[4]</A> # !<A HREF="#P1_q_a[3]">P1_q_a[3]</A>);


<P> --W20L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
<P> --operation mode is arithmetic

<P><A NAME="W20L42">W20L42</A> = <A HREF="#W14L34">W14L34</A> $ <A HREF="#R1L1">R1L1</A>;

<P> --W20L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
<P> --operation mode is arithmetic

<P><A NAME="W20L43">W20L43</A> = CARRY(<A HREF="#W14L34">W14L34</A> & <A HREF="#R1L1">R1L1</A>);


<P> --S18L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00047|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S18L1">S18L1</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & !<A HREF="#P1_q_a[8]">P1_q_a[8]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (<A HREF="#P1_q_a[9]">P1_q_a[9]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[8]">P1_q_a[8]</A>));


<P> --R1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[4]~108
<P> --operation mode is normal

<P><A NAME="R1L4">R1L4</A> = <A HREF="#P1_q_a[9]">P1_q_a[9]</A> & (!<A HREF="#P1_q_a[8]">P1_q_a[8]</A> # !<A HREF="#P1_q_a[7]">P1_q_a[7]</A>);


<P> --S22L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00055|out_bit[0]~0
<P> --operation mode is normal

<P><A NAME="S22L1">S22L1</A> = <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & !<A HREF="#P1_q_a[12]">P1_q_a[12]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ <A HREF="#K1_q_a[0]">K1_q_a[0]</A>) # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (<A HREF="#P1_q_a[13]">P1_q_a[13]</A> $ (<A HREF="#K1_q_a[0]">K1_q_a[0]</A> & <A HREF="#P1_q_a[12]">P1_q_a[12]</A>));


<P> --R1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[6]~109
<P> --operation mode is normal

<P><A NAME="R1L6">R1L6</A> = <A HREF="#P1_q_a[13]">P1_q_a[13]</A> & (!<A HREF="#P1_q_a[12]">P1_q_a[12]</A> # !<A HREF="#P1_q_a[11]">P1_q_a[11]</A>);


<P> --W17L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
<P> --operation mode is arithmetic

<P><A NAME="W17L42">W17L42</A> = <A HREF="#W8L34">W8L34</A> $ <A HREF="#R1L5">R1L5</A>;

<P> --W17L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
<P> --operation mode is arithmetic

<P><A NAME="W17L43">W17L43</A> = CARRY(<A HREF="#W8L34">W8L34</A> & <A HREF="#R1L5">R1L5</A>);


<P> --W23L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~318
<P> --operation mode is arithmetic

<P><A NAME="W23L44_carry_eqn">W23L44_carry_eqn</A> = <A HREF="#W23L47">W23L47</A>;
<P><A NAME="W23L44">W23L44</A> = <A HREF="#W20L28">W20L28</A> $ <A HREF="#W8L36">W8L36</A> $ <A HREF="#W23L44_carry_eqn">W23L44_carry_eqn</A>;

<P> --W23L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320
<P> --operation mode is arithmetic

<P><A NAME="W23L45">W23L45</A> = CARRY(<A HREF="#W20L28">W20L28</A> & !<A HREF="#W8L36">W8L36</A> & !<A HREF="#W23L47">W23L47</A> # !<A HREF="#W20L28">W20L28</A> & (!<A HREF="#W23L47">W23L47</A> # !<A HREF="#W8L36">W8L36</A>));


<P> --B1_ACCU[8] is FIR_core:inst|ACCU[8]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[8]_carry_eqn">B1_ACCU[8]_carry_eqn</A> = <A HREF="#B1L17">B1L17</A>;
<P><A NAME="B1_ACCU[8]_lut_out">B1_ACCU[8]_lut_out</A> = <A HREF="#B1_ACCU[8]">B1_ACCU[8]</A> $ <A HREF="#W23L46">W23L46</A> $ !<A HREF="#B1_ACCU[8]_carry_eqn">B1_ACCU[8]_carry_eqn</A>;
<P><A NAME="B1_ACCU[8]">B1_ACCU[8]</A> = DFFEAS(<A HREF="#B1_ACCU[8]_lut_out">B1_ACCU[8]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L19 is FIR_core:inst|ACCU[8]~624
<P> --operation mode is arithmetic

<P><A NAME="B1L19">B1L19</A> = CARRY(<A HREF="#B1_ACCU[8]">B1_ACCU[8]</A> & (<A HREF="#W23L46">W23L46</A> # !<A HREF="#B1L17">B1L17</A>) # !<A HREF="#B1_ACCU[8]">B1_ACCU[8]</A> & <A HREF="#W23L46">W23L46</A> & !<A HREF="#B1L17">B1L17</A>);


<P> --C1_RIGHT_OUT[7] is PCM3006:inst6|RIGHT_OUT[7]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[7]_lut_out">C1_RIGHT_OUT[7]_lut_out</A> = <A HREF="#C1_SHIFTIN[7]">C1_SHIFTIN[7]</A>;
<P><A NAME="C1_RIGHT_OUT[7]">C1_RIGHT_OUT[7]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[7]_lut_out">C1_RIGHT_OUT[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[6] is PCM3006:inst6|L_IN[6]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[6]_lut_out">C1_L_IN[6]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[6]">C1_RIGHT_OUT[6]</A>;
<P><A NAME="C1_L_IN[6]">C1_L_IN[6]</A> = DFFEAS(<A HREF="#C1_L_IN[6]_lut_out">C1_L_IN[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[5]_lut_out">C1_SHIFTOUT[5]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[5]">C1_L_IN[5]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A>);
<P><A NAME="C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[5]_lut_out">C1_SHIFTOUT[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --R1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[1]~110
<P> --operation mode is normal

<P><A NAME="R1L1">R1L1</A> = <A HREF="#P1_q_a[3]">P1_q_a[3]</A> & (!<A HREF="#P1_q_a[2]">P1_q_a[2]</A> # !<A HREF="#P1_q_a[1]">P1_q_a[1]</A>);


<P> --R1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[5]~111
<P> --operation mode is normal

<P><A NAME="R1L5">R1L5</A> = <A HREF="#P1_q_a[11]">P1_q_a[11]</A> & (!<A HREF="#P1_q_a[10]">P1_q_a[10]</A> # !<A HREF="#P1_q_a[9]">P1_q_a[9]</A>);


<P> --W23L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~323
<P> --operation mode is arithmetic

<P><A NAME="W23L46_carry_eqn">W23L46_carry_eqn</A> = <A HREF="#W23L49">W23L49</A>;
<P><A NAME="W23L46">W23L46</A> = <A HREF="#W20L30">W20L30</A> $ <A HREF="#W8L38">W8L38</A> $ !<A HREF="#W23L46_carry_eqn">W23L46_carry_eqn</A>;

<P> --W23L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~325
<P> --operation mode is arithmetic

<P><A NAME="W23L47">W23L47</A> = CARRY(<A HREF="#W20L30">W20L30</A> & (<A HREF="#W8L38">W8L38</A> # !<A HREF="#W23L49">W23L49</A>) # !<A HREF="#W20L30">W20L30</A> & <A HREF="#W8L38">W8L38</A> & !<A HREF="#W23L49">W23L49</A>);


<P> --B1_ACCU[7] is FIR_core:inst|ACCU[7]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[7]_carry_eqn">B1_ACCU[7]_carry_eqn</A> = <A HREF="#B1L15">B1L15</A>;
<P><A NAME="B1_ACCU[7]_lut_out">B1_ACCU[7]_lut_out</A> = <A HREF="#B1_ACCU[7]">B1_ACCU[7]</A> $ <A HREF="#W23L48">W23L48</A> $ <A HREF="#B1_ACCU[7]_carry_eqn">B1_ACCU[7]_carry_eqn</A>;
<P><A NAME="B1_ACCU[7]">B1_ACCU[7]</A> = DFFEAS(<A HREF="#B1_ACCU[7]_lut_out">B1_ACCU[7]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L17 is FIR_core:inst|ACCU[7]~628
<P> --operation mode is arithmetic

<P><A NAME="B1L17">B1L17</A> = CARRY(<A HREF="#B1_ACCU[7]">B1_ACCU[7]</A> & !<A HREF="#W23L48">W23L48</A> & !<A HREF="#B1L15">B1L15</A> # !<A HREF="#B1_ACCU[7]">B1_ACCU[7]</A> & (!<A HREF="#B1L15">B1L15</A> # !<A HREF="#W23L48">W23L48</A>));


<P> --C1_RIGHT_OUT[6] is PCM3006:inst6|RIGHT_OUT[6]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[6]_lut_out">C1_RIGHT_OUT[6]_lut_out</A> = <A HREF="#C1_SHIFTIN[6]">C1_SHIFTIN[6]</A>;
<P><A NAME="C1_RIGHT_OUT[6]">C1_RIGHT_OUT[6]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[6]_lut_out">C1_RIGHT_OUT[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[5] is PCM3006:inst6|L_IN[5]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[5]_lut_out">C1_L_IN[5]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[5]">C1_RIGHT_OUT[5]</A>;
<P><A NAME="C1_L_IN[5]">C1_L_IN[5]</A> = DFFEAS(<A HREF="#C1_L_IN[5]_lut_out">C1_L_IN[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[4]_lut_out">C1_SHIFTOUT[4]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[4]">C1_L_IN[4]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A>);
<P><A NAME="C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[4]_lut_out">C1_SHIFTOUT[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --W23L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~328
<P> --operation mode is arithmetic

<P><A NAME="W23L48_carry_eqn">W23L48_carry_eqn</A> = <A HREF="#W23L51">W23L51</A>;
<P><A NAME="W23L48">W23L48</A> = <A HREF="#W20L32">W20L32</A> $ (<A HREF="#W23L48_carry_eqn">W23L48_carry_eqn</A>);

<P> --W23L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~330
<P> --operation mode is arithmetic

<P><A NAME="W23L49">W23L49</A> = CARRY(!<A HREF="#W23L51">W23L51</A> # !<A HREF="#W20L32">W20L32</A>);


<P> --B1_ACCU[6] is FIR_core:inst|ACCU[6]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[6]_carry_eqn">B1_ACCU[6]_carry_eqn</A> = <A HREF="#B1L13">B1L13</A>;
<P><A NAME="B1_ACCU[6]_lut_out">B1_ACCU[6]_lut_out</A> = <A HREF="#B1_ACCU[6]">B1_ACCU[6]</A> $ <A HREF="#W23L50">W23L50</A> $ !<A HREF="#B1_ACCU[6]_carry_eqn">B1_ACCU[6]_carry_eqn</A>;
<P><A NAME="B1_ACCU[6]">B1_ACCU[6]</A> = DFFEAS(<A HREF="#B1_ACCU[6]_lut_out">B1_ACCU[6]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L15 is FIR_core:inst|ACCU[6]~632
<P> --operation mode is arithmetic

<P><A NAME="B1L15">B1L15</A> = CARRY(<A HREF="#B1_ACCU[6]">B1_ACCU[6]</A> & (<A HREF="#W23L50">W23L50</A> # !<A HREF="#B1L13">B1L13</A>) # !<A HREF="#B1_ACCU[6]">B1_ACCU[6]</A> & <A HREF="#W23L50">W23L50</A> & !<A HREF="#B1L13">B1L13</A>);


<P> --C1_RIGHT_OUT[5] is PCM3006:inst6|RIGHT_OUT[5]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[5]_lut_out">C1_RIGHT_OUT[5]_lut_out</A> = <A HREF="#C1_SHIFTIN[5]">C1_SHIFTIN[5]</A>;
<P><A NAME="C1_RIGHT_OUT[5]">C1_RIGHT_OUT[5]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[5]_lut_out">C1_RIGHT_OUT[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[4] is PCM3006:inst6|L_IN[4]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[4]_lut_out">C1_L_IN[4]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[4]">C1_RIGHT_OUT[4]</A>;
<P><A NAME="C1_L_IN[4]">C1_L_IN[4]</A> = DFFEAS(<A HREF="#C1_L_IN[4]_lut_out">C1_L_IN[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[3]_lut_out">C1_SHIFTOUT[3]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[3]">C1_L_IN[3]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A>);
<P><A NAME="C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[3]_lut_out">C1_SHIFTOUT[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --W23L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~333
<P> --operation mode is arithmetic

<P><A NAME="W23L50">W23L50</A> = <A HREF="#W20L34">W20L34</A> $ <A HREF="#R1L3">R1L3</A>;

<P> --W23L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~335
<P> --operation mode is arithmetic

<P><A NAME="W23L51">W23L51</A> = CARRY(<A HREF="#W20L34">W20L34</A> & <A HREF="#R1L3">R1L3</A>);


<P> --B1_ACCU[5] is FIR_core:inst|ACCU[5]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[5]_carry_eqn">B1_ACCU[5]_carry_eqn</A> = <A HREF="#B1L11">B1L11</A>;
<P><A NAME="B1_ACCU[5]_lut_out">B1_ACCU[5]_lut_out</A> = <A HREF="#B1_ACCU[5]">B1_ACCU[5]</A> $ <A HREF="#W20L36">W20L36</A> $ <A HREF="#B1_ACCU[5]_carry_eqn">B1_ACCU[5]_carry_eqn</A>;
<P><A NAME="B1_ACCU[5]">B1_ACCU[5]</A> = DFFEAS(<A HREF="#B1_ACCU[5]_lut_out">B1_ACCU[5]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L13 is FIR_core:inst|ACCU[5]~636
<P> --operation mode is arithmetic

<P><A NAME="B1L13">B1L13</A> = CARRY(<A HREF="#B1_ACCU[5]">B1_ACCU[5]</A> & !<A HREF="#W20L36">W20L36</A> & !<A HREF="#B1L11">B1L11</A> # !<A HREF="#B1_ACCU[5]">B1_ACCU[5]</A> & (!<A HREF="#B1L11">B1L11</A> # !<A HREF="#W20L36">W20L36</A>));


<P> --C1_RIGHT_OUT[4] is PCM3006:inst6|RIGHT_OUT[4]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[4]_lut_out">C1_RIGHT_OUT[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[4]">C1_SHIFTIN[4]</A>;
<P><A NAME="C1_RIGHT_OUT[4]">C1_RIGHT_OUT[4]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[4]_lut_out">C1_RIGHT_OUT[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[3] is PCM3006:inst6|L_IN[3]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[3]_lut_out">C1_L_IN[3]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[3]">C1_RIGHT_OUT[3]</A>;
<P><A NAME="C1_L_IN[3]">C1_L_IN[3]</A> = DFFEAS(<A HREF="#C1_L_IN[3]_lut_out">C1_L_IN[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[2]_lut_out">C1_SHIFTOUT[2]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[2]">C1_L_IN[2]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A>);
<P><A NAME="C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[2]_lut_out">C1_SHIFTOUT[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --R1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[3]~112
<P> --operation mode is normal

<P><A NAME="R1L3">R1L3</A> = <A HREF="#P1_q_a[7]">P1_q_a[7]</A> & (!<A HREF="#P1_q_a[6]">P1_q_a[6]</A> # !<A HREF="#P1_q_a[5]">P1_q_a[5]</A>);


<P> --B1_ACCU[4] is FIR_core:inst|ACCU[4]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[4]_carry_eqn">B1_ACCU[4]_carry_eqn</A> = <A HREF="#B1L9">B1L9</A>;
<P><A NAME="B1_ACCU[4]_lut_out">B1_ACCU[4]_lut_out</A> = <A HREF="#B1_ACCU[4]">B1_ACCU[4]</A> $ <A HREF="#W20L38">W20L38</A> $ !<A HREF="#B1_ACCU[4]_carry_eqn">B1_ACCU[4]_carry_eqn</A>;
<P><A NAME="B1_ACCU[4]">B1_ACCU[4]</A> = DFFEAS(<A HREF="#B1_ACCU[4]_lut_out">B1_ACCU[4]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L11 is FIR_core:inst|ACCU[4]~640
<P> --operation mode is arithmetic

<P><A NAME="B1L11">B1L11</A> = CARRY(<A HREF="#B1_ACCU[4]">B1_ACCU[4]</A> & (<A HREF="#W20L38">W20L38</A> # !<A HREF="#B1L9">B1L9</A>) # !<A HREF="#B1_ACCU[4]">B1_ACCU[4]</A> & <A HREF="#W20L38">W20L38</A> & !<A HREF="#B1L9">B1L9</A>);


<P> --C1_RIGHT_OUT[3] is PCM3006:inst6|RIGHT_OUT[3]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[3]_lut_out">C1_RIGHT_OUT[3]_lut_out</A> = <A HREF="#C1_SHIFTIN[3]">C1_SHIFTIN[3]</A>;
<P><A NAME="C1_RIGHT_OUT[3]">C1_RIGHT_OUT[3]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[3]_lut_out">C1_RIGHT_OUT[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[2] is PCM3006:inst6|L_IN[2]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[2]_lut_out">C1_L_IN[2]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[2]">C1_RIGHT_OUT[2]</A>;
<P><A NAME="C1_L_IN[2]">C1_L_IN[2]</A> = DFFEAS(<A HREF="#C1_L_IN[2]_lut_out">C1_L_IN[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[1]_lut_out">C1_SHIFTOUT[1]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[1]">C1_L_IN[1]</A> # !<A HREF="#A1L21">A1L21</A> & (<A HREF="#C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A>)) # !<A HREF="#A1L20">A1L20</A> & (<A HREF="#C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A>);
<P><A NAME="C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[1]_lut_out">C1_SHIFTOUT[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --B1_ACCU[3] is FIR_core:inst|ACCU[3]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[3]_carry_eqn">B1_ACCU[3]_carry_eqn</A> = <A HREF="#B1L7">B1L7</A>;
<P><A NAME="B1_ACCU[3]_lut_out">B1_ACCU[3]_lut_out</A> = <A HREF="#B1_ACCU[3]">B1_ACCU[3]</A> $ <A HREF="#W20L40">W20L40</A> $ <A HREF="#B1_ACCU[3]_carry_eqn">B1_ACCU[3]_carry_eqn</A>;
<P><A NAME="B1_ACCU[3]">B1_ACCU[3]</A> = DFFEAS(<A HREF="#B1_ACCU[3]_lut_out">B1_ACCU[3]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L9 is FIR_core:inst|ACCU[3]~644
<P> --operation mode is arithmetic

<P><A NAME="B1L9">B1L9</A> = CARRY(<A HREF="#B1_ACCU[3]">B1_ACCU[3]</A> & !<A HREF="#W20L40">W20L40</A> & !<A HREF="#B1L7">B1L7</A> # !<A HREF="#B1_ACCU[3]">B1_ACCU[3]</A> & (!<A HREF="#B1L7">B1L7</A> # !<A HREF="#W20L40">W20L40</A>));


<P> --C1_RIGHT_OUT[2] is PCM3006:inst6|RIGHT_OUT[2]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[2]_lut_out">C1_RIGHT_OUT[2]_lut_out</A> = <A HREF="#C1_SHIFTIN[2]">C1_SHIFTIN[2]</A>;
<P><A NAME="C1_RIGHT_OUT[2]">C1_RIGHT_OUT[2]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[2]_lut_out">C1_RIGHT_OUT[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[1] is PCM3006:inst6|L_IN[1]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[1]_lut_out">C1_L_IN[1]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[1]">C1_RIGHT_OUT[1]</A>;
<P><A NAME="C1_L_IN[1]">C1_L_IN[1]</A> = DFFEAS(<A HREF="#C1_L_IN[1]_lut_out">C1_L_IN[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --C1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0]
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[0]_lut_out">C1_SHIFTOUT[0]_lut_out</A> = <A HREF="#A1L20">A1L20</A> & <A HREF="#A1L21">A1L21</A> & <A HREF="#C1_L_IN[0]">C1_L_IN[0]</A>;
<P><A NAME="C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[0]_lut_out">C1_SHIFTOUT[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --B1_ACCU[2] is FIR_core:inst|ACCU[2]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[2]_carry_eqn">B1_ACCU[2]_carry_eqn</A> = <A HREF="#B1L5">B1L5</A>;
<P><A NAME="B1_ACCU[2]_lut_out">B1_ACCU[2]_lut_out</A> = <A HREF="#B1_ACCU[2]">B1_ACCU[2]</A> $ <A HREF="#W20L42">W20L42</A> $ !<A HREF="#B1_ACCU[2]_carry_eqn">B1_ACCU[2]_carry_eqn</A>;
<P><A NAME="B1_ACCU[2]">B1_ACCU[2]</A> = DFFEAS(<A HREF="#B1_ACCU[2]_lut_out">B1_ACCU[2]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L7 is FIR_core:inst|ACCU[2]~648
<P> --operation mode is arithmetic

<P><A NAME="B1L7">B1L7</A> = CARRY(<A HREF="#B1_ACCU[2]">B1_ACCU[2]</A> & (<A HREF="#W20L42">W20L42</A> # !<A HREF="#B1L5">B1L5</A>) # !<A HREF="#B1_ACCU[2]">B1_ACCU[2]</A> & <A HREF="#W20L42">W20L42</A> & !<A HREF="#B1L5">B1L5</A>);


<P> --C1_RIGHT_OUT[1] is PCM3006:inst6|RIGHT_OUT[1]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[1]_lut_out">C1_RIGHT_OUT[1]_lut_out</A> = <A HREF="#C1_SHIFTIN[1]">C1_SHIFTIN[1]</A>;
<P><A NAME="C1_RIGHT_OUT[1]">C1_RIGHT_OUT[1]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[1]_lut_out">C1_RIGHT_OUT[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --C1_L_IN[0] is PCM3006:inst6|L_IN[0]
<P> --operation mode is normal

<P><A NAME="C1_L_IN[0]_lut_out">C1_L_IN[0]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[0]">C1_RIGHT_OUT[0]</A>;
<P><A NAME="C1_L_IN[0]">C1_L_IN[0]</A> = DFFEAS(<A HREF="#C1_L_IN[0]_lut_out">C1_L_IN[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1_READY">B1_READY</A>, , , , );


<P> --B1_ACCU[1] is FIR_core:inst|ACCU[1]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[1]_carry_eqn">B1_ACCU[1]_carry_eqn</A> = <A HREF="#B1L3">B1L3</A>;
<P><A NAME="B1_ACCU[1]_lut_out">B1_ACCU[1]_lut_out</A> = <A HREF="#B1_ACCU[1]">B1_ACCU[1]</A> $ <A HREF="#W14L36">W14L36</A> $ <A HREF="#B1_ACCU[1]_carry_eqn">B1_ACCU[1]_carry_eqn</A>;
<P><A NAME="B1_ACCU[1]">B1_ACCU[1]</A> = DFFEAS(<A HREF="#B1_ACCU[1]_lut_out">B1_ACCU[1]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L5 is FIR_core:inst|ACCU[1]~652
<P> --operation mode is arithmetic

<P><A NAME="B1L5">B1L5</A> = CARRY(<A HREF="#B1_ACCU[1]">B1_ACCU[1]</A> & !<A HREF="#W14L36">W14L36</A> & !<A HREF="#B1L3">B1L3</A> # !<A HREF="#B1_ACCU[1]">B1_ACCU[1]</A> & (!<A HREF="#B1L3">B1L3</A> # !<A HREF="#W14L36">W14L36</A>));


<P> --C1_RIGHT_OUT[0] is PCM3006:inst6|RIGHT_OUT[0]
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[0]_lut_out">C1_RIGHT_OUT[0]_lut_out</A> = <A HREF="#C1_SHIFTIN[0]">C1_SHIFTIN[0]</A>;
<P><A NAME="C1_RIGHT_OUT[0]">C1_RIGHT_OUT[0]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[0]_lut_out">C1_RIGHT_OUT[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#C1L96">C1L96</A>, , , , );


<P> --B1_ACCU[0] is FIR_core:inst|ACCU[0]
<P> --operation mode is arithmetic

<P><A NAME="B1_ACCU[0]_lut_out">B1_ACCU[0]_lut_out</A> = <A HREF="#B1_ACCU[0]">B1_ACCU[0]</A> $ <A HREF="#W14L38">W14L38</A>;
<P><A NAME="B1_ACCU[0]">B1_ACCU[0]</A> = DFFEAS(<A HREF="#B1_ACCU[0]_lut_out">B1_ACCU[0]_lut_out</A>, <A HREF="#12_288MHz">12_288MHz</A>, VCC, , <A HREF="#B1L35">B1L35</A>, , , <A HREF="#B1L111">B1L111</A>, );

<P> --B1L3 is FIR_core:inst|ACCU[0]~656
<P> --operation mode is arithmetic

<P><A NAME="B1L3">B1L3</A> = CARRY(<A HREF="#B1_ACCU[0]">B1_ACCU[0]</A> & <A HREF="#W14L38">W14L38</A>);


<P> --M1L17 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~898
<P> --operation mode is normal

<P><A NAME="M1L17">M1L17</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#L1L9">L1L9</A>, <A HREF="#D1L29">D1L29</A>);


<P> --M2L17 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~1442
<P> --operation mode is normal

<P><A NAME="M2L17">M2L17</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#L1L9">L1L9</A>, <A HREF="#D1L30">D1L30</A>);


<P> --M3L19 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~839
<P> --operation mode is normal

<P><A NAME="M3L19">M3L19</A> = AMPP_FUNCTION(<A HREF="#AB1_state[4]">AB1_state[4]</A>, <A HREF="#AB1_state[3]">AB1_state[3]</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>, <A HREF="#M3_clear_signal">M3_clear_signal</A>);


<P> --M3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~278
<P> --operation mode is normal

<P><A NAME="M3L7">M3L7</A> = AMPP_FUNCTION(<A HREF="#AB1_state[8]">AB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#M3L5">M3L5</A>, <A HREF="#M3_word_counter[4]">M3_word_counter[4]</A>);


<P> --T1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~0
<P> --operation mode is normal

<P><A NAME="T1L1">T1L1</A> = <A HREF="#S1L14">S1L14</A> $ (<A HREF="#P1_q_a[15]">P1_q_a[15]</A> & (!<A HREF="#P1_q_a[14]">P1_q_a[14]</A> # !<A HREF="#P1_q_a[13]">P1_q_a[13]</A>));


<P> --12_288MHz is 12_288MHz
<P> --operation mode is input

<P><A NAME="12_288MHz">12_288MHz</A> = INPUT();





<P> --SWITCH1 is SWITCH1
<P> --operation mode is input

<P><A NAME="SWITCH1">SWITCH1</A> = INPUT();


<P> --DOUT is DOUT
<P> --operation mode is input

<P><A NAME="DOUT">DOUT</A> = INPUT();


<P> --DIN is DIN
<P> --operation mode is output

<P><A NAME="DIN">DIN</A> = OUTPUT(<A HREF="#C1_SHIFTOUT[31]">C1_SHIFTOUT[31]</A>);


<P> --BCKIN is BCKIN
<P> --operation mode is output

<P><A NAME="BCKIN">BCKIN</A> = OUTPUT(<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>);


<P> --LRCIN is LRCIN
<P> --operation mode is output

<P><A NAME="LRCIN">LRCIN</A> = OUTPUT(<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>);


<P> --RESETn is RESETn
<P> --operation mode is output

<P><A NAME="RESETn">RESETn</A> = OUTPUT(VCC);



</body></html>