/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [19:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_7z ? celloutsig_0_17z : celloutsig_0_18z[2];
  assign celloutsig_0_40z = !(celloutsig_0_0z[8] ? celloutsig_0_29z : celloutsig_0_26z);
  assign celloutsig_1_9z = !(celloutsig_1_2z[7] ? celloutsig_1_8z : celloutsig_1_4z);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? in_data[84] : celloutsig_0_2z);
  assign celloutsig_1_8z = celloutsig_1_7z[5] | celloutsig_1_3z[0];
  assign celloutsig_1_0z = ~(in_data[184] ^ in_data[134]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z ^ celloutsig_0_10z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_2z ^ celloutsig_0_10z[4]);
  reg [12:0] _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _09_ <= 13'h0000;
    else _09_ <= { celloutsig_0_8z[24:20], celloutsig_0_16z, celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_18z };
  assign out_data[12:0] = _09_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_1_3z;
  assign celloutsig_0_3z = ! celloutsig_0_0z[19:17];
  assign celloutsig_0_17z = ! celloutsig_0_0z[19:4];
  assign celloutsig_1_4z = ! { in_data[119:116], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = ! celloutsig_0_10z[2:0];
  assign celloutsig_0_14z = ! { celloutsig_0_0z[5:1], celloutsig_0_12z };
  assign celloutsig_1_10z = celloutsig_1_2z % { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_0z[18:13], celloutsig_0_17z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z[13:11], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[156:149] * { in_data[179:173], celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_1z } * celloutsig_1_2z[6:4];
  assign celloutsig_1_18z = celloutsig_1_11z[9:7] * { celloutsig_1_11z[1:0], celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[43:20], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } * { in_data[21:0], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[66] ? in_data[61:42] : { in_data[77:67], 1'h0, in_data[65:58] };
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_2z[7:3] : celloutsig_1_2z[5:1];
  assign celloutsig_1_7z = celloutsig_1_0z ? { _00_, _00_ } : { in_data[153], celloutsig_1_1z, _00_, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_10z[6] ? { celloutsig_1_2z[5:4], _00_, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z } : in_data[147:137];
  assign celloutsig_1_12z = in_data[103] ? { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z } : { in_data[190:181], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_1z ? { celloutsig_1_12z[5:2], celloutsig_1_4z } : in_data[136:132];
  assign celloutsig_0_18z = celloutsig_0_14z ? { celloutsig_0_4z, celloutsig_0_2z, 1'h1, celloutsig_0_17z, 1'h1 } : { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_4z, 1'h0 };
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_1z } !== { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[105:103] !== { in_data[186:185], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[29:18] !== in_data[72:61];
  assign celloutsig_0_2z = in_data[43:41] !== celloutsig_0_0z[5:3];
  assign celloutsig_0_4z = ~((in_data[41] & celloutsig_0_2z) | (celloutsig_0_0z[11] & celloutsig_0_3z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_5z) | (in_data[23] & in_data[55]));
  assign celloutsig_0_26z = ~((celloutsig_0_9z & celloutsig_0_9z) | (celloutsig_0_17z & celloutsig_0_14z));
  assign { out_data[130:128], out_data[100:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
