$date
	Sun Oct 23 02:44:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#172878
b10000 &
b10000 %
1$
b10000 !
1"
#172879
0"
#172882
b1000 &
b1000 %
#172886
b100 &
b100 %
#172890
b10 &
b10 %
#172894
b1 &
1#
b1 %
#172898
b0 &
b0 %
0#
0$
#1139829
b1001 !
1"
#1139830
b1001 &
b1001 %
1$
#1139831
0"
#1139834
b11100 &
b11100 %
#1139838
b1110 &
b1110 %
#1139842
b111 &
b111 %
#1139846
b10110 &
b10110 %
#1139850
b1011 &
b1011 %
#1139854
b100010 &
b100010 %
#1139858
b10001 &
b10001 %
#1139862
b110100 &
b110100 %
#1139866
b11010 &
b11010 %
#1139870
b1101 &
b1101 %
#1139874
b101000 &
b101000 %
#1139878
b10100 &
b10100 %
#1139882
b1010 &
b1010 %
#1139886
b101 &
b101 %
#1139890
b10000 &
b10000 %
#1139894
b1000 &
b1000 %
#1139898
b100 &
b100 %
#1139902
b10 &
b10 %
#1139906
b1 &
b1 %
1#
#1139910
b0 &
0#
b0 %
0$
#2175586
b10000 &
b10000 %
1$
b10000 !
1"
#2175587
0"
#2175590
b1000 &
b1000 %
#2175594
b100 &
b100 %
#2175598
b10 &
b10 %
#2175602
b1 &
b1 %
1#
#2175606
b0 &
0#
b0 %
0$
#4500012
