Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Raim/Documents/Laboratorio/Factorial/fact_tb_isim_beh.exe -prj C:/Users/Raim/Documents/Laboratorio/Factorial/fact_tb_beh.prj fact_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/Factorial/FSM_LOGICA.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/Factorial/FSM_CL.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/Factorial/Main.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/Factorial/fact_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102876 KB
Fuse CPU Usage: 218 ms
Compiling module FSM_CL
Compiling module FSM_LOGICA
Compiling module Main
Compiling module fact_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/Raim/Documents/Laboratorio/Factorial/fact_tb_isim_beh.exe
Fuse Memory Usage: 106440 KB
Fuse CPU Usage: 218 ms
