// Seed: 3067405129
module module_0 #(
    parameter id_1 = 32'd42,
    parameter id_3 = 32'd29
);
  wire [-1 : 1] _id_1;
  logic id_2;
  assign id_2 = 1'h0;
  parameter id_3 = 1;
  always_ff @((1)) id_2 = #1 id_1;
  wire id_4 = id_1;
  logic [id_3  *  -1 : id_1] id_5;
endmodule
module module_1 (
    input tri1 id_0
);
  logic id_2 = -1'b0 & -1;
  assign id_2 = 1;
  assign {1, id_0} = id_0;
  module_0 modCall_1 ();
  wire id_3;
endmodule
