
Selected circuits
===================
 - **Bitwidth**: 16
 - **Pareto filtration critera**: pwr - mre


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16s_pwr_2_400_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul16s_pwr_2_400_mre_00_0000_gen.v) [Verilog PDK45](mul16s_pwr_2_400_mre_00_0000_pdk45.v)  [C](mul16s_pwr_2_400_mre_00_0000.c) |
| mul16s_pwr_2_208_mre_00_0118 | 1024.2 | 4097 | 98.92578125 | 0.0118483572 |  [Verilog generic](mul16s_pwr_2_208_mre_00_0118_gen.v) [Verilog PDK45](mul16s_pwr_2_208_mre_00_0118_pdk45.v)  [C](mul16s_pwr_2_208_mre_00_0118.c) |
| mul16s_pwr_0_965_mre_00_9715 | 378337.79276 | 2030655 | 99.8993873596 | 0.9714671282 |  [Verilog generic](mul16s_pwr_0_965_mre_00_9715_gen.v) [Verilog PDK45](mul16s_pwr_0_965_mre_00_9715_pdk45.v)  [C](mul16s_pwr_0_965_mre_00_9715.c) |
| mul16s_pwr_0_126_mre_67_5122 | 24849053.9333 | 129961983 | 99.9969258904 | 67.5122493158 |  [Verilog generic](mul16s_pwr_0_126_mre_67_5122_gen.v) [Verilog PDK45](mul16s_pwr_0_126_mre_67_5122_pdk45.v)  [C](mul16s_pwr_0_126_mre_67_5122.c) |
| mul16s_pwr_0_000_mre_3061_0479 | 402644991.9 | 1073741823 | 99.9969482422 | 3061.04794552 |  [Verilog generic](mul16s_pwr_0_000_mre_3061_0479_gen.v) [Verilog PDK45](mul16s_pwr_0_000_mre_3061_0479_pdk45.v)  [C](mul16s_pwr_0_000_mre_3061_0479.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             