// Seed: 2264603439
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    output wand id_2,
    input  wor  id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output tri1 id_6
);
  assign id_2 = 1;
  assign id_6 = ~1 == id_3;
  logic id_8 = id_3;
  always assign id_8 = -1'b0;
  union packed {
    logic id_9;
    logic id_10;
  } [1 : 1 'b0] id_11;
  assign id_11 = id_11.id_9;
  assign id_11.id_10 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
    , id_3
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
