{
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 112.896,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 220.147,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 874.944,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 321.754,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 2475.24,
	"finish__design__instance__count__class:multi_input_combinational_cell": 80,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3273.98,
	"finish__design__instance__count": 150,
	"finish__design__instance__area": 7290.26,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.45083,
	"finish__clock__skew__setup": 0.00668313,
	"finish__clock__skew__hold": 0.00668313,
	"finish__timing__drv__max_slew_limit": 0.868848,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940548,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0114684,
	"finish__power__switching__total": 0.00459415,
	"finish__power__leakage__total": 9.74338e-08,
	"finish__power__total": 0.0160626,
	"finish__design__io": 20,
	"finish__design__die__area": 63378.1,
	"finish__design__core__area": 60286.5,
	"finish__design__instance__count": 296,
	"finish__design__instance__area": 8114.4,
	"finish__design__instance__count__stdcell": 296,
	"finish__design__instance__area__stdcell": 8114.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.134597,
	"finish__design__instance__utilization__stdcell": 0.134597,
	"finish__design__rows": 48,
	"finish__design__rows:GF018hv5v_green_sc9": 48,
	"finish__design__sites": 21360,
	"finish__design__sites:GF018hv5v_green_sc9": 21360,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}