{"&cites=7367719115906781902&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"A functional MOS transistor featuring gate-level weighted sum and threshold operations","url":"https://ieeexplore.ieee.org/abstract/document/137325/","authors":["T Shibata","T Shibata T Ohmi"],"year":1992,"numCitations":795,"citationUrl":"http://scholar.google.com/scholar?cites=13738226977149896285&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XUa1wKX8p74J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13738226977149896285&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596887756843},{"title":"Optical fibre sensing and signal processing","url":"https://cds.cern.ch/record/101576","authors":["B Culshaw"],"year":1984,"numCitations":287,"citationUrl":"http://scholar.google.com/scholar?cites=10294124038177457319&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:p4RgqUUT3I4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"cds.cern.ch"},{"title":"A multiple valued logic: a tutorial and appreciation","url":"https://ieeexplore.ieee.org/abstract/document/48/","authors":["KC Smith"],"year":1988,"numCitations":261,"pdf":"https://www.eecg.utoronto.ca/~pagiamt/kcsmith/kcsmith-multiple-valued-logic-tutorial-and-appreciation-1988.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4234023079324697538&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:wkP0zY5FwjoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4234023079324697538&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Transport Properties of a MoS2/WSe2 Heterojunction Transistor and Its Potential for Application","url":"https://pubs.acs.org/doi/abs/10.1021/acs.nanolett.5b04791","authors":["A Nourbakhsh","A Nourbakhsh A Zubair","A Nourbakhsh A Zubair MS Dresselhaus…"],"year":2016,"numCitations":260,"pdf":"http://www.academia.edu/download/43694301/acs.nanolett.5b04791.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6112726407004224947&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:s_2i0kfE1FQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6112726407004224947&hl=en&as_sdt=2005&sciodt=0,5","publication":"ACS Publications"},{"title":"Low power dissipation MOS ternary logic family","url":"https://ieeexplore.ieee.org/abstract/document/1052216/","authors":["PC Balla","PC Balla A Antoniou"],"year":1984,"numCitations":153,"pdf":"https://pdfs.semanticscholar.org/d0e3/6418560c65817638bbb44e7253b866eb309e.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4625421981048402152&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6HCsBMnMMEAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4625421981048402152&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic","url":"https://ieeexplore.ieee.org/abstract/document/475711/","authors":["T Hanyu","T Hanyu M Kameyama"],"year":1995,"numCitations":151,"citationUrl":"http://scholar.google.com/scholar?cites=12291411704781679110&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BiqXo9Ldk6oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12291411704781679110&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Multi-level memory-switching properties of a single brain microtubule","url":"https://aip.scitation.org/doi/abs/10.1063/1.4793995","authors":["S Sahu","S Sahu S Ghosh","S Sahu S Ghosh K Hirata","S Sahu S Ghosh K Hirata D Fujita…"],"year":2013,"numCitations":152,"citationUrl":"http://scholar.google.com/scholar?cites=13070047258519913605&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:hcSlybsiYrUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13070047258519913605&hl=en&as_sdt=2005&sciodt=0,5","publication":"aip.scitation.org"},{"title":"A 32* 32-bit multiplier using multiple-valued MOS current-mode circuits","url":"https://ieeexplore.ieee.org/abstract/document/268/","authors":["S Kawahito","S Kawahito M Kameyama","S Kawahito M Kameyama T Higuchi…"],"year":1988,"numCitations":149,"pdf":"https://www.researchgate.net/profile/Shoji_Kawahito/publication/2975317_A_32_X_32-bit_Multiplier_Using_Multiple-valued_Mos_Current-Mode_Circuits/links/0046351dad4f5e35af000000/A-32-X-32-bit-Multiplier-Using-Multiple-valued-Mos-Current-Mode-Circuits.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3835650308427127099&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:O5lqJKL3OjUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3835650308427127099&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Low-latency equalization in multi-level, multi-line communication systems","url":"https://patents.google.com/patent/US7269212B1/en","authors":["PS Chau","PS Chau HJ Liaw","PS Chau HJ Liaw J Kim","PS Chau HJ Liaw J Kim JL Zerbe"],"year":2007,"numCitations":134,"pdf":"https://patentimages.storage.googleapis.com/a8/0e/5c/8024ca6095035d/US7269212B1.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5737623466911490308&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BGE02CQioE8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5737623466911490308&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Decision diagram techniques for micro-and nanoelectronic design handbook","url":"https://books.google.com/books?hl=en&lr=&id=IgJ-DwAAQBAJ&oi=fnd&pg=PP20&ots=6LTce80ZEA&sig=W-7euuHAfWJVg5mLjsqoCBFXssk","authors":["SN Yanushkevich","SN Yanushkevich DM Miller","SN Yanushkevich DM Miller VP Shmerko…"],"year":2018,"numCitations":122,"pdf":"https://prism.ucalgary.ca/bitstream/handle/1880/45016/3424%20FL.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=8204707963965750127&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bzv_PWz63HEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8204707963965750127&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"}]}