

================================================================
== Vitis HLS Report for 'runAfterInit'
================================================================
* Date:           Mon Sep 19 22:55:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      150|      150|  3.000 us|  3.000 us|    8|    8|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0    |entry_proc    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |read_test_U0     |read_test     |       78|       78|  1.560 us|  1.560 us|    8|    8|      yes|
        |run_test_U0      |run_test      |       35|       35|  0.700 us|  0.700 us|    8|    8|      yes|
        |writeOutcome_U0  |writeOutcome  |       70|       70|  1.400 us|  1.400 us|    8|    8|      yes|
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|     396|    271|    -|
|Instance         |        -|    -|    2999|   2918|    -|
|Memory           |        8|    -|    2048|    768|    0|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    5454|   4108|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       5|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+------+------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+--------------+---------+----+------+------+-----+
    |entry_proc_U0    |entry_proc    |        0|   0|     2|    20|    0|
    |read_test_U0     |read_test     |        0|   0|   899|   689|    0|
    |run_test_U0      |run_test      |        0|   0|  1841|  1808|    0|
    |writeOutcome_U0  |writeOutcome  |        0|   0|   257|   401|    0|
    +-----------------+--------------+---------+----+------+------+-----+
    |Total            |              |        0|   0|  2999|  2918|    0|
    +-----------------+--------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |               Module              | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |data_0_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_1_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_2_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_3_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_4_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_5_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_6_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_7_U  |runAfterInit_data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    +----------+-----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                                   |        8| 2048| 768|    0|  1024|  256|     8|        32768|
    +----------+-----------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |contr_taskId_c11_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |contr_taskId_c_U            |        0|  99|   0|    -|     6|   16|       96|
    |error_U                     |        0|  99|   0|    -|     2|    1|        2|
    |outcomeInRam_c_U            |        0|  99|   0|    -|    16|   64|     1024|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                       |        0| 396|   0|    0|    26|   97|     1154|
    +----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_contr_taskId_c11_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_0                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_1                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_2                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_3                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_4                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_5                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_6                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_7                          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_continue                        |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_c11_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_0                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_1                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_2                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_3                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_4                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_5                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_6                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_7                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_test_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  52|          26|          26|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_contr_taskId_c11_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_0                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_1                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_2                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_3                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_4                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_5                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_6                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_7                    |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |   9|          2|    1|          2|
    |ap_sync_reg_read_test_U0_ap_ready                   |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  99|         22|   11|         22|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_contr_taskId_c11_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_0                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_1                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_2                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_3                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_4                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_5                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_6                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_7                    |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_read_test_U0_ap_ready                   |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 11|   0|   11|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|            gmem|       pointer|
|inputDataInRam         |   in|   64|     ap_none|  inputDataInRam|        scalar|
|inputDataInRam_ap_vld  |   in|    1|     ap_none|  inputDataInRam|        scalar|
|p_read                 |   in|   16|     ap_none|          p_read|        scalar|
|p_read_ap_vld          |   in|    1|     ap_none|          p_read|        scalar|
|outcomeInRam           |   in|   64|     ap_none|    outcomeInRam|        scalar|
|outcomeInRam_ap_vld    |   in|    1|     ap_none|    outcomeInRam|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|     toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|     toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|     toScheduler|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    runAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    runAfterInit|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

