// Seed: 2060352937
program module_0 ();
  logic id_1 = -1 - id_1;
  assign module_1.id_11 = 0;
endprogram
module module_1 #(
    parameter id_16 = 32'd53,
    parameter id_2  = 32'd43
) (
    input  tri0  id_0,
    inout  uwire id_1,
    input  tri0  _id_2,
    input  tri1  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  wire  id_7,
    output logic id_8,
    output tri   id_9,
    input  uwire id_10,
    output tri0  id_11,
    output wand  id_12,
    output tri0  id_13,
    input  tri0  id_14,
    input  tri1  id_15,
    input  uwire _id_16,
    output wire  id_17,
    inout  uwire id_18,
    input  uwire id_19,
    inout  wor   id_20,
    output tri0  id_21,
    input  wor   id_22
);
  logic [id_2 : -1] id_24;
  ;
  module_0 modCall_1 ();
  always id_8 <= #1 id_19;
  wire [(  -1 'b0 ) : id_16] id_25;
  wire id_26, id_27;
  assign id_8  = id_20;
  assign id_20 = -1;
endmodule
