Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 20:12:31 2023
| Host         : EVA-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Controller_wrapper_timing_summary_routed.rpt -pb Controller_wrapper_timing_summary_routed.pb -rpx Controller_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    131.383        0.000                      0                  224        0.168        0.000                      0                  224        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       131.383        0.000                      0                  224        0.168        0.000                      0                  224        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      131.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.383ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.005ns  (logic 11.225ns (32.067%)  route 23.780ns (67.933%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 171.516 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.308    40.153    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.508   171.516    Controller_i/color_0/U0/pxclock
    SLICE_X1Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[0]/C
                         clock pessimism              0.260   171.776    
                         clock uncertainty           -0.035   171.741    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.205   171.536    Controller_i/color_0/U0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        171.536    
                         arrival time                         -40.153    
  -------------------------------------------------------------------
                         slack                                131.383    

Slack (MET) :             131.385ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.004ns  (logic 11.225ns (32.068%)  route 23.779ns (67.932%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 171.516 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.307    40.151    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.508   171.516    Controller_i/color_0/U0/pxclock
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[1]/C
                         clock pessimism              0.260   171.776    
                         clock uncertainty           -0.035   171.741    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205   171.536    Controller_i/color_0/U0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        171.536    
                         arrival time                         -40.151    
  -------------------------------------------------------------------
                         slack                                131.385    

Slack (MET) :             131.385ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.004ns  (logic 11.225ns (32.068%)  route 23.779ns (67.932%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 171.516 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.307    40.151    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.508   171.516    Controller_i/color_0/U0/pxclock
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[2]/C
                         clock pessimism              0.260   171.776    
                         clock uncertainty           -0.035   171.741    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205   171.536    Controller_i/color_0/U0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        171.536    
                         arrival time                         -40.151    
  -------------------------------------------------------------------
                         slack                                131.385    

Slack (MET) :             131.385ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.004ns  (logic 11.225ns (32.068%)  route 23.779ns (67.932%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 171.516 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.307    40.151    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.508   171.516    Controller_i/color_0/U0/pxclock
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[3]/C
                         clock pessimism              0.260   171.776    
                         clock uncertainty           -0.035   171.741    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205   171.536    Controller_i/color_0/U0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        171.536    
                         arrival time                         -40.151    
  -------------------------------------------------------------------
                         slack                                131.385    

Slack (MET) :             131.402ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.988ns  (logic 11.225ns (32.083%)  route 23.763ns (67.917%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 171.517 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.291    40.135    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509   171.517    Controller_i/color_0/U0/pxclock
    SLICE_X4Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[10]/C
                         clock pessimism              0.260   171.777    
                         clock uncertainty           -0.035   171.742    
    SLICE_X4Y32          FDRE (Setup_fdre_C_CE)      -0.205   171.537    Controller_i/color_0/U0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        171.537    
                         arrival time                         -40.135    
  -------------------------------------------------------------------
                         slack                                131.402    

Slack (MET) :             131.402ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.988ns  (logic 11.225ns (32.083%)  route 23.763ns (67.917%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 171.517 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.291    40.135    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509   171.517    Controller_i/color_0/U0/pxclock
    SLICE_X4Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[7]/C
                         clock pessimism              0.260   171.777    
                         clock uncertainty           -0.035   171.742    
    SLICE_X4Y32          FDRE (Setup_fdre_C_CE)      -0.205   171.537    Controller_i/color_0/U0/addr_reg[7]
  -------------------------------------------------------------------
                         required time                        171.537    
                         arrival time                         -40.135    
  -------------------------------------------------------------------
                         slack                                131.402    

Slack (MET) :             131.490ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.067ns  (logic 11.225ns (32.010%)  route 23.842ns (67.990%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 171.525 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 r  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 r  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.522    38.423    Controller_i/color_0/U0/displaytoggle
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    38.547 r  Controller_i/color_0/U0/vgaR[0]_i_1/O
                         net (fo=12, routed)          1.667    40.215    Controller_i/color_0/U0/vgaR[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.517   171.525    Controller_i/color_0/U0/pxclock
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/C
                         clock pessimism              0.260   171.785    
                         clock uncertainty           -0.035   171.750    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.045   171.705    Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                        171.705    
                         arrival time                         -40.215    
  -------------------------------------------------------------------
                         slack                                131.490    

Slack (MET) :             131.525ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.864ns  (logic 11.225ns (32.196%)  route 23.639ns (67.804%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 171.517 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.167    40.012    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509   171.517    Controller_i/color_0/U0/pxclock
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[4]/C
                         clock pessimism              0.260   171.777    
                         clock uncertainty           -0.035   171.742    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205   171.537    Controller_i/color_0/U0/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        171.537    
                         arrival time                         -40.012    
  -------------------------------------------------------------------
                         slack                                131.525    

Slack (MET) :             131.525ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.864ns  (logic 11.225ns (32.196%)  route 23.639ns (67.804%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 171.517 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.167    40.012    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509   171.517    Controller_i/color_0/U0/pxclock
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[5]/C
                         clock pessimism              0.260   171.777    
                         clock uncertainty           -0.035   171.742    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205   171.537    Controller_i/color_0/U0/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        171.537    
                         arrival time                         -40.012    
  -------------------------------------------------------------------
                         slack                                131.525    

Slack (MET) :             131.525ns  (required time - arrival time)
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (sys_clk_pin rise@166.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.864ns  (logic 11.225ns (32.196%)  route 23.639ns (67.804%))
  Logic Levels:           39  (CARRY4=20 LUT2=2 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 171.517 - 166.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          0.869    33.435    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.310    33.745 f  Controller_i/vcount_0/U0/data[2]_INST_0/O
                         net (fo=3, routed)           0.890    34.635    Controller_i/comparator_0/U0/vcount[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    34.759 f  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7/O
                         net (fo=2, routed)           0.702    35.461    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_7_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    35.585 r  Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3/O
                         net (fo=1, routed)           1.192    36.777    Controller_i/comparator_0/U0//displaytoggle_INST_0_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    36.901 f  Controller_i/comparator_0/U0//displaytoggle_INST_0/O
                         net (fo=69, routed)          1.819    38.721    Controller_i/color_0/U0/displaytoggle
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124    38.845 r  Controller_i/color_0/U0/addr[31]_i_1/O
                         net (fo=32, routed)          1.167    40.012    Controller_i/color_0/U0/addr[31]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    166.667   166.667 r  
    W5                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   168.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   169.917    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509   171.517    Controller_i/color_0/U0/pxclock
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[6]/C
                         clock pessimism              0.260   171.777    
                         clock uncertainty           -0.035   171.742    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205   171.537    Controller_i/color_0/U0/addr_reg[6]
  -------------------------------------------------------------------
                         required time                        171.537    
                         arrival time                         -40.012    
  -------------------------------------------------------------------
                         slack                                131.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.919%)  route 0.125ns (47.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.587     1.470    Controller_i/color_0/U0/pxclock
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Controller_i/color_0/U0/addr_reg[1]/Q
                         net (fo=5, routed)           0.125     1.737    Controller_i/color_0/U0/addr_reg_n_0_[1]
    SLICE_X2Y30          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     1.983    Controller_i/color_0/U0/pxclock
    SLICE_X2Y30          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.085     1.568    Controller_i/color_0/U0/memaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.823%)  route 0.142ns (50.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.587     1.470    Controller_i/color_0/U0/pxclock
    SLICE_X3Y30          FDRE                                         r  Controller_i/color_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Controller_i/color_0/U0/addr_reg[3]/Q
                         net (fo=5, routed)           0.142     1.753    Controller_i/color_0/U0/addr_reg_n_0_[3]
    SLICE_X4Y30          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.854     1.981    Controller_i/color_0/U0/pxclock
    SLICE_X4Y30          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.070     1.573    Controller_i/color_0/U0/memaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Controller_i/hcount_0/U0/countshared_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/hcount_0/U0/countshared_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.469%)  route 0.107ns (36.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.583     1.466    Controller_i/hcount_0/U0/pxclock
    SLICE_X5Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Controller_i/hcount_0/U0/countshared_reg[6]/Q
                         net (fo=8, routed)           0.107     1.714    Controller_i/hcount_0/U0/Q[5]
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  Controller_i/hcount_0/U0/countshared[9]_i_1/O
                         net (fo=1, routed)           0.000     1.759    Controller_i/hcount_0/U0/plusOp[9]
    SLICE_X4Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.851     1.978    Controller_i/hcount_0/U0/pxclock
    SLICE_X4Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[9]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.571    Controller_i/hcount_0/U0/countshared_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.366%)  route 0.151ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.471    Controller_i/color_0/U0/pxclock
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Controller_i/color_0/U0/addr_reg[6]/Q
                         net (fo=5, routed)           0.151     1.763    Controller_i/color_0/U0/addr_reg_n_0_[6]
    SLICE_X4Y31          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.855     1.982    Controller_i/color_0/U0/pxclock
    SLICE_X4Y31          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[6]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.574    Controller_i/color_0/U0/memaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.617%)  route 0.175ns (55.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.471    Controller_i/color_0/U0/pxclock
    SLICE_X3Y31          FDRE                                         r  Controller_i/color_0/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Controller_i/color_0/U0/addr_reg[5]/Q
                         net (fo=5, routed)           0.175     1.787    Controller_i/color_0/U0/addr_reg_n_0_[5]
    SLICE_X2Y32          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.858     1.985    Controller_i/color_0/U0/pxclock
    SLICE_X2Y32          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.085     1.571    Controller_i/color_0/U0/memaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.092%)  route 0.165ns (53.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.587     1.470    Controller_i/color_0/U0/pxclock
    SLICE_X4Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Controller_i/color_0/U0/addr_reg[10]/Q
                         net (fo=5, routed)           0.165     1.776    Controller_i/color_0/U0/addr_reg_n_0_[10]
    SLICE_X5Y32          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     1.983    Controller_i/color_0/U0/pxclock
    SLICE_X5Y32          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.066     1.549    Controller_i/color_0/U0/memaddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Controller_i/hcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/hcount_0/U0/countshared_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.935%)  route 0.128ns (38.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.583     1.466    Controller_i/hcount_0/U0/pxclock
    SLICE_X6Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Controller_i/hcount_0/U0/countshared_reg[8]/Q
                         net (fo=8, routed)           0.128     1.759    Controller_i/hcount_0/U0/countshared_reg[8]
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  Controller_i/hcount_0/U0/countshared[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Controller_i/hcount_0/U0/plusOp[4]
    SLICE_X5Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.851     1.978    Controller_i/hcount_0/U0/pxclock
    SLICE_X5Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.570    Controller_i/hcount_0/U0/countshared_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Controller_i/hcount_0/U0/countshared_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/hcount_0/U0/countshared_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.583     1.466    Controller_i/hcount_0/U0/pxclock
    SLICE_X4Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Controller_i/hcount_0/U0/countshared_reg[1]/Q
                         net (fo=10, routed)          0.106     1.701    Controller_i/hcount_0/U0/Q[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.099     1.800 r  Controller_i/hcount_0/U0/countshared[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Controller_i/hcount_0/U0/plusOp[5]
    SLICE_X4Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.851     1.978    Controller_i/hcount_0/U0/pxclock
    SLICE_X4Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.558    Controller_i/hcount_0/U0/countshared_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/memaddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.122%)  route 0.194ns (57.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.589     1.472    Controller_i/color_0/U0/pxclock
    SLICE_X3Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Controller_i/color_0/U0/addr_reg[11]/Q
                         net (fo=5, routed)           0.194     1.807    Controller_i/color_0/U0/addr_reg_n_0_[11]
    SLICE_X3Y33          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.859     1.986    Controller_i/color_0/U0/pxclock
    SLICE_X3Y33          FDRE                                         r  Controller_i/color_0/U0/memaddr_reg[11]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.066     1.553    Controller_i/color_0/U0/memaddr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Controller_i/color_0/U0/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Controller_i/color_0/U0/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.589     1.472    Controller_i/color_0/U0/pxclock
    SLICE_X1Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Controller_i/color_0/U0/addr_reg[12]/Q
                         net (fo=4, routed)           0.168     1.781    Controller_i/color_0/U0/addr_reg_n_0_[12]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  Controller_i/color_0/U0/addr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.826    Controller_i/color_0/U0/p_1_in[12]
    SLICE_X1Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.858     1.985    Controller_i/color_0/U0/pxclock
    SLICE_X1Y32          FDRE                                         r  Controller_i/color_0/U0/addr_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.563    Controller_i/color_0/U0/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         166.667
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         166.667     164.512    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X1Y30    Controller_i/color_0/U0/addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X4Y32    Controller_i/color_0/U0/addr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X3Y32    Controller_i/color_0/U0/addr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X1Y32    Controller_i/color_0/U0/addr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X4Y33    Controller_i/color_0/U0/addr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X4Y33    Controller_i/color_0/U0/addr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         166.667     165.667    SLICE_X3Y34    Controller_i/color_0/U0/addr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y30    Controller_i/color_0/U0/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y30    Controller_i/color_0/U0/addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X4Y32    Controller_i/color_0/U0/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X4Y32    Controller_i/color_0/U0/addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X3Y32    Controller_i/color_0/U0/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X3Y32    Controller_i/color_0/U0/addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y32    Controller_i/color_0/U0/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y32    Controller_i/color_0/U0/addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         161.667     161.167    SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    Controller_i/color_0/U0/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    Controller_i/color_0/U0/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Controller_i/color_0/U0/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Controller_i/color_0/U0/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    Controller_i/color_0/U0/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    Controller_i/color_0/U0/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Controller_i/color_0/U0/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Controller_i/color_0/U0/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    Controller_i/color_0/U0/addr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Controller_i/vcount_0/U0/countshared_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.483ns  (logic 14.480ns (38.632%)  route 23.003ns (61.368%))
  Logic Levels:           38  (CARRY4=20 LUT2=2 LUT3=7 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.626     5.147    Controller_i/vcount_0/U0/pxclock
    SLICE_X5Y17          FDRE                                         r  Controller_i/vcount_0/U0/countshared_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Controller_i/vcount_0/U0/countshared_reg[8]/Q
                         net (fo=25, routed)          1.266     6.869    Controller_i/vcount_0/U0/countshared[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.152     7.021 r  Controller_i/vcount_0/U0/count1__64_carry__1_i_1/O
                         net (fo=1, routed)           0.787     7.808    Controller_i/vcount_0/U0/count1__64_carry__1_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.395 r  Controller_i/vcount_0/U0/count1__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Controller_i/vcount_0/U0/count1__64_carry__1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.634 r  Controller_i/vcount_0/U0/count1__64_carry__2/O[2]
                         net (fo=2, routed)           0.959     9.593    Controller_i/vcount_0/U0/count1__64_carry__2_n_5
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     9.924 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_1/O
                         net (fo=2, routed)           0.822    10.746    Controller_i/vcount_0/U0/count1__141_carry__2_i_1_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331    11.077 r  Controller_i/vcount_0/U0/count1__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.077    Controller_i/vcount_0/U0/count1__141_carry__2_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.453 r  Controller_i/vcount_0/U0/count1__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.453    Controller_i/vcount_0/U0/count1__141_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.570 r  Controller_i/vcount_0/U0/count1__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.570    Controller_i/vcount_0/U0/count1__141_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.789 r  Controller_i/vcount_0/U0/count1__141_carry__4/O[0]
                         net (fo=11, routed)          1.214    13.003    Controller_i/vcount_0/U0/count1__141_carry__4_n_7
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.321    13.324 r  Controller_i/vcount_0/U0/count1__208_carry__0_i_1/O
                         net (fo=1, routed)           0.484    13.808    Controller_i/vcount_0/U0/count1__208_carry__0_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.397 r  Controller_i/vcount_0/U0/count1__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.397    Controller_i/vcount_0/U0/count1__208_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.731 r  Controller_i/vcount_0/U0/count1__208_carry__1/O[1]
                         net (fo=3, routed)           0.881    15.612    Controller_i/vcount_0/U0/count1__208_carry__1_n_6
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.303    15.915 r  Controller_i/vcount_0/U0/count1__244_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.915    Controller_i/vcount_0/U0/count1__244_carry__1_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.316 r  Controller_i/vcount_0/U0/count1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.316    Controller_i/vcount_0/U0/count1__244_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.544 r  Controller_i/vcount_0/U0/count1__244_carry__2/CO[2]
                         net (fo=9, routed)           0.992    17.536    Controller_i/vcount_0/U0/count1__244_carry__2_n_1
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.313    17.849 r  Controller_i/vcount_0/U0/data[11]_INST_0_i_8/O
                         net (fo=5, routed)           0.434    18.283    Controller_i/vcount_0/U0/data[11]_INST_0_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.124    18.407 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.667    19.074    Controller_i/vcount_0/U0/data[11]_INST_0_i_4_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124    19.198 f  Controller_i/vcount_0/U0/data[11]_INST_0_i_1/O
                         net (fo=80, routed)          1.460    20.657    Controller_i/vcount_0/U0/data[11]_INST_0_i_1_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    20.807 f  Controller_i/vcount_0/U0/data0__0_carry_i_8/O
                         net (fo=20, routed)          1.917    22.724    Controller_i/vcount_0/U0/count[4]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.326    23.050 r  Controller_i/vcount_0/U0/data0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.613    23.663    Controller_i/vcount_0/U0/data0__0_carry__0_i_3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.170 r  Controller_i/vcount_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.170    Controller_i/vcount_0/U0/data0__0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  Controller_i/vcount_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.284    Controller_i/vcount_0/U0/data0__0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  Controller_i/vcount_0/U0/data0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.398    Controller_i/vcount_0/U0/data0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.620 r  Controller_i/vcount_0/U0/data0__0_carry__3/O[0]
                         net (fo=2, routed)           0.808    25.428    Controller_i/vcount_0/U0/data0__0_carry__3_n_7
    SLICE_X9Y19          LUT3 (Prop_lut3_I2_O)        0.329    25.757 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_1/O
                         net (fo=2, routed)           0.841    26.598    Controller_i/vcount_0/U0/data0__141_carry__2_i_1_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.327    26.925 r  Controller_i/vcount_0/U0/data0__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    26.925    Controller_i/vcount_0/U0/data0__141_carry__2_i_5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.326 r  Controller_i/vcount_0/U0/data0__141_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.326    Controller_i/vcount_0/U0/data0__141_carry__2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.440 r  Controller_i/vcount_0/U0/data0__141_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.440    Controller_i/vcount_0/U0/data0__141_carry__3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.554 r  Controller_i/vcount_0/U0/data0__141_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Controller_i/vcount_0/U0/data0__141_carry__4_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.776 r  Controller_i/vcount_0/U0/data0__141_carry__5/O[0]
                         net (fo=12, routed)          1.185    28.961    Controller_i/vcount_0/U0/data0__141_carry__5_n_7
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.327    29.288 r  Controller_i/vcount_0/U0/data0__208_carry__0_i_2/O
                         net (fo=1, routed)           0.524    29.813    Controller_i/vcount_0/U0/data0__208_carry__0_i_2_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    30.435 r  Controller_i/vcount_0/U0/data0__208_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.435    Controller_i/vcount_0/U0/data0__208_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.748 r  Controller_i/vcount_0/U0/data0__208_carry__1/O[3]
                         net (fo=3, routed)           0.674    31.422    Controller_i/vcount_0/U0/data0__208_carry__1_n_4
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.306    31.728 r  Controller_i/vcount_0/U0/data0__244_carry__2_i_1/O
                         net (fo=1, routed)           0.472    32.200    Controller_i/vcount_0/U0/data0__244_carry__2_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    32.566 r  Controller_i/vcount_0/U0/data0__244_carry__2/CO[2]
                         net (fo=13, routed)          1.245    33.811    Controller_i/vcount_0/U0/data0__244_carry__2_n_1
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.310    34.121 r  Controller_i/vcount_0/U0/vsync_INST_0_i_6/O
                         net (fo=5, routed)           1.387    35.508    Controller_i/vcount_0/U0/vsync_INST_0_i_6_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124    35.632 f  Controller_i/vcount_0/U0/vsync_INST_0_i_4/O
                         net (fo=1, routed)           0.959    36.591    Controller_i/vcount_0/U0/vsync_INST_0_i_4_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124    36.715 r  Controller_i/vcount_0/U0/vsync_INST_0/O
                         net (fo=5, routed)           2.412    39.127    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    42.630 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    42.630    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/hcount_0/U0/countshared_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 4.263ns (52.098%)  route 3.919ns (47.902%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.618     5.139    Controller_i/hcount_0/U0/pxclock
    SLICE_X6Y27          FDRE                                         r  Controller_i/hcount_0/U0/countshared_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.657 f  Controller_i/hcount_0/U0/countshared_reg[7]/Q
                         net (fo=9, routed)           1.137     6.795    Controller_i/hcount_0/U0/countshared_reg[7]
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.124     6.919 r  Controller_i/hcount_0/U0/hsync_INST_0_i_2/O
                         net (fo=1, routed)           0.650     7.568    Controller_i/hcount_0/U0/hsync_INST_0_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  Controller_i/hcount_0/U0/hsync_INST_0/O
                         net (fo=5, routed)           2.132     9.825    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.321 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.321    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 4.048ns (67.926%)  route 1.912ns (32.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.636     5.157    Controller_i/color_0/U0/pxclock
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_8/Q
                         net (fo=1, routed)           1.912     7.587    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.117 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.117    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.037ns (68.734%)  route 1.836ns (31.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.636     5.157    Controller_i/color_0/U0/pxclock
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_10/Q
                         net (fo=1, routed)           1.836     7.512    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.031 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.031    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 4.042ns (69.162%)  route 1.802ns (30.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.636     5.157    Controller_i/color_0/U0/pxclock
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           1.802     7.477    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.001 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.001    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.020ns (68.867%)  route 1.818ns (31.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.630     5.151    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  Controller_i/color_0/U0/vgaR_reg[0]/Q
                         net (fo=1, routed)           1.818     7.487    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.989 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.989    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.037ns (69.147%)  route 1.801ns (30.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.630     5.151    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.801     7.470    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.989 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.989    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 4.021ns (69.054%)  route 1.802ns (30.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.630     5.151    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.802     7.471    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.975 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.975    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.039ns (70.665%)  route 1.677ns (29.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    Controller_i/color_0/U0/pxclock
    SLICE_X2Y35          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.677     7.349    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.870 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.870    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 4.047ns (70.884%)  route 1.662ns (29.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.636     5.157    Controller_i/color_0/U0/pxclock
    SLICE_X2Y39          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           1.662     7.338    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.867 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.867    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.361ns (80.670%)  route 0.326ns (19.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.473    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.963    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.160 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.160    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.371ns (80.785%)  route 0.326ns (19.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.476    Controller_i/color_0/U0/pxclock
    SLICE_X2Y39          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           0.326     1.966    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.173 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.173    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.386ns (80.972%)  route 0.326ns (19.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.474    Controller_i/color_0/U0/pxclock
    SLICE_X2Y35          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.326     1.964    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.186 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.186    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.390ns (80.932%)  route 0.327ns (19.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.474    Controller_i/color_0/U0/pxclock
    SLICE_X2Y35          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.327     1.966    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.191 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.191    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.389ns (80.924%)  route 0.327ns (19.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    Controller_i/color_0/U0/pxclock
    SLICE_X2Y37          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_11/Q
                         net (fo=1, routed)           0.327     1.967    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.191 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.191    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.394ns (81.028%)  route 0.326ns (18.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.476    Controller_i/color_0/U0/pxclock
    SLICE_X2Y39          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           0.326     1.967    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.197 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.197    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.369ns (78.349%)  route 0.378ns (21.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.473    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.378     2.015    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.220 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.220    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.368ns (78.277%)  route 0.380ns (21.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.473    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Controller_i/color_0/U0/vgaR_reg[0]/Q
                         net (fo=1, routed)           0.380     2.017    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.220 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.220    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.384ns (78.627%)  route 0.376ns (21.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.473    Controller_i/color_0/U0/pxclock
    SLICE_X2Y33          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           0.376     2.013    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.233 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.233    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=166.667ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.389ns (78.596%)  route 0.378ns (21.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.477    Controller_i/color_0/U0/pxclock
    SLICE_X2Y40          FDRE                                         r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Controller_i/color_0/U0/vgaR_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           0.378     2.019    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.244 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.244    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





