{
  "name": "core_arch::x86::avx512f::_mm_maskz_load_ss",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm_maskz_load_ss"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:35428:1: 35438:2",
  "src": "pub unsafe fn _mm_maskz_load_ss(k: __mmask8, mem_addr: *const f32) -> __m128 {\n    let mut dst: __m128;\n    asm!(\n        vpl!(\"vmovss {dst}{{{k}}} {{z}}\"),\n        p = in(reg) mem_addr,\n        k = in(kreg) k,\n        dst = out(xmm_reg) dst,\n        options(pure, readonly, nostack, preserves_flags),\n    );\n    dst\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_maskz_load_ss(_1: u8, _2: *const f32) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let mut _3: core_arch::x86::__m128;\n    debug k => _1;\n    debug mem_addr => _2;\n    debug dst => _3;\n    bb0: {\n        StorageLive(_3);\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = _3;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Load a single-precision (32-bit) floating-point element from memory into the lower element of dst\n using zeromask k (the element is zeroed out when mask bit 0 is not set), and set the upper 3 packed\n elements of dst to zero. mem_addr must be aligned on a 16-byte boundary or a general-protection\n exception may be generated.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_ss)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}