
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/Lab1_PCflow/UC_LED_DEMO/|pa0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 32
End points with multiple hops: 6
Printing up to 10 paths

Path #1 through net C[5]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[2]                       
      Net(DP)                          D[2]                       
0     Cell          FB1.uA             u0              count4     
      Net                              out[30]                    
1     Cell          FB1.uB             u8              RCA_0      
      Net                              sum[33]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net D[0]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[0]                       
      Net(DP)                          D[0]                       
0     Cell          FB1.uA             u0              count4     
      Net                              out[30]                    
1     Cell          FB1.uB             u8              RCA_0      
      Net                              sum[33]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net out[25]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[7]                       
      Net(DP)                          D[7]                       
0     Cell          FB1.uA             u1              count4     
      Net                              out[25]                    
1     Cell          FB1.uB             u8              RCA_0      
      Net                              sum[33]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net D[4]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[4]                       
      Net(DP)                          D[4]                       
0     Cell          FB1.uA             u1              count4     
      Net                              out[25]                    
1     Cell          FB1.uB             u8              RCA_0      
      Net                              sum[33]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net sum[27]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[14]                      
      Net(DP)                          D[14]                      
0     Cell          FB1.uA             u3              count4     
      Net                              out[18]                    
1     Cell          FB1.uB             u9              RCA_0      
      Net                              sum[27]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net D[12]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[12]                      
      Net(DP)                          D[12]                      
0     Cell          FB1.uA             u3              count4     
      Net                              out[18]                    
1     Cell          FB1.uB             u9              RCA_0      
      Net                              sum[27]                    
1     Cell          FB1.uB             u12             RCA_1_1    
      Net                              sum[10]                    
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net sum[4]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[19]                      
      Net(DP)                          D[19]                      
0     Cell          FB1.uA             u4              count4     
      Net                              out[14]                    
1     Cell          FB1.uB             u10             RCA_0_1    
      Net                              sum[21]                    
1     Cell          FB1.uB             u13             RCA_1_0    
      Net                              sum[4]                     
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net D[18]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[18]                      
      Net(DP)                          D[18]                      
0     Cell          FB1.uA             u4              count4     
      Net                              out[14]                    
1     Cell          FB1.uB             u10             RCA_0_1    
      Net                              sum[21]                    
1     Cell          FB1.uB             u13             RCA_1_0    
      Net                              sum[4]                     
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net out[10]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[23]                      
      Net(DP)                          D[23]                      
0     Cell          FB1.uA             u5              count4     
      Net                              out[10]                    
1     Cell          FB1.uB             u10             RCA_0_1    
      Net                              sum[21]                    
1     Cell          FB1.uB             u13             RCA_1_0    
      Net                              sum[4]                     
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net D[22]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  D[22]                      
      Net(DP)                          D[22]                      
0     Cell          FB1.uA             u5              count4     
      Net                              out[10]                    
1     Cell          FB1.uB             u10             RCA_0_1    
      Net                              sum[21]                    
1     Cell          FB1.uB             u13             RCA_1_0    
      Net                              sum[4]                     
1     Cell          FB1.uB             u14             RCA_2      
      Net(DP)                          C[5]                       
1     Port          TOP_IO_HT3_FB1_B5  C[5]                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
