<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 745</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:7px;font-family:Times;color:#000000;}
	.ft09{font-size:8px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page745-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce745.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-109</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:392px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:393px;left:95px;white-space:nowrap" class="ft010"><b>IBUSQ&#160;Latency&#160;event ‚Äî&#160;</b>This event accumulates weighted&#160;cycle counts for latency&#160;measurement of transac-<br/>tions in&#160;the iBUSQ&#160;unit. The count&#160;is enabled&#160;by setting&#160;MSR_IFSB_CTRL6[bit&#160;26]&#160;to 1; the count freezes&#160;after&#160;<br/>software sets MSR_IFSB_CTRL6[bit&#160;26]&#160;to 0.&#160;MSR_IFSB_CNTR7 acts as a&#160;64-bit&#160;event&#160;counter&#160;for this event.&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-745.html">e Figure&#160;18-54.</a></p>
<p style="position:absolute;top:781px;left:69px;white-space:nowrap" class="ft05">18.21&#160;&#160;PERFORMANCE MONITORING ON L3 AND CACHING BUS CONTROLLER&#160;</p>
<p style="position:absolute;top:807px;left:147px;white-space:nowrap" class="ft05">SUB-SYSTEMS</p>
<p style="position:absolute;top:843px;left:69px;white-space:nowrap" class="ft010">The Intel Xeon&#160;processor 7400&#160;series&#160;and Dual-Core&#160;Intel Xeon&#160;processor&#160;7100&#160;series&#160;employ a distinct L3/caching&#160;<br/>bus&#160;controller sub-system. These&#160;sub-system&#160;have a&#160;unique set of performance&#160;monitoring&#160;capability and&#160;<br/>programming interfaces&#160;that are largely&#160;common&#160;between&#160;these two processor families.&#160;<br/>Intel Xeon processor 7400&#160;series&#160;are based on 45&#160;nm enhanced&#160;Intel Core microarchitecture. The CPUID&#160;signature&#160;<br/>is indicated by DisplayFamily_DisplayModel&#160;value&#160;of 06_1DH&#160;(see&#160;CPUID instruction&#160;in&#160;<a href="˛ˇ">Chapter 3, ‚ÄúInstruction Set&#160;<br/>Reference, A-L‚Äù</a>&#160;in&#160;<a href="˛ˇ">the&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 2A</i></a>). Intel&#160;Xeon&#160;<br/>processor&#160;7400 series have&#160;six processor cores that share&#160;an L3 cache.&#160;<br/>Dual-Core Intel&#160;Xeon&#160;processor 7100&#160;series&#160;are&#160;based&#160;on&#160;Intel&#160;NetBurst microarchitecture, have&#160;a CPUID&#160;signature&#160;<br/>of family [0FH], model&#160;[06H] and&#160;a unified&#160;L3 cache&#160;shared between two cores. Each core&#160;in an&#160;Intel Xeon&#160;<br/>processor&#160;7100 series supports Intel Hyper-Threading&#160;Technology, providing two logical processors per core.&#160;<br/>Both&#160;Intel Xeon processor&#160;7400 series and Intel&#160;Xeon processor 7100&#160;series&#160;support multi-processor configurations&#160;<br/>using system&#160;bus interfaces. In&#160;Intel Xeon processor 7400&#160;series, the&#160;L3/caching&#160;bus&#160;controller sub-system&#160;</p>
<p style="position:absolute;top:338px;left:225px;white-space:nowrap" class="ft07">Figure&#160;18-53.&#160;&#160;MSR_EFSB_DRDYx, Addresses:&#160;107D0H&#160;and&#160;107D1H</p>
<p style="position:absolute;top:705px;left:284px;white-space:nowrap" class="ft07">Figure&#160;18-54.&#160;&#160;MSR_IFSB_CTL6,&#160;Address:&#160;107D2H;&#160;</p>
<p style="position:absolute;top:723px;left:330px;white-space:nowrap" class="ft07">MSR_IFSB_CNTR7,&#160;Address: 107D3H</p>
<p style="position:absolute;top:245px;left:241px;white-space:nowrap" class="ft00">Other</p>
<p style="position:absolute;top:172px;left:448px;white-space:nowrap" class="ft08">49</p>
<p style="position:absolute;top:171px;left:590px;white-space:nowrap" class="ft08">38</p>
<p style="position:absolute;top:172px;left:435px;white-space:nowrap" class="ft08">50</p>
<p style="position:absolute;top:171px;left:602px;white-space:nowrap" class="ft08">37&#160;36</p>
<p style="position:absolute;top:171px;left:653px;white-space:nowrap" class="ft08">33</p>
<p style="position:absolute;top:171px;left:640px;white-space:nowrap" class="ft08">34</p>
<p style="position:absolute;top:237px;left:241px;white-space:nowrap" class="ft00">Saturate</p>
<p style="position:absolute;top:262px;left:241px;white-space:nowrap" class="ft00">Own</p>
<p style="position:absolute;top:252px;left:632px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:171px;left:275px;white-space:nowrap" class="ft08">63</p>
<p style="position:absolute;top:172px;left:362px;white-space:nowrap" class="ft08">56&#160;55</p>
<p style="position:absolute;top:172px;left:461px;white-space:nowrap" class="ft08">48</p>
<p style="position:absolute;top:171px;left:666px;white-space:nowrap" class="ft08">32</p>
<p style="position:absolute;top:172px;left:349px;white-space:nowrap" class="ft08">57</p>
<p style="position:absolute;top:172px;left:337px;white-space:nowrap" class="ft08">58</p>
<p style="position:absolute;top:172px;left:325px;white-space:nowrap" class="ft08">59</p>
<p style="position:absolute;top:172px;left:312px;white-space:nowrap" class="ft08">60</p>
<p style="position:absolute;top:171px;left:628px;white-space:nowrap" class="ft08">35</p>
<p style="position:absolute;top:172px;left:577px;white-space:nowrap" class="ft08">39</p>
<p style="position:absolute;top:279px;left:255px;white-space:nowrap" class="ft08">31</p>
<p style="position:absolute;top:280px;left:646px;white-space:nowrap" class="ft08">0</p>
<p style="position:absolute;top:300px;left:430px;white-space:nowrap" class="ft09">32 bit&#160;event count</p>
<p style="position:absolute;top:151px;left:201px;white-space:nowrap" class="ft04">MSR_EFSB_DRDYx, Addresses: 107D0H&#160;and&#160;107D1H</p>
<p style="position:absolute;top:623px;left:616px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:517px;left:238px;white-space:nowrap" class="ft00">MSR_IFSB_CTL6 Address:&#160;107D2H</p>
<p style="position:absolute;top:625px;left:233px;white-space:nowrap" class="ft00">MSR_IFSB_CNTR7&#160;Address:&#160;107D3H</p>
<p style="position:absolute;top:599px;left:238px;white-space:nowrap" class="ft00">Enable</p>
<p style="position:absolute;top:534px;left:264px;white-space:nowrap" class="ft08">63</p>
<p style="position:absolute;top:534px;left:655px;white-space:nowrap" class="ft08">0</p>
<p style="position:absolute;top:534px;left:326px;white-space:nowrap" class="ft08">57</p>
<p style="position:absolute;top:534px;left:301px;white-space:nowrap" class="ft08">59</p>
<p style="position:absolute;top:642px;left:248px;white-space:nowrap" class="ft08">63</p>
<p style="position:absolute;top:641px;left:642px;white-space:nowrap" class="ft08">0</p>
<p style="position:absolute;top:663px;left:402px;white-space:nowrap" class="ft09">64 bit&#160;event&#160;count</p>
</div>
</body>
</html>
