// Seed: 3520935287
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd12,
    parameter id_3  = 32'd79,
    parameter id_5  = 32'd77,
    parameter id_8  = 32'd85
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  output supply1 id_1;
  parameter id_5 = 1 == -1;
  assign id_1 = -1;
  assign id_1 = id_4 - 1;
  wire id_6;
  module_0 modCall_1 ();
  logic id_7;
  ;
  assign id_7 = 1;
  wire [id_3 : -1] _id_8;
  logic [7:0][id_5] id_9;
  wire _id_10;
  wire id_11[id_10 : id_8];
  ;
endmodule
