Analysis & Synthesis report for BACKUPCHECK
Fri Jan 26 09:55:37 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BACKUPCHECK|valid_data:22|STATE
 11. State Machine - |BACKUPCHECK|FIFO2Usb_Asyn:33|STATE
 12. State Machine - |BACKUPCHECK|Wr_error:inst11|STATE
 13. State Machine - |BACKUPCHECK|instrcution:inst12|STATE4
 14. State Machine - |BACKUPCHECK|instrcution:inst12|STATE3
 15. State Machine - |BACKUPCHECK|instrcution:inst12|STATE6
 16. State Machine - |BACKUPCHECK|instrcution:inst12|STATE2
 17. State Machine - |BACKUPCHECK|PINGPONGCTRL:inst18|STATE
 18. State Machine - |BACKUPCHECK|SENDCTRL:inst22|STATE
 19. Registers Protected by Synthesis
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Added for RAM Pass-Through Logic
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for CDC:11|dcfifo:dcfifo_component
 28. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated
 29. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_b26:rdptr_g1p
 30. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_7gb:wrptr_g1p
 31. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram
 32. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 33. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5
 34. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 35. Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8
 36. Source assignments for sld_signaltap:auto_signaltap_0
 37. Source assignments for FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_dth1:auto_generated
 38. Source assignments for fifo:inst16|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated
 39. Source assignments for fifo:inst17|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated
 40. Parameter Settings for User Entity Instance: pll12:inst3|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: Baud_tx:inst5
 42. Parameter Settings for User Entity Instance: Baud_rx:inst13
 43. Parameter Settings for User Entity Instance: instrcution:inst12|counter:c1
 44. Parameter Settings for User Entity Instance: instrcution:inst12|counter:c2
 45. Parameter Settings for User Entity Instance: instrcution:inst12|counter:c3
 46. Parameter Settings for User Entity Instance: instrcution:inst12|counter:c4
 47. Parameter Settings for User Entity Instance: instrcution:inst12|counter:c5
 48. Parameter Settings for User Entity Instance: Baud_rx:inst14
 49. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c11
 50. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c10
 51. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c9
 52. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c8
 53. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c7
 54. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c6
 55. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c5
 56. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c4
 57. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c3
 58. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c2
 59. Parameter Settings for User Entity Instance: Error_record:inst10|counter:c1
 60. Parameter Settings for User Entity Instance: Check:inst8|counter:c1
 61. Parameter Settings for User Entity Instance: Check:inst8|counter:c9
 62. Parameter Settings for User Entity Instance: fifo:inst16
 63. Parameter Settings for User Entity Instance: fifo:inst17
 64. Parameter Settings for User Entity Instance: pll80_30:inst2|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33
 66. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|fifo:wr
 67. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|fifo:rd
 68. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|counter:sendcnt
 69. Parameter Settings for User Entity Instance: CDC:11|dcfifo:dcfifo_component
 70. Parameter Settings for User Entity Instance: rx_stop:inst6|counter:c3
 71. Parameter Settings for User Entity Instance: rx_stop:inst6|counter:c10
 72. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 73. Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0
 74. Parameter Settings for Inferred Entity Instance: fifo:inst16|altsyncram:buffer_rtl_0
 75. Parameter Settings for Inferred Entity Instance: fifo:inst17|altsyncram:buffer_rtl_0
 76. altpll Parameter Settings by Entity Instance
 77. dcfifo Parameter Settings by Entity Instance
 78. altsyncram Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "rx_stop:inst6|counter:c10"
 80. Port Connectivity Checks: "rx_stop:inst6|counter:c3"
 81. Port Connectivity Checks: "FIFO2Usb_Asyn:33|counter:sendcnt"
 82. Port Connectivity Checks: "FIFO2Usb_Asyn:33|fifo:rd"
 83. Port Connectivity Checks: "FIFO2Usb_Asyn:33|fifo:wr"
 84. Port Connectivity Checks: "Check:inst8|counter:c9"
 85. Port Connectivity Checks: "Check:inst8|counter:c1"
 86. Port Connectivity Checks: "Error_record:inst10|counter:c1"
 87. Port Connectivity Checks: "Error_record:inst10|counter:c2"
 88. Port Connectivity Checks: "Error_record:inst10|counter:c3"
 89. Port Connectivity Checks: "Error_record:inst10|counter:c4"
 90. Port Connectivity Checks: "Error_record:inst10|counter:c5"
 91. Port Connectivity Checks: "Error_record:inst10|counter:c6"
 92. Port Connectivity Checks: "Error_record:inst10|counter:c7"
 93. Port Connectivity Checks: "Error_record:inst10|counter:c8"
 94. Port Connectivity Checks: "Error_record:inst10|counter:c9"
 95. Port Connectivity Checks: "Error_record:inst10|counter:c10"
 96. Port Connectivity Checks: "Error_record:inst10|counter:c11"
 97. Port Connectivity Checks: "instrcution:inst12|counter:c5"
 98. Port Connectivity Checks: "instrcution:inst12|counter:c4"
 99. Port Connectivity Checks: "instrcution:inst12|counter:c3"
100. Port Connectivity Checks: "instrcution:inst12|counter:c2"
101. Port Connectivity Checks: "instrcution:inst12|counter:c1"
102. Signal Tap Logic Analyzer Settings
103. Post-Synthesis Netlist Statistics for Top Partition
104. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
105. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
106. Elapsed Time Per Partition
107. Connections to In-System Debugging Instance "auto_signaltap_0"
108. Analysis & Synthesis Messages
109. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 26 09:55:37 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; BACKUPCHECK                                 ;
; Top-level Entity Name              ; BACKUPCHECK                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,556                                       ;
;     Total combinational functions  ; 1,521                                       ;
;     Dedicated logic registers      ; 1,981                                       ;
; Total registers                    ; 1981                                        ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 140,320                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SCM153C8G     ;                    ;
; Top-level entity name                                            ; BACKUPCHECK        ; BACKUPCHECK        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; ASYNC/fifo.v                                                       ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v                                                       ;             ;
; ASYNC/FIFO2Usb_Asyn.v                                              ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v                                              ;             ;
; UART/UART_TX.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v                                                     ;             ;
; UART/UART_RX.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/UART/UART_RX.v                                                     ;             ;
; UART/Baud_tx.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/UART/Baud_tx.v                                                     ;             ;
; UART/Baud_rx.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/UART/Baud_rx.v                                                     ;             ;
; SCI/valid_data.v                                                   ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/SCI/valid_data.v                                                   ;             ;
; SCI/rx_stop.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v                                                      ;             ;
; SCI/decoder.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v                                                      ;             ;
; BACKUPCHECK.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf                                                    ;             ;
; CMP_CMD.v                                                          ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/CMP_CMD.v                                                          ;             ;
; pll12.v                                                            ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/BACKUP(SCI)/pll12.v                                                            ;             ;
; instrcution.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/instrcution.v                                                      ;             ;
; Error_record.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/Error_record.v                                                     ;             ;
; Wr_error.v                                                         ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/Wr_error.v                                                         ;             ;
; Check.v                                                            ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/Check.v                                                            ;             ;
; PINGPONGCTRL.v                                                     ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/PINGPONGCTRL.v                                                     ;             ;
; MUX.v                                                              ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/MUX.v                                                              ;             ;
; SENDCTRL.v                                                         ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/SENDCTRL.v                                                         ;             ;
; counter.v                                                          ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/counter.v                                                          ;             ;
; sync2.v                                                            ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/sync2.v                                                            ;             ;
; pll80_30.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/BACKUP(SCI)/pll80_30.v                                                         ;             ;
; CDC.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/BACKUP(SCI)/CDC.v                                                              ;             ;
; sync1.v                                                            ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/BACKUP(SCI)/sync1.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                            ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                       ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                     ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;             ;
; db/pll12_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/pll12_altpll.v                                                  ;             ;
; db/pll80_30_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/pll80_30_altpll.v                                               ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                          ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                     ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                          ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                        ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                           ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                       ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                   ;             ;
; db/dcfifo_fed1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf                                                 ;             ;
; db/a_graycounter_b26.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_b26.tdf                                           ;             ;
; db/a_graycounter_7gb.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_7gb.tdf                                           ;             ;
; db/altsyncram_ej31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/altsyncram_ej31.tdf                                             ;             ;
; db/alt_synch_pipe_d9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_d9l.tdf                                          ;             ;
; db/dffpipe_uu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/dffpipe_uu8.tdf                                                 ;             ;
; db/alt_synch_pipe_e9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_e9l.tdf                                          ;             ;
; db/dffpipe_vu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/dffpipe_vu8.tdf                                                 ;             ;
; db/cmpr_ug5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cmpr_ug5.tdf                                                    ;             ;
; db/cmpr_tg5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cmpr_tg5.tdf                                                    ;             ;
; db/mux_9d7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/mux_9d7.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                            ;             ;
; db/altsyncram_uf14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/altsyncram_uf14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                          ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                            ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cntr_arh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_5rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cntr_5rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                           ; altera_sld  ;
; db/ip/sld147fadf2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                      ;             ;
; db/altsyncram_dth1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/altsyncram_dth1.tdf                                             ;             ;
; db/altsyncram_9th1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/BACKUP(SCI)/db/altsyncram_9th1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,556                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 1521                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 691                                                                                    ;
;     -- 3 input functions                    ; 391                                                                                    ;
;     -- <=2 input functions                  ; 439                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 1201                                                                                   ;
;     -- arithmetic mode                      ; 320                                                                                    ;
;                                             ;                                                                                        ;
; Total registers                             ; 1981                                                                                   ;
;     -- Dedicated logic registers            ; 1981                                                                                   ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 23                                                                                     ;
; Total memory bits                           ; 140320                                                                                 ;
;                                             ;                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 2                                                                                      ;
;     -- PLLs                                 ; 2                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; pll80_30:inst2|altpll:altpll_component|pll80_30_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 993                                                                                    ;
; Total fan-out                               ; 13033                                                                                  ;
; Average fan-out                             ; 3.56                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BACKUPCHECK                                                                                                                            ; 1521 (1)            ; 1981 (0)                  ; 140320      ; 0          ; 0            ; 0       ; 0         ; 23   ; 0            ; 0          ; |BACKUPCHECK                                                                                                                                                                                                                                                                                                                                            ; BACKUPCHECK                       ; work         ;
;    |Baud_rx:inst13|                                                                                                                     ; 21 (21)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Baud_rx:inst13                                                                                                                                                                                                                                                                                                                             ; Baud_rx                           ; work         ;
;    |Baud_rx:inst14|                                                                                                                     ; 21 (21)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Baud_rx:inst14                                                                                                                                                                                                                                                                                                                             ; Baud_rx                           ; work         ;
;    |Baud_tx:inst5|                                                                                                                      ; 20 (20)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Baud_tx:inst5                                                                                                                                                                                                                                                                                                                              ; Baud_tx                           ; work         ;
;    |CDC:11|                                                                                                                             ; 23 (0)              ; 33 (0)                    ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11                                                                                                                                                                                                                                                                                                                                     ; CDC                               ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 33 (0)                    ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;          |dcfifo_fed1:auto_generated|                                                                                                   ; 23 (5)              ; 33 (13)                   ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated                                                                                                                                                                                                                                                                                  ; dcfifo_fed1                       ; work         ;
;             |a_graycounter_7gb:wrptr_g1p|                                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_7gb:wrptr_g1p                                                                                                                                                                                                                                                      ; a_graycounter_7gb                 ; work         ;
;             |a_graycounter_b26:rdptr_g1p|                                                                                               ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_b26:rdptr_g1p                                                                                                                                                                                                                                                      ; a_graycounter_b26                 ; work         ;
;             |alt_synch_pipe_d9l:rs_dgwp|                                                                                                ; 0 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                                                                                                                                                                                       ; alt_synch_pipe_d9l                ; work         ;
;                |dffpipe_uu8:dffpipe5|                                                                                                   ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5                                                                                                                                                                                                                                  ; dffpipe_uu8                       ; work         ;
;             |alt_synch_pipe_e9l:ws_dgrp|                                                                                                ; 0 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp                                                                                                                                                                                                                                                       ; alt_synch_pipe_e9l                ; work         ;
;                |dffpipe_vu8:dffpipe8|                                                                                                   ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8                                                                                                                                                                                                                                  ; dffpipe_vu8                       ; work         ;
;             |altsyncram_ej31:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram                                                                                                                                                                                                                                                         ; altsyncram_ej31                   ; work         ;
;             |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                    ; mux_9d7                           ; work         ;
;             |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                    ; mux_9d7                           ; work         ;
;             |mux_9d7:wrfull_eq_comp_lsb_mux|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                   ; mux_9d7                           ; work         ;
;             |mux_9d7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                   ; mux_9d7                           ; work         ;
;    |CMP_CMD:inst1|                                                                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|CMP_CMD:inst1                                                                                                                                                                                                                                                                                                                              ; CMP_CMD                           ; work         ;
;    |Error_record:inst10|                                                                                                                ; 60 (0)              ; 45 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10                                                                                                                                                                                                                                                                                                                        ; Error_record                      ; work         ;
;       |counter:c10|                                                                                                                     ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10|counter:c10                                                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;       |counter:c11|                                                                                                                     ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10|counter:c11                                                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;       |counter:c6|                                                                                                                      ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10|counter:c6                                                                                                                                                                                                                                                                                                             ; counter                           ; work         ;
;       |counter:c7|                                                                                                                      ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10|counter:c7                                                                                                                                                                                                                                                                                                             ; counter                           ; work         ;
;       |counter:c8|                                                                                                                      ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Error_record:inst10|counter:c8                                                                                                                                                                                                                                                                                                             ; counter                           ; work         ;
;    |FIFO2Usb_Asyn:33|                                                                                                                   ; 143 (31)            ; 120 (15)                  ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33                                                                                                                                                                                                                                                                                                                           ; FIFO2Usb_Asyn                     ; work         ;
;       |counter:sendcnt|                                                                                                                 ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33|counter:sendcnt                                                                                                                                                                                                                                                                                                           ; counter                           ; work         ;
;       |fifo:rd|                                                                                                                         ; 15 (15)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:rd                                                                                                                                                                                                                                                                                                                   ; fifo                              ; work         ;
;       |fifo:wr|                                                                                                                         ; 80 (80)             ; 81 (81)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:wr                                                                                                                                                                                                                                                                                                                   ; fifo                              ; work         ;
;          |altsyncram:buffer_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_dth1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_dth1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_dth1                   ; work         ;
;    |MUX:inst21|                                                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|MUX:inst21                                                                                                                                                                                                                                                                                                                                 ; MUX                               ; work         ;
;    |PINGPONGCTRL:inst18|                                                                                                                ; 28 (28)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|PINGPONGCTRL:inst18                                                                                                                                                                                                                                                                                                                        ; PINGPONGCTRL                      ; work         ;
;    |SENDCTRL:inst22|                                                                                                                    ; 11 (11)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|SENDCTRL:inst22                                                                                                                                                                                                                                                                                                                            ; SENDCTRL                          ; work         ;
;    |Uart_Rx:77|                                                                                                                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Uart_Rx:77                                                                                                                                                                                                                                                                                                                                 ; Uart_Rx                           ; work         ;
;    |Uart_Rx:inst20|                                                                                                                     ; 23 (23)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Uart_Rx:inst20                                                                                                                                                                                                                                                                                                                             ; Uart_Rx                           ; work         ;
;    |Uart_Tx:inst19|                                                                                                                     ; 24 (24)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Uart_Tx:inst19                                                                                                                                                                                                                                                                                                                             ; Uart_Tx                           ; work         ;
;    |Wr_error:inst11|                                                                                                                    ; 117 (117)           ; 115 (115)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|Wr_error:inst11                                                                                                                                                                                                                                                                                                                            ; Wr_error                          ; work         ;
;    |decoder_8b10b:inst7|                                                                                                                ; 34 (34)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|decoder_8b10b:inst7                                                                                                                                                                                                                                                                                                                        ; decoder_8b10b                     ; work         ;
;    |fifo:inst16|                                                                                                                        ; 63 (63)             ; 77 (77)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst16                                                                                                                                                                                                                                                                                                                                ; fifo                              ; work         ;
;       |altsyncram:buffer_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst16|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_9th1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst16|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated                                                                                                                                                                                                                                                                         ; altsyncram_9th1                   ; work         ;
;    |fifo:inst17|                                                                                                                        ; 63 (63)             ; 77 (77)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst17                                                                                                                                                                                                                                                                                                                                ; fifo                              ; work         ;
;       |altsyncram:buffer_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst17|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_9th1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|fifo:inst17|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated                                                                                                                                                                                                                                                                         ; altsyncram_9th1                   ; work         ;
;    |instrcution:inst12|                                                                                                                 ; 139 (52)            ; 85 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|instrcution:inst12                                                                                                                                                                                                                                                                                                                         ; instrcution                       ; work         ;
;       |counter:c2|                                                                                                                      ; 21 (21)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|instrcution:inst12|counter:c2                                                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;       |counter:c3|                                                                                                                      ; 29 (29)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|instrcution:inst12|counter:c3                                                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;       |counter:c4|                                                                                                                      ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|instrcution:inst12|counter:c4                                                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;       |counter:c5|                                                                                                                      ; 24 (24)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|instrcution:inst12|counter:c5                                                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;    |pll12:inst3|                                                                                                                        ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll12:inst3                                                                                                                                                                                                                                                                                                                                ; pll12                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll12:inst3|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;          |pll12_altpll:auto_generated|                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll12:inst3|altpll:altpll_component|pll12_altpll:auto_generated                                                                                                                                                                                                                                                                            ; pll12_altpll                      ; work         ;
;    |pll80_30:inst2|                                                                                                                     ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll80_30:inst2                                                                                                                                                                                                                                                                                                                             ; pll80_30                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll80_30:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |pll80_30_altpll:auto_generated|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|pll80_30:inst2|altpll:altpll_component|pll80_30_altpll:auto_generated                                                                                                                                                                                                                                                                      ; pll80_30_altpll                   ; work         ;
;    |rx_stop:inst6|                                                                                                                      ; 22 (12)             ; 55 (47)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|rx_stop:inst6                                                                                                                                                                                                                                                                                                                              ; rx_stop                           ; work         ;
;       |counter:c10|                                                                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|rx_stop:inst6|counter:c10                                                                                                                                                                                                                                                                                                                  ; counter                           ; work         ;
;       |counter:c3|                                                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|rx_stop:inst6|counter:c3                                                                                                                                                                                                                                                                                                                   ; counter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 533 (2)             ; 1138 (144)                ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 531 (0)             ; 994 (0)                   ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 531 (88)            ; 994 (362)                 ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uf14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uf14:auto_generated                                                                                                                                                 ; altsyncram_uf14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 170 (1)             ; 376 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 144 (0)             ; 360 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 144 (0)             ; 144 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 25 (25)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 136 (9)             ; 121 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_arh:auto_generated                                                             ; cntr_arh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_5rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated                                                                            ; cntr_5rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 72 (72)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync1:44|                                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sync1:44                                                                                                                                                                                                                                                                                                                                   ; sync1                             ; work         ;
;    |sync2:inst4|                                                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|sync2:inst4                                                                                                                                                                                                                                                                                                                                ; sync2                             ; work         ;
;    |valid_data:22|                                                                                                                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BACKUPCHECK|valid_data:22                                                                                                                                                                                                                                                                                                                              ; valid_data                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
; FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_dth1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None ;
; fifo:inst16|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; fifo:inst17|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uf14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 72           ; 128          ; 72           ; 9216  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |BACKUPCHECK|CDC:11                                                                                                                                                                                                                                                              ; CDC.v           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |BACKUPCHECK|pll80_30:inst2                                                                                                                                                                                                                                                      ; pll80_30.v      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |BACKUPCHECK|pll12:inst3                                                                                                                                                                                                                                                         ; pll12.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |BACKUPCHECK|valid_data:22|STATE ;
+---------------+----------------------------------+
; Name          ; STATE.WR_FIFO                    ;
+---------------+----------------------------------+
; STATE.STOP    ; 0                                ;
; STATE.WR_FIFO ; 1                                ;
+---------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BACKUPCHECK|FIFO2Usb_Asyn:33|STATE                                                                                                ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; Name                  ; STATE.WR_WAIT ; STATE.RD_WAIT ; STATE.WR_TO_RD_FIFO ; STATE.RD_FROM_WR_FIFO ; STATE.WR_STATE ; STATE.RD_STATE ; STATE.IDLE ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; STATE.IDLE            ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 0          ;
; STATE.RD_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 1              ; 1          ;
; STATE.WR_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 1              ; 0              ; 1          ;
; STATE.RD_FROM_WR_FIFO ; 0             ; 0             ; 0                   ; 1                     ; 0              ; 0              ; 1          ;
; STATE.WR_TO_RD_FIFO   ; 0             ; 0             ; 1                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.RD_WAIT         ; 0             ; 1             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.WR_WAIT         ; 1             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |BACKUPCHECK|Wr_error:inst11|STATE ;
+------------+------------+------------+-------------+
; Name       ; STATE.ST03 ; STATE.ST02 ; STATE.ST01  ;
+------------+------------+------------+-------------+
; STATE.ST01 ; 0          ; 0          ; 0           ;
; STATE.ST02 ; 0          ; 1          ; 1           ;
; STATE.ST03 ; 1          ; 0          ; 1           ;
+------------+------------+------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |BACKUPCHECK|instrcution:inst12|STATE4 ;
+-------------+------------------------------------------+
; Name        ; STATE4.ST02                              ;
+-------------+------------------------------------------+
; STATE4.ST01 ; 0                                        ;
; STATE4.ST02 ; 1                                        ;
+-------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |BACKUPCHECK|instrcution:inst12|STATE3 ;
+-------------+-------------+-------------+--------------+
; Name        ; STATE3.ST03 ; STATE3.ST02 ; STATE3.ST01  ;
+-------------+-------------+-------------+--------------+
; STATE3.ST01 ; 0           ; 0           ; 0            ;
; STATE3.ST02 ; 0           ; 1           ; 1            ;
; STATE3.ST03 ; 1           ; 0           ; 1            ;
+-------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |BACKUPCHECK|instrcution:inst12|STATE6 ;
+-------------+------------------------------------------+
; Name        ; STATE6.ST02                              ;
+-------------+------------------------------------------+
; STATE6.ST01 ; 0                                        ;
; STATE6.ST02 ; 1                                        ;
+-------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |BACKUPCHECK|instrcution:inst12|STATE2 ;
+-------------+------------------------------------------+
; Name        ; STATE2.ST02                              ;
+-------------+------------------------------------------+
; STATE2.ST01 ; 0                                        ;
; STATE2.ST02 ; 1                                        ;
+-------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |BACKUPCHECK|PINGPONGCTRL:inst18|STATE         ;
+------------+------------+------------+------------+------------+
; Name       ; STATE.ST04 ; STATE.ST03 ; STATE.ST02 ; STATE.ST01 ;
+------------+------------+------------+------------+------------+
; STATE.ST01 ; 0          ; 0          ; 0          ; 0          ;
; STATE.ST02 ; 0          ; 0          ; 1          ; 1          ;
; STATE.ST03 ; 0          ; 1          ; 0          ; 1          ;
; STATE.ST04 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |BACKUPCHECK|SENDCTRL:inst22|STATE ;
+------------+------------+------------+-------------+
; Name       ; STATE.ST03 ; STATE.ST02 ; STATE.ST01  ;
+------------+------------+------------+-------------+
; STATE.ST01 ; 0          ; 0          ; 0           ;
; STATE.ST02 ; 0          ; 1          ; 1           ;
; STATE.ST03 ; 1          ; 0          ; 1           ;
+------------+------------+------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe10a[0] ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe10a[1] ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe10a[2] ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe7a[0]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe7a[1]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe7a[2]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe9a[0]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe9a[1]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8|dffe9a[2]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe6a[0]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe6a[1]  ; yes                                                              ; yes                                        ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5|dffe6a[2]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                            ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; Uart_Tx:inst19|ready                               ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO2Usb_Asyn:33|fifo:rd|rd_ptr[0..9]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Check:inst8|ECE                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Check:inst8|CSE                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Check:inst8|HCE                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Check:inst8|SCN_asyn                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|STATE7[0..3]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|STATE8[0..2]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|counter:c9|cnt[1..24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|counter:c9|pulse                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|counter:c9|cnt[0]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; Error_record:inst10|counter:c1|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Error_record:inst10|counter:c2|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Error_record:inst10|counter:c3|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Error_record:inst10|counter:c4|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Error_record:inst10|counter:c9|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Wr_error:inst11|PKGHEAD[6,15,26]                                                                                                                                                       ; Merged with Wr_error:inst11|PKGHEAD[0]                                                                                                                                                             ;
; Wr_error:inst11|PKGHEAD[2,8,23]                                                                                                                                                        ; Merged with Wr_error:inst11|PKGHEAD[14]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[4]                                                                                                                                                             ; Merged with Wr_error:inst11|PKGHEAD[20]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[7,24,30]                                                                                                                                                       ; Merged with Wr_error:inst11|PKGHEAD[18]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[28]                                                                                                                                                            ; Merged with Wr_error:inst11|PKGHEAD[12]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[16,22,31]                                                                                                                                                      ; Merged with Wr_error:inst11|PKGHEAD[10]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[9,13]                                                                                                                                                          ; Merged with Wr_error:inst11|PKGHEAD[11]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[3,5]                                                                                                                                                           ; Merged with Wr_error:inst11|PKGHEAD[1]                                                                                                                                                             ;
; Wr_error:inst11|PKGHEAD[19,21]                                                                                                                                                         ; Merged with Wr_error:inst11|PKGHEAD[17]                                                                                                                                                            ;
; Wr_error:inst11|PKGHEAD[27,29]                                                                                                                                                         ; Merged with Wr_error:inst11|PKGHEAD[25]                                                                                                                                                            ;
; Check:inst8|LCE                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Error_record:inst10|counter:c5|cnt[0..8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Check:inst8|asyn                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Check:inst8|counter:c1|cnt[0..9]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; CMP_CMD:inst1|RECORD                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; CMP_CMD:inst1|DAQ                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; rx_stop:inst6|counter:c3|cnt[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CMP_CMD:inst1|DAQ~0                                                                                                                                                                    ; Merged with CMP_CMD:inst1|RECORD~0                                                                                                                                                                 ;
; CMP_CMD:inst1|DAQ~2                                                                                                                                                                    ; Merged with CMP_CMD:inst1|RECORD~2                                                                                                                                                                 ;
; valid_data:22|STATE~7                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; FIFO2Usb_Asyn:33|STATE~11                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; FIFO2Usb_Asyn:33|STATE~12                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; FIFO2Usb_Asyn:33|STATE~13                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Wr_error:inst11|STATE~10                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; Wr_error:inst11|STATE~11                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|STATE4~7                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|STATE4~8                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|STATE6~7                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|STATE2~7                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; SENDCTRL:inst22|STATE~10                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; SENDCTRL:inst22|STATE~11                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|counter:c1|pulse                                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|counter:c1|cnt[0..15]                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|End_reply_asyn                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|STATE6.ST02                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; instrcution:inst12|End_instruction                                                                                                                                                     ; Merged with CMP_CMD:inst1|RECORD~0                                                                                                                                                                 ;
; Total Number of Removed Registers = 172                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; instrcution:inst12|STATE6~7                                                                                                                                  ; Lost Fanouts              ; instrcution:inst12|counter:c1|pulse, instrcution:inst12|counter:c1|cnt[15],                                                                                   ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[14], instrcution:inst12|counter:c1|cnt[13],                                                                                 ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[12], instrcution:inst12|counter:c1|cnt[11],                                                                                 ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[10], instrcution:inst12|counter:c1|cnt[9],                                                                                  ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[8], instrcution:inst12|counter:c1|cnt[7],                                                                                   ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[6], instrcution:inst12|counter:c1|cnt[5],                                                                                   ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[4], instrcution:inst12|counter:c1|cnt[3],                                                                                   ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[2], instrcution:inst12|counter:c1|cnt[1],                                                                                   ;
;                                                                                                                                                              ;                           ; instrcution:inst12|counter:c1|cnt[0], instrcution:inst12|End_reply_asyn,                                                                                      ;
;                                                                                                                                                              ;                           ; instrcution:inst12|STATE6.ST02                                                                                                                                ;
; Check:inst8|ECE                                                                                                                                              ; Stuck at GND              ; Check:inst8|STATE7[3], Check:inst8|STATE7[2], Check:inst8|STATE7[1],                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ; Check:inst8|STATE7[0], Error_record:inst10|counter:c9|cnt[8],                                                                                                 ;
;                                                                                                                                                              ;                           ; Error_record:inst10|counter:c9|cnt[3], Error_record:inst10|counter:c9|cnt[2],                                                                                 ;
;                                                                                                                                                              ;                           ; Error_record:inst10|counter:c9|cnt[1], Error_record:inst10|counter:c9|cnt[0]                                                                                  ;
; Check:inst8|CSE                                                                                                                                              ; Stuck at GND              ; Check:inst8|STATE8[2], Check:inst8|STATE8[1], Check:inst8|STATE8[0],                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ; Error_record:inst10|counter:c4|cnt[8], Error_record:inst10|counter:c4|cnt[3],                                                                                 ;
;                                                                                                                                                              ;                           ; Error_record:inst10|counter:c4|cnt[2], Error_record:inst10|counter:c4|cnt[1],                                                                                 ;
;                                                                                                                                                              ;                           ; Error_record:inst10|counter:c4|cnt[0]                                                                                                                         ;
; Check:inst8|HCE                                                                                                                                              ; Stuck at GND              ; Error_record:inst10|counter:c1|cnt[8], Error_record:inst10|counter:c1|cnt[3],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; Error_record:inst10|counter:c1|cnt[2], Error_record:inst10|counter:c1|cnt[1],                                                                                 ;
;                                                                                                                                                              ;                           ; Error_record:inst10|counter:c1|cnt[0]                                                                                                                         ;
; Check:inst8|LCE                                                                                                                                              ; Stuck at GND              ; Error_record:inst10|counter:c5|cnt[8], Error_record:inst10|counter:c5|cnt[3],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; Error_record:inst10|counter:c5|cnt[2], Error_record:inst10|counter:c5|cnt[1]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1981  ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 981   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 805   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Uart_Tx:inst19|rs422_tx                                                                                                                                                                                                                                                                                                         ; 1       ;
; FIFO2Usb_Asyn:33|RD_N                                                                                                                                                                                                                                                                                                           ; 3       ;
; FIFO2Usb_Asyn:33|WR_N                                                                                                                                                                                                                                                                                                           ; 4       ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                 ; 1       ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                 ; 1       ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_b26:rdptr_g1p|counter5a0                                                                                                                                                                                                                                ; 7       ;
; FIFO2Usb_Asyn:33|RXF_N_r                                                                                                                                                                                                                                                                                                        ; 2       ;
; FIFO2Usb_Asyn:33|TXE_N_r                                                                                                                                                                                                                                                                                                        ; 1       ;
; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_7gb:wrptr_g1p|counter7a0                                                                                                                                                                                                                                ; 6       ;
; Wr_error:inst11|PKGHEAD[18]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Wr_error:inst11|PKGHEAD[1]                                                                                                                                                                                                                                                                                                      ; 4       ;
; Wr_error:inst11|PKGHEAD[0]                                                                                                                                                                                                                                                                                                      ; 3       ;
; Wr_error:inst11|PKGHEAD[12]                                                                                                                                                                                                                                                                                                     ; 1       ;
; Uart_Rx:77|stc[1]                                                                                                                                                                                                                                                                                                               ; 1       ;
; Uart_Rx:77|stc[0]                                                                                                                                                                                                                                                                                                               ; 1       ;
; instrcution:inst12|STATE5[0]                                                                                                                                                                                                                                                                                                    ; 11      ;
; instrcution:inst12|IIC_asyn                                                                                                                                                                                                                                                                                                     ; 2       ;
; instrcution:inst12|BIC_asyn                                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 28                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                               ;
+--------------------------------------------------+---------------------------------------+
; Register Name                                    ; RAM Name                              ;
+--------------------------------------------------+---------------------------------------+
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[0]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[1]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[2]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[3]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[4]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[5]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[6]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[7]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[8]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[9]  ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[10] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[11] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[12] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[13] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[14] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[15] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[16] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[17] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[18] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[19] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[20] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[21] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[22] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[23] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[24] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[25] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[26] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[27] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[28] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[29] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[30] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[31] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[32] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[33] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0_bypass[34] ; FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0 ;
; fifo:inst16|buffer_rtl_0_bypass[0]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[1]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[2]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[3]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[4]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[5]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[6]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[7]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[8]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[9]               ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[10]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[11]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[12]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[13]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[14]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[15]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[16]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[17]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[18]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[19]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[20]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[21]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[22]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[23]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[24]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[25]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[26]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[27]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[28]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[29]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[30]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[31]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst16|buffer_rtl_0_bypass[32]              ; fifo:inst16|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[0]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[1]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[2]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[3]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[4]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[5]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[6]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[7]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[8]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[9]               ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[10]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[11]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[12]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[13]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[14]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[15]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[16]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[17]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[18]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[19]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[20]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[21]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[22]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[23]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[24]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[25]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[26]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[27]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[28]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[29]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[30]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[31]              ; fifo:inst17|buffer_rtl_0              ;
; fifo:inst17|buffer_rtl_0_bypass[32]              ; fifo:inst17|buffer_rtl_0              ;
+--------------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BACKUPCHECK|Uart_Tx:inst19|num[2]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BACKUPCHECK|fifo:inst16|dout[0]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BACKUPCHECK|fifo:inst17|dout[0]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |BACKUPCHECK|Wr_error:inst11|SHIFT[25]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BACKUPCHECK|Wr_error:inst11|DOUT[0]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BACKUPCHECK|Wr_error:inst11|CNT[2]                                                                                                                                                                                                                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |BACKUPCHECK|instrcution:inst12|STATE5[2]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:wr|dout[3]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |BACKUPCHECK|FIFO2Usb_Asyn:33|STATE                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |BACKUPCHECK|instrcution:inst12|STATE4                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BACKUPCHECK|Wr_error:inst11|Selector89                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |BACKUPCHECK|PINGPONGCTRL:inst18|Selector0                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BACKUPCHECK|SENDCTRL:inst22|Selector0                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |BACKUPCHECK|instrcution:inst12|Selector2                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |BACKUPCHECK|PINGPONGCTRL:inst18|Selector1                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |BACKUPCHECK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |BACKUPCHECK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------+
; Assignment                      ; Value ; From ; To   ;
+---------------------------------+-------+------+------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -    ;
+---------------------------------+-------+------+------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated                   ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_b26:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_7gb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_dth1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst16|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst17|altsyncram:buffer_rtl_0|altsyncram_9th1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll12:inst3|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll12 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 83333                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; pll12_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_tx:inst5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_rx:inst13 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrcution:inst12|counter:c1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RST            ; 24000 ; Signed Integer                                    ;
; START          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrcution:inst12|counter:c2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                    ;
; START          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrcution:inst12|counter:c3 ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; RST            ; 600000 ; Signed Integer                                   ;
; START          ; 0      ; Signed Integer                                   ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrcution:inst12|counter:c4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RST            ; 240   ; Signed Integer                                    ;
; START          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrcution:inst12|counter:c5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RST            ; 36000 ; Signed Integer                                    ;
; START          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_rx:inst14 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c11 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                  ;
; START          ; 00000000 ; Unsigned Binary                                  ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c10 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                  ;
; START          ; 00000000 ; Unsigned Binary                                  ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c9 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c8 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c7 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c6 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c5 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c4 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c3 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c2 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Error_record:inst10|counter:c1 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; RST            ; 11111111 ; Unsigned Binary                                 ;
; START          ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Check:inst8|counter:c1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; RST            ; 511   ; Signed Integer                             ;
; START          ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Check:inst8|counter:c9 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; RST            ; 12000000 ; Signed Integer                          ;
; START          ; 0        ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst16 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Unsigned Integer                ;
; DEPTH          ; 4096  ; Unsigned Integer                ;
; PTRWIDTH       ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst17 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Unsigned Integer                ;
; DEPTH          ; 4096  ; Unsigned Integer                ;
; PTRWIDTH       ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll80_30:inst2|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll80_30 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 83333                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 5                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 20                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 3                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; pll80_30_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 8     ; Signed Integer                       ;
; WRFIFO_DEPTH   ; 8192  ; Signed Integer                       ;
; RDFIFO_DEPTH   ; 512   ; Signed Integer                       ;
; SENDTHRESHOUD  ; 2064  ; Signed Integer                       ;
; WUSEDW         ; 13    ; Signed Integer                       ;
; RUSEDW         ; 9     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|fifo:wr ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; DEPTH          ; 8192  ; Signed Integer                               ;
; PTRWIDTH       ; 13    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|fifo:rd ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; DEPTH          ; 512   ; Signed Integer                               ;
; PTRWIDTH       ; 9     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:33|counter:sendcnt ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; RST            ; 2064  ; Signed Integer                                       ;
; START          ; 0     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CDC:11|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------+
; Parameter Name          ; Value       ; Type                                ;
+-------------------------+-------------+-------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                      ;
; LPM_WIDTH               ; 8           ; Signed Integer                      ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                      ;
; LPM_WIDTHU              ; 2           ; Signed Integer                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                             ;
; USE_EAB                 ; ON          ; Untyped                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                             ;
; CBXI_PARAMETER          ; dcfifo_fed1 ; Untyped                             ;
+-------------------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst6|counter:c3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; RST            ; 3     ; Signed Integer                               ;
; START          ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst6|counter:c10 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; RST            ; 10    ; Signed Integer                                ;
; START          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 72                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 72                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 237                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 72                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 13                   ; Untyped                               ;
; NUMWORDS_A                         ; 8192                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 13                   ; Untyped                               ;
; NUMWORDS_B                         ; 8192                 ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_dth1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:inst16|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_9th1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:inst17|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_9th1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; pll12:inst3|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; pll80_30:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                ;
+----------------------------+--------------------------------+
; Name                       ; Value                          ;
+----------------------------+--------------------------------+
; Number of entity instances ; 1                              ;
; Entity Instance            ; CDC:11|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                     ;
;     -- LPM_WIDTH           ; 8                              ;
;     -- LPM_NUMWORDS        ; 4                              ;
;     -- LPM_SHOWAHEAD       ; OFF                            ;
;     -- USE_EAB             ; ON                             ;
+----------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 3                                                ;
; Entity Instance                           ; FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 8192                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 8                                                ;
;     -- NUMWORDS_B                         ; 8192                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
; Entity Instance                           ; fifo:inst16|altsyncram:buffer_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 4096                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 8                                                ;
;     -- NUMWORDS_B                         ; 4096                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
; Entity Instance                           ; fifo:inst17|altsyncram:buffer_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 4096                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 8                                                ;
;     -- NUMWORDS_B                         ; 4096                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst6|counter:c10"                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst6|counter:c3"                                                                                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; cnt   ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:33|counter:sendcnt"                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; asyn ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:33|fifo:rd"                                                                                                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "din[7..1]" will be connected to GND.                            ;
; usedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:33|fifo:wr"                                                                                                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (14 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Check:inst8|counter:c9"                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Check:inst8|counter:c1"                                                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; cnt   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "cnt[9..1]" have no fanouts ;
; pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c1"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c2"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c3"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c4"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c5"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c6"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c7"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c8"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c9"                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c10"                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Error_record:inst10|counter:c11"                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; asyn  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; cnt   ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "cnt[8..8]" have no fanouts ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrcution:inst12|counter:c5"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrcution:inst12|counter:c4"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrcution:inst12|counter:c3"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrcution:inst12|counter:c2"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrcution:inst12|counter:c1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 72                  ; 72               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 753                         ;
;     CLR               ; 159                         ;
;     CLR SCLR          ; 172                         ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 234                         ;
;     ENA SLD           ; 24                          ;
;     plain             ; 99                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 867                         ;
;     arith             ; 244                         ;
;         2 data inputs ; 216                         ;
;         3 data inputs ; 28                          ;
;     normal            ; 623                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 174                         ;
;         4 data inputs ; 358                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 444                                                    ;
; cycloneiii_ff         ; 1138                                                   ;
;     CLR               ; 106                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 273                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 11                                                     ;
;     plain             ; 601                                                    ;
; cycloneiii_lcell_comb ; 533                                                    ;
;     arith             ; 68                                                     ;
;         2 data inputs ; 67                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 465                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 154                                                    ;
;         4 data inputs ; 280                                                    ;
; cycloneiii_ram_block  ; 72                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.65                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 124                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.78                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                         ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; FIFO2Usb_Asyn:33|EMPTY                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|Equal1~0                                                         ; N/A     ;
; FIFO2Usb_Asyn:33|EMPTY                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|Equal1~0                                                         ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[0] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[0] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[1] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[1] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[2] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[2] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[3] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[3] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[4] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[4] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[5] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[5] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[6] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[6] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[7] ; N/A     ;
; FIFO2Usb_Asyn:33|FIFO_DIN[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram|q_b[7] ; N/A     ;
; FIFO2Usb_Asyn:33|FULL                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:wr|Equal0~8                                                         ; N/A     ;
; FIFO2Usb_Asyn:33|FULL                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:wr|Equal0~8                                                         ; N/A     ;
; FIFO2Usb_Asyn:33|RD_N                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|RD_N~_wirecell                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|RD_N                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|RD_N~_wirecell                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[0]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[0]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[1]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[1]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[2]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[2]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[3]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[3]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[4]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[4]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[5]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[5]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[6]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[6]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[7]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[7]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[8]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|fifo:rd|wr_ptr[8]                                                        ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                       ; N/A     ;
; FIFO2Usb_Asyn:33|RD_USEDW[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                       ; N/A     ;
; FIFO2Usb_Asyn:33|SEND_ENABLE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|SEND_ENABLE                                                              ; N/A     ;
; FIFO2Usb_Asyn:33|SEND_ENABLE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|SEND_ENABLE                                                              ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.IDLE            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.IDLE~_wirecell                                                     ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.IDLE            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.IDLE~_wirecell                                                     ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_FROM_WR_FIFO ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_FROM_WR_FIFO                                                    ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_FROM_WR_FIFO ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_FROM_WR_FIFO                                                    ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_STATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_STATE                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_STATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_STATE                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_WAIT         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_WAIT                                                            ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.RD_WAIT         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.RD_WAIT                                                            ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_STATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_STATE                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_STATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_STATE                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_TO_RD_FIFO   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_TO_RD_FIFO                                                      ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_TO_RD_FIFO   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_TO_RD_FIFO                                                      ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_WAIT         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_WAIT                                                            ; N/A     ;
; FIFO2Usb_Asyn:33|STATE.WR_WAIT         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|STATE.WR_WAIT                                                            ; N/A     ;
; FIFO2Usb_Asyn:33|TXE_N                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TXE_N                                                                                     ; N/A     ;
; FIFO2Usb_Asyn:33|TXE_N                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TXE_N                                                                                     ; N/A     ;
; FIFO2Usb_Asyn:33|VALID                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync1:44|q                                                                                ; N/A     ;
; FIFO2Usb_Asyn:33|VALID                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync1:44|q                                                                                ; N/A     ;
; FIFO2Usb_Asyn:33|WR_LOAD               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|WR_LOAD                                                                  ; N/A     ;
; FIFO2Usb_Asyn:33|WR_LOAD               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|WR_LOAD                                                                  ; N/A     ;
; FIFO2Usb_Asyn:33|WR_N                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|WR_N~_wirecell                                                           ; N/A     ;
; FIFO2Usb_Asyn:33|WR_N                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO2Usb_Asyn:33|WR_N~_wirecell                                                           ; N/A     ;
; LVDS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS                                                                                      ; N/A     ;
; LVDS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS                                                                                      ; N/A     ;
; decoder_8b10b:inst7|dout_dat[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_dat[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; decoder_8b10b:inst7|dout_k             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_k                                                                ; N/A     ;
; decoder_8b10b:inst7|dout_k             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_k                                                                ; N/A     ;
; decoder_8b10b:inst7|dout_val           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_val                                                              ; N/A     ;
; decoder_8b10b:inst7|dout_val           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_val                                                              ; N/A     ;
; pll80_30:inst2|c1                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll80_30:inst2|altpll:altpll_component|pll80_30_altpll:auto_generated|wire_pll1_clk[1]    ; N/A     ;
; rx_stop:inst6|dout[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[0]                                                                     ; N/A     ;
; rx_stop:inst6|dout[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[0]                                                                     ; N/A     ;
; rx_stop:inst6|dout[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[1]                                                                     ; N/A     ;
; rx_stop:inst6|dout[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[1]                                                                     ; N/A     ;
; rx_stop:inst6|dout[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[2]                                                                     ; N/A     ;
; rx_stop:inst6|dout[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[2]                                                                     ; N/A     ;
; rx_stop:inst6|dout[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[3]                                                                     ; N/A     ;
; rx_stop:inst6|dout[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[3]                                                                     ; N/A     ;
; rx_stop:inst6|dout[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[4]                                                                     ; N/A     ;
; rx_stop:inst6|dout[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[4]                                                                     ; N/A     ;
; rx_stop:inst6|dout[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[5]                                                                     ; N/A     ;
; rx_stop:inst6|dout[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[5]                                                                     ; N/A     ;
; rx_stop:inst6|dout[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[6]                                                                     ; N/A     ;
; rx_stop:inst6|dout[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[6]                                                                     ; N/A     ;
; rx_stop:inst6|dout[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[7]                                                                     ; N/A     ;
; rx_stop:inst6|dout[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[7]                                                                     ; N/A     ;
; rx_stop:inst6|dout[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[8]                                                                     ; N/A     ;
; rx_stop:inst6|dout[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[8]                                                                     ; N/A     ;
; rx_stop:inst6|dout[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[9]                                                                     ; N/A     ;
; rx_stop:inst6|dout[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_stop:inst6|dout[9]                                                                     ; N/A     ;
; valid_data:22|din[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; valid_data:22|din[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; valid_data:22|din[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; valid_data:22|din[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; valid_data:22|din[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; valid_data:22|din[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; valid_data:22|din[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; valid_data:22|din[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; valid_data:22|din[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; valid_data:22|din[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; valid_data:22|din[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; valid_data:22|din[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; valid_data:22|din[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; valid_data:22|din[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; valid_data:22|din[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; valid_data:22|din[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; valid_data:22|dout[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; valid_data:22|dout[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[0]                                                           ; N/A     ;
; valid_data:22|dout[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; valid_data:22|dout[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[1]                                                           ; N/A     ;
; valid_data:22|dout[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; valid_data:22|dout[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[2]                                                           ; N/A     ;
; valid_data:22|dout[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; valid_data:22|dout[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[3]                                                           ; N/A     ;
; valid_data:22|dout[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; valid_data:22|dout[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[4]                                                           ; N/A     ;
; valid_data:22|dout[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; valid_data:22|dout[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[5]                                                           ; N/A     ;
; valid_data:22|dout[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; valid_data:22|dout[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[6]                                                           ; N/A     ;
; valid_data:22|dout[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; valid_data:22|dout[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_dat[7]                                                           ; N/A     ;
; valid_data:22|k                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_k                                                                ; N/A     ;
; valid_data:22|k                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_8b10b:inst7|dout_k                                                                ; N/A     ;
; valid_data:22|valid                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; valid_data:22|valid~0                                                                     ; N/A     ;
; valid_data:22|valid                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; valid_data:22|valid~0                                                                     ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 26 09:55:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BACKUPCHECK -c BACKUPCHECK
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file async/fifo.v
    Info (12023): Found entity 1: fifo File: E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file async/fifo2usb_asyn.v
    Info (12023): Found entity 1: FIFO2Usb_Asyn File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_tx.v
    Info (12023): Found entity 1: Uart_Tx File: E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_rx.v
    Info (12023): Found entity 1: Uart_Rx File: E:/KY_quartus/BACKUP(SCI)/UART/UART_RX.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart.v
    Info (12023): Found entity 1: UART File: E:/KY_quartus/BACKUP(SCI)/UART/UART.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file uart/baud_tx.v
    Info (12023): Found entity 1: Baud_tx File: E:/KY_quartus/BACKUP(SCI)/UART/Baud_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart/baud_rx.v
    Info (12023): Found entity 1: Baud_rx File: E:/KY_quartus/BACKUP(SCI)/UART/Baud_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file sci/valid_data.v
    Info (12023): Found entity 1: valid_data File: E:/KY_quartus/BACKUP(SCI)/SCI/valid_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/upload.v
    Info (12023): Found entity 1: upload File: E:/KY_quartus/BACKUP(SCI)/SCI/upload.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/rx_stop.v
    Info (12023): Found entity 1: rx_stop File: E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/decoder.v
    Info (12023): Found entity 1: decoder_8b10b File: E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file backupcheck.bdf
    Info (12023): Found entity 1: BACKUPCHECK
Info (12021): Found 1 design units, including 1 entities, in source file cmp_cmd.v
    Info (12023): Found entity 1: CMP_CMD File: E:/KY_quartus/BACKUP(SCI)/CMP_CMD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll12.v
    Info (12023): Found entity 1: pll12 File: E:/KY_quartus/BACKUP(SCI)/pll12.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instrcution.v
    Info (12023): Found entity 1: instrcution File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file error_record.v
    Info (12023): Found entity 1: Error_record File: E:/KY_quartus/BACKUP(SCI)/Error_record.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file wr_error.v
    Info (12023): Found entity 1: Wr_error File: E:/KY_quartus/BACKUP(SCI)/Wr_error.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dpram.v
    Info (12023): Found entity 1: DPRAM File: E:/KY_quartus/BACKUP(SCI)/DPRAM.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file check.v
    Info (12023): Found entity 1: Check File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pingpongctrl.v
    Info (12023): Found entity 1: PINGPONGCTRL File: E:/KY_quartus/BACKUP(SCI)/PINGPONGCTRL.v Line: 20
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus Prime megafunction library File: E:/KY_quartus/BACKUP(SCI)/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: MUX File: E:/KY_quartus/BACKUP(SCI)/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sendctrl.v
    Info (12023): Found entity 1: SENDCTRL File: E:/KY_quartus/BACKUP(SCI)/SENDCTRL.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sync2.v
    Info (12023): Found entity 1: sync2 File: E:/KY_quartus/BACKUP(SCI)/sync2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll80_30.v
    Info (12023): Found entity 1: pll80_30 File: E:/KY_quartus/BACKUP(SCI)/pll80_30.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cdc.v
    Info (12023): Found entity 1: CDC File: E:/KY_quartus/BACKUP(SCI)/CDC.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sync1.v
    Info (12023): Found entity 1: sync1 File: E:/KY_quartus/BACKUP(SCI)/sync1.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at instrcution.v(336): created implicit net for "IIC_P" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 336
Warning (10236): Verilog HDL Implicit Net warning at Check.v(320): created implicit net for "ADDR" File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 320
Info (12127): Elaborating entity "BACKUPCHECK" for the top level hierarchy
Warning (275011): Block or symbol "sync1" of instance "44" overlaps another block or symbol
Warning (275011): Block or symbol "FIFO2Usb_Asyn" of instance "33" overlaps another block or symbol
Info (12128): Elaborating entity "Uart_Tx" for hierarchy "Uart_Tx:inst19"
Warning (10240): Verilog HDL Always Construct warning at UART_TX.v(44): inferring latch(es) for variable "ready", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v Line: 44
Info (10041): Inferred latch for "ready" at UART_TX.v(47) File: E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v Line: 47
Info (12128): Elaborating entity "pll12" for hierarchy "pll12:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll12:inst3|altpll:altpll_component" File: E:/KY_quartus/BACKUP(SCI)/pll12.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll12:inst3|altpll:altpll_component" File: E:/KY_quartus/BACKUP(SCI)/pll12.v Line: 104
Info (12133): Instantiated megafunction "pll12:inst3|altpll:altpll_component" with the following parameter: File: E:/KY_quartus/BACKUP(SCI)/pll12.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll12"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll12_altpll.v
    Info (12023): Found entity 1: pll12_altpll File: E:/KY_quartus/BACKUP(SCI)/db/pll12_altpll.v Line: 31
Info (12128): Elaborating entity "pll12_altpll" for hierarchy "pll12:inst3|altpll:altpll_component|pll12_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Baud_tx" for hierarchy "Baud_tx:inst5"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst21"
Info (12128): Elaborating entity "SENDCTRL" for hierarchy "SENDCTRL:inst22"
Info (12128): Elaborating entity "PINGPONGCTRL" for hierarchy "PINGPONGCTRL:inst18"
Info (12128): Elaborating entity "CMP_CMD" for hierarchy "CMP_CMD:inst1"
Info (12128): Elaborating entity "Uart_Rx" for hierarchy "Uart_Rx:inst20"
Info (12128): Elaborating entity "Baud_rx" for hierarchy "Baud_rx:inst13"
Info (12128): Elaborating entity "instrcution" for hierarchy "instrcution:inst12"
Warning (10230): Verilog HDL assignment warning at instrcution.v(177): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 177
Warning (10230): Verilog HDL assignment warning at instrcution.v(186): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 186
Warning (10230): Verilog HDL assignment warning at instrcution.v(194): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 194
Warning (10230): Verilog HDL assignment warning at instrcution.v(199): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 199
Warning (10230): Verilog HDL assignment warning at instrcution.v(204): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 204
Warning (10230): Verilog HDL assignment warning at instrcution.v(211): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 211
Warning (10230): Verilog HDL assignment warning at instrcution.v(216): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 216
Warning (10230): Verilog HDL assignment warning at instrcution.v(221): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at instrcution.v(224): case item expression never matches the case expression File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 224
Info (10264): Verilog HDL Case Statement information at instrcution.v(180): all case item expressions in this case statement are onehot File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 180
Info (12128): Elaborating entity "counter" for hierarchy "instrcution:inst12|counter:c1" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 288
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (16) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (16) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (16) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "instrcution:inst12|counter:c2" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 301
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "instrcution:inst12|counter:c3" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 314
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (21) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (21) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (21) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "instrcution:inst12|counter:c4" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 326
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "instrcution:inst12|counter:c5" File: E:/KY_quartus/BACKUP(SCI)/instrcution.v Line: 337
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (17) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (17) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (17) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "sync2" for hierarchy "sync2:inst4"
Info (12128): Elaborating entity "Wr_error" for hierarchy "Wr_error:inst11"
Info (12128): Elaborating entity "Error_record" for hierarchy "Error_record:inst10"
Info (12128): Elaborating entity "counter" for hierarchy "Error_record:inst10|counter:c11" File: E:/KY_quartus/BACKUP(SCI)/Error_record.v Line: 44
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "Check" for hierarchy "Check:inst8"
Warning (10230): Verilog HDL assignment warning at Check.v(67): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 67
Warning (10230): Verilog HDL assignment warning at Check.v(81): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 81
Warning (10230): Verilog HDL assignment warning at Check.v(85): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 85
Warning (10230): Verilog HDL assignment warning at Check.v(89): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 89
Warning (10230): Verilog HDL assignment warning at Check.v(93): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 93
Warning (10230): Verilog HDL assignment warning at Check.v(99): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 99
Warning (10230): Verilog HDL assignment warning at Check.v(103): truncated value with size 5 to match size of target (4) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 103
Warning (10199): Verilog HDL Case Statement warning at Check.v(111): case item expression never matches the case expression File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 111
Info (10264): Verilog HDL Case Statement information at Check.v(70): all case item expressions in this case statement are onehot File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 70
Warning (10230): Verilog HDL assignment warning at Check.v(145): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 145
Warning (10230): Verilog HDL assignment warning at Check.v(194): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 194
Warning (10230): Verilog HDL assignment warning at Check.v(203): truncated value with size 5 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 203
Warning (10199): Verilog HDL Case Statement warning at Check.v(206): case item expression never matches the case expression File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 206
Info (10264): Verilog HDL Case Statement information at Check.v(151): all case item expressions in this case statement are onehot File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 151
Warning (10199): Verilog HDL Case Statement warning at Check.v(250): case item expression never matches the case expression File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 250
Warning (10240): Verilog HDL Always Construct warning at Check.v(227): inferring latch(es) for variable "PIE", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at Check.v(263): inferring latch(es) for variable "ITE", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Warning (10240): Verilog HDL Always Construct warning at Check.v(263): inferring latch(es) for variable "pkg_length", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[0]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[1]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[2]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[3]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[4]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[5]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[6]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[7]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "pkg_length[8]" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "ITE" at Check.v(263) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 263
Info (10041): Inferred latch for "PIE" at Check.v(227) File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 227
Info (12128): Elaborating entity "counter" for hierarchy "Check:inst8|counter:c1" File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 322
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "Check:inst8|counter:c9" File: E:/KY_quartus/BACKUP(SCI)/Check.v Line: 335
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (25) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (25) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (25) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:inst16"
Warning (10230): Verilog HDL assignment warning at fifo.v(45): truncated value with size 13 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v Line: 45
Info (12128): Elaborating entity "pll80_30" for hierarchy "pll80_30:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll80_30:inst2|altpll:altpll_component" File: E:/KY_quartus/BACKUP(SCI)/pll80_30.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll80_30:inst2|altpll:altpll_component" File: E:/KY_quartus/BACKUP(SCI)/pll80_30.v Line: 108
Info (12133): Instantiated megafunction "pll80_30:inst2|altpll:altpll_component" with the following parameter: File: E:/KY_quartus/BACKUP(SCI)/pll80_30.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll80_30"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll80_30_altpll.v
    Info (12023): Found entity 1: pll80_30_altpll File: E:/KY_quartus/BACKUP(SCI)/db/pll80_30_altpll.v Line: 31
Info (12128): Elaborating entity "pll80_30_altpll" for hierarchy "pll80_30:inst2|altpll:altpll_component|pll80_30_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FIFO2Usb_Asyn" for hierarchy "FIFO2Usb_Asyn:33"
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(169): truncated value with size 8 to match size of target (1) File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 169
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(203): truncated value with size 8 to match size of target (1) File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 203
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:33|fifo:wr" File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 96
Warning (10230): Verilog HDL assignment warning at fifo.v(45): truncated value with size 14 to match size of target (13) File: E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v Line: 45
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:33|fifo:rd" File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 117
Warning (10230): Verilog HDL assignment warning at fifo.v(45): truncated value with size 10 to match size of target (9) File: E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v Line: 45
Info (12128): Elaborating entity "counter" for hierarchy "FIFO2Usb_Asyn:33|counter:sendcnt" File: E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v Line: 128
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "sync1" for hierarchy "sync1:44"
Info (12128): Elaborating entity "CDC" for hierarchy "CDC:11"
Info (12128): Elaborating entity "dcfifo" for hierarchy "CDC:11|dcfifo:dcfifo_component" File: E:/KY_quartus/BACKUP(SCI)/CDC.v Line: 76
Info (12130): Elaborated megafunction instantiation "CDC:11|dcfifo:dcfifo_component" File: E:/KY_quartus/BACKUP(SCI)/CDC.v Line: 76
Info (12133): Instantiated megafunction "CDC:11|dcfifo:dcfifo_component" with the following parameter: File: E:/KY_quartus/BACKUP(SCI)/CDC.v Line: 76
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_fed1.tdf
    Info (12023): Found entity 1: dcfifo_fed1 File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_fed1" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_b26.tdf
    Info (12023): Found entity 1: a_graycounter_b26 File: E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_b26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_b26" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_b26:rdptr_g1p" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7gb.tdf
    Info (12023): Found entity 1: a_graycounter_7gb File: E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_7gb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7gb" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|a_graycounter_7gb:wrptr_g1p" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ej31.tdf
    Info (12023): Found entity 1: altsyncram_ej31 File: E:/KY_quartus/BACKUP(SCI)/db/altsyncram_ej31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ej31" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|altsyncram_ej31:fifo_ram" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_d9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: E:/KY_quartus/BACKUP(SCI)/db/dffpipe_uu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe5" File: E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_d9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_e9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: E:/KY_quartus/BACKUP(SCI)/db/dffpipe_vu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe8" File: E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_e9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf
    Info (12023): Found entity 1: cmpr_ug5 File: E:/KY_quartus/BACKUP(SCI)/db/cmpr_ug5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ug5" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|cmpr_ug5:rdempty_eq_comp1_lsb" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tg5.tdf
    Info (12023): Found entity 1: cmpr_tg5 File: E:/KY_quartus/BACKUP(SCI)/db/cmpr_tg5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tg5" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|cmpr_tg5:rdempty_eq_comp1_msb" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: E:/KY_quartus/BACKUP(SCI)/db/mux_9d7.tdf Line: 23
Info (12128): Elaborating entity "mux_9d7" for hierarchy "CDC:11|dcfifo:dcfifo_component|dcfifo_fed1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf Line: 83
Info (12128): Elaborating entity "valid_data" for hierarchy "valid_data:22"
Info (12128): Elaborating entity "decoder_8b10b" for hierarchy "decoder_8b10b:inst7"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(77): object "P04" assigned a value but never read File: E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at decoder.v(81): object "P40" assigned a value but never read File: E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v Line: 81
Info (12128): Elaborating entity "rx_stop" for hierarchy "rx_stop:inst6"
Info (12128): Elaborating entity "counter" for hierarchy "rx_stop:inst6|counter:c3" File: E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v Line: 44
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "rx_stop:inst6|counter:c10" File: E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v Line: 55
Warning (10230): Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 31
Warning (10230): Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/BACKUP(SCI)/counter.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uf14.tdf
    Info (12023): Found entity 1: altsyncram_uf14 File: E:/KY_quartus/BACKUP(SCI)/db/altsyncram_uf14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: E:/KY_quartus/BACKUP(SCI)/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: E:/KY_quartus/BACKUP(SCI)/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: E:/KY_quartus/BACKUP(SCI)/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: E:/KY_quartus/BACKUP(SCI)/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: E:/KY_quartus/BACKUP(SCI)/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf
    Info (12023): Found entity 1: cntr_5rh File: E:/KY_quartus/BACKUP(SCI)/db/cntr_5rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: E:/KY_quartus/BACKUP(SCI)/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: E:/KY_quartus/BACKUP(SCI)/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: E:/KY_quartus/BACKUP(SCI)/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.26.09:55:25 Progress: Loading sld147fadf2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fifo:inst16|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fifo:inst17|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO2Usb_Asyn:33|fifo:wr|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:inst16|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:inst17|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "FIFO2Usb_Asyn:33|fifo:wr|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dth1.tdf
    Info (12023): Found entity 1: altsyncram_dth1 File: E:/KY_quartus/BACKUP(SCI)/db/altsyncram_dth1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fifo:inst16|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fifo:inst16|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9th1.tdf
    Info (12023): Found entity 1: altsyncram_9th1 File: E:/KY_quartus/BACKUP(SCI)/db/altsyncram_9th1.tdf Line: 28
Warning (12241): 23 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SIWU_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/KY_quartus/BACKUP(SCI)/output_files/BACKUPCHECK.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 177 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2774 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 2640 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Fri Jan 26 09:55:37 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/KY_quartus/BACKUP(SCI)/output_files/BACKUPCHECK.map.smsg.


