#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ed4c92f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ed4c96ccd0_0 .net "PC", 31 0, v000001ed4c967600_0;  1 drivers
v000001ed4c96c190_0 .var "clk", 0 0;
v000001ed4c96c410_0 .net "clkout", 0 0, L_000001ed4c9a6900;  1 drivers
v000001ed4c96d090_0 .net "cycles_consumed", 31 0, v000001ed4c96dd10_0;  1 drivers
v000001ed4c96d6d0_0 .var "rst", 0 0;
S_000001ed4c92f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ed4c92f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ed4c941810 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4c941848 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4c941880 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4c9418b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4c9418f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4c941928 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4c941960 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4c941998 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4c9419d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4c941a08 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4c941a40 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4c941a78 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4c941ab0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4c941ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4c941b20 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4c941b58 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4c941b90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4c941bc8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4c941c00 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4c941c38 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4c941c70 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4c941ca8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4c941ce0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4c941d18 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4c941d50 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4c941d88 .param/l "xori" 0 4 8, C4<001110>;
L_000001ed4c9a5fd0 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a69e0 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a5e10 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6270 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6890 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6cf0 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a5e80 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6660 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6900 .functor OR 1, v000001ed4c96c190_0, v000001ed4c937fe0_0, C4<0>, C4<0>;
L_000001ed4c9a5ef0 .functor OR 1, L_000001ed4c9ef150, L_000001ed4c9f0190, C4<0>, C4<0>;
L_000001ed4c9a5f60 .functor AND 1, L_000001ed4c9ef1f0, L_000001ed4c9f00f0, C4<1>, C4<1>;
L_000001ed4c9a6040 .functor NOT 1, v000001ed4c96d6d0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4c9a6ac0 .functor OR 1, L_000001ed4c9ef970, L_000001ed4c9efb50, C4<0>, C4<0>;
L_000001ed4c9a60b0 .functor OR 1, L_000001ed4c9a6ac0, L_000001ed4c9f0050, C4<0>, C4<0>;
L_000001ed4c9a66d0 .functor OR 1, L_000001ed4c9efdd0, L_000001ed4ca022f0, C4<0>, C4<0>;
L_000001ed4c9a6970 .functor AND 1, L_000001ed4c9efd30, L_000001ed4c9a66d0, C4<1>, C4<1>;
L_000001ed4c9a6a50 .functor OR 1, L_000001ed4ca01df0, L_000001ed4ca01c10, C4<0>, C4<0>;
L_000001ed4c9a65f0 .functor AND 1, L_000001ed4ca02250, L_000001ed4c9a6a50, C4<1>, C4<1>;
L_000001ed4c9a6200 .functor NOT 1, L_000001ed4c9a6900, C4<0>, C4<0>, C4<0>;
v000001ed4c967060_0 .net "ALUOp", 3 0, v000001ed4c936820_0;  1 drivers
v000001ed4c966480_0 .net "ALUResult", 31 0, v000001ed4c967ba0_0;  1 drivers
v000001ed4c967380_0 .net "ALUSrc", 0 0, v000001ed4c937f40_0;  1 drivers
v000001ed4c969890_0 .net "ALUin2", 31 0, L_000001ed4ca01b70;  1 drivers
v000001ed4c968710_0 .net "MemReadEn", 0 0, v000001ed4c937540_0;  1 drivers
v000001ed4c968b70_0 .net "MemWriteEn", 0 0, v000001ed4c938120_0;  1 drivers
v000001ed4c969c50_0 .net "MemtoReg", 0 0, v000001ed4c937e00_0;  1 drivers
v000001ed4c9680d0_0 .net "PC", 31 0, v000001ed4c967600_0;  alias, 1 drivers
v000001ed4c968850_0 .net "PCPlus1", 31 0, L_000001ed4c9f0870;  1 drivers
v000001ed4c968170_0 .net "PCsrc", 0 0, v000001ed4c966c00_0;  1 drivers
v000001ed4c967f90_0 .net "RegDst", 0 0, v000001ed4c937cc0_0;  1 drivers
v000001ed4c969110_0 .net "RegWriteEn", 0 0, v000001ed4c937ea0_0;  1 drivers
v000001ed4c969070_0 .net "WriteRegister", 4 0, L_000001ed4c9f02d0;  1 drivers
v000001ed4c968c10_0 .net *"_ivl_0", 0 0, L_000001ed4c9a5fd0;  1 drivers
L_000001ed4c9a6e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4c9696b0_0 .net/2u *"_ivl_10", 4 0, L_000001ed4c9a6e20;  1 drivers
L_000001ed4c9a7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c9687b0_0 .net *"_ivl_101", 15 0, L_000001ed4c9a7210;  1 drivers
v000001ed4c969b10_0 .net *"_ivl_102", 31 0, L_000001ed4c9ef790;  1 drivers
L_000001ed4c9a7258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c969750_0 .net *"_ivl_105", 25 0, L_000001ed4c9a7258;  1 drivers
L_000001ed4c9a72a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c968350_0 .net/2u *"_ivl_106", 31 0, L_000001ed4c9a72a0;  1 drivers
v000001ed4c969cf0_0 .net *"_ivl_108", 0 0, L_000001ed4c9ef1f0;  1 drivers
L_000001ed4c9a72e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed4c969bb0_0 .net/2u *"_ivl_110", 5 0, L_000001ed4c9a72e8;  1 drivers
v000001ed4c968ad0_0 .net *"_ivl_112", 0 0, L_000001ed4c9f00f0;  1 drivers
v000001ed4c968cb0_0 .net *"_ivl_115", 0 0, L_000001ed4c9a5f60;  1 drivers
v000001ed4c968fd0_0 .net *"_ivl_116", 47 0, L_000001ed4c9f0370;  1 drivers
L_000001ed4c9a7330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c969930_0 .net *"_ivl_119", 15 0, L_000001ed4c9a7330;  1 drivers
L_000001ed4c9a6e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4c9685d0_0 .net/2u *"_ivl_12", 5 0, L_000001ed4c9a6e68;  1 drivers
v000001ed4c968530_0 .net *"_ivl_120", 47 0, L_000001ed4c9ef650;  1 drivers
L_000001ed4c9a7378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c968030_0 .net *"_ivl_123", 15 0, L_000001ed4c9a7378;  1 drivers
v000001ed4c968210_0 .net *"_ivl_125", 0 0, L_000001ed4c9f0af0;  1 drivers
v000001ed4c9688f0_0 .net *"_ivl_126", 31 0, L_000001ed4c9ef6f0;  1 drivers
v000001ed4c9694d0_0 .net *"_ivl_128", 47 0, L_000001ed4c9f0550;  1 drivers
v000001ed4c968d50_0 .net *"_ivl_130", 47 0, L_000001ed4c9efc90;  1 drivers
v000001ed4c9697f0_0 .net *"_ivl_132", 47 0, L_000001ed4c9f04b0;  1 drivers
v000001ed4c969390_0 .net *"_ivl_134", 47 0, L_000001ed4c9f0910;  1 drivers
v000001ed4c969570_0 .net *"_ivl_14", 0 0, L_000001ed4c96c870;  1 drivers
v000001ed4c9691b0_0 .net *"_ivl_140", 0 0, L_000001ed4c9a6040;  1 drivers
L_000001ed4c9a7408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c968990_0 .net/2u *"_ivl_142", 31 0, L_000001ed4c9a7408;  1 drivers
L_000001ed4c9a74e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ed4c968a30_0 .net/2u *"_ivl_146", 5 0, L_000001ed4c9a74e0;  1 drivers
v000001ed4c969610_0 .net *"_ivl_148", 0 0, L_000001ed4c9ef970;  1 drivers
L_000001ed4c9a7528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ed4c968df0_0 .net/2u *"_ivl_150", 5 0, L_000001ed4c9a7528;  1 drivers
v000001ed4c9683f0_0 .net *"_ivl_152", 0 0, L_000001ed4c9efb50;  1 drivers
v000001ed4c9699d0_0 .net *"_ivl_155", 0 0, L_000001ed4c9a6ac0;  1 drivers
L_000001ed4c9a7570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ed4c969430_0 .net/2u *"_ivl_156", 5 0, L_000001ed4c9a7570;  1 drivers
v000001ed4c968e90_0 .net *"_ivl_158", 0 0, L_000001ed4c9f0050;  1 drivers
L_000001ed4c9a6eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ed4c969250_0 .net/2u *"_ivl_16", 4 0, L_000001ed4c9a6eb0;  1 drivers
v000001ed4c969a70_0 .net *"_ivl_161", 0 0, L_000001ed4c9a60b0;  1 drivers
L_000001ed4c9a75b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c969d90_0 .net/2u *"_ivl_162", 15 0, L_000001ed4c9a75b8;  1 drivers
v000001ed4c968f30_0 .net *"_ivl_164", 31 0, L_000001ed4c9efbf0;  1 drivers
v000001ed4c9692f0_0 .net *"_ivl_167", 0 0, L_000001ed4c9ef5b0;  1 drivers
v000001ed4c969e30_0 .net *"_ivl_168", 15 0, L_000001ed4c9f0cd0;  1 drivers
v000001ed4c9682b0_0 .net *"_ivl_170", 31 0, L_000001ed4c9ef830;  1 drivers
v000001ed4c968490_0 .net *"_ivl_174", 31 0, L_000001ed4c9efa10;  1 drivers
L_000001ed4c9a7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c968670_0 .net *"_ivl_177", 25 0, L_000001ed4c9a7600;  1 drivers
L_000001ed4c9a7648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a9a0_0 .net/2u *"_ivl_178", 31 0, L_000001ed4c9a7648;  1 drivers
v000001ed4c96aa40_0 .net *"_ivl_180", 0 0, L_000001ed4c9efd30;  1 drivers
L_000001ed4c9a7690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a900_0 .net/2u *"_ivl_182", 5 0, L_000001ed4c9a7690;  1 drivers
v000001ed4c96b4e0_0 .net *"_ivl_184", 0 0, L_000001ed4c9efdd0;  1 drivers
L_000001ed4c9a76d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4c96af40_0 .net/2u *"_ivl_186", 5 0, L_000001ed4c9a76d8;  1 drivers
v000001ed4c96ac20_0 .net *"_ivl_188", 0 0, L_000001ed4ca022f0;  1 drivers
v000001ed4c96b6c0_0 .net *"_ivl_19", 4 0, L_000001ed4c96d9f0;  1 drivers
v000001ed4c96acc0_0 .net *"_ivl_191", 0 0, L_000001ed4c9a66d0;  1 drivers
v000001ed4c96b080_0 .net *"_ivl_193", 0 0, L_000001ed4c9a6970;  1 drivers
L_000001ed4c9a7720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b800_0 .net/2u *"_ivl_194", 5 0, L_000001ed4c9a7720;  1 drivers
v000001ed4c96bc60_0 .net *"_ivl_196", 0 0, L_000001ed4ca018f0;  1 drivers
L_000001ed4c9a7768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed4c96bd00_0 .net/2u *"_ivl_198", 31 0, L_000001ed4c9a7768;  1 drivers
L_000001ed4c9a6dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b8a0_0 .net/2u *"_ivl_2", 5 0, L_000001ed4c9a6dd8;  1 drivers
v000001ed4c96bda0_0 .net *"_ivl_20", 4 0, L_000001ed4c96da90;  1 drivers
v000001ed4c96a400_0 .net *"_ivl_200", 31 0, L_000001ed4ca02c50;  1 drivers
v000001ed4c96b3a0_0 .net *"_ivl_204", 31 0, L_000001ed4ca02cf0;  1 drivers
L_000001ed4c9a77b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b1c0_0 .net *"_ivl_207", 25 0, L_000001ed4c9a77b0;  1 drivers
L_000001ed4c9a77f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b760_0 .net/2u *"_ivl_208", 31 0, L_000001ed4c9a77f8;  1 drivers
v000001ed4c96ad60_0 .net *"_ivl_210", 0 0, L_000001ed4ca02250;  1 drivers
L_000001ed4c9a7840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96aae0_0 .net/2u *"_ivl_212", 5 0, L_000001ed4c9a7840;  1 drivers
v000001ed4c969fa0_0 .net *"_ivl_214", 0 0, L_000001ed4ca01df0;  1 drivers
L_000001ed4c9a7888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a5e0_0 .net/2u *"_ivl_216", 5 0, L_000001ed4c9a7888;  1 drivers
v000001ed4c96a2c0_0 .net *"_ivl_218", 0 0, L_000001ed4ca01c10;  1 drivers
v000001ed4c96a7c0_0 .net *"_ivl_221", 0 0, L_000001ed4c9a6a50;  1 drivers
v000001ed4c96a0e0_0 .net *"_ivl_223", 0 0, L_000001ed4c9a65f0;  1 drivers
L_000001ed4c9a78d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4c96ab80_0 .net/2u *"_ivl_224", 5 0, L_000001ed4c9a78d0;  1 drivers
v000001ed4c96b580_0 .net *"_ivl_226", 0 0, L_000001ed4ca017b0;  1 drivers
v000001ed4c96ae00_0 .net *"_ivl_228", 31 0, L_000001ed4ca01e90;  1 drivers
v000001ed4c96a040_0 .net *"_ivl_24", 0 0, L_000001ed4c9a5e10;  1 drivers
L_000001ed4c9a6ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a180_0 .net/2u *"_ivl_26", 4 0, L_000001ed4c9a6ef8;  1 drivers
v000001ed4c96a4a0_0 .net *"_ivl_29", 4 0, L_000001ed4c96d450;  1 drivers
v000001ed4c96b620_0 .net *"_ivl_32", 0 0, L_000001ed4c9a6270;  1 drivers
L_000001ed4c9a6f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96be40_0 .net/2u *"_ivl_34", 4 0, L_000001ed4c9a6f40;  1 drivers
v000001ed4c96b300_0 .net *"_ivl_37", 4 0, L_000001ed4c96d8b0;  1 drivers
v000001ed4c96aea0_0 .net *"_ivl_40", 0 0, L_000001ed4c9a6890;  1 drivers
L_000001ed4c9a6f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b940_0 .net/2u *"_ivl_42", 15 0, L_000001ed4c9a6f88;  1 drivers
v000001ed4c96afe0_0 .net *"_ivl_45", 15 0, L_000001ed4c9f0230;  1 drivers
v000001ed4c96a540_0 .net *"_ivl_48", 0 0, L_000001ed4c9a6cf0;  1 drivers
v000001ed4c96a860_0 .net *"_ivl_5", 5 0, L_000001ed4c96d270;  1 drivers
L_000001ed4c9a6fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b120_0 .net/2u *"_ivl_50", 36 0, L_000001ed4c9a6fd0;  1 drivers
L_000001ed4c9a7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96b260_0 .net/2u *"_ivl_52", 31 0, L_000001ed4c9a7018;  1 drivers
v000001ed4c96b440_0 .net *"_ivl_55", 4 0, L_000001ed4c9f0b90;  1 drivers
v000001ed4c96b9e0_0 .net *"_ivl_56", 36 0, L_000001ed4c9f0730;  1 drivers
v000001ed4c96ba80_0 .net *"_ivl_58", 36 0, L_000001ed4c9ef290;  1 drivers
v000001ed4c96bb20_0 .net *"_ivl_62", 0 0, L_000001ed4c9a5e80;  1 drivers
L_000001ed4c9a7060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a680_0 .net/2u *"_ivl_64", 5 0, L_000001ed4c9a7060;  1 drivers
v000001ed4c96bbc0_0 .net *"_ivl_67", 5 0, L_000001ed4c9efe70;  1 drivers
v000001ed4c96a220_0 .net *"_ivl_70", 0 0, L_000001ed4c9a6660;  1 drivers
L_000001ed4c9a70a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a360_0 .net/2u *"_ivl_72", 57 0, L_000001ed4c9a70a8;  1 drivers
L_000001ed4c9a70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c96a720_0 .net/2u *"_ivl_74", 31 0, L_000001ed4c9a70f0;  1 drivers
v000001ed4c96c2d0_0 .net *"_ivl_77", 25 0, L_000001ed4c9eff10;  1 drivers
v000001ed4c96d4f0_0 .net *"_ivl_78", 57 0, L_000001ed4c9eee30;  1 drivers
v000001ed4c96cd70_0 .net *"_ivl_8", 0 0, L_000001ed4c9a69e0;  1 drivers
v000001ed4c96c4b0_0 .net *"_ivl_80", 57 0, L_000001ed4c9f0410;  1 drivers
L_000001ed4c9a7138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed4c96c550_0 .net/2u *"_ivl_84", 31 0, L_000001ed4c9a7138;  1 drivers
L_000001ed4c9a7180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4c96d1d0_0 .net/2u *"_ivl_88", 5 0, L_000001ed4c9a7180;  1 drivers
v000001ed4c96db30_0 .net *"_ivl_90", 0 0, L_000001ed4c9ef150;  1 drivers
L_000001ed4c9a71c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4c96c0f0_0 .net/2u *"_ivl_92", 5 0, L_000001ed4c9a71c8;  1 drivers
v000001ed4c96ce10_0 .net *"_ivl_94", 0 0, L_000001ed4c9f0190;  1 drivers
v000001ed4c96c910_0 .net *"_ivl_97", 0 0, L_000001ed4c9a5ef0;  1 drivers
v000001ed4c96ca50_0 .net *"_ivl_98", 47 0, L_000001ed4c9eef70;  1 drivers
v000001ed4c96c690_0 .net "adderResult", 31 0, L_000001ed4c9f05f0;  1 drivers
v000001ed4c96c230_0 .net "address", 31 0, L_000001ed4c9eeed0;  1 drivers
v000001ed4c96d770_0 .net "clk", 0 0, L_000001ed4c9a6900;  alias, 1 drivers
v000001ed4c96dd10_0 .var "cycles_consumed", 31 0;
v000001ed4c96de50_0 .net "extImm", 31 0, L_000001ed4c9ef8d0;  1 drivers
v000001ed4c96bfb0_0 .net "funct", 5 0, L_000001ed4c9ef3d0;  1 drivers
v000001ed4c96dbd0_0 .net "hlt", 0 0, v000001ed4c937fe0_0;  1 drivers
v000001ed4c96c7d0_0 .net "imm", 15 0, L_000001ed4c9f0c30;  1 drivers
v000001ed4c96d590_0 .net "immediate", 31 0, L_000001ed4ca01ad0;  1 drivers
v000001ed4c96d310_0 .net "input_clk", 0 0, v000001ed4c96c190_0;  1 drivers
v000001ed4c96c370_0 .net "instruction", 31 0, L_000001ed4c9f09b0;  1 drivers
v000001ed4c96cb90_0 .net "memoryReadData", 31 0, v000001ed4c966660_0;  1 drivers
v000001ed4c96caf0_0 .net "nextPC", 31 0, L_000001ed4c9ef010;  1 drivers
v000001ed4c96cf50_0 .net "opcode", 5 0, L_000001ed4c96dc70;  1 drivers
v000001ed4c96c5f0_0 .net "rd", 4 0, L_000001ed4c96c9b0;  1 drivers
v000001ed4c96cc30_0 .net "readData1", 31 0, L_000001ed4c9a6190;  1 drivers
v000001ed4c96d130_0 .net "readData1_w", 31 0, L_000001ed4ca00e50;  1 drivers
v000001ed4c96ceb0_0 .net "readData2", 31 0, L_000001ed4c9a6580;  1 drivers
v000001ed4c96ddb0_0 .net "rs", 4 0, L_000001ed4c96d810;  1 drivers
v000001ed4c96cff0_0 .net "rst", 0 0, v000001ed4c96d6d0_0;  1 drivers
v000001ed4c96d950_0 .net "rt", 4 0, L_000001ed4c9ef330;  1 drivers
v000001ed4c96c050_0 .net "shamt", 31 0, L_000001ed4c9f07d0;  1 drivers
v000001ed4c96c730_0 .net "wire_instruction", 31 0, L_000001ed4c9a67b0;  1 drivers
v000001ed4c96d630_0 .net "writeData", 31 0, L_000001ed4ca02390;  1 drivers
v000001ed4c96d3b0_0 .net "zero", 0 0, L_000001ed4ca02430;  1 drivers
L_000001ed4c96d270 .part L_000001ed4c9f09b0, 26, 6;
L_000001ed4c96dc70 .functor MUXZ 6, L_000001ed4c96d270, L_000001ed4c9a6dd8, L_000001ed4c9a5fd0, C4<>;
L_000001ed4c96c870 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a6e68;
L_000001ed4c96d9f0 .part L_000001ed4c9f09b0, 11, 5;
L_000001ed4c96da90 .functor MUXZ 5, L_000001ed4c96d9f0, L_000001ed4c9a6eb0, L_000001ed4c96c870, C4<>;
L_000001ed4c96c9b0 .functor MUXZ 5, L_000001ed4c96da90, L_000001ed4c9a6e20, L_000001ed4c9a69e0, C4<>;
L_000001ed4c96d450 .part L_000001ed4c9f09b0, 21, 5;
L_000001ed4c96d810 .functor MUXZ 5, L_000001ed4c96d450, L_000001ed4c9a6ef8, L_000001ed4c9a5e10, C4<>;
L_000001ed4c96d8b0 .part L_000001ed4c9f09b0, 16, 5;
L_000001ed4c9ef330 .functor MUXZ 5, L_000001ed4c96d8b0, L_000001ed4c9a6f40, L_000001ed4c9a6270, C4<>;
L_000001ed4c9f0230 .part L_000001ed4c9f09b0, 0, 16;
L_000001ed4c9f0c30 .functor MUXZ 16, L_000001ed4c9f0230, L_000001ed4c9a6f88, L_000001ed4c9a6890, C4<>;
L_000001ed4c9f0b90 .part L_000001ed4c9f09b0, 6, 5;
L_000001ed4c9f0730 .concat [ 5 32 0 0], L_000001ed4c9f0b90, L_000001ed4c9a7018;
L_000001ed4c9ef290 .functor MUXZ 37, L_000001ed4c9f0730, L_000001ed4c9a6fd0, L_000001ed4c9a6cf0, C4<>;
L_000001ed4c9f07d0 .part L_000001ed4c9ef290, 0, 32;
L_000001ed4c9efe70 .part L_000001ed4c9f09b0, 0, 6;
L_000001ed4c9ef3d0 .functor MUXZ 6, L_000001ed4c9efe70, L_000001ed4c9a7060, L_000001ed4c9a5e80, C4<>;
L_000001ed4c9eff10 .part L_000001ed4c9f09b0, 0, 26;
L_000001ed4c9eee30 .concat [ 26 32 0 0], L_000001ed4c9eff10, L_000001ed4c9a70f0;
L_000001ed4c9f0410 .functor MUXZ 58, L_000001ed4c9eee30, L_000001ed4c9a70a8, L_000001ed4c9a6660, C4<>;
L_000001ed4c9eeed0 .part L_000001ed4c9f0410, 0, 32;
L_000001ed4c9f0870 .arith/sum 32, v000001ed4c967600_0, L_000001ed4c9a7138;
L_000001ed4c9ef150 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a7180;
L_000001ed4c9f0190 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a71c8;
L_000001ed4c9eef70 .concat [ 32 16 0 0], L_000001ed4c9eeed0, L_000001ed4c9a7210;
L_000001ed4c9ef790 .concat [ 6 26 0 0], L_000001ed4c96dc70, L_000001ed4c9a7258;
L_000001ed4c9ef1f0 .cmp/eq 32, L_000001ed4c9ef790, L_000001ed4c9a72a0;
L_000001ed4c9f00f0 .cmp/eq 6, L_000001ed4c9ef3d0, L_000001ed4c9a72e8;
L_000001ed4c9f0370 .concat [ 32 16 0 0], L_000001ed4c9a6190, L_000001ed4c9a7330;
L_000001ed4c9ef650 .concat [ 32 16 0 0], v000001ed4c967600_0, L_000001ed4c9a7378;
L_000001ed4c9f0af0 .part L_000001ed4c9f0c30, 15, 1;
LS_000001ed4c9ef6f0_0_0 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_4 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_8 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_12 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_16 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_20 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_24 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_0_28 .concat [ 1 1 1 1], L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0, L_000001ed4c9f0af0;
LS_000001ed4c9ef6f0_1_0 .concat [ 4 4 4 4], LS_000001ed4c9ef6f0_0_0, LS_000001ed4c9ef6f0_0_4, LS_000001ed4c9ef6f0_0_8, LS_000001ed4c9ef6f0_0_12;
LS_000001ed4c9ef6f0_1_4 .concat [ 4 4 4 4], LS_000001ed4c9ef6f0_0_16, LS_000001ed4c9ef6f0_0_20, LS_000001ed4c9ef6f0_0_24, LS_000001ed4c9ef6f0_0_28;
L_000001ed4c9ef6f0 .concat [ 16 16 0 0], LS_000001ed4c9ef6f0_1_0, LS_000001ed4c9ef6f0_1_4;
L_000001ed4c9f0550 .concat [ 16 32 0 0], L_000001ed4c9f0c30, L_000001ed4c9ef6f0;
L_000001ed4c9efc90 .arith/sum 48, L_000001ed4c9ef650, L_000001ed4c9f0550;
L_000001ed4c9f04b0 .functor MUXZ 48, L_000001ed4c9efc90, L_000001ed4c9f0370, L_000001ed4c9a5f60, C4<>;
L_000001ed4c9f0910 .functor MUXZ 48, L_000001ed4c9f04b0, L_000001ed4c9eef70, L_000001ed4c9a5ef0, C4<>;
L_000001ed4c9f05f0 .part L_000001ed4c9f0910, 0, 32;
L_000001ed4c9ef010 .functor MUXZ 32, L_000001ed4c9f0870, L_000001ed4c9f05f0, v000001ed4c966c00_0, C4<>;
L_000001ed4c9f09b0 .functor MUXZ 32, L_000001ed4c9a67b0, L_000001ed4c9a7408, L_000001ed4c9a6040, C4<>;
L_000001ed4c9ef970 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a74e0;
L_000001ed4c9efb50 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a7528;
L_000001ed4c9f0050 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a7570;
L_000001ed4c9efbf0 .concat [ 16 16 0 0], L_000001ed4c9f0c30, L_000001ed4c9a75b8;
L_000001ed4c9ef5b0 .part L_000001ed4c9f0c30, 15, 1;
LS_000001ed4c9f0cd0_0_0 .concat [ 1 1 1 1], L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0;
LS_000001ed4c9f0cd0_0_4 .concat [ 1 1 1 1], L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0;
LS_000001ed4c9f0cd0_0_8 .concat [ 1 1 1 1], L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0;
LS_000001ed4c9f0cd0_0_12 .concat [ 1 1 1 1], L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0, L_000001ed4c9ef5b0;
L_000001ed4c9f0cd0 .concat [ 4 4 4 4], LS_000001ed4c9f0cd0_0_0, LS_000001ed4c9f0cd0_0_4, LS_000001ed4c9f0cd0_0_8, LS_000001ed4c9f0cd0_0_12;
L_000001ed4c9ef830 .concat [ 16 16 0 0], L_000001ed4c9f0c30, L_000001ed4c9f0cd0;
L_000001ed4c9ef8d0 .functor MUXZ 32, L_000001ed4c9ef830, L_000001ed4c9efbf0, L_000001ed4c9a60b0, C4<>;
L_000001ed4c9efa10 .concat [ 6 26 0 0], L_000001ed4c96dc70, L_000001ed4c9a7600;
L_000001ed4c9efd30 .cmp/eq 32, L_000001ed4c9efa10, L_000001ed4c9a7648;
L_000001ed4c9efdd0 .cmp/eq 6, L_000001ed4c9ef3d0, L_000001ed4c9a7690;
L_000001ed4ca022f0 .cmp/eq 6, L_000001ed4c9ef3d0, L_000001ed4c9a76d8;
L_000001ed4ca018f0 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a7720;
L_000001ed4ca02c50 .functor MUXZ 32, L_000001ed4c9ef8d0, L_000001ed4c9a7768, L_000001ed4ca018f0, C4<>;
L_000001ed4ca01ad0 .functor MUXZ 32, L_000001ed4ca02c50, L_000001ed4c9f07d0, L_000001ed4c9a6970, C4<>;
L_000001ed4ca02cf0 .concat [ 6 26 0 0], L_000001ed4c96dc70, L_000001ed4c9a77b0;
L_000001ed4ca02250 .cmp/eq 32, L_000001ed4ca02cf0, L_000001ed4c9a77f8;
L_000001ed4ca01df0 .cmp/eq 6, L_000001ed4c9ef3d0, L_000001ed4c9a7840;
L_000001ed4ca01c10 .cmp/eq 6, L_000001ed4c9ef3d0, L_000001ed4c9a7888;
L_000001ed4ca017b0 .cmp/eq 6, L_000001ed4c96dc70, L_000001ed4c9a78d0;
L_000001ed4ca01e90 .functor MUXZ 32, L_000001ed4c9a6190, v000001ed4c967600_0, L_000001ed4ca017b0, C4<>;
L_000001ed4ca00e50 .functor MUXZ 32, L_000001ed4ca01e90, L_000001ed4c9a6580, L_000001ed4c9a65f0, C4<>;
S_000001ed4c92f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed4c926510 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed4c9a62e0 .functor NOT 1, v000001ed4c937f40_0, C4<0>, C4<0>, C4<0>;
v000001ed4c937040_0 .net *"_ivl_0", 0 0, L_000001ed4c9a62e0;  1 drivers
v000001ed4c937220_0 .net "in1", 31 0, L_000001ed4c9a6580;  alias, 1 drivers
v000001ed4c937ae0_0 .net "in2", 31 0, L_000001ed4ca01ad0;  alias, 1 drivers
v000001ed4c937360_0 .net "out", 31 0, L_000001ed4ca01b70;  alias, 1 drivers
v000001ed4c937860_0 .net "s", 0 0, v000001ed4c937f40_0;  alias, 1 drivers
L_000001ed4ca01b70 .functor MUXZ 32, L_000001ed4ca01ad0, L_000001ed4c9a6580, L_000001ed4c9a62e0, C4<>;
S_000001ed4c940b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ed4c9a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4c9a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4c9a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4c9a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4c9a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4c9a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4c9a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4c9a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4c9a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4c9a0288 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4c9a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4c9a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4c9a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4c9a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4c9a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4c9a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4c9a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4c9a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4c9a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4c9a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4c9a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4c9a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4c9a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4c9a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4c9a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4c9a0608 .param/l "xori" 0 4 8, C4<001110>;
v000001ed4c936820_0 .var "ALUOp", 3 0;
v000001ed4c937f40_0 .var "ALUSrc", 0 0;
v000001ed4c937540_0 .var "MemReadEn", 0 0;
v000001ed4c938120_0 .var "MemWriteEn", 0 0;
v000001ed4c937e00_0 .var "MemtoReg", 0 0;
v000001ed4c937cc0_0 .var "RegDst", 0 0;
v000001ed4c937ea0_0 .var "RegWriteEn", 0 0;
v000001ed4c936d20_0 .net "funct", 5 0, L_000001ed4c9ef3d0;  alias, 1 drivers
v000001ed4c937fe0_0 .var "hlt", 0 0;
v000001ed4c9383a0_0 .net "opcode", 5 0, L_000001ed4c96dc70;  alias, 1 drivers
v000001ed4c9372c0_0 .net "rst", 0 0, v000001ed4c96d6d0_0;  alias, 1 drivers
E_000001ed4c925b50 .event anyedge, v000001ed4c9372c0_0, v000001ed4c9383a0_0, v000001ed4c936d20_0;
S_000001ed4c940d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ed4c926190 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ed4c9a67b0 .functor BUFZ 32, L_000001ed4c9ef470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4c937400_0 .net "Data_Out", 31 0, L_000001ed4c9a67b0;  alias, 1 drivers
v000001ed4c9381c0 .array "InstMem", 0 1023, 31 0;
v000001ed4c938260_0 .net *"_ivl_0", 31 0, L_000001ed4c9ef470;  1 drivers
v000001ed4c936f00_0 .net *"_ivl_3", 9 0, L_000001ed4c9ef0b0;  1 drivers
v000001ed4c9374a0_0 .net *"_ivl_4", 11 0, L_000001ed4c9efab0;  1 drivers
L_000001ed4c9a73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4c936dc0_0 .net *"_ivl_7", 1 0, L_000001ed4c9a73c0;  1 drivers
v000001ed4c9375e0_0 .net "addr", 31 0, v000001ed4c967600_0;  alias, 1 drivers
v000001ed4c936960_0 .var/i "i", 31 0;
L_000001ed4c9ef470 .array/port v000001ed4c9381c0, L_000001ed4c9efab0;
L_000001ed4c9ef0b0 .part v000001ed4c967600_0, 0, 10;
L_000001ed4c9efab0 .concat [ 10 2 0 0], L_000001ed4c9ef0b0, L_000001ed4c9a73c0;
S_000001ed4c8d6550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ed4c9a6190 .functor BUFZ 32, L_000001ed4c9f0a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ed4c9a6580 .functor BUFZ 32, L_000001ed4c9effb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4c938300_0 .net *"_ivl_0", 31 0, L_000001ed4c9f0a50;  1 drivers
v000001ed4c938440_0 .net *"_ivl_10", 6 0, L_000001ed4c9ef510;  1 drivers
L_000001ed4c9a7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4c9158c0_0 .net *"_ivl_13", 1 0, L_000001ed4c9a7498;  1 drivers
v000001ed4c9147e0_0 .net *"_ivl_2", 6 0, L_000001ed4c9f0690;  1 drivers
L_000001ed4c9a7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4c967100_0 .net *"_ivl_5", 1 0, L_000001ed4c9a7450;  1 drivers
v000001ed4c9671a0_0 .net *"_ivl_8", 31 0, L_000001ed4c9effb0;  1 drivers
v000001ed4c965f80_0 .net "clk", 0 0, L_000001ed4c9a6900;  alias, 1 drivers
v000001ed4c9662a0_0 .var/i "i", 31 0;
v000001ed4c9677e0_0 .net "readData1", 31 0, L_000001ed4c9a6190;  alias, 1 drivers
v000001ed4c966520_0 .net "readData2", 31 0, L_000001ed4c9a6580;  alias, 1 drivers
v000001ed4c966980_0 .net "readRegister1", 4 0, L_000001ed4c96d810;  alias, 1 drivers
v000001ed4c9665c0_0 .net "readRegister2", 4 0, L_000001ed4c9ef330;  alias, 1 drivers
v000001ed4c9679c0 .array "registers", 31 0, 31 0;
v000001ed4c967740_0 .net "rst", 0 0, v000001ed4c96d6d0_0;  alias, 1 drivers
v000001ed4c967a60_0 .net "we", 0 0, v000001ed4c937ea0_0;  alias, 1 drivers
v000001ed4c967880_0 .net "writeData", 31 0, L_000001ed4ca02390;  alias, 1 drivers
v000001ed4c967420_0 .net "writeRegister", 4 0, L_000001ed4c9f02d0;  alias, 1 drivers
E_000001ed4c925c90/0 .event negedge, v000001ed4c9372c0_0;
E_000001ed4c925c90/1 .event posedge, v000001ed4c965f80_0;
E_000001ed4c925c90 .event/or E_000001ed4c925c90/0, E_000001ed4c925c90/1;
L_000001ed4c9f0a50 .array/port v000001ed4c9679c0, L_000001ed4c9f0690;
L_000001ed4c9f0690 .concat [ 5 2 0 0], L_000001ed4c96d810, L_000001ed4c9a7450;
L_000001ed4c9effb0 .array/port v000001ed4c9679c0, L_000001ed4c9ef510;
L_000001ed4c9ef510 .concat [ 5 2 0 0], L_000001ed4c9ef330, L_000001ed4c9a7498;
S_000001ed4c8d66e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ed4c8d6550;
 .timescale 0 0;
v000001ed4c9377c0_0 .var/i "i", 31 0;
S_000001ed4c7f69c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ed4c925d90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ed4c9a6120 .functor NOT 1, v000001ed4c937cc0_0, C4<0>, C4<0>, C4<0>;
v000001ed4c966160_0 .net *"_ivl_0", 0 0, L_000001ed4c9a6120;  1 drivers
v000001ed4c966d40_0 .net "in1", 4 0, L_000001ed4c9ef330;  alias, 1 drivers
v000001ed4c9660c0_0 .net "in2", 4 0, L_000001ed4c96c9b0;  alias, 1 drivers
v000001ed4c9668e0_0 .net "out", 4 0, L_000001ed4c9f02d0;  alias, 1 drivers
v000001ed4c966de0_0 .net "s", 0 0, v000001ed4c937cc0_0;  alias, 1 drivers
L_000001ed4c9f02d0 .functor MUXZ 5, L_000001ed4c96c9b0, L_000001ed4c9ef330, L_000001ed4c9a6120, C4<>;
S_000001ed4c7f6b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed4c923290 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed4c9a6b30 .functor NOT 1, v000001ed4c937e00_0, C4<0>, C4<0>, C4<0>;
v000001ed4c967b00_0 .net *"_ivl_0", 0 0, L_000001ed4c9a6b30;  1 drivers
v000001ed4c9674c0_0 .net "in1", 31 0, v000001ed4c967ba0_0;  alias, 1 drivers
v000001ed4c966200_0 .net "in2", 31 0, v000001ed4c966660_0;  alias, 1 drivers
v000001ed4c966b60_0 .net "out", 31 0, L_000001ed4ca02390;  alias, 1 drivers
v000001ed4c967920_0 .net "s", 0 0, v000001ed4c937e00_0;  alias, 1 drivers
L_000001ed4ca02390 .functor MUXZ 32, v000001ed4c966660_0, v000001ed4c967ba0_0, L_000001ed4c9a6b30, C4<>;
S_000001ed4c8d4c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ed4c8d4d90 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ed4c8d4dc8 .param/l "AND" 0 9 12, C4<0010>;
P_000001ed4c8d4e00 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ed4c8d4e38 .param/l "OR" 0 9 12, C4<0011>;
P_000001ed4c8d4e70 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ed4c8d4ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ed4c8d4ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ed4c8d4f18 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ed4c8d4f50 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ed4c8d4f88 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ed4c8d4fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ed4c8d4ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ed4c9a7918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4c9667a0_0 .net/2u *"_ivl_0", 31 0, L_000001ed4c9a7918;  1 drivers
v000001ed4c966700_0 .net "opSel", 3 0, v000001ed4c936820_0;  alias, 1 drivers
v000001ed4c966840_0 .net "operand1", 31 0, L_000001ed4ca00e50;  alias, 1 drivers
v000001ed4c967560_0 .net "operand2", 31 0, L_000001ed4ca01b70;  alias, 1 drivers
v000001ed4c967ba0_0 .var "result", 31 0;
v000001ed4c966fc0_0 .net "zero", 0 0, L_000001ed4ca02430;  alias, 1 drivers
E_000001ed4c923310 .event anyedge, v000001ed4c936820_0, v000001ed4c966840_0, v000001ed4c937360_0;
L_000001ed4ca02430 .cmp/eq 32, v000001ed4c967ba0_0, L_000001ed4c9a7918;
S_000001ed4c8bed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ed4c9a1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4c9a1698 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4c9a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4c9a1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4c9a1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4c9a1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4c9a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4c9a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4c9a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4c9a1858 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4c9a1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4c9a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4c9a1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4c9a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4c9a1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4c9a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4c9a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4c9a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4c9a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4c9a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4c9a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4c9a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4c9a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4c9a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4c9a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4c9a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001ed4c966c00_0 .var "PCsrc", 0 0;
v000001ed4c967c40_0 .net "funct", 5 0, L_000001ed4c9ef3d0;  alias, 1 drivers
v000001ed4c966f20_0 .net "opcode", 5 0, L_000001ed4c96dc70;  alias, 1 drivers
v000001ed4c967ce0_0 .net "operand1", 31 0, L_000001ed4c9a6190;  alias, 1 drivers
v000001ed4c966ca0_0 .net "operand2", 31 0, L_000001ed4ca01b70;  alias, 1 drivers
v000001ed4c967d80_0 .net "rst", 0 0, v000001ed4c96d6d0_0;  alias, 1 drivers
E_000001ed4c9228d0/0 .event anyedge, v000001ed4c9372c0_0, v000001ed4c9383a0_0, v000001ed4c9677e0_0, v000001ed4c937360_0;
E_000001ed4c9228d0/1 .event anyedge, v000001ed4c936d20_0;
E_000001ed4c9228d0 .event/or E_000001ed4c9228d0/0, E_000001ed4c9228d0/1;
S_000001ed4c8bef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ed4c967240 .array "DataMem", 0 1023, 31 0;
v000001ed4c966340_0 .net "address", 31 0, v000001ed4c967ba0_0;  alias, 1 drivers
v000001ed4c967e20_0 .net "clock", 0 0, L_000001ed4c9a6200;  1 drivers
v000001ed4c966e80_0 .net "data", 31 0, L_000001ed4c9a6580;  alias, 1 drivers
v000001ed4c966ac0_0 .var/i "i", 31 0;
v000001ed4c966660_0 .var "q", 31 0;
v000001ed4c9663e0_0 .net "rden", 0 0, v000001ed4c937540_0;  alias, 1 drivers
v000001ed4c9672e0_0 .net "wren", 0 0, v000001ed4c938120_0;  alias, 1 drivers
E_000001ed4c923750 .event posedge, v000001ed4c967e20_0;
S_000001ed4c9a1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ed4c92f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ed4c923550 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ed4c966020_0 .net "PCin", 31 0, L_000001ed4c9ef010;  alias, 1 drivers
v000001ed4c967600_0 .var "PCout", 31 0;
v000001ed4c9676a0_0 .net "clk", 0 0, L_000001ed4c9a6900;  alias, 1 drivers
v000001ed4c966a20_0 .net "rst", 0 0, v000001ed4c96d6d0_0;  alias, 1 drivers
    .scope S_000001ed4c8bed90;
T_0 ;
    %wait E_000001ed4c9228d0;
    %load/vec4 v000001ed4c967d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed4c966c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed4c966f20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ed4c967ce0_0;
    %load/vec4 v000001ed4c966ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ed4c966f20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ed4c967ce0_0;
    %load/vec4 v000001ed4c966ca0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ed4c966f20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ed4c966f20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ed4c966f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ed4c967c40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ed4c966c00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ed4c9a1c20;
T_1 ;
    %wait E_000001ed4c925c90;
    %load/vec4 v000001ed4c966a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed4c967600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ed4c966020_0;
    %assign/vec4 v000001ed4c967600_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed4c940d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4c936960_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ed4c936960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed4c936960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %load/vec4 v000001ed4c936960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4c936960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9381c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ed4c940b80;
T_3 ;
    %wait E_000001ed4c925b50;
    %load/vec4 v000001ed4c9372c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ed4c937fe0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4c938120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4c937e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4c937540_0, 0;
    %assign/vec4 v000001ed4c937cc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ed4c937fe0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ed4c936820_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ed4c937f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4c937ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4c938120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4c937e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4c937540_0, 0, 1;
    %store/vec4 v000001ed4c937cc0_0, 0, 1;
    %load/vec4 v000001ed4c9383a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937fe0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %load/vec4 v000001ed4c936d20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed4c937cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937e00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c938120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4c937f40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4c936820_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ed4c8d6550;
T_4 ;
    %wait E_000001ed4c925c90;
    %fork t_1, S_000001ed4c8d66e0;
    %jmp t_0;
    .scope S_000001ed4c8d66e0;
t_1 ;
    %load/vec4 v000001ed4c967740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4c9377c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ed4c9377c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed4c9377c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9679c0, 0, 4;
    %load/vec4 v000001ed4c9377c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4c9377c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ed4c967a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ed4c967880_0;
    %load/vec4 v000001ed4c967420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9679c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c9679c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ed4c8d6550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed4c8d6550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4c9662a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ed4c9662a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ed4c9662a0_0;
    %ix/getv/s 4, v000001ed4c9662a0_0;
    %load/vec4a v000001ed4c9679c0, 4;
    %ix/getv/s 4, v000001ed4c9662a0_0;
    %load/vec4a v000001ed4c9679c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ed4c9662a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4c9662a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ed4c8d4c00;
T_6 ;
    %wait E_000001ed4c923310;
    %load/vec4 v000001ed4c966700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %add;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %sub;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %and;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %or;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %xor;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %or;
    %inv;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ed4c966840_0;
    %load/vec4 v000001ed4c967560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ed4c967560_0;
    %load/vec4 v000001ed4c966840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ed4c966840_0;
    %ix/getv 4, v000001ed4c967560_0;
    %shiftl 4;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ed4c966840_0;
    %ix/getv 4, v000001ed4c967560_0;
    %shiftr 4;
    %assign/vec4 v000001ed4c967ba0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ed4c8bef20;
T_7 ;
    %wait E_000001ed4c923750;
    %load/vec4 v000001ed4c9663e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ed4c966340_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ed4c967240, 4;
    %assign/vec4 v000001ed4c966660_0, 0;
T_7.0 ;
    %load/vec4 v000001ed4c9672e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ed4c966e80_0;
    %ix/getv 3, v000001ed4c966340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c967240, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ed4c8bef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4c966ac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ed4c966ac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed4c966ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4c967240, 0, 4;
    %load/vec4 v000001ed4c966ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4c966ac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ed4c8bef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4c966ac0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ed4c966ac0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ed4c966ac0_0;
    %load/vec4a v000001ed4c967240, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ed4c966ac0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ed4c966ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4c966ac0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ed4c92f570;
T_10 ;
    %wait E_000001ed4c925c90;
    %load/vec4 v000001ed4c96cff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed4c96dd10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ed4c96dd10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed4c96dd10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ed4c92f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4c96c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4c96d6d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ed4c92f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ed4c96c190_0;
    %inv;
    %assign/vec4 v000001ed4c96c190_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ed4c92f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed4c96d6d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4c96d6d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ed4c96d090_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
