<profile>

<section name = "Vitis HLS Report for 'forward_fcc'" level="0">
<item name = "Date">Sat Feb 19 18:17:22 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">forward_fcc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- LOOP1">?, ?, 4 ~ ?, -, -, ?, no</column>
<column name=" + LOOP2">6, ?, 7, 2, 2, 1 ~ ?, yes</column>
<column name=" + LOOPADD">7, ?, 7, 7, 11, 1 ~ ?, yes</column>
<column name="- Loop 4">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 580, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 5, 1289, 1798, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 503, -</column>
<column name="Register">-, -, 1360, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 2, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 264, 424, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="mul_32s_32s_32_2_1_U3">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_7s_7s_7_1_1_U4">mul_7s_7s_7_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="x_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="y_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="w_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="mulbuffer_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_fu_511_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln39_fu_549_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln42_fu_568_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln45_fu_583_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_22_fu_408_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_26_fu_463_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_34_fu_630_p2">+, 0, 0, 69, 62, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state54_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state59">and, 0, 0, 2, 1, 1</column>
<column name="cmp101_fu_506_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="exitcond379_fu_469_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond3810_fu_414_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond3_fu_636_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="icmp_ln31_fu_379_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln33_fu_435_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln35_fu_517_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln39_fu_559_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln45_fu_593_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln53_fu_540_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add2513_reg_344">9, 2, 32, 64</column>
<column name="ap_NS_fsm">213, 49, 1, 49</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_j_phi_fu_326_p4">9, 2, 31, 62</column>
<column name="gmem_ARADDR">20, 4, 32, 128</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_reg_311">9, 2, 32, 64</column>
<column name="j_1_reg_333">9, 2, 31, 62</column>
<column name="j_reg_322">9, 2, 31, 62</column>
<column name="loop_index16_reg_300">9, 2, 62, 124</column>
<column name="loop_index22_reg_289">9, 2, 62, 124</column>
<column name="loop_index_reg_355">9, 2, 62, 124</column>
<column name="mulbuffer_t_address0">14, 3, 7, 21</column>
<column name="w_t_address0">14, 3, 7, 21</column>
<column name="x_t_address0">14, 3, 7, 21</column>
<column name="y_t_address0">14, 3, 7, 21</column>
<column name="y_t_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add2513_reg_344">32, 0, 32, 0</column>
<column name="add_ln35_reg_784">32, 0, 32, 0</column>
<column name="add_ln39_reg_816">31, 0, 31, 0</column>
<column name="add_ln45_reg_855">31, 0, 31, 0</column>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="b_read_reg_674">32, 0, 32, 0</column>
<column name="bitcast_ln37_reg_811">32, 0, 32, 0</column>
<column name="cmp101_reg_780">1, 0, 1, 0</column>
<column name="empty_25_reg_723">7, 0, 7, 0</column>
<column name="empty_25_reg_723_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="empty_29_reg_764">7, 0, 7, 0</column>
<column name="empty_29_reg_764_pp1_iter1_reg">7, 0, 7, 0</column>
<column name="empty_30_reg_797">7, 0, 7, 0</column>
<column name="exitcond379_reg_760">1, 0, 1, 0</column>
<column name="exitcond379_reg_760_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond3810_reg_719">1, 0, 1, 0</column>
<column name="exitcond3810_reg_719_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond3_reg_894">1, 0, 1, 0</column>
<column name="exitcond3_reg_894_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_769">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_806">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_728">32, 0, 32, 0</column>
<column name="i_reg_311">32, 0, 32, 0</column>
<column name="icmp_ln31_reg_699">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_740">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_821">1, 0, 1, 0</column>
<column name="icmp_ln53_reg_802">1, 0, 1, 0</column>
<column name="j_1_reg_333">31, 0, 31, 0</column>
<column name="j_reg_322">31, 0, 31, 0</column>
<column name="loop_index16_reg_300">62, 0, 62, 0</column>
<column name="loop_index22_reg_289">62, 0, 62, 0</column>
<column name="loop_index_reg_355">62, 0, 62, 0</column>
<column name="mul_ln33_reg_733">32, 0, 32, 0</column>
<column name="mul_reg_850">32, 0, 32, 0</column>
<column name="mulbuffer_t_load_reg_868">32, 0, 32, 0</column>
<column name="sext_ln31_reg_703">62, 0, 62, 0</column>
<column name="sext_ln33_reg_744">62, 0, 62, 0</column>
<column name="sext_ln53_reg_878">62, 0, 62, 0</column>
<column name="trunc_ln31_reg_694">7, 0, 7, 0</column>
<column name="w_read_reg_684">32, 0, 32, 0</column>
<column name="w_t_load_reg_840">32, 0, 32, 0</column>
<column name="x_read_reg_689">32, 0, 32, 0</column>
<column name="x_t_load_reg_845">32, 0, 32, 0</column>
<column name="xdimension_read_reg_664">32, 0, 32, 0</column>
<column name="y_read_reg_679">32, 0, 32, 0</column>
<column name="y_t_addr_reg_792">7, 0, 7, 0</column>
<column name="y_t_load_reg_903">32, 0, 32, 0</column>
<column name="ydimension_read_reg_654">32, 0, 32, 0</column>
<column name="zext_ln42_1_reg_830">7, 0, 32, 25</column>
<column name="icmp_ln39_reg_821">64, 32, 1, 0</column>
<column name="zext_ln42_1_reg_830">64, 32, 32, 25</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
