

===============================================================================
Module: dma_checker_sva
===============================================================================
Summary
-------------------------------------------------------------------------------
Assertions   : 13 
Assumptions  : 2 
Covers       : 17 
-------------------------------------------------------------------------------
assert stateTransistionSItoSO_a (sva)
  Instance: check1.stateTransistionSItoSO_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 46
  Severity: error
  Stats:  gates=33 flops=2
  SAFETY_EMPTY (Safety empty property) (warning) 

assert stateTransistionSOtoS1_a (sva)
  Instance: check1.stateTransistionSOtoS1_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 47
  Severity: error
  Stats:   depth=1 gates=12 flops=0

assert stateTransistionS1toS2_a (sva)
  Instance: check1.stateTransistionS1toS2_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 48
  Severity: error
  Stats:   depth=1 gates=12 flops=0

assert stateTransistionS2toS4_a (sva)
  Instance: check1.stateTransistionS2toS4_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 49
  Severity: error
  Stats:   depth=1 gates=12 flops=0

assert stateTransistionS4toSI_a (sva)
  Instance: check1.stateTransistionS4toSI_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 50
  Severity: error
  Stats:   depth=1 gates=12 flops=0

assert DREQ0011ToDACK0001_a (sva)
  Instance: check1.DREQ0011ToDACK0001_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 82
  Severity: error
  Stats:  gates=35 flops=3
  SAFETY_EMPTY (Safety empty property) (warning) 

assert DREQ0111ToDACK0001_a (sva)
  Instance: check1.DREQ0111ToDACK0001_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 83
  Severity: error
  Stats:  gates=35 flops=3
  SAFETY_EMPTY (Safety empty property) (warning) 

assert DREQ1111ToDACK0001_a (sva)
  Instance: check1.DREQ1111ToDACK0001_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 84
  Severity: error
  Stats:  gates=35 flops=3
  SAFETY_EMPTY (Safety empty property) (warning) 

assert DREQ1110ToDACK0010_a (sva)
  Instance: check1.DREQ1110ToDACK0010_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 85
  Severity: error
  Stats:  gates=35 flops=3
  SAFETY_EMPTY (Safety empty property) (warning) 

assert loadIoDataBuffer_a (sva)
  Instance: check1.loadIoDataBuffer_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 113
  Severity: error
  Stats:   depth=2 gates=16 flops=1

assert loadCommandReg_a (sva)
  Instance: check1.loadCommandReg_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 115
  Severity: error
  Stats:   depth=9 gates=31 flops=8

assert loadModeReg_a (sva)
  Instance: check1.loadModeReg_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 116
  Severity: error
  Stats:   depth=10 gates=30 flops=9

assert readStatusReg_a (sva)
  Instance: check1.readStatusReg_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 117
  Severity: error
  Stats:   depth=12 gates=34 flops=11

assume CS_NisLow_assume (sva)
  Instance: check1.CS_NisLow_assume
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 18
  Severity: error
  Stats:   depth=1 gates=5 flops=0

assume HLDAisActive_assume (sva)
  Instance: check1.HLDAisActive_assume
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 19
  Severity: error
  Stats:   depth=1 gates=5 flops=0

cover DACK0isOne_c (sva)
  Instance: check1.DACK0isOne_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 22
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover DACK1isOne_c (sva)
  Instance: check1.DACK1isOne_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 23
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover DACK2isOne_c (sva)
  Instance: check1.DACK2isOne_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 24
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover DACK3isOne_c (sva)
  Instance: check1.DACK3isOne_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 25
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover ioRead_c (sva)
  Instance: check1.ioRead_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 28
  Severity: info
  Stats:   depth=6 gates=10 flops=5

cover ioWrite_c (sva)
  Instance: check1.ioWrite_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 29
  Severity: info
  Stats:   depth=11 gates=15 flops=10

cover memoryRead_c (sva)
  Instance: check1.memoryRead_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 30
  Severity: info
  Stats:   depth=6 gates=10 flops=5

cover memoryWrite_c (sva)
  Instance: check1.memoryWrite_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 31
  Severity: info
  Stats:   depth=11 gates=15 flops=10

cover AENactive_c (sva)
  Instance: check1.AENactive_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 33
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover ADSTBactive_c (sva)
  Instance: check1.ADSTBactive_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 34
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover HRQactive_c (sva)
  Instance: check1.HRQactive_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 35
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover stateSI_c (sva)
  Instance: check1.stateSI_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 38
  Severity: info
  Stats:   depth=6 gates=10 flops=5

cover stateSO_c (sva)
  Instance: check1.stateSO_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 39
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover stateS1_c (sva)
  Instance: check1.stateS1_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 40
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover stateS2_c (sva)
  Instance: check1.stateS2_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 41
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover stateS4_c (sva)
  Instance: check1.stateS4_c
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 42
  Severity: info
  Stats:   depth=1 gates=3 flops=0

cover stateTransistions_a (sva)
  Instance: check1.stateTransistions_a
  Location: File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/sva_dma.sv, Line 43
  Severity: info
  Stats:   depth=15 gates=27 flops=14

