Running: D:\study\dig\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/study/COD lab/lab3/TEST1/lab3/testtop_isim_beh.exe -prj D:/study/COD lab/lab3/TEST1/lab3/testtop_beh.prj work.testtop work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/../REG_FILE.v" into library work
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/ipcore_dir/ram.v" into library work
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/../control.v" into library work
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/../alu.v" into library work
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/../top(1).v" into library work
Analyzing Verilog file "D:/study/COD lab/lab3/TEST1/lab3/../testtop.v" into library work
Analyzing Verilog file "D:/study/dig/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ram
Compiling module control
Compiling module alu
Compiling module REG_FILE
Compiling module top
Compiling module testtop
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\testtop_isim_beh.exe.sim\libPortability.dll".
Compiled 11 Verilog Units
Built simulation executable D:/study/COD lab/lab3/TEST1/lab3/testtop_isim_beh.exe
Fuse Memory Usage: 31616 KB
Fuse CPU Usage: 405 ms
