<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p50" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_50{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_50{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_50{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_50{left:189px;bottom:998px;letter-spacing:-0.11px;}
#t5_50{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_50{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t7_50{left:424px;bottom:973px;letter-spacing:-0.12px;}
#t8_50{left:689px;bottom:973px;letter-spacing:-0.11px;}
#t9_50{left:189px;bottom:949px;letter-spacing:-0.14px;}
#ta_50{left:424px;bottom:949px;letter-spacing:-0.12px;}
#tb_50{left:689px;bottom:949px;letter-spacing:-0.11px;}
#tc_50{left:189px;bottom:924px;letter-spacing:-0.14px;}
#td_50{left:424px;bottom:924px;letter-spacing:-0.12px;}
#te_50{left:689px;bottom:924px;letter-spacing:-0.11px;}
#tf_50{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tg_50{left:424px;bottom:900px;letter-spacing:-0.12px;}
#th_50{left:189px;bottom:875px;letter-spacing:-0.16px;}
#ti_50{left:424px;bottom:875px;letter-spacing:-0.11px;}
#tj_50{left:689px;bottom:875px;letter-spacing:-0.12px;}
#tk_50{left:689px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_50{left:689px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_50{left:189px;bottom:817px;letter-spacing:-0.14px;}
#tn_50{left:424px;bottom:817px;letter-spacing:-0.12px;}
#to_50{left:189px;bottom:793px;letter-spacing:-0.16px;}
#tp_50{left:424px;bottom:793px;letter-spacing:-0.11px;}
#tq_50{left:689px;bottom:793px;letter-spacing:-0.16px;}
#tr_50{left:189px;bottom:768px;letter-spacing:-0.14px;}
#ts_50{left:424px;bottom:768px;letter-spacing:-0.11px;}
#tt_50{left:689px;bottom:768px;letter-spacing:-0.11px;}
#tu_50{left:189px;bottom:744px;letter-spacing:-0.14px;}
#tv_50{left:424px;bottom:744px;letter-spacing:-0.11px;}
#tw_50{left:689px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_50{left:78px;bottom:719px;letter-spacing:-0.19px;}
#ty_50{left:140px;bottom:719px;letter-spacing:-0.13px;}
#tz_50{left:189px;bottom:719px;letter-spacing:-0.15px;}
#t10_50{left:424px;bottom:719px;letter-spacing:-0.12px;}
#t11_50{left:424px;bottom:703px;letter-spacing:-0.12px;}
#t12_50{left:689px;bottom:719px;letter-spacing:-0.11px;}
#t13_50{left:689px;bottom:703px;letter-spacing:-0.12px;}
#t14_50{left:689px;bottom:686px;letter-spacing:-0.12px;}
#t15_50{left:689px;bottom:669px;letter-spacing:-0.13px;}
#t16_50{left:689px;bottom:652px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_50{left:189px;bottom:628px;}
#t18_50{left:424px;bottom:628px;letter-spacing:-0.12px;}
#t19_50{left:689px;bottom:628px;letter-spacing:-0.12px;}
#t1a_50{left:689px;bottom:611px;}
#t1b_50{left:189px;bottom:587px;}
#t1c_50{left:424px;bottom:587px;letter-spacing:-0.12px;}
#t1d_50{left:689px;bottom:587px;letter-spacing:-0.12px;}
#t1e_50{left:689px;bottom:570px;}
#t1f_50{left:189px;bottom:545px;}
#t1g_50{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t1h_50{left:689px;bottom:545px;letter-spacing:-0.12px;}
#t1i_50{left:689px;bottom:529px;}
#t1j_50{left:189px;bottom:504px;}
#t1k_50{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1l_50{left:689px;bottom:504px;letter-spacing:-0.12px;}
#t1m_50{left:689px;bottom:487px;}
#t1n_50{left:189px;bottom:463px;letter-spacing:-0.11px;}
#t1o_50{left:424px;bottom:463px;letter-spacing:-0.12px;}
#t1p_50{left:189px;bottom:438px;letter-spacing:-0.14px;}
#t1q_50{left:424px;bottom:438px;letter-spacing:-0.12px;}
#t1r_50{left:689px;bottom:438px;letter-spacing:-0.11px;}
#t1s_50{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t1t_50{left:424px;bottom:414px;letter-spacing:-0.12px;}
#t1u_50{left:689px;bottom:414px;letter-spacing:-0.11px;}
#t1v_50{left:189px;bottom:389px;letter-spacing:-0.14px;}
#t1w_50{left:424px;bottom:389px;letter-spacing:-0.12px;}
#t1x_50{left:689px;bottom:389px;letter-spacing:-0.11px;}
#t1y_50{left:189px;bottom:365px;letter-spacing:-0.14px;}
#t1z_50{left:424px;bottom:365px;letter-spacing:-0.12px;}
#t20_50{left:189px;bottom:341px;letter-spacing:-0.16px;}
#t21_50{left:424px;bottom:341px;letter-spacing:-0.11px;}
#t22_50{left:424px;bottom:324px;letter-spacing:-0.1px;}
#t23_50{left:424px;bottom:307px;letter-spacing:-0.13px;}
#t24_50{left:424px;bottom:290px;letter-spacing:-0.12px;}
#t25_50{left:189px;bottom:266px;letter-spacing:-0.14px;}
#t26_50{left:424px;bottom:266px;letter-spacing:-0.12px;}
#t27_50{left:189px;bottom:241px;letter-spacing:-0.17px;}
#t28_50{left:424px;bottom:241px;letter-spacing:-0.11px;}
#t29_50{left:689px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_50{left:689px;bottom:224px;letter-spacing:-0.12px;}
#t2b_50{left:689px;bottom:208px;letter-spacing:-0.13px;}
#t2c_50{left:689px;bottom:191px;letter-spacing:-0.12px;}
#t2d_50{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t2e_50{left:424px;bottom:166px;letter-spacing:-0.12px;}
#t2f_50{left:189px;bottom:142px;letter-spacing:-0.14px;}
#t2g_50{left:424px;bottom:142px;letter-spacing:-0.11px;}
#t2h_50{left:689px;bottom:142px;letter-spacing:-0.12px;}
#t2i_50{left:189px;bottom:118px;letter-spacing:-0.14px;}
#t2j_50{left:424px;bottom:118px;letter-spacing:-0.11px;}
#t2k_50{left:689px;bottom:118px;letter-spacing:-0.12px;}
#t2l_50{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2m_50{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2n_50{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2o_50{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2p_50{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2q_50{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2r_50{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2s_50{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2t_50{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2u_50{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_50{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_50{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_50{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_50{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_50{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts50" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg50Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg50" style="-webkit-user-select: none;"><object width="935" height="1210" data="50/50.svg" type="image/svg+xml" id="pdf50" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_50" class="t s1_50">2-34 </span><span id="t2_50" class="t s1_50">Vol. 4 </span>
<span id="t3_50" class="t s2_50">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_50" class="t s3_50">31:n </span><span id="t5_50" class="t s3_50">Reserved </span>
<span id="t6_50" class="t s3_50">32 </span><span id="t7_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR0 bit. </span><span id="t8_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="t9_50" class="t s3_50">33 </span><span id="ta_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR1 bit. </span><span id="tb_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="tc_50" class="t s3_50">34 </span><span id="td_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR2 bit. </span><span id="te_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="tf_50" class="t s3_50">54:35 </span><span id="tg_50" class="t s3_50">Reserved </span>
<span id="th_50" class="t s3_50">55 </span><span id="ti_50" class="t s3_50">Set 1 to Clear Trace_ToPA_PMI bit. </span><span id="tj_50" class="t s3_50">If (CPUID.(EAX=07H, </span>
<span id="tk_50" class="t s3_50">ECX=0):EBX[25] = 1) &amp;&amp; </span>
<span id="tl_50" class="t s3_50">IA32_RTIT_CTL.ToPA = 1 </span>
<span id="tm_50" class="t s3_50">60:56 </span><span id="tn_50" class="t s3_50">Reserved </span>
<span id="to_50" class="t s3_50">61 </span><span id="tp_50" class="t s3_50">Set 1 to Clear Ovf_Uncore bit. </span><span id="tq_50" class="t s3_50">06_2EH </span>
<span id="tr_50" class="t s3_50">62 </span><span id="ts_50" class="t s3_50">Set 1 to Clear OvfBuf bit. </span><span id="tt_50" class="t s3_50">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tu_50" class="t s3_50">63 </span><span id="tv_50" class="t s3_50">Set 1 to clear CondChgd bit. </span><span id="tw_50" class="t s3_50">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tx_50" class="t s3_50">390H </span><span id="ty_50" class="t s3_50">912 </span><span id="tz_50" class="t s3_50">IA32_PERF_GLOBAL_STATUS_RESET </span><span id="t10_50" class="t s3_50">Global Performance Counter Overflow </span>
<span id="t11_50" class="t s3_50">Reset Control (R/W) </span>
<span id="t12_50" class="t s3_50">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t13_50" class="t s3_50">II (CPUID.(EAX=07H, </span>
<span id="t14_50" class="t s3_50">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t15_50" class="t s3_50">CPUID.(EAX=014H, </span>
<span id="t16_50" class="t s3_50">ECX=0):ECX[0] = 1) </span>
<span id="t17_50" class="t s3_50">0 </span><span id="t18_50" class="t s3_50">Set 1 to Clear Ovf_PMC0 bit. </span><span id="t19_50" class="t s3_50">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1a_50" class="t s3_50">0 </span>
<span id="t1b_50" class="t s3_50">1 </span><span id="t1c_50" class="t s3_50">Set 1 to Clear Ovf_PMC1 bit. </span><span id="t1d_50" class="t s3_50">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1e_50" class="t s3_50">1 </span>
<span id="t1f_50" class="t s3_50">2 </span><span id="t1g_50" class="t s3_50">Set 1 to Clear Ovf_PMC2 bit. </span><span id="t1h_50" class="t s3_50">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1i_50" class="t s3_50">2 </span>
<span id="t1j_50" class="t s3_50">n </span><span id="t1k_50" class="t s3_50">Set 1 to Clear Ovf_PMCn bit. </span><span id="t1l_50" class="t s3_50">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1m_50" class="t s3_50">n </span>
<span id="t1n_50" class="t s3_50">31:n </span><span id="t1o_50" class="t s3_50">Reserved </span>
<span id="t1p_50" class="t s3_50">32 </span><span id="t1q_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR0 bit. </span><span id="t1r_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="t1s_50" class="t s3_50">33 </span><span id="t1t_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR1 bit. </span><span id="t1u_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="t1v_50" class="t s3_50">34 </span><span id="t1w_50" class="t s3_50">Set 1 to Clear Ovf_FIXED_CTR2 bit. </span><span id="t1x_50" class="t s3_50">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="t1y_50" class="t s3_50">47:35 </span><span id="t1z_50" class="t s3_50">Reserved </span>
<span id="t20_50" class="t s3_50">48 </span><span id="t21_50" class="t s3_50">RESET_OVF_PERF_METRICS: If this bit is </span>
<span id="t22_50" class="t s3_50">set, it will clear the status bit in the </span>
<span id="t23_50" class="t s3_50">IA32_PERF_GLOBAL_STATUS register for </span>
<span id="t24_50" class="t s3_50">the PERF_METRICS counters. </span>
<span id="t25_50" class="t s3_50">54:49 </span><span id="t26_50" class="t s3_50">Reserved </span>
<span id="t27_50" class="t s3_50">55 </span><span id="t28_50" class="t s3_50">Set 1 to Clear Trace_ToPA_PMI bit. </span><span id="t29_50" class="t s3_50">If CPUID.(EAX=07H, </span>
<span id="t2a_50" class="t s3_50">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t2b_50" class="t s3_50">CPUID.(EAX=014H, </span>
<span id="t2c_50" class="t s3_50">ECX=0):ECX[0] = 1 </span>
<span id="t2d_50" class="t s3_50">57:56 </span><span id="t2e_50" class="t s3_50">Reserved </span>
<span id="t2f_50" class="t s3_50">58 </span><span id="t2g_50" class="t s3_50">Set 1 to Clear LBR_Frz bit. </span><span id="t2h_50" class="t s3_50">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2i_50" class="t s3_50">59 </span><span id="t2j_50" class="t s3_50">Set 1 to Clear CTR_Frz bit. </span><span id="t2k_50" class="t s3_50">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2l_50" class="t s4_50">Table 2-2. </span><span id="t2m_50" class="t s4_50">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2n_50" class="t s5_50">Register </span>
<span id="t2o_50" class="t s5_50">Address </span>
<span id="t2p_50" class="t s5_50">Architectural MSR Name / Bit Fields </span>
<span id="t2q_50" class="t s5_50">(Former MSR Name) </span><span id="t2r_50" class="t s5_50">MSR/Bit Description </span><span id="t2s_50" class="t s5_50">Comment </span>
<span id="t2t_50" class="t s5_50">Hex </span><span id="t2u_50" class="t s5_50">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
