// Seed: 1606634628
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3
);
  wire id_5;
  assign id_3 = -1;
  wire id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wand id_5
    , id_11,
    inout logic id_6,
    output supply0 id_7,
    input tri id_8,
    input tri id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_0
  );
  wire id_13;
  for (
      id_14 = id_12#(
          .id_1(1),
          .id_6(-1 + 1)
      );
      id_3;
      id_6 = 1
  ) begin : LABEL_0
    wire id_15;
  end
  assign id_7 = -1 & id_5;
endmodule
