5 10 101 6 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd mbit_sel5.2.vcd -o mbit_sel5.2.cdd -v mbit_sel5.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel5.2.v 1 27 1
2 1 0 0 4 1 100c 0 0 4 1 c
2 2 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 1 32 1008 0 0 16 1 a
2 4 0 0 1 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 5 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 8 70008 9 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 9 70007 1 0 1008 0 0 32 48 4 0
2 8 9 80008 4 1 100c 0 0 4 1 c
2 9 9 6000c 4 4b 1008 7 8 4 18 0 f 0 0 0 0 a
2 10 9 20002 0 1 1410 0 0 4 1 b
2 11 9 2000c 4 37 1a 9 10
1 a 0 c0000 1 0 15 0 16 17 8421 0 0 0 0
1 b 5 87000c 1 0 3 0 4 17 0 f e 7 0
1 c 6 7000c 1 0 3 0 4 17 0 f c 4 0
4 11 6 6 6
4 6 1 11 0
3 1 main.$u0 "main.$u0" mbit_sel5.2.v 0 25 1
