
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.88

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_meta$_DFF_PN1_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ rx_meta$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: rx (input port clocked by core_clock)
Endpoint: rx_meta$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rx (in)
                                         rx (net)
                  0.00    0.00    0.20 v rx_meta$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    57    0.21    0.24    0.23    0.43 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.24    0.00    0.43 ^ bit_index[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.43   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.17    5.17   library recovery time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)


Startpoint: clk_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.10    0.40    0.40 v clk_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[0] (net)
                  0.10    0.00    0.40 v _354_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.10    0.12    0.52 ^ _354_/Y (sky130_fd_sc_hd__inv_1)
                                         _313_ (net)
                  0.10    0.00    0.52 ^ _650_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.14    0.66 ^ _650_/COUT (sky130_fd_sc_hd__ha_1)
                                         _315_ (net)
                  0.04    0.00    0.66 ^ _381_/C_N (sky130_fd_sc_hd__nor3b_1)
     2    0.00    0.22    0.21    0.87 ^ _381_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _097_ (net)
                  0.22    0.00    0.87 ^ _382_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.10    0.97 v _382_/Y (sky130_fd_sc_hd__nand3_1)
                                         _098_ (net)
                  0.06    0.00    0.97 v _384_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.00    0.04    0.24    1.21 v _384_/X (sky130_fd_sc_hd__a31o_2)
                                         _100_ (net)
                  0.04    0.00    1.21 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     7    0.02    0.10    0.14    1.35 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _101_ (net)
                  0.10    0.00    1.35 v _391_/A (sky130_fd_sc_hd__nor2_2)
    10    0.03    0.29    0.28    1.63 ^ _391_/Y (sky130_fd_sc_hd__nor2_2)
                                         _107_ (net)
                  0.29    0.00    1.63 ^ _642_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    1.99 v _642_/X (sky130_fd_sc_hd__mux2_2)
                                         _054_ (net)
                  0.05    0.00    1.99 v state[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.99   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  2.88   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    57    0.21    0.24    0.23    0.43 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.24    0.00    0.43 ^ bit_index[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.43   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.17    5.17   library recovery time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)


Startpoint: clk_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.10    0.40    0.40 v clk_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[0] (net)
                  0.10    0.00    0.40 v _354_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.10    0.12    0.52 ^ _354_/Y (sky130_fd_sc_hd__inv_1)
                                         _313_ (net)
                  0.10    0.00    0.52 ^ _650_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.14    0.66 ^ _650_/COUT (sky130_fd_sc_hd__ha_1)
                                         _315_ (net)
                  0.04    0.00    0.66 ^ _381_/C_N (sky130_fd_sc_hd__nor3b_1)
     2    0.00    0.22    0.21    0.87 ^ _381_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _097_ (net)
                  0.22    0.00    0.87 ^ _382_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.10    0.97 v _382_/Y (sky130_fd_sc_hd__nand3_1)
                                         _098_ (net)
                  0.06    0.00    0.97 v _384_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.00    0.04    0.24    1.21 v _384_/X (sky130_fd_sc_hd__a31o_2)
                                         _100_ (net)
                  0.04    0.00    1.21 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     7    0.02    0.10    0.14    1.35 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _101_ (net)
                  0.10    0.00    1.35 v _391_/A (sky130_fd_sc_hd__nor2_2)
    10    0.03    0.29    0.28    1.63 ^ _391_/Y (sky130_fd_sc_hd__nor2_2)
                                         _107_ (net)
                  0.29    0.00    1.63 ^ _642_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    1.99 v _642_/X (sky130_fd_sc_hd__mux2_2)
                                         _054_ (net)
                  0.05    0.00    1.99 v state[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.99   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  2.88   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.28e-04   3.84e-05   8.05e-10   5.67e-04  62.3%
Combinational          1.47e-04   1.96e-04   7.65e-10   3.43e-04  37.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.75e-04   2.34e-04   1.57e-09   9.09e-04 100.0%
                          74.2%      25.8%       0.0%
