\hypertarget{struct_s_c_b___memory_map_type}{}\doxysection{SCB\+\_\+\+Memory\+Map\+Type Struct Reference}
\label{struct_s_c_b___memory_map_type}\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}}


System control block memory map structure.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+private.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a23c80e95b559f9ffb0f2e26aa1ff9a59}{CPUID}}
\begin{DoxyCompactList}\small\item\em CPUID base register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a7be75fb3553425a3e4de41ed45af4245}{ICSR}}
\begin{DoxyCompactList}\small\item\em Interrupt control and state register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a841b17f933d2b37d051b51166a24c171}{VTOR}}
\begin{DoxyCompactList}\small\item\em Vector table offset register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a6dd3adb726c2bd36ea906249c352b0bb}{AIRCR}}
\begin{DoxyCompactList}\small\item\em Application interrupt and reset control register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_ac4d1e971fe952ac7d714e6cd5790b93d}{SCR}}
\begin{DoxyCompactList}\small\item\em System control register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}{CCR}}
\begin{DoxyCompactList}\small\item\em configuration and control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a23811327886d0c2b017bb5f06344487a}{SHPR1}}
\begin{DoxyCompactList}\small\item\em System handler priority register 1. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a28ccb383a4ee3a1f66a7fd3aa73bea65}{SHPR2}}
\begin{DoxyCompactList}\small\item\em System handler priority register 2. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a5d9bf8c1ebe3e8e38d74e5801c01049b}{SHPR3}}
\begin{DoxyCompactList}\small\item\em System handler priority register 3. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a820a97261498db9c2f015e4663180ab5}{SHCSR}}
\begin{DoxyCompactList}\small\item\em System handler control and state register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a7e18a3ab62644534a82ebc0273c7a811}{CFSR}}
\begin{DoxyCompactList}\small\item\em Configurable fault status register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_ae66acc442a3016ae7770057f120d6278}{HFSR}}
\begin{DoxyCompactList}\small\item\em Harf fault status register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a6f2288b724c7ebbafcaecfa40dd0ce00}{RESERVED}}
\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_a120bb9fd3069ae7490d672591e5c3e20}{MMFAR}}
\begin{DoxyCompactList}\small\item\em Memory management fault address register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_c_b___memory_map_type_af49031580ccaef660e066c6ce1f48bde}{BFAR}}
\begin{DoxyCompactList}\small\item\em Bus fault address register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System control block memory map structure. 

provides system implementation information, and system control.

This includes configuration, control, and reporting of the system exceptions 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00100}{100}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a23c80e95b559f9ffb0f2e26aa1ff9a59}\label{struct_s_c_b___memory_map_type_a23c80e95b559f9ffb0f2e26aa1ff9a59}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CPUID}



CPUID base register. 

This register contains the the processor part number, version, and implementation information 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00106}{106}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a7be75fb3553425a3e4de41ed45af4245}\label{struct_s_c_b___memory_map_type_a7be75fb3553425a3e4de41ed45af4245}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} ICSR}



Interrupt control and state register. 

This register is responsible for enabling the interrupt 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00111}{111}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a841b17f933d2b37d051b51166a24c171}\label{struct_s_c_b___memory_map_type_a841b17f933d2b37d051b51166a24c171}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} VTOR}



Vector table offset register. 

Interrupt control and state register 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00116}{116}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a6dd3adb726c2bd36ea906249c352b0bb}\label{struct_s_c_b___memory_map_type_a6dd3adb726c2bd36ea906249c352b0bb}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} AIRCR}



Application interrupt and reset control register. 

This register provides priority grouping control for the exception model, endian status for data accesses, and reset control for the system

To write on this register, password {\ttfamily 0x5\+FA} must be written to the VECTKEY field, otherwise the write attempt is ignored \begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_n_v_i_c__private_8h_a9c228760273574d427b5d2bbcccc6c22}{VECTKEY\+\_\+\+PASSWORD}} for the VECTKEY field password value 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00123}{123}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_ac4d1e971fe952ac7d714e6cd5790b93d}\label{struct_s_c_b___memory_map_type_ac4d1e971fe952ac7d714e6cd5790b93d}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SCR}



System control register. 

The SCR controls features of entry to and exit from low power state 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00128}{128}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}\label{struct_s_c_b___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CCR}



configuration and control register 

The CCR controls entry to Thread mode and enables\+:
\begin{DoxyItemize}
\item The handlers for NMI, hard fault and faults escalated by FAULTMASK to ignore bus faults
\item Trapping of divide by zero and unaligned accesses
\item Access to the STIR by unprivileged software 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00136}{136}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a23811327886d0c2b017bb5f06344487a}\label{struct_s_c_b___memory_map_type_a23811327886d0c2b017bb5f06344487a}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!SHPR1@{SHPR1}}
\index{SHPR1@{SHPR1}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SHPR1}{SHPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SHPR1}



System handler priority register 1. 

The SHPR1-\/\+SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. \begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{struct_s_c_b___memory_map_type_a28ccb383a4ee3a1f66a7fd3aa73bea65}{SHPR2}} 

\mbox{\hyperlink{struct_s_c_b___memory_map_type_a5d9bf8c1ebe3e8e38d74e5801c01049b}{SHPR3}} 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00143}{143}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a28ccb383a4ee3a1f66a7fd3aa73bea65}\label{struct_s_c_b___memory_map_type_a28ccb383a4ee3a1f66a7fd3aa73bea65}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!SHPR2@{SHPR2}}
\index{SHPR2@{SHPR2}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SHPR2}{SHPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SHPR2}



System handler priority register 2. 

The SHPR1-\/\+SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. \begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{struct_s_c_b___memory_map_type_a23811327886d0c2b017bb5f06344487a}{SHPR1}} 

\mbox{\hyperlink{struct_s_c_b___memory_map_type_a5d9bf8c1ebe3e8e38d74e5801c01049b}{SHPR3}} 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00150}{150}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a5d9bf8c1ebe3e8e38d74e5801c01049b}\label{struct_s_c_b___memory_map_type_a5d9bf8c1ebe3e8e38d74e5801c01049b}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!SHPR3@{SHPR3}}
\index{SHPR3@{SHPR3}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SHPR3}{SHPR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SHPR3}



System handler priority register 3. 

The SHPR1-\/\+SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. \begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{struct_s_c_b___memory_map_type_a23811327886d0c2b017bb5f06344487a}{SHPR1}} 

\mbox{\hyperlink{struct_s_c_b___memory_map_type_a28ccb383a4ee3a1f66a7fd3aa73bea65}{SHPR2}} 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00157}{157}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a820a97261498db9c2f015e4663180ab5}\label{struct_s_c_b___memory_map_type_a820a97261498db9c2f015e4663180ab5}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SHCSR}



System handler control and state register. 

The SHCSR enables the system handlers, and indicates\+:
\begin{DoxyItemize}
\item The pending status of the bus fault, memory management fault, and SVC exceptions
\item The active status of the system handlers. \begin{DoxyNote}{Note}
If you disable a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault. 
\end{DoxyNote}

\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00165}{165}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a7e18a3ab62644534a82ebc0273c7a811}\label{struct_s_c_b___memory_map_type_a7e18a3ab62644534a82ebc0273c7a811}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CFSR}



Configurable fault status register. 

This registers consists of 3 sub-\/registers\+:
\begin{DoxyItemize}
\item Usage Fault Status Register (UFSR)
\end{DoxyItemize}


\begin{DoxyItemize}
\item Bus Fault Status Register (BFSR)
\end{DoxyItemize}


\begin{DoxyItemize}
\item Memory Management Fault Status Register (MMFSR)

System handler control and state register 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00176}{176}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_ae66acc442a3016ae7770057f120d6278}\label{struct_s_c_b___memory_map_type_ae66acc442a3016ae7770057f120d6278}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} HFSR}



Harf fault status register. 

The HFSR gives information about events that activate the hard fault handler.

This register is read, write to clear.

This means that bits in the register read normally, but writing 1 to any bit clears that bit to 0 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00183}{183}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a6f2288b724c7ebbafcaecfa40dd0ce00}\label{struct_s_c_b___memory_map_type_a6f2288b724c7ebbafcaecfa40dd0ce00}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} RESERVED}

\begin{DoxyNote}{Note}
This is a reserved register 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00187}{187}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_a120bb9fd3069ae7490d672591e5c3e20}\label{struct_s_c_b___memory_map_type_a120bb9fd3069ae7490d672591e5c3e20}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} MMFAR}



Memory management fault address register. 

Memory management fault address register 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00192}{192}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_s_c_b___memory_map_type_af49031580ccaef660e066c6ce1f48bde}\label{struct_s_c_b___memory_map_type_af49031580ccaef660e066c6ce1f48bde}} 
\index{SCB\_MemoryMapType@{SCB\_MemoryMapType}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_MemoryMapType@{SCB\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} BFAR}



Bus fault address register. 

Bus fault address register 

Definition at line \mbox{\hyperlink{_n_v_i_c__private_8h_source_l00197}{197}} of file \mbox{\hyperlink{_n_v_i_c__private_8h_source}{NVIC\+\_\+private.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+NVIC/\mbox{\hyperlink{_n_v_i_c__private_8h}{NVIC\+\_\+private.\+h}}\end{DoxyCompactItemize}
