INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Igor/VivadoProjects/SchemeTerm4/laba1/laba1.srcs/sources_1/new/FILTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FILTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Igor/VivadoProjects/SchemeTerm4/laba1/laba1.srcs/sources_1/new/SevenSegmentLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Igor/VivadoProjects/SchemeTerm4/laba1/laba1.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Igor/VivadoProjects/SchemeTerm4/laba1/laba1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Igor/VivadoProjects/SchemeTerm4/laba1/laba1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
