Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon May 13 14:43:27 2019
| Host         : Lenny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file state_machine_timing_summary_routed.rpt -pb state_machine_timing_summary_routed.pb -rpx state_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : state_machine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_divider/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_divider/ms_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.192        0.000                      0                  148        0.125        0.000                      0                  148        4.020        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.192        0.000                      0                  148        0.125        0.000                      0                  148        4.020        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 1.014ns (35.871%)  route 1.813ns (64.129%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.626     5.228    clock_divider/clk_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  clock_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     5.746 r  clock_divider/count_reg[14]/Q
                         net (fo=1, routed)           0.789     6.535    clock_divider/count[14]
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.124     6.659 r  clock_divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.436     7.096    clock_divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  clock_divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.263     7.483    clock_divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  clock_divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.324     7.931    clock_divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X12Y109        LUT3 (Prop_lut3_I1_O)        0.124     8.055 r  clock_divider/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.055    clock_divider/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X12Y109        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506    14.928    clock_divider/clk_IBUF_BUFG
    SLICE_X12Y109        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.277    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y109        FDCE (Setup_fdce_C_D)        0.077    15.247    clock_divider/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 1.014ns (35.909%)  route 1.810ns (64.091%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.626     5.228    clock_divider/clk_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  clock_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     5.746 f  clock_divider/count_reg[14]/Q
                         net (fo=1, routed)           0.789     6.535    clock_divider/count[14]
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.124     6.659 f  clock_divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.436     7.096    clock_divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.124     7.220 f  clock_divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.263     7.483    clock_divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  clock_divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.321     7.928    clock_divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X12Y109        LUT4 (Prop_lut4_I2_O)        0.124     8.052 r  clock_divider/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.052    clock_divider/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X12Y109        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506    14.928    clock_divider/clk_IBUF_BUFG
    SLICE_X12Y109        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.277    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y109        FDCE (Setup_fdce_C_D)        0.081    15.251    clock_divider/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.822%)  route 0.751ns (31.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  disp_unit/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    disp_unit/q_reg_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.720 r  disp_unit/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    disp_unit/q_reg_reg[16]_i_1_n_6
    SLICE_X0Y104         FDCE                                         r  disp_unit/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  disp_unit/q_reg_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.546ns (67.315%)  route 0.751ns (32.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  disp_unit/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    disp_unit/q_reg_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.609 r  disp_unit/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.609    disp_unit/q_reg_reg[16]_i_1_n_7
    SLICE_X0Y104         FDCE                                         r  disp_unit/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  disp_unit/q_reg_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.543ns (67.272%)  route 0.751ns (32.728%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.606 r  disp_unit/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.606    disp_unit/q_reg_reg[12]_i_1_n_6
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.522ns (66.970%)  route 0.751ns (33.030%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  disp_unit/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.585    disp_unit/q_reg_reg[12]_i_1_n_4
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 fibonacci/state_reg[152]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.718ns (30.525%)  route 1.634ns (69.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.708     5.310    fibonacci/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  fibonacci/state_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  fibonacci/state_reg[152]/Q
                         net (fo=3, routed)           1.005     6.734    fibonacci/next_state[153]
    SLICE_X6Y105         LUT4 (Prop_lut4_I0_O)        0.299     7.033 r  fibonacci/polynomial/O
                         net (fo=1, routed)           0.629     7.662    fibonacci/r
    SLICE_X6Y107         SRLC32E                                      r  fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.586    15.008    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y107         SRLC32E                                      r  fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y107         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    15.408    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.448ns (65.858%)  route 0.751ns (34.142%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.511 r  disp_unit/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.511    disp_unit/q_reg_reg[12]_i_1_n_5
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.802    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 1.432ns (65.608%)  route 0.751ns (34.392%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.495 r  disp_unit/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.495    disp_unit/q_reg_reg[12]_i_1_n_7
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  disp_unit/q_reg_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    15.313    disp_unit/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.429ns (65.561%)  route 0.751ns (34.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.710     5.312    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  disp_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  disp_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.751     6.519    disp_unit/q_reg_reg_n_0_[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.044 r  disp_unit/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/q_reg_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  disp_unit/q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.492    disp_unit/q_reg_reg[8]_i_1_n_6
    SLICE_X0Y102         FDCE                                         r  disp_unit/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.590    15.012    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  disp_unit/q_reg_reg[9]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.314    disp_unit/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.515    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  fibonacci/state_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  fibonacci/state_reg[111]/Q
                         net (fo=1, routed)           0.116     1.773    fibonacci/next_state[112]
    SLICE_X6Y110         SRLC32E                                      r  fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y110         SRLC32E                                      r  fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y110         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.647    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_59/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_60/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.485    fibonacci/clk_IBUF_BUFG
    SLICE_X9Y112         FDPE                                         r  fibonacci/state_reg_p_59/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  fibonacci/state_reg_p_59/Q
                         net (fo=1, routed)           0.112     1.738    fibonacci/state_reg_p_59_n_0
    SLICE_X8Y112         FDPE                                         r  fibonacci/state_reg_p_60/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.836     2.001    fibonacci/clk_IBUF_BUFG
    SLICE_X8Y112         FDPE                                         r  fibonacci/state_reg_p_60/C
                         clock pessimism             -0.502     1.498    
    SLICE_X8Y112         FDPE (Hold_fdpe_C_D)         0.059     1.557    fibonacci/state_reg_p_60
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_101/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_102/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.568     1.487    fibonacci/clk_IBUF_BUFG
    SLICE_X8Y107         FDPE                                         r  fibonacci/state_reg_p_101/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDPE (Prop_fdpe_C_Q)         0.148     1.635 r  fibonacci/state_reg_p_101/Q
                         net (fo=1, routed)           0.057     1.693    fibonacci/state_reg_p_101_n_0
    SLICE_X8Y107         FDPE                                         r  fibonacci/state_reg_p_102/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.839     2.004    fibonacci/clk_IBUF_BUFG
    SLICE_X8Y107         FDPE                                         r  fibonacci/state_reg_p_102/C
                         clock pessimism             -0.516     1.487    
    SLICE_X8Y107         FDPE (Hold_fdpe_C_D)         0.023     1.510    fibonacci/state_reg_p_102
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[55]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.924%)  route 0.201ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.568     1.487    fibonacci/clk_IBUF_BUFG
    SLICE_X8Y107         FDPE                                         r  fibonacci/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  fibonacci/state_reg[55]/Q
                         net (fo=1, routed)           0.201     1.852    fibonacci/next_state[56]
    SLICE_X6Y107         SRLC32E                                      r  fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.032    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y107         SRLC32E                                      r  fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y107         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.667    fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  fibonacci/state_reg_c_6/Q
                         net (fo=1, routed)           0.116     1.774    fibonacci/state_reg_c_6_n_0
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.033    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_7/C
                         clock pessimism             -0.516     1.516    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.071     1.587    fibonacci/state_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_80/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_81/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.595     1.514    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y110         FDPE                                         r  fibonacci/state_reg_p_80/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  fibonacci/state_reg_p_80/Q
                         net (fo=1, routed)           0.116     1.772    fibonacci/state_reg_p_80_n_0
    SLICE_X7Y110         FDPE                                         r  fibonacci/state_reg_p_81/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y110         FDPE                                         r  fibonacci/state_reg_p_81/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y110         FDPE (Hold_fdpe_C_D)         0.071     1.585    fibonacci/state_reg_p_81
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_c_50/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_c_51/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.515    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  fibonacci/state_reg_c_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  fibonacci/state_reg_c_50/Q
                         net (fo=1, routed)           0.116     1.773    fibonacci/state_reg_c_50_n_0
    SLICE_X7Y108         FDCE                                         r  fibonacci/state_reg_c_51/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.032    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  fibonacci/state_reg_c_51/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.071     1.586    fibonacci/state_reg_c_51
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_c_19/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_c_20/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  fibonacci/state_reg_c_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  fibonacci/state_reg_c_19/Q
                         net (fo=1, routed)           0.121     1.778    fibonacci/state_reg_c_19_n_0
    SLICE_X4Y104         FDCE                                         r  fibonacci/state_reg_c_20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.033    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  fibonacci/state_reg_c_20/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.075     1.591    fibonacci/state_reg_c_20
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[138]_fibonacci_state_reg_p_79/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[139]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.595     1.514    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  fibonacci/state_reg[138]_fibonacci_state_reg_p_79/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  fibonacci/state_reg[138]_fibonacci_state_reg_p_79/Q
                         net (fo=1, routed)           0.082     1.761    fibonacci/state_reg[138]_fibonacci_state_reg_p_79_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.806 r  fibonacci/state_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.806    fibonacci/state_reg_gate__2_n_0
    SLICE_X7Y110         FDPE                                         r  fibonacci/state_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y110         FDPE                                         r  fibonacci/state_reg[139]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X7Y110         FDPE (Hold_fdpe_C_D)         0.091     1.618    fibonacci/state_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  fibonacci/state_reg_c_3/Q
                         net (fo=1, routed)           0.053     1.698    fibonacci/state_reg_c_3_n_0
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.033    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  fibonacci/state_reg_c_4/C
                         clock pessimism             -0.516     1.516    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)        -0.007     1.509    fibonacci/state_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y109   clock_divider/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y109   clock_divider/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y110   clock_divider/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y110   clock_divider/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y112   clock_divider/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y112   clock_divider/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y112   clock_divider/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y112   clock_divider/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y110   clock_divider/count_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[53]_srl22__fibonacci_state_reg_p_106/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[53]_srl22__fibonacci_state_reg_p_106/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y105    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y107    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK



