Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:16:44 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div11_timing_summary_routed.rpt -pb operator_float_div11_timing_summary_routed.pb -rpx operator_float_div11_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div11
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                  547        0.119        0.000                      0                  547        0.850        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.004        0.000                      0                  547        0.119        0.000                      0                  547        0.850        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.520ns (20.798%)  route 1.980ns (79.202%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X14Y129        FDRE                                         r  ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[36]/Q
                         net (fo=9, routed)           0.606     1.586    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][12]
    SLICE_X19Y129        LUT6 (Prop_lut6_I5_O)        0.053     1.639 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.322     1.961    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X18Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.014 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.466     2.480    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.533 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.586     3.119    grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/sel[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I0_O)        0.053     3.172 r  grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.172    grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/p_0_out
    SLICE_X18Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/ap_clk
    SLICE_X18Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y132        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div11_chunk_fu_122/r0_U/lut_div11_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.520ns (21.498%)  route 1.899ns (78.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X18Y133        FDRE                                         r  ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[16]/Q
                         net (fo=7, routed)           0.440     1.420    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][2]
    SLICE_X19Y132        LUT3 (Prop_lut3_I0_O)        0.053     1.473 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145[3]_i_3/O
                         net (fo=4, routed)           0.578     2.051    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145_reg[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.104 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__4_i_1/O
                         net (fo=6, routed)           0.287     2.391    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X18Y130        LUT2 (Prop_lut2_I1_O)        0.053     2.444 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_5/O
                         net (fo=5, routed)           0.593     3.038    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/r_in_V[2]
    SLICE_X19Y132        LUT6 (Prop_lut6_I4_O)        0.053     3.091 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.091    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__3_n_0
    SLICE_X19Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_clk
    SLICE_X19Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y132        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.520ns (21.590%)  route 1.889ns (78.410%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X18Y133        FDRE                                         r  ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[16]/Q
                         net (fo=7, routed)           0.440     1.420    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][2]
    SLICE_X19Y132        LUT3 (Prop_lut3_I0_O)        0.053     1.473 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145[3]_i_3/O
                         net (fo=4, routed)           0.578     2.051    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145_reg[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.104 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__4_i_1/O
                         net (fo=6, routed)           0.270     2.375    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X16Y132        LUT2 (Prop_lut2_I1_O)        0.053     2.428 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.600     3.028    grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/r_in_V[0]
    SLICE_X19Y132        LUT6 (Prop_lut6_I2_O)        0.053     3.081 r  grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.081    grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X19Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/ap_clk
    SLICE_X19Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y132        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div11_chunk_fu_122/r1_U/lut_div11_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.520ns (21.673%)  route 1.879ns (78.327%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X14Y129        FDRE                                         r  ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[36]/Q
                         net (fo=9, routed)           0.606     1.586    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][12]
    SLICE_X19Y129        LUT6 (Prop_lut6_I5_O)        0.053     1.639 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.322     1.961    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X18Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.014 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.466     2.480    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.533 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.485     3.018    grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/sel[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I0_O)        0.053     3.071 r  grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.071    grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X19Y131        FDRE                                         r  grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/ap_clk
    SLICE_X19Y131        FDRE                                         r  grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y131        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div11_chunk_fu_122/r3_U/lut_div11_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.520ns (21.453%)  route 1.904ns (78.547%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X14Y129        FDRE                                         r  ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[36]/Q
                         net (fo=9, routed)           0.606     1.586    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][12]
    SLICE_X19Y129        LUT6 (Prop_lut6_I5_O)        0.053     1.639 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.322     1.961    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X18Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.014 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.466     2.480    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_12_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.533 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.510     3.043    grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/sel[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I0_O)        0.053     3.096 r  grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.096    grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X18Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/ap_clk
    SLICE_X18Y132        FDRE                                         r  grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y132        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div11_chunk_fu_122/r2_U/lut_div11_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.361ns (16.109%)  route 1.880ns (83.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y136        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y136        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/Q
                         net (fo=42, routed)          1.880     2.860    operator_float_dibkb_U9/din1_cast_array_reg[0][5]
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.053     2.913 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.913    operator_float_dicud_U10/D[0]
    SLICE_X18Y127        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X18Y127        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.073     3.176    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 d_chunk_V_8_reg_732_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.428ns (20.507%)  route 1.659ns (79.493%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X17Y129        FDRE                                         r  d_chunk_V_8_reg_732_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_8_reg_732_reg[1]/Q
                         net (fo=1, routed)           0.647     1.588    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/d_chunk_V_8_reg_732_reg[1][0]
    SLICE_X18Y130        LUT6 (Prop_lut6_I2_O)        0.053     1.641 r  grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.675     2.316    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_15_n_0
    SLICE_X19Y131        LUT6 (Prop_lut6_I3_O)        0.053     2.369 r  grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.337     2.706    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I5_O)        0.053     2.759 r  grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.759    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X19Y131        FDRE                                         r  grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/ap_clk
    SLICE_X19Y131        FDRE                                         r  grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y131        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 new_exp_V_reg_585_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_656_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.830ns (40.290%)  route 1.230ns (59.710%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X20Y136        FDRE                                         r  new_exp_V_reg_585_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y136        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  new_exp_V_reg_585_reg[4]/Q
                         net (fo=12, routed)          0.592     1.572    new_exp_V_reg_585_reg_n_0_[4]
    SLICE_X20Y138        LUT3 (Prop_lut3_I0_O)        0.053     1.625 r  p_Repl2_1_reg_656[7]_i_9/O
                         net (fo=1, routed)           0.000     1.625    p_Repl2_1_reg_656[7]_i_9_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.317     1.942 r  p_Repl2_1_reg_656_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.638     2.580    p_Repl2_1_reg_656_reg[7]_i_3_n_5
    SLICE_X17Y136        LUT3 (Prop_lut3_I2_O)        0.152     2.732 r  p_Repl2_1_reg_656[6]_i_1/O
                         net (fo=1, routed)           0.000     2.732    p_Repl2_1_reg_656[6]_i_1_n_0
    SLICE_X17Y136        FDRE                                         r  p_Repl2_1_reg_656_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X17Y136        FDRE                                         r  p_Repl2_1_reg_656_reg[6]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y136        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_1_reg_656_reg[6]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.467ns (22.692%)  route 1.591ns (77.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X18Y133        FDRE                                         r  ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[16]/Q
                         net (fo=7, routed)           0.440     1.420    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/ap_CS_fsm_reg[36][2]
    SLICE_X19Y132        LUT3 (Prop_lut3_I0_O)        0.053     1.473 f  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145[3]_i_3/O
                         net (fo=4, routed)           0.578     2.051    grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/reg_145_reg[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I5_O)        0.053     2.104 r  grp_lut_div11_chunk_fu_122/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__4_i_1/O
                         net (fo=6, routed)           0.573     2.677    grp_lut_div11_chunk_fu_122_n_50
    SLICE_X23Y132        LUT4 (Prop_lut4_I0_O)        0.053     2.730 r  ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.730    ap_NS_fsm[1]
    SLICE_X23Y132        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X23Y132        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y132        FDRE (Setup_fdre_C_D)        0.035     3.138    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 grp_lut_div11_chunk_fu_122/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_145_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.414ns (23.349%)  route 1.359ns (76.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    grp_lut_div11_chunk_fu_122/ap_clk
    SLICE_X22Y130        FDRE                                         r  grp_lut_div11_chunk_fu_122/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div11_chunk_fu_122/ap_CS_fsm_reg[1]/Q
                         net (fo=65, routed)          0.410     1.390    grp_lut_div11_chunk_fu_122/grp_lut_div11_chunk_fu_122_ap_ready
    SLICE_X21Y129        LUT3 (Prop_lut3_I2_O)        0.053     1.443 f  grp_lut_div11_chunk_fu_122/call_ret13_i_i_reg_812_0[1]_i_2/O
                         net (fo=22, routed)          0.705     2.148    grp_lut_div11_chunk_fu_122/call_ret13_i_i_reg_812_0[1]_i_2_n_0
    SLICE_X21Y131        LUT6 (Prop_lut6_I3_O)        0.053     2.201 r  grp_lut_div11_chunk_fu_122/reg_145[3]_i_1/O
                         net (fo=4, routed)           0.244     2.445    reg_1450
    SLICE_X21Y132        FDRE                                         r  reg_145_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X21Y132        FDRE                                         r  reg_145_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y132        FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_145_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.445    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_596_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X17Y134        FDRE                                         r  new_mant_V_1_reg_596_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_596_reg[10]/Q
                         net (fo=2, routed)           0.093     0.476    operator_float_dibkb_U9/Q[6]
    SLICE_X16Y134        LUT3 (Prop_lut3_I0_O)        0.028     0.504 r  operator_float_dibkb_U9/dout_array[0][10]_i_1/O
                         net (fo=1, routed)           0.000     0.504    operator_float_dibkb_U9/SHIFT_RIGHT[10]
    SLICE_X16Y134        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y134        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.659%)  route 0.106ns (45.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y133        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_reg[0][9]/Q
                         net (fo=2, routed)           0.106     0.489    operator_float_dibkb_U9/dout_array_reg[0][9]
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.028     0.517 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.517    operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][9]_i_1_n_0
    SLICE_X12Y133        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y133        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.668%)  route 0.064ns (30.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X12Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][22]/Q
                         net (fo=2, routed)           0.064     0.465    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg_n_0_[1][22]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.028     0.493 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][26]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][26]_i_1_n_0
    SLICE_X13Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X13Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][26]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y132        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][26]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_13_reg_681_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.279%)  route 0.112ns (46.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X13Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/Q
                         net (fo=3, routed)           0.112     0.496    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg_n_0_[2][25]
    SLICE_X14Y131        LUT6 (Prop_lut6_I5_O)        0.028     0.524 r  operator_float_dicud_U10/tmp_13_reg_681[25]_i_1/O
                         net (fo=1, routed)           0.000     0.524    tmp_13_fu_325_p1[25]
    SLICE_X14Y131        FDRE                                         r  tmp_13_reg_681_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X14Y131        FDRE                                         r  tmp_13_reg_681_reg[25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_13_reg_681_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.231%)  route 0.112ns (46.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_reg[0][5]/Q
                         net (fo=3, routed)           0.112     0.496    operator_float_dibkb_U9/dout_array_reg[0][5]
    SLICE_X12Y132        LUT4 (Prop_lut4_I0_O)        0.028     0.524 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][5]_i_1/O
                         net (fo=1, routed)           0.000     0.524    operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][5]_i_1_n_0
    SLICE_X12Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y132        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_676_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.389%)  route 0.100ns (40.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y126        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/Q
                         net (fo=1, routed)           0.100     0.501    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I5_O)        0.028     0.529 r  operator_float_dibkb_U9/tmp_2_reg_676[0]_i_1/O
                         net (fo=1, routed)           0.000     0.529    grp_fu_314_p2[0]
    SLICE_X12Y127        FDRE                                         r  tmp_2_reg_676_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X12Y127        FDRE                                         r  tmp_2_reg_676_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_2_reg_676_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_676_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.861%)  route 0.119ns (48.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y128        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/Q
                         net (fo=4, routed)           0.119     0.502    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]
    SLICE_X12Y127        LUT6 (Prop_lut6_I5_O)        0.028     0.530 r  operator_float_dibkb_U9/tmp_2_reg_676[3]_i_1/O
                         net (fo=1, routed)           0.000     0.530    grp_fu_314_p2[3]
    SLICE_X12Y127        FDRE                                         r  tmp_2_reg_676_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X12Y127        FDRE                                         r  tmp_2_reg_676_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_2_reg_676_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 shift_V_reg_635_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            shift_V_4_reg_645_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.130ns (50.616%)  route 0.127ns (49.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X17Y137        FDRE                                         r  shift_V_reg_635_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_reg_635_reg[4]/Q
                         net (fo=1, routed)           0.127     0.510    shift_V_reg_635[4]
    SLICE_X16Y137        LUT3 (Prop_lut3_I0_O)        0.030     0.540 r  shift_V_4_reg_645[4]_i_1/O
                         net (fo=1, routed)           0.000     0.540    shift_V_4_reg_645[4]_i_1_n_0
    SLICE_X16Y137        FDRE                                         r  shift_V_4_reg_645_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X16Y137        FDRE                                         r  shift_V_4_reg_645_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y137        FDRE (Hold_fdre_C_D)         0.096     0.394    shift_V_4_reg_645_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.185%)  route 0.096ns (42.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X13Y133        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/Q
                         net (fo=1, routed)           0.096     0.479    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg_n_0_[1][25]
    SLICE_X13Y132        LUT6 (Prop_lut6_I5_O)        0.028     0.507 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][25]_i_1/O
                         net (fo=1, routed)           0.000     0.507    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][25]_i_1_n_0
    SLICE_X13Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X13Y132        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y132        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_13_reg_681_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X13Y130        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][18]/Q
                         net (fo=4, routed)           0.122     0.505    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg_n_0_[2][18]
    SLICE_X14Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.533 r  operator_float_dicud_U10/tmp_13_reg_681[21]_i_1/O
                         net (fo=1, routed)           0.000     0.533    tmp_13_fu_325_p1[21]
    SLICE_X14Y130        FDRE                                         r  tmp_13_reg_681_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X14Y130        FDRE                                         r  tmp_13_reg_681_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y130        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_13_reg_681_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y134  new_mant_V_1_reg_596_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y133  new_mant_V_1_reg_596_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y127  new_mant_V_1_reg_596_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y133  new_mant_V_1_reg_596_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y133  new_mant_V_1_reg_596_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y127  new_mant_V_1_reg_596_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y133  new_mant_V_1_reg_596_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y134  new_mant_V_1_reg_596_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y133  new_mant_V_1_reg_596_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y127  new_mant_V_1_reg_596_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y133  new_mant_V_1_reg_596_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y133  new_mant_V_1_reg_596_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y127  new_mant_V_1_reg_596_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y133  new_mant_V_1_reg_596_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y134  operator_float_dibkb_U9/din1_cast_array_reg[0][3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X20Y129  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y130  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y131  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y132  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y131  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y131  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y131  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y133  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y131  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y132  ap_CS_fsm_reg[18]/C



