K 25
svn:wc:ra_dav:version-url
V 96
/ocsvn/openrisc/!svn/ver/480/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2
END
ddr2_top.v
K 25
svn:wc:ra_dav:version-url
V 107
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_top.v
END
ddr2_ctrl.v
K 25
svn:wc:ra_dav:version-url
V 108
/ocsvn/openrisc/!svn/ver/480/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_ctrl.v
END
ddr2_usr_addr_fifo.v
K 25
svn:wc:ra_dav:version-url
V 117
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_usr_addr_fifo.v
END
ddr2_phy_dm_iob.v
K 25
svn:wc:ra_dav:version-url
V 114
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_dm_iob.v
END
ddr2_phy_write.v
K 25
svn:wc:ra_dav:version-url
V 113
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_write.v
END
xilinx_ddr2.v
K 25
svn:wc:ra_dav:version-url
V 110
/ocsvn/openrisc/!svn/ver/439/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/xilinx_ddr2.v
END
ddr2_mig.v
K 25
svn:wc:ra_dav:version-url
V 107
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_mig.v
END
xilinx_ddr2_if_cache.v
K 25
svn:wc:ra_dav:version-url
V 119
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if_cache.v
END
ddr2_phy_dq_iob.v
K 25
svn:wc:ra_dav:version-url
V 114
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_dq_iob.v
END
ddr2_chipscope.v
K 25
svn:wc:ra_dav:version-url
V 113
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_chipscope.v
END
ddr2_mem_if_top.v
K 25
svn:wc:ra_dav:version-url
V 114
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_mem_if_top.v
END
README
K 25
svn:wc:ra_dav:version-url
V 103
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/README
END
ddr2_infrastructure.v
K 25
svn:wc:ra_dav:version-url
V 118
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_infrastructure.v
END
ddr2_usr_wr.v
K 25
svn:wc:ra_dav:version-url
V 110
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_usr_wr.v
END
ddr2_phy_top.v
K 25
svn:wc:ra_dav:version-url
V 111
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_top.v
END
ddr2_phy_init.v
K 25
svn:wc:ra_dav:version-url
V 112
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_init.v
END
ddr2_phy_io.v
K 25
svn:wc:ra_dav:version-url
V 110
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_io.v
END
ddr2_phy_ctl_io.v
K 25
svn:wc:ra_dav:version-url
V 114
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_ctl_io.v
END
xilinx_ddr2_if.v
K 25
svn:wc:ra_dav:version-url
V 113
/ocsvn/openrisc/!svn/ver/480/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v
END
ddr2_phy_calib.v
K 25
svn:wc:ra_dav:version-url
V 113
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_calib.v
END
ddr2_idelay_ctrl.v
K 25
svn:wc:ra_dav:version-url
V 115
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_idelay_ctrl.v
END
ddr2_usr_top.v
K 25
svn:wc:ra_dav:version-url
V 111
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_usr_top.v
END
ddr2_usr_rd.v
K 25
svn:wc:ra_dav:version-url
V 110
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_usr_rd.v
END
ddr2_phy_dqs_iob.v
K 25
svn:wc:ra_dav:version-url
V 115
/ocsvn/openrisc/!svn/ver/412/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/ddr2_phy_dqs_iob.v
END
