
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libitm.so.1.0.0_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000006bd0 <.init>:
    6bd0:	stp	x29, x30, [sp, #-16]!
    6bd4:	mov	x29, sp
    6bd8:	bl	6e90 <_Unwind_DeleteException@plt+0x10>
    6bdc:	ldp	x29, x30, [sp], #16
    6be0:	ret

Disassembly of section .plt:

0000000000006bf0 <memcpy@plt-0x20>:
    6bf0:	stp	x16, x30, [sp, #-16]!
    6bf4:	adrp	x16, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    6bf8:	ldr	x17, [x16, #4088]
    6bfc:	add	x16, x16, #0xff8
    6c00:	br	x17
    6c04:	nop
    6c08:	nop
    6c0c:	nop

0000000000006c10 <memcpy@plt>:
    6c10:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c14:	ldr	x17, [x16]
    6c18:	add	x16, x16, #0x0
    6c1c:	br	x17

0000000000006c20 <memmove@plt>:
    6c20:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c24:	ldr	x17, [x16, #8]
    6c28:	add	x16, x16, #0x8
    6c2c:	br	x17

0000000000006c30 <exit@plt>:
    6c30:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c34:	ldr	x17, [x16, #16]
    6c38:	add	x16, x16, #0x10
    6c3c:	br	x17

0000000000006c40 <_ZnwmRKSt9nothrow_t@plt>:
    6c40:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c44:	ldr	x17, [x16, #24]
    6c48:	add	x16, x16, #0x18
    6c4c:	br	x17

0000000000006c50 <_Znam@plt>:
    6c50:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c54:	ldr	x17, [x16, #32]
    6c58:	add	x16, x16, #0x20
    6c5c:	br	x17

0000000000006c60 <pthread_key_create@plt>:
    6c60:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c64:	ldr	x17, [x16, #40]
    6c68:	add	x16, x16, #0x28
    6c6c:	br	x17

0000000000006c70 <__cxa_finalize@plt>:
    6c70:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c74:	ldr	x17, [x16, #48]
    6c78:	add	x16, x16, #0x30
    6c7c:	br	x17

0000000000006c80 <__cxa_end_catch@plt>:
    6c80:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c84:	ldr	x17, [x16, #56]
    6c88:	add	x16, x16, #0x38
    6c8c:	br	x17

0000000000006c90 <__cxa_allocate_exception@plt>:
    6c90:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6c94:	ldr	x17, [x16, #64]
    6c98:	add	x16, x16, #0x40
    6c9c:	br	x17

0000000000006ca0 <fputc@plt>:
    6ca0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6ca4:	ldr	x17, [x16, #72]
    6ca8:	add	x16, x16, #0x48
    6cac:	br	x17

0000000000006cb0 <qsort@plt>:
    6cb0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6cb4:	ldr	x17, [x16, #80]
    6cb8:	add	x16, x16, #0x50
    6cbc:	br	x17

0000000000006cc0 <isspace@plt>:
    6cc0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6cc4:	ldr	x17, [x16, #88]
    6cc8:	add	x16, x16, #0x58
    6ccc:	br	x17

0000000000006cd0 <malloc@plt>:
    6cd0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6cd4:	ldr	x17, [x16, #96]
    6cd8:	add	x16, x16, #0x60
    6cdc:	br	x17

0000000000006ce0 <_ZdlPvmRKSt9nothrow_t@plt>:
    6ce0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6ce4:	ldr	x17, [x16, #104]
    6ce8:	add	x16, x16, #0x68
    6cec:	br	x17

0000000000006cf0 <strncmp@plt>:
    6cf0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6cf4:	ldr	x17, [x16, #112]
    6cf8:	add	x16, x16, #0x70
    6cfc:	br	x17

0000000000006d00 <memset@plt>:
    6d00:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d04:	ldr	x17, [x16, #120]
    6d08:	add	x16, x16, #0x78
    6d0c:	br	x17

0000000000006d10 <_ZnamRKSt9nothrow_t@plt>:
    6d10:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d14:	ldr	x17, [x16, #128]
    6d18:	add	x16, x16, #0x80
    6d1c:	br	x17

0000000000006d20 <posix_memalign@plt>:
    6d20:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d24:	ldr	x17, [x16, #136]
    6d28:	add	x16, x16, #0x88
    6d2c:	br	x17

0000000000006d30 <calloc@plt>:
    6d30:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d34:	ldr	x17, [x16, #144]
    6d38:	add	x16, x16, #0x90
    6d3c:	br	x17

0000000000006d40 <realloc@plt>:
    6d40:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d44:	ldr	x17, [x16, #152]
    6d48:	add	x16, x16, #0x98
    6d4c:	br	x17

0000000000006d50 <strerror@plt>:
    6d50:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d54:	ldr	x17, [x16, #160]
    6d58:	add	x16, x16, #0xa0
    6d5c:	br	x17

0000000000006d60 <__gmon_start__@plt>:
    6d60:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d64:	ldr	x17, [x16, #168]
    6d68:	add	x16, x16, #0xa8
    6d6c:	br	x17

0000000000006d70 <abort@plt>:
    6d70:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d74:	ldr	x17, [x16, #176]
    6d78:	add	x16, x16, #0xb0
    6d7c:	br	x17

0000000000006d80 <__cxa_get_globals@plt>:
    6d80:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d84:	ldr	x17, [x16, #184]
    6d88:	add	x16, x16, #0xb8
    6d8c:	br	x17

0000000000006d90 <free@plt>:
    6d90:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6d94:	ldr	x17, [x16, #192]
    6d98:	add	x16, x16, #0xc0
    6d9c:	br	x17

0000000000006da0 <_ZdaPvRKSt9nothrow_t@plt>:
    6da0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6da4:	ldr	x17, [x16, #200]
    6da8:	add	x16, x16, #0xc8
    6dac:	br	x17

0000000000006db0 <pthread_once@plt>:
    6db0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6db4:	ldr	x17, [x16, #208]
    6db8:	add	x16, x16, #0xd0
    6dbc:	br	x17

0000000000006dc0 <__cxa_begin_catch@plt>:
    6dc0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6dc4:	ldr	x17, [x16, #216]
    6dc8:	add	x16, x16, #0xd8
    6dcc:	br	x17

0000000000006dd0 <__cxa_throw@plt>:
    6dd0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6dd4:	ldr	x17, [x16, #224]
    6dd8:	add	x16, x16, #0xe0
    6ddc:	br	x17

0000000000006de0 <pthread_setspecific@plt>:
    6de0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6de4:	ldr	x17, [x16, #232]
    6de8:	add	x16, x16, #0xe8
    6dec:	br	x17

0000000000006df0 <_ZdlPvRKSt9nothrow_t@plt>:
    6df0:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6df4:	ldr	x17, [x16, #240]
    6df8:	add	x16, x16, #0xf0
    6dfc:	br	x17

0000000000006e00 <fwrite@plt>:
    6e00:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e04:	ldr	x17, [x16, #248]
    6e08:	add	x16, x16, #0xf8
    6e0c:	br	x17

0000000000006e10 <_Znwm@plt>:
    6e10:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e14:	ldr	x17, [x16, #256]
    6e18:	add	x16, x16, #0x100
    6e1c:	br	x17

0000000000006e20 <__cxa_tm_cleanup@plt>:
    6e20:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e24:	ldr	x17, [x16, #264]
    6e28:	add	x16, x16, #0x108
    6e2c:	br	x17

0000000000006e30 <vfprintf@plt>:
    6e30:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e34:	ldr	x17, [x16, #272]
    6e38:	add	x16, x16, #0x110
    6e3c:	br	x17

0000000000006e40 <__assert_fail@plt>:
    6e40:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e44:	ldr	x17, [x16, #280]
    6e48:	add	x16, x16, #0x118
    6e4c:	br	x17

0000000000006e50 <__errno_location@plt>:
    6e50:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e54:	ldr	x17, [x16, #288]
    6e58:	add	x16, x16, #0x120
    6e5c:	br	x17

0000000000006e60 <getenv@plt>:
    6e60:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e64:	ldr	x17, [x16, #296]
    6e68:	add	x16, x16, #0x128
    6e6c:	br	x17

0000000000006e70 <syscall@plt>:
    6e70:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e74:	ldr	x17, [x16, #304]
    6e78:	add	x16, x16, #0x130
    6e7c:	br	x17

0000000000006e80 <_Unwind_DeleteException@plt>:
    6e80:	adrp	x16, 31000 <memcpy@GLIBC_2.17>
    6e84:	ldr	x17, [x16, #312]
    6e88:	add	x16, x16, #0x138
    6e8c:	br	x17

Disassembly of section .text:

0000000000006e90 <_ITM_malloc@@LIBITM_1.0-0xec4>:
    6e90:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    6e94:	ldr	x0, [x0, #4016]
    6e98:	cbz	x0, 6ea0 <_Unwind_DeleteException@plt+0x20>
    6e9c:	b	6d60 <__gmon_start__@plt>
    6ea0:	ret
    6ea4:	stp	x29, x30, [sp, #-32]!
    6ea8:	mov	x29, sp
    6eac:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6eb0:	add	x0, x0, #0x168
    6eb4:	str	x0, [sp, #24]
    6eb8:	ldr	x0, [sp, #24]
    6ebc:	str	x0, [sp, #24]
    6ec0:	ldr	x1, [sp, #24]
    6ec4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6ec8:	add	x0, x0, #0x168
    6ecc:	cmp	x1, x0
    6ed0:	b.eq	6f08 <_Unwind_DeleteException@plt+0x88>  // b.none
    6ed4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    6ed8:	ldr	x0, [x0, #3992]
    6edc:	str	x0, [sp, #16]
    6ee0:	ldr	x0, [sp, #16]
    6ee4:	str	x0, [sp, #16]
    6ee8:	ldr	x0, [sp, #16]
    6eec:	cmp	x0, #0x0
    6ef0:	b.eq	6f0c <_Unwind_DeleteException@plt+0x8c>  // b.none
    6ef4:	ldr	x1, [sp, #16]
    6ef8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6efc:	add	x0, x0, #0x168
    6f00:	blr	x1
    6f04:	b	6f0c <_Unwind_DeleteException@plt+0x8c>
    6f08:	nop
    6f0c:	ldp	x29, x30, [sp], #32
    6f10:	ret
    6f14:	stp	x29, x30, [sp, #-48]!
    6f18:	mov	x29, sp
    6f1c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6f20:	add	x0, x0, #0x168
    6f24:	str	x0, [sp, #40]
    6f28:	ldr	x0, [sp, #40]
    6f2c:	str	x0, [sp, #40]
    6f30:	ldr	x1, [sp, #40]
    6f34:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6f38:	add	x0, x0, #0x168
    6f3c:	sub	x0, x1, x0
    6f40:	asr	x0, x0, #3
    6f44:	lsr	x1, x0, #63
    6f48:	add	x0, x1, x0
    6f4c:	asr	x0, x0, #1
    6f50:	str	x0, [sp, #32]
    6f54:	ldr	x0, [sp, #32]
    6f58:	cmp	x0, #0x0
    6f5c:	b.eq	6f98 <_Unwind_DeleteException@plt+0x118>  // b.none
    6f60:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    6f64:	ldr	x0, [x0, #4056]
    6f68:	str	x0, [sp, #24]
    6f6c:	ldr	x0, [sp, #24]
    6f70:	str	x0, [sp, #24]
    6f74:	ldr	x0, [sp, #24]
    6f78:	cmp	x0, #0x0
    6f7c:	b.eq	6f9c <_Unwind_DeleteException@plt+0x11c>  // b.none
    6f80:	ldr	x2, [sp, #24]
    6f84:	ldr	x1, [sp, #32]
    6f88:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6f8c:	add	x0, x0, #0x168
    6f90:	blr	x2
    6f94:	b	6f9c <_Unwind_DeleteException@plt+0x11c>
    6f98:	nop
    6f9c:	ldp	x29, x30, [sp], #48
    6fa0:	ret
    6fa4:	stp	x29, x30, [sp, #-16]!
    6fa8:	mov	x29, sp
    6fac:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6fb0:	add	x0, x0, #0x180
    6fb4:	ldrb	w0, [x0]
    6fb8:	and	x0, x0, #0xff
    6fbc:	cmp	x0, #0x0
    6fc0:	b.ne	6ffc <_Unwind_DeleteException@plt+0x17c>  // b.any
    6fc4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    6fc8:	ldr	x0, [x0, #4000]
    6fcc:	cmp	x0, #0x0
    6fd0:	b.eq	6fe4 <_Unwind_DeleteException@plt+0x164>  // b.none
    6fd4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6fd8:	add	x0, x0, #0x140
    6fdc:	ldr	x0, [x0]
    6fe0:	bl	6c70 <__cxa_finalize@plt>
    6fe4:	bl	6ea4 <_Unwind_DeleteException@plt+0x24>
    6fe8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    6fec:	add	x0, x0, #0x180
    6ff0:	mov	w1, #0x1                   	// #1
    6ff4:	strb	w1, [x0]
    6ff8:	b	7000 <_Unwind_DeleteException@plt+0x180>
    6ffc:	nop
    7000:	ldp	x29, x30, [sp], #16
    7004:	ret
    7008:	stp	x29, x30, [sp, #-16]!
    700c:	mov	x29, sp
    7010:	bl	6f14 <_Unwind_DeleteException@plt+0x94>
    7014:	nop
    7018:	ldp	x29, x30, [sp], #16
    701c:	ret
    7020:	stp	x29, x30, [sp, #-48]!
    7024:	mov	x29, sp
    7028:	str	x0, [sp, #24]
    702c:	mov	w1, #0x0                   	// #0
    7030:	ldr	x0, [sp, #24]
    7034:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7038:	str	x0, [sp, #40]
    703c:	ldr	x0, [sp, #24]
    7040:	ldr	w0, [x0, #16]
    7044:	cmp	w0, #0x0
    7048:	b.eq	7098 <_Unwind_DeleteException@plt+0x218>  // b.none
    704c:	ldr	x0, [sp, #40]
    7050:	ldr	w1, [x0, #16]
    7054:	ldr	x0, [sp, #24]
    7058:	ldr	w0, [x0, #16]
    705c:	cmp	w1, w0
    7060:	b.ne	7098 <_Unwind_DeleteException@plt+0x218>  // b.any
    7064:	mov	w1, #0x1                   	// #1
    7068:	ldr	x0, [sp, #40]
    706c:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7070:	mov	x2, x0
    7074:	mov	w1, #0x0                   	// #0
    7078:	ldr	x0, [sp, #24]
    707c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7080:	ldr	x2, [sp, #24]
    7084:	mov	w1, #0x1                   	// #1
    7088:	ldr	x0, [sp, #40]
    708c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7090:	ldr	x0, [sp, #40]
    7094:	b	709c <_Unwind_DeleteException@plt+0x21c>
    7098:	ldr	x0, [sp, #24]
    709c:	ldp	x29, x30, [sp], #48
    70a0:	ret
    70a4:	stp	x29, x30, [sp, #-48]!
    70a8:	mov	x29, sp
    70ac:	str	x0, [sp, #24]
    70b0:	mov	w1, #0x1                   	// #1
    70b4:	ldr	x0, [sp, #24]
    70b8:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    70bc:	str	x0, [sp, #40]
    70c0:	ldr	x0, [sp, #24]
    70c4:	ldr	w0, [x0, #16]
    70c8:	cmp	w0, #0x0
    70cc:	b.eq	70f8 <_Unwind_DeleteException@plt+0x278>  // b.none
    70d0:	mov	w1, #0x1                   	// #1
    70d4:	ldr	x0, [sp, #40]
    70d8:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    70dc:	ldr	w1, [x0, #16]
    70e0:	ldr	x0, [sp, #24]
    70e4:	ldr	w0, [x0, #16]
    70e8:	cmp	w1, w0
    70ec:	b.ne	70f8 <_Unwind_DeleteException@plt+0x278>  // b.any
    70f0:	mov	w0, #0x1                   	// #1
    70f4:	b	70fc <_Unwind_DeleteException@plt+0x27c>
    70f8:	mov	w0, #0x0                   	// #0
    70fc:	cmp	w0, #0x0
    7100:	b.eq	714c <_Unwind_DeleteException@plt+0x2cc>  // b.none
    7104:	mov	w1, #0x0                   	// #0
    7108:	ldr	x0, [sp, #40]
    710c:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7110:	mov	x2, x0
    7114:	mov	w1, #0x1                   	// #1
    7118:	ldr	x0, [sp, #24]
    711c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7120:	ldr	x2, [sp, #24]
    7124:	mov	w1, #0x0                   	// #0
    7128:	ldr	x0, [sp, #40]
    712c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7130:	ldr	x0, [sp, #40]
    7134:	ldr	w0, [x0, #16]
    7138:	add	w1, w0, #0x1
    713c:	ldr	x0, [sp, #40]
    7140:	str	w1, [x0, #16]
    7144:	ldr	x0, [sp, #40]
    7148:	b	7150 <_Unwind_DeleteException@plt+0x2d0>
    714c:	ldr	x0, [sp, #24]
    7150:	ldp	x29, x30, [sp], #48
    7154:	ret
    7158:	stp	x29, x30, [sp, #-64]!
    715c:	mov	x29, sp
    7160:	str	x0, [sp, #24]
    7164:	mov	w1, #0x0                   	// #0
    7168:	ldr	x0, [sp, #24]
    716c:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7170:	str	x0, [sp, #56]
    7174:	mov	w1, #0x1                   	// #1
    7178:	ldr	x0, [sp, #24]
    717c:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7180:	str	x0, [sp, #48]
    7184:	ldr	x0, [sp, #56]
    7188:	ldr	w0, [x0, #16]
    718c:	str	w0, [sp, #44]
    7190:	ldr	x0, [sp, #48]
    7194:	ldr	w0, [x0, #16]
    7198:	str	w0, [sp, #40]
    719c:	ldr	w1, [sp, #44]
    71a0:	ldr	w0, [sp, #40]
    71a4:	cmp	w1, w0
    71a8:	b.cs	71b8 <_Unwind_DeleteException@plt+0x338>  // b.hs, b.nlast
    71ac:	ldr	w0, [sp, #44]
    71b0:	add	w0, w0, #0x1
    71b4:	b	71c0 <_Unwind_DeleteException@plt+0x340>
    71b8:	ldr	w0, [sp, #40]
    71bc:	add	w0, w0, #0x1
    71c0:	str	w0, [sp, #36]
    71c4:	ldr	x0, [sp, #24]
    71c8:	ldr	w0, [x0, #16]
    71cc:	ldr	w1, [sp, #36]
    71d0:	cmp	w1, w0
    71d4:	b.cs	7200 <_Unwind_DeleteException@plt+0x380>  // b.hs, b.nlast
    71d8:	ldr	x0, [sp, #24]
    71dc:	ldr	w1, [sp, #36]
    71e0:	str	w1, [x0, #16]
    71e4:	ldr	w1, [sp, #36]
    71e8:	ldr	w0, [sp, #40]
    71ec:	cmp	w1, w0
    71f0:	b.cs	7200 <_Unwind_DeleteException@plt+0x380>  // b.hs, b.nlast
    71f4:	ldr	x0, [sp, #48]
    71f8:	ldr	w1, [sp, #36]
    71fc:	str	w1, [x0, #16]
    7200:	nop
    7204:	ldp	x29, x30, [sp], #64
    7208:	ret
    720c:	stp	x29, x30, [sp, #-32]!
    7210:	mov	x29, sp
    7214:	str	w0, [sp, #28]
    7218:	str	w1, [sp, #24]
    721c:	ldr	w0, [sp, #28]
    7220:	cmp	w0, #0x1
    7224:	b.ne	7248 <_Unwind_DeleteException@plt+0x3c8>  // b.any
    7228:	ldr	w1, [sp, #24]
    722c:	mov	w0, #0xffff                	// #65535
    7230:	cmp	w1, w0
    7234:	b.ne	7248 <_Unwind_DeleteException@plt+0x3c8>  // b.any
    7238:	mov	w1, #0x0                   	// #0
    723c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    7240:	add	x0, x0, #0x188
    7244:	bl	7270 <_Unwind_DeleteException@plt+0x3f0>
    7248:	nop
    724c:	ldp	x29, x30, [sp], #32
    7250:	ret
    7254:	stp	x29, x30, [sp, #-16]!
    7258:	mov	x29, sp
    725c:	mov	w1, #0xffff                	// #65535
    7260:	mov	w0, #0x1                   	// #1
    7264:	bl	720c <_Unwind_DeleteException@plt+0x38c>
    7268:	ldp	x29, x30, [sp], #16
    726c:	ret
    7270:	sub	sp, sp, #0x10
    7274:	str	x0, [sp, #8]
    7278:	str	w1, [sp, #4]
    727c:	ldr	x0, [sp, #8]
    7280:	adrp	x1, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    7284:	add	x1, x1, #0x188
    7288:	str	x1, [x0]
    728c:	ldr	x0, [sp, #8]
    7290:	adrp	x1, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    7294:	add	x1, x1, #0x188
    7298:	str	x1, [x0, #8]
    729c:	ldr	x0, [sp, #8]
    72a0:	ldr	w1, [sp, #4]
    72a4:	str	w1, [x0, #16]
    72a8:	nop
    72ac:	add	sp, sp, #0x10
    72b0:	ret
    72b4:	sub	sp, sp, #0x10
    72b8:	str	x0, [sp, #8]
    72bc:	ldr	x1, [sp, #8]
    72c0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    72c4:	add	x0, x0, #0x188
    72c8:	cmp	x1, x0
    72cc:	cset	w0, eq  // eq = none
    72d0:	and	w0, w0, #0xff
    72d4:	add	sp, sp, #0x10
    72d8:	ret
    72dc:	sub	sp, sp, #0x10
    72e0:	str	x0, [sp, #8]
    72e4:	strb	w1, [sp, #7]
    72e8:	ldrb	w1, [sp, #7]
    72ec:	ldr	x0, [sp, #8]
    72f0:	sxtw	x1, w1
    72f4:	ldr	x0, [x0, x1, lsl #3]
    72f8:	add	sp, sp, #0x10
    72fc:	ret
    7300:	sub	sp, sp, #0x20
    7304:	str	x0, [sp, #24]
    7308:	strb	w1, [sp, #23]
    730c:	str	x2, [sp, #8]
    7310:	ldrb	w1, [sp, #23]
    7314:	ldr	x0, [sp, #24]
    7318:	sxtw	x1, w1
    731c:	ldr	x2, [sp, #8]
    7320:	str	x2, [x0, x1, lsl #3]
    7324:	nop
    7328:	add	sp, sp, #0x20
    732c:	ret
    7330:	sub	sp, sp, #0x10
    7334:	str	x0, [sp, #8]
    7338:	ldr	x0, [sp, #8]
    733c:	str	xzr, [x0]
    7340:	nop
    7344:	add	sp, sp, #0x10
    7348:	ret
    734c:	stp	x29, x30, [sp, #-48]!
    7350:	mov	x29, sp
    7354:	str	x0, [sp, #24]
    7358:	str	x1, [sp, #16]
    735c:	ldr	x0, [sp, #24]
    7360:	ldr	x0, [x0]
    7364:	str	x0, [sp, #40]
    7368:	ldr	x0, [sp, #40]
    736c:	cmp	x0, #0x0
    7370:	b.eq	73d8 <_Unwind_DeleteException@plt+0x558>  // b.none
    7374:	ldr	x0, [sp, #40]
    7378:	ldr	x0, [x0, #24]
    737c:	ldr	x1, [sp, #16]
    7380:	cmp	x1, x0
    7384:	b.ne	7390 <_Unwind_DeleteException@plt+0x510>  // b.any
    7388:	ldr	x0, [sp, #40]
    738c:	b	73dc <_Unwind_DeleteException@plt+0x55c>
    7390:	ldr	x0, [sp, #40]
    7394:	ldr	x0, [x0, #24]
    7398:	ldr	x1, [sp, #16]
    739c:	cmp	x1, x0
    73a0:	cset	w0, hi  // hi = pmore
    73a4:	and	w0, w0, #0xff
    73a8:	mov	w1, w0
    73ac:	ldr	x0, [sp, #40]
    73b0:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    73b4:	str	x0, [sp, #40]
    73b8:	ldr	x0, [sp, #40]
    73bc:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    73c0:	and	w0, w0, #0xff
    73c4:	eor	w0, w0, #0x1
    73c8:	and	w0, w0, #0xff
    73cc:	cmp	w0, #0x0
    73d0:	b.eq	73d8 <_Unwind_DeleteException@plt+0x558>  // b.none
    73d4:	b	7374 <_Unwind_DeleteException@plt+0x4f4>
    73d8:	mov	x0, #0x0                   	// #0
    73dc:	ldp	x29, x30, [sp], #48
    73e0:	ret
    73e4:	stp	x29, x30, [sp, #-48]!
    73e8:	mov	x29, sp
    73ec:	str	x0, [sp, #24]
    73f0:	str	x1, [sp, #16]
    73f4:	ldr	x0, [sp, #16]
    73f8:	ldr	x1, [x0, #24]
    73fc:	ldr	x0, [sp, #24]
    7400:	ldr	x0, [x0, #24]
    7404:	cmp	x1, x0
    7408:	cset	w0, hi  // hi = pmore
    740c:	strb	w0, [sp, #39]
    7410:	ldrb	w1, [sp, #39]
    7414:	ldr	x0, [sp, #24]
    7418:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    741c:	str	x0, [sp, #40]
    7420:	ldr	x0, [sp, #40]
    7424:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    7428:	and	w0, w0, #0xff
    742c:	cmp	w0, #0x0
    7430:	b.eq	7440 <_Unwind_DeleteException@plt+0x5c0>  // b.none
    7434:	ldr	x0, [sp, #16]
    7438:	str	x0, [sp, #40]
    743c:	b	7450 <_Unwind_DeleteException@plt+0x5d0>
    7440:	ldr	x1, [sp, #16]
    7444:	ldr	x0, [sp, #40]
    7448:	bl	73e4 <_Unwind_DeleteException@plt+0x564>
    744c:	str	x0, [sp, #40]
    7450:	ldr	x0, [sp, #24]
    7454:	ldr	x2, [sp, #40]
    7458:	ldrb	w1, [sp, #39]
    745c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7460:	ldr	x0, [sp, #24]
    7464:	bl	779c <_Unwind_DeleteException@plt+0x91c>
    7468:	str	x0, [sp, #24]
    746c:	ldr	x0, [sp, #24]
    7470:	bl	77b8 <_Unwind_DeleteException@plt+0x938>
    7474:	str	x0, [sp, #24]
    7478:	ldr	x0, [sp, #24]
    747c:	ldp	x29, x30, [sp], #48
    7480:	ret
    7484:	stp	x29, x30, [sp, #-32]!
    7488:	mov	x29, sp
    748c:	str	x0, [sp, #24]
    7490:	str	x1, [sp, #16]
    7494:	ldr	x0, [sp, #24]
    7498:	ldr	x0, [x0]
    749c:	cmp	x0, #0x0
    74a0:	b.ne	74b4 <_Unwind_DeleteException@plt+0x634>  // b.any
    74a4:	ldr	x0, [sp, #24]
    74a8:	ldr	x1, [sp, #16]
    74ac:	str	x1, [x0]
    74b0:	b	74d0 <_Unwind_DeleteException@plt+0x650>
    74b4:	ldr	x0, [sp, #24]
    74b8:	ldr	x0, [x0]
    74bc:	ldr	x1, [sp, #16]
    74c0:	bl	73e4 <_Unwind_DeleteException@plt+0x564>
    74c4:	mov	x1, x0
    74c8:	ldr	x0, [sp, #24]
    74cc:	str	x1, [x0]
    74d0:	nop
    74d4:	ldp	x29, x30, [sp], #32
    74d8:	ret
    74dc:	stp	x29, x30, [sp, #-112]!
    74e0:	mov	x29, sp
    74e4:	str	x19, [sp, #16]
    74e8:	str	x0, [sp, #56]
    74ec:	str	x1, [sp, #48]
    74f0:	str	x2, [sp, #40]
    74f4:	ldr	x0, [sp, #56]
    74f8:	ldr	x0, [x0, #24]
    74fc:	ldr	x1, [sp, #48]
    7500:	cmp	x1, x0
    7504:	b.ne	761c <_Unwind_DeleteException@plt+0x79c>  // b.any
    7508:	mov	w1, #0x0                   	// #0
    750c:	ldr	x0, [sp, #56]
    7510:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    7514:	str	x0, [sp, #80]
    7518:	mov	w1, #0x1                   	// #1
    751c:	ldr	x0, [sp, #56]
    7520:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    7524:	str	x0, [sp, #72]
    7528:	ldr	x0, [sp, #40]
    752c:	cmp	x0, #0x0
    7530:	b.eq	7540 <_Unwind_DeleteException@plt+0x6c0>  // b.none
    7534:	ldr	x0, [sp, #40]
    7538:	ldr	x1, [sp, #56]
    753c:	str	x1, [x0]
    7540:	ldr	x0, [sp, #80]
    7544:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    7548:	and	w0, w0, #0xff
    754c:	cmp	w0, #0x0
    7550:	b.eq	7580 <_Unwind_DeleteException@plt+0x700>  // b.none
    7554:	ldr	x0, [sp, #72]
    7558:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    755c:	and	w0, w0, #0xff
    7560:	cmp	w0, #0x0
    7564:	b.eq	7570 <_Unwind_DeleteException@plt+0x6f0>  // b.none
    7568:	ldr	x0, [sp, #72]
    756c:	b	76f0 <_Unwind_DeleteException@plt+0x870>
    7570:	ldr	x0, [sp, #72]
    7574:	str	x0, [sp, #96]
    7578:	strb	wzr, [sp, #111]
    757c:	b	7590 <_Unwind_DeleteException@plt+0x710>
    7580:	ldr	x0, [sp, #80]
    7584:	str	x0, [sp, #96]
    7588:	mov	w0, #0x1                   	// #1
    758c:	strb	w0, [sp, #111]
    7590:	ldr	x0, [sp, #96]
    7594:	str	x0, [sp, #88]
    7598:	ldrb	w1, [sp, #111]
    759c:	ldr	x0, [sp, #88]
    75a0:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    75a4:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    75a8:	and	w0, w0, #0xff
    75ac:	eor	w0, w0, #0x1
    75b0:	and	w0, w0, #0xff
    75b4:	cmp	w0, #0x0
    75b8:	b.eq	75d4 <_Unwind_DeleteException@plt+0x754>  // b.none
    75bc:	nop
    75c0:	ldrb	w1, [sp, #111]
    75c4:	ldr	x0, [sp, #88]
    75c8:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    75cc:	str	x0, [sp, #88]
    75d0:	b	7598 <_Unwind_DeleteException@plt+0x718>
    75d4:	ldr	x0, [sp, #88]
    75d8:	ldr	x0, [x0, #24]
    75dc:	mov	x2, #0x0                   	// #0
    75e0:	mov	x1, x0
    75e4:	ldr	x0, [sp, #96]
    75e8:	bl	74dc <_Unwind_DeleteException@plt+0x65c>
    75ec:	str	x0, [sp, #96]
    75f0:	ldr	x3, [sp, #88]
    75f4:	ldrb	w0, [sp, #111]
    75f8:	eor	w0, w0, #0x1
    75fc:	and	w0, w0, #0xff
    7600:	ldr	x2, [sp, #96]
    7604:	mov	w1, w0
    7608:	mov	x0, x3
    760c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7610:	ldr	x0, [sp, #88]
    7614:	str	x0, [sp, #56]
    7618:	b	7660 <_Unwind_DeleteException@plt+0x7e0>
    761c:	ldr	x0, [sp, #56]
    7620:	ldr	x0, [x0, #24]
    7624:	ldr	x1, [sp, #48]
    7628:	cmp	x1, x0
    762c:	cset	w0, hi  // hi = pmore
    7630:	strb	w0, [sp, #111]
    7634:	ldr	x19, [sp, #56]
    7638:	ldrb	w1, [sp, #111]
    763c:	ldr	x0, [sp, #56]
    7640:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    7644:	ldr	x2, [sp, #40]
    7648:	ldr	x1, [sp, #48]
    764c:	bl	74dc <_Unwind_DeleteException@plt+0x65c>
    7650:	mov	x2, x0
    7654:	ldrb	w1, [sp, #111]
    7658:	mov	x0, x19
    765c:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7660:	ldr	x0, [sp, #56]
    7664:	bl	7158 <_Unwind_DeleteException@plt+0x2d8>
    7668:	ldr	x0, [sp, #56]
    766c:	bl	779c <_Unwind_DeleteException@plt+0x91c>
    7670:	str	x0, [sp, #56]
    7674:	mov	w1, #0x1                   	// #1
    7678:	ldr	x0, [sp, #56]
    767c:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    7680:	bl	779c <_Unwind_DeleteException@plt+0x91c>
    7684:	str	x0, [sp, #72]
    7688:	ldr	x0, [sp, #56]
    768c:	ldr	x2, [sp, #72]
    7690:	mov	w1, #0x1                   	// #1
    7694:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    7698:	ldr	x19, [sp, #72]
    769c:	mov	w1, #0x1                   	// #1
    76a0:	ldr	x0, [sp, #72]
    76a4:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    76a8:	bl	779c <_Unwind_DeleteException@plt+0x91c>
    76ac:	mov	x2, x0
    76b0:	mov	w1, #0x1                   	// #1
    76b4:	mov	x0, x19
    76b8:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    76bc:	ldr	x0, [sp, #56]
    76c0:	bl	77b8 <_Unwind_DeleteException@plt+0x938>
    76c4:	str	x0, [sp, #56]
    76c8:	ldr	x19, [sp, #56]
    76cc:	mov	w1, #0x1                   	// #1
    76d0:	ldr	x0, [sp, #56]
    76d4:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    76d8:	bl	77b8 <_Unwind_DeleteException@plt+0x938>
    76dc:	mov	x2, x0
    76e0:	mov	w1, #0x1                   	// #1
    76e4:	mov	x0, x19
    76e8:	bl	7300 <_Unwind_DeleteException@plt+0x480>
    76ec:	ldr	x0, [sp, #56]
    76f0:	ldr	x19, [sp, #16]
    76f4:	ldp	x29, x30, [sp], #112
    76f8:	ret
    76fc:	stp	x29, x30, [sp, #-48]!
    7700:	mov	x29, sp
    7704:	str	x0, [sp, #24]
    7708:	str	x1, [sp, #16]
    770c:	ldr	x0, [sp, #24]
    7710:	ldr	x0, [x0]
    7714:	str	x0, [sp, #40]
    7718:	ldr	x0, [sp, #40]
    771c:	cmp	x0, #0x0
    7720:	b.ne	772c <_Unwind_DeleteException@plt+0x8ac>  // b.any
    7724:	mov	x0, #0x0                   	// #0
    7728:	b	7770 <_Unwind_DeleteException@plt+0x8f0>
    772c:	str	xzr, [sp, #32]
    7730:	add	x0, sp, #0x20
    7734:	mov	x2, x0
    7738:	ldr	x1, [sp, #16]
    773c:	ldr	x0, [sp, #40]
    7740:	bl	74dc <_Unwind_DeleteException@plt+0x65c>
    7744:	str	x0, [sp, #40]
    7748:	ldr	x0, [sp, #40]
    774c:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    7750:	and	w0, w0, #0xff
    7754:	cmp	w0, #0x0
    7758:	b.eq	7760 <_Unwind_DeleteException@plt+0x8e0>  // b.none
    775c:	str	xzr, [sp, #40]
    7760:	ldr	x0, [sp, #24]
    7764:	ldr	x1, [sp, #40]
    7768:	str	x1, [x0]
    776c:	ldr	x0, [sp, #32]
    7770:	ldp	x29, x30, [sp], #48
    7774:	ret
    7778:	stp	x29, x30, [sp, #-32]!
    777c:	mov	x29, sp
    7780:	str	x0, [sp, #24]
    7784:	strb	w1, [sp, #23]
    7788:	ldr	x0, [sp, #24]
    778c:	ldrb	w1, [sp, #23]
    7790:	bl	72dc <_Unwind_DeleteException@plt+0x45c>
    7794:	ldp	x29, x30, [sp], #32
    7798:	ret
    779c:	stp	x29, x30, [sp, #-32]!
    77a0:	mov	x29, sp
    77a4:	str	x0, [sp, #24]
    77a8:	ldr	x0, [sp, #24]
    77ac:	bl	7020 <_Unwind_DeleteException@plt+0x1a0>
    77b0:	ldp	x29, x30, [sp], #32
    77b4:	ret
    77b8:	stp	x29, x30, [sp, #-32]!
    77bc:	mov	x29, sp
    77c0:	str	x0, [sp, #24]
    77c4:	ldr	x0, [sp, #24]
    77c8:	bl	70a4 <_Unwind_DeleteException@plt+0x224>
    77cc:	ldp	x29, x30, [sp], #32
    77d0:	ret
    77d4:	stp	x29, x30, [sp, #-64]!
    77d8:	mov	x29, sp
    77dc:	str	x0, [sp, #40]
    77e0:	str	x1, [sp, #32]
    77e4:	str	x2, [sp, #24]
    77e8:	ldr	x0, [sp, #40]
    77ec:	add	x0, x0, #0xf0
    77f0:	ldr	x1, [sp, #32]
    77f4:	bl	7af8 <_Unwind_DeleteException@plt+0xc78>
    77f8:	str	x0, [sp, #56]
    77fc:	ldr	x0, [sp, #56]
    7800:	ldr	x1, [sp, #24]
    7804:	str	x1, [x0]
    7808:	ldr	x0, [sp, #56]
    780c:	str	xzr, [x0, #8]
    7810:	ldr	x0, [sp, #56]
    7814:	mov	w1, #0x1                   	// #1
    7818:	strb	w1, [x0, #24]
    781c:	nop
    7820:	ldp	x29, x30, [sp], #64
    7824:	ret
    7828:	stp	x29, x30, [sp, #-64]!
    782c:	mov	x29, sp
    7830:	str	x0, [sp, #40]
    7834:	str	x1, [sp, #32]
    7838:	str	x2, [sp, #24]
    783c:	ldr	x0, [sp, #40]
    7840:	add	x0, x0, #0xf0
    7844:	ldr	x1, [sp, #32]
    7848:	bl	7af8 <_Unwind_DeleteException@plt+0xc78>
    784c:	str	x0, [sp, #56]
    7850:	ldr	x0, [sp, #56]
    7854:	ldr	x1, [sp, #24]
    7858:	str	x1, [x0]
    785c:	ldr	x0, [sp, #56]
    7860:	str	xzr, [x0, #8]
    7864:	ldr	x0, [sp, #56]
    7868:	strb	wzr, [x0, #24]
    786c:	nop
    7870:	ldp	x29, x30, [sp], #64
    7874:	ret
    7878:	stp	x29, x30, [sp, #-64]!
    787c:	mov	x29, sp
    7880:	str	x0, [sp, #40]
    7884:	str	x1, [sp, #32]
    7888:	str	x2, [sp, #24]
    788c:	str	x3, [sp, #16]
    7890:	ldr	x0, [sp, #40]
    7894:	add	x0, x0, #0xf0
    7898:	ldr	x1, [sp, #32]
    789c:	bl	7af8 <_Unwind_DeleteException@plt+0xc78>
    78a0:	str	x0, [sp, #56]
    78a4:	ldr	x0, [sp, #56]
    78a8:	str	xzr, [x0]
    78ac:	ldr	x0, [sp, #56]
    78b0:	ldr	x1, [sp, #16]
    78b4:	str	x1, [x0, #8]
    78b8:	ldr	x0, [sp, #56]
    78bc:	ldr	x1, [sp, #24]
    78c0:	str	x1, [x0, #16]
    78c4:	ldr	x0, [sp, #56]
    78c8:	strb	wzr, [x0, #24]
    78cc:	nop
    78d0:	ldp	x29, x30, [sp], #64
    78d4:	ret
    78d8:	stp	x29, x30, [sp, #-80]!
    78dc:	mov	x29, sp
    78e0:	str	x0, [sp, #40]
    78e4:	str	x1, [sp, #32]
    78e8:	str	x2, [sp, #24]
    78ec:	ldr	x0, [sp, #40]
    78f0:	str	x0, [sp, #72]
    78f4:	ldr	x0, [sp, #24]
    78f8:	str	x0, [sp, #64]
    78fc:	ldr	x0, [sp, #64]
    7900:	ldrb	w0, [x0, #8]
    7904:	cmp	w0, #0x0
    7908:	b.eq	7960 <_Unwind_DeleteException@plt+0xae0>  // b.none
    790c:	ldr	x0, [sp, #32]
    7910:	ldrb	w0, [x0, #24]
    7914:	cmp	w0, #0x0
    7918:	b.eq	7994 <_Unwind_DeleteException@plt+0xb14>  // b.none
    791c:	ldr	x0, [sp, #32]
    7920:	ldr	x0, [x0, #8]
    7924:	cmp	x0, #0x0
    7928:	b.eq	794c <_Unwind_DeleteException@plt+0xacc>  // b.none
    792c:	ldr	x0, [sp, #32]
    7930:	ldr	x2, [x0, #8]
    7934:	ldr	x0, [sp, #32]
    7938:	ldr	x0, [x0, #16]
    793c:	mov	x1, x0
    7940:	ldr	x0, [sp, #72]
    7944:	blr	x2
    7948:	b	7994 <_Unwind_DeleteException@plt+0xb14>
    794c:	ldr	x0, [sp, #32]
    7950:	ldr	x1, [x0]
    7954:	ldr	x0, [sp, #72]
    7958:	blr	x1
    795c:	b	7994 <_Unwind_DeleteException@plt+0xb14>
    7960:	ldr	x0, [sp, #64]
    7964:	ldr	x0, [x0]
    7968:	ldr	x1, [sp, #40]
    796c:	bl	7af8 <_Unwind_DeleteException@plt+0xc78>
    7970:	str	x0, [sp, #56]
    7974:	ldr	x1, [sp, #56]
    7978:	ldr	x0, [sp, #32]
    797c:	mov	x2, x1
    7980:	mov	x3, x0
    7984:	ldp	x0, x1, [x3]
    7988:	stp	x0, x1, [x2]
    798c:	ldp	x0, x1, [x3, #16]
    7990:	stp	x0, x1, [x2, #16]
    7994:	nop
    7998:	ldp	x29, x30, [sp], #80
    799c:	ret
    79a0:	stp	x29, x30, [sp, #-64]!
    79a4:	mov	x29, sp
    79a8:	str	x0, [sp, #40]
    79ac:	str	x1, [sp, #32]
    79b0:	str	x2, [sp, #24]
    79b4:	ldr	x0, [sp, #40]
    79b8:	str	x0, [sp, #56]
    79bc:	ldr	x0, [sp, #24]
    79c0:	cmp	x0, #0x0
    79c4:	cset	w0, ne  // ne = any
    79c8:	strb	w0, [sp, #55]
    79cc:	ldr	x0, [sp, #32]
    79d0:	ldrb	w0, [x0, #24]
    79d4:	ldrb	w1, [sp, #55]
    79d8:	cmp	w1, w0
    79dc:	b.ne	7a20 <_Unwind_DeleteException@plt+0xba0>  // b.any
    79e0:	ldr	x0, [sp, #32]
    79e4:	ldr	x0, [x0, #8]
    79e8:	cmp	x0, #0x0
    79ec:	b.eq	7a10 <_Unwind_DeleteException@plt+0xb90>  // b.none
    79f0:	ldr	x0, [sp, #32]
    79f4:	ldr	x2, [x0, #8]
    79f8:	ldr	x0, [sp, #32]
    79fc:	ldr	x0, [x0, #16]
    7a00:	mov	x1, x0
    7a04:	ldr	x0, [sp, #56]
    7a08:	blr	x2
    7a0c:	b	7a20 <_Unwind_DeleteException@plt+0xba0>
    7a10:	ldr	x0, [sp, #32]
    7a14:	ldr	x1, [x0]
    7a18:	ldr	x0, [sp, #56]
    7a1c:	blr	x1
    7a20:	nop
    7a24:	ldp	x29, x30, [sp], #64
    7a28:	ret
    7a2c:	stp	x29, x30, [sp, #-64]!
    7a30:	mov	x29, sp
    7a34:	str	x0, [sp, #40]
    7a38:	strb	w1, [sp, #39]
    7a3c:	str	x2, [sp, #24]
    7a40:	ldr	x0, [sp, #24]
    7a44:	cmp	x0, #0x0
    7a48:	b.eq	7a80 <_Unwind_DeleteException@plt+0xc00>  // b.none
    7a4c:	ldr	x0, [sp, #24]
    7a50:	str	x0, [sp, #48]
    7a54:	ldrb	w0, [sp, #39]
    7a58:	strb	w0, [sp, #56]
    7a5c:	ldr	x0, [sp, #40]
    7a60:	add	x3, x0, #0xf0
    7a64:	add	x0, sp, #0x30
    7a68:	mov	x2, x0
    7a6c:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    7a70:	add	x1, x0, #0x8d8
    7a74:	mov	x0, x3
    7a78:	bl	7b48 <_Unwind_DeleteException@plt+0xcc8>
    7a7c:	b	7aa0 <_Unwind_DeleteException@plt+0xc20>
    7a80:	ldr	x0, [sp, #40]
    7a84:	add	x3, x0, #0xf0
    7a88:	ldrb	w0, [sp, #39]
    7a8c:	mov	x2, x0
    7a90:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    7a94:	add	x1, x0, #0x9a0
    7a98:	mov	x0, x3
    7a9c:	bl	7b48 <_Unwind_DeleteException@plt+0xcc8>
    7aa0:	ldr	x0, [sp, #40]
    7aa4:	add	x0, x0, #0xf0
    7aa8:	bl	7b90 <_Unwind_DeleteException@plt+0xd10>
    7aac:	nop
    7ab0:	ldp	x29, x30, [sp], #64
    7ab4:	ret
    7ab8:	stp	x29, x30, [sp, #-32]!
    7abc:	mov	x29, sp
    7ac0:	str	x0, [sp, #24]
    7ac4:	mov	w1, #0x0                   	// #0
    7ac8:	ldr	x0, [sp, #24]
    7acc:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    7ad0:	ldp	x29, x30, [sp], #32
    7ad4:	ret
    7ad8:	stp	x29, x30, [sp, #-32]!
    7adc:	mov	x29, sp
    7ae0:	str	x0, [sp, #24]
    7ae4:	ldr	x0, [sp, #24]
    7ae8:	bl	6d90 <free@plt>
    7aec:	nop
    7af0:	ldp	x29, x30, [sp], #32
    7af4:	ret
    7af8:	stp	x29, x30, [sp, #-64]!
    7afc:	mov	x29, sp
    7b00:	str	x19, [sp, #16]
    7b04:	str	x0, [sp, #40]
    7b08:	str	x1, [sp, #32]
    7b0c:	mov	x0, #0x40                  	// #64
    7b10:	bl	7ab8 <_Unwind_DeleteException@plt+0xc38>
    7b14:	mov	x19, x0
    7b18:	ldr	x1, [sp, #32]
    7b1c:	mov	x0, x19
    7b20:	bl	7bd0 <_Unwind_DeleteException@plt+0xd50>
    7b24:	str	x19, [sp, #56]
    7b28:	ldr	x0, [sp, #40]
    7b2c:	ldr	x1, [sp, #56]
    7b30:	bl	7484 <_Unwind_DeleteException@plt+0x604>
    7b34:	ldr	x0, [sp, #56]
    7b38:	add	x0, x0, #0x20
    7b3c:	ldr	x19, [sp, #16]
    7b40:	ldp	x29, x30, [sp], #64
    7b44:	ret
    7b48:	stp	x29, x30, [sp, #-64]!
    7b4c:	mov	x29, sp
    7b50:	str	x0, [sp, #40]
    7b54:	str	x1, [sp, #32]
    7b58:	str	x2, [sp, #24]
    7b5c:	ldr	x0, [sp, #40]
    7b60:	ldr	x0, [x0]
    7b64:	str	x0, [sp, #56]
    7b68:	ldr	x0, [sp, #56]
    7b6c:	cmp	x0, #0x0
    7b70:	b.eq	7b84 <_Unwind_DeleteException@plt+0xd04>  // b.none
    7b74:	ldr	x2, [sp, #24]
    7b78:	ldr	x1, [sp, #32]
    7b7c:	ldr	x0, [sp, #56]
    7b80:	bl	7bf8 <_Unwind_DeleteException@plt+0xd78>
    7b84:	nop
    7b88:	ldp	x29, x30, [sp], #64
    7b8c:	ret
    7b90:	stp	x29, x30, [sp, #-48]!
    7b94:	mov	x29, sp
    7b98:	str	x0, [sp, #24]
    7b9c:	ldr	x0, [sp, #24]
    7ba0:	ldr	x0, [x0]
    7ba4:	str	x0, [sp, #40]
    7ba8:	ldr	x0, [sp, #40]
    7bac:	cmp	x0, #0x0
    7bb0:	b.eq	7bc4 <_Unwind_DeleteException@plt+0xd44>  // b.none
    7bb4:	ldr	x0, [sp, #24]
    7bb8:	str	xzr, [x0]
    7bbc:	ldr	x0, [sp, #40]
    7bc0:	bl	7c84 <_Unwind_DeleteException@plt+0xe04>
    7bc4:	nop
    7bc8:	ldp	x29, x30, [sp], #48
    7bcc:	ret
    7bd0:	stp	x29, x30, [sp, #-32]!
    7bd4:	mov	x29, sp
    7bd8:	str	x0, [sp, #24]
    7bdc:	str	x1, [sp, #16]
    7be0:	ldr	x0, [sp, #24]
    7be4:	ldr	x1, [sp, #16]
    7be8:	bl	7ce4 <_Unwind_DeleteException@plt+0xe64>
    7bec:	nop
    7bf0:	ldp	x29, x30, [sp], #32
    7bf4:	ret
    7bf8:	stp	x29, x30, [sp, #-48]!
    7bfc:	mov	x29, sp
    7c00:	str	x0, [sp, #40]
    7c04:	str	x1, [sp, #32]
    7c08:	str	x2, [sp, #24]
    7c0c:	ldr	x0, [sp, #40]
    7c10:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    7c14:	and	w0, w0, #0xff
    7c18:	cmp	w0, #0x0
    7c1c:	b.ne	7c78 <_Unwind_DeleteException@plt+0xdf8>  // b.any
    7c20:	ldr	x0, [sp, #40]
    7c24:	ldr	x4, [x0, #24]
    7c28:	ldr	x0, [sp, #40]
    7c2c:	add	x0, x0, #0x20
    7c30:	ldr	x3, [sp, #32]
    7c34:	ldr	x2, [sp, #24]
    7c38:	mov	x1, x0
    7c3c:	mov	x0, x4
    7c40:	blr	x3
    7c44:	mov	w1, #0x0                   	// #0
    7c48:	ldr	x0, [sp, #40]
    7c4c:	bl	7d18 <_Unwind_DeleteException@plt+0xe98>
    7c50:	ldr	x2, [sp, #24]
    7c54:	ldr	x1, [sp, #32]
    7c58:	bl	7bf8 <_Unwind_DeleteException@plt+0xd78>
    7c5c:	mov	w1, #0x1                   	// #1
    7c60:	ldr	x0, [sp, #40]
    7c64:	bl	7d18 <_Unwind_DeleteException@plt+0xe98>
    7c68:	ldr	x2, [sp, #24]
    7c6c:	ldr	x1, [sp, #32]
    7c70:	bl	7bf8 <_Unwind_DeleteException@plt+0xd78>
    7c74:	b	7c7c <_Unwind_DeleteException@plt+0xdfc>
    7c78:	nop
    7c7c:	ldp	x29, x30, [sp], #48
    7c80:	ret
    7c84:	stp	x29, x30, [sp, #-32]!
    7c88:	mov	x29, sp
    7c8c:	str	x0, [sp, #24]
    7c90:	ldr	x0, [sp, #24]
    7c94:	bl	72b4 <_Unwind_DeleteException@plt+0x434>
    7c98:	and	w0, w0, #0xff
    7c9c:	cmp	w0, #0x0
    7ca0:	b.ne	7cd8 <_Unwind_DeleteException@plt+0xe58>  // b.any
    7ca4:	mov	w1, #0x0                   	// #0
    7ca8:	ldr	x0, [sp, #24]
    7cac:	bl	7d18 <_Unwind_DeleteException@plt+0xe98>
    7cb0:	bl	7c84 <_Unwind_DeleteException@plt+0xe04>
    7cb4:	mov	w1, #0x1                   	// #1
    7cb8:	ldr	x0, [sp, #24]
    7cbc:	bl	7d18 <_Unwind_DeleteException@plt+0xe98>
    7cc0:	bl	7c84 <_Unwind_DeleteException@plt+0xe04>
    7cc4:	ldr	x0, [sp, #24]
    7cc8:	cmp	x0, #0x0
    7ccc:	b.eq	7cdc <_Unwind_DeleteException@plt+0xe5c>  // b.none
    7cd0:	bl	7ad8 <_Unwind_DeleteException@plt+0xc58>
    7cd4:	b	7cdc <_Unwind_DeleteException@plt+0xe5c>
    7cd8:	nop
    7cdc:	ldp	x29, x30, [sp], #32
    7ce0:	ret
    7ce4:	stp	x29, x30, [sp, #-32]!
    7ce8:	mov	x29, sp
    7cec:	str	x0, [sp, #24]
    7cf0:	str	x1, [sp, #16]
    7cf4:	ldr	x0, [sp, #24]
    7cf8:	mov	w1, #0x1                   	// #1
    7cfc:	bl	7270 <_Unwind_DeleteException@plt+0x3f0>
    7d00:	ldr	x0, [sp, #24]
    7d04:	ldr	x1, [sp, #16]
    7d08:	str	x1, [x0, #24]
    7d0c:	nop
    7d10:	ldp	x29, x30, [sp], #32
    7d14:	ret
    7d18:	stp	x29, x30, [sp, #-32]!
    7d1c:	mov	x29, sp
    7d20:	str	x0, [sp, #24]
    7d24:	strb	w1, [sp, #23]
    7d28:	ldr	x0, [sp, #24]
    7d2c:	ldrb	w1, [sp, #23]
    7d30:	bl	7778 <_Unwind_DeleteException@plt+0x8f8>
    7d34:	ldp	x29, x30, [sp], #32
    7d38:	ret
    7d3c:	mrs	x1, tpidr_el0
    7d40:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7d44:	ldr	x0, [x0, #4064]
    7d48:	add	x0, x1, x0
    7d4c:	ldr	x0, [x0]
    7d50:	ret

0000000000007d54 <_ITM_malloc@@LIBITM_1.0>:
    7d54:	stp	x29, x30, [sp, #-48]!
    7d58:	mov	x29, sp
    7d5c:	str	x0, [sp, #24]
    7d60:	ldr	x0, [sp, #24]
    7d64:	bl	6cd0 <malloc@plt>
    7d68:	str	x0, [sp, #40]
    7d6c:	ldr	x0, [sp, #40]
    7d70:	cmp	x0, #0x0
    7d74:	b.eq	7d94 <_ITM_malloc@@LIBITM_1.0+0x40>  // b.none
    7d78:	bl	7d3c <_Unwind_DeleteException@plt+0xebc>
    7d7c:	mov	x3, x0
    7d80:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7d84:	ldr	x2, [x0, #4040]
    7d88:	ldr	x1, [sp, #40]
    7d8c:	mov	x0, x3
    7d90:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    7d94:	ldr	x0, [sp, #40]
    7d98:	ldp	x29, x30, [sp], #48
    7d9c:	ret

0000000000007da0 <_ITM_calloc@@LIBITM_1.0>:
    7da0:	stp	x29, x30, [sp, #-48]!
    7da4:	mov	x29, sp
    7da8:	str	x0, [sp, #24]
    7dac:	str	x1, [sp, #16]
    7db0:	ldr	x1, [sp, #16]
    7db4:	ldr	x0, [sp, #24]
    7db8:	bl	6d30 <calloc@plt>
    7dbc:	str	x0, [sp, #40]
    7dc0:	ldr	x0, [sp, #40]
    7dc4:	cmp	x0, #0x0
    7dc8:	b.eq	7de8 <_ITM_calloc@@LIBITM_1.0+0x48>  // b.none
    7dcc:	bl	7d3c <_Unwind_DeleteException@plt+0xebc>
    7dd0:	mov	x3, x0
    7dd4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7dd8:	ldr	x2, [x0, #4040]
    7ddc:	ldr	x1, [sp, #40]
    7de0:	mov	x0, x3
    7de4:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    7de8:	ldr	x0, [sp, #40]
    7dec:	ldp	x29, x30, [sp], #48
    7df0:	ret

0000000000007df4 <_ITM_free@@LIBITM_1.0>:
    7df4:	stp	x29, x30, [sp, #-32]!
    7df8:	mov	x29, sp
    7dfc:	str	x0, [sp, #24]
    7e00:	ldr	x0, [sp, #24]
    7e04:	cmp	x0, #0x0
    7e08:	b.eq	7e28 <_ITM_free@@LIBITM_1.0+0x34>  // b.none
    7e0c:	bl	7d3c <_Unwind_DeleteException@plt+0xebc>
    7e10:	mov	x3, x0
    7e14:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7e18:	ldr	x2, [x0, #4040]
    7e1c:	ldr	x1, [sp, #24]
    7e20:	mov	x0, x3
    7e24:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    7e28:	nop
    7e2c:	ldp	x29, x30, [sp], #32
    7e30:	ret

0000000000007e34 <_ITM_dropReferences@@LIBITM_1.0>:
    7e34:	stp	x29, x30, [sp, #-32]!
    7e38:	mov	x29, sp
    7e3c:	str	x0, [sp, #24]
    7e40:	str	x1, [sp, #16]
    7e44:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    7e48:	add	x0, x0, #0xa40
    7e4c:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    7e50:	mrs	x1, tpidr_el0
    7e54:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7e58:	ldr	x0, [x0, #4064]
    7e5c:	add	x0, x1, x0
    7e60:	ldr	x0, [x0]
    7e64:	ret
    7e68:	stp	x29, x30, [sp, #-32]!
    7e6c:	mov	x29, sp
    7e70:	str	x0, [sp, #24]
    7e74:	mov	x1, #0x0                   	// #0
    7e78:	ldr	x0, [sp, #24]
    7e7c:	bl	6df0 <_ZdlPvRKSt9nothrow_t@plt>
    7e80:	nop
    7e84:	ldp	x29, x30, [sp], #32
    7e88:	ret
    7e8c:	stp	x29, x30, [sp, #-32]!
    7e90:	mov	x29, sp
    7e94:	str	x0, [sp, #24]
    7e98:	mov	x1, #0x0                   	// #0
    7e9c:	ldr	x0, [sp, #24]
    7ea0:	bl	6da0 <_ZdaPvRKSt9nothrow_t@plt>
    7ea4:	nop
    7ea8:	ldp	x29, x30, [sp], #32
    7eac:	ret
    7eb0:	stp	x29, x30, [sp, #-32]!
    7eb4:	mov	x29, sp
    7eb8:	str	x0, [sp, #24]
    7ebc:	str	x1, [sp, #16]
    7ec0:	mov	x2, #0x0                   	// #0
    7ec4:	ldr	x1, [sp, #16]
    7ec8:	ldr	x0, [sp, #24]
    7ecc:	bl	6ce0 <_ZdlPvmRKSt9nothrow_t@plt>
    7ed0:	nop
    7ed4:	ldp	x29, x30, [sp], #32
    7ed8:	ret

0000000000007edc <_ZGTtnwm@@LIBITM_1.0>:
    7edc:	stp	x29, x30, [sp, #-48]!
    7ee0:	mov	x29, sp
    7ee4:	str	x0, [sp, #24]
    7ee8:	ldr	x0, [sp, #24]
    7eec:	bl	6e10 <_Znwm@plt>
    7ef0:	str	x0, [sp, #40]
    7ef4:	ldr	x0, [sp, #40]
    7ef8:	cmp	x0, #0x0
    7efc:	b.eq	7f1c <_ZGTtnwm@@LIBITM_1.0+0x40>  // b.none
    7f00:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    7f04:	mov	x3, x0
    7f08:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7f0c:	ldr	x2, [x0, #3984]
    7f10:	ldr	x1, [sp, #40]
    7f14:	mov	x0, x3
    7f18:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    7f1c:	ldr	x0, [sp, #40]
    7f20:	ldp	x29, x30, [sp], #48
    7f24:	ret

0000000000007f28 <_ZGTtnwmRKSt9nothrow_t@@LIBITM_1.0>:
    7f28:	stp	x29, x30, [sp, #-48]!
    7f2c:	mov	x29, sp
    7f30:	str	x0, [sp, #24]
    7f34:	str	x1, [sp, #16]
    7f38:	ldr	x1, [sp, #16]
    7f3c:	ldr	x0, [sp, #24]
    7f40:	bl	6c40 <_ZnwmRKSt9nothrow_t@plt>
    7f44:	str	x0, [sp, #40]
    7f48:	ldr	x0, [sp, #40]
    7f4c:	cmp	x0, #0x0
    7f50:	b.eq	7f70 <_ZGTtnwmRKSt9nothrow_t@@LIBITM_1.0+0x48>  // b.none
    7f54:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    7f58:	mov	x3, x0
    7f5c:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    7f60:	add	x2, x0, #0xe68
    7f64:	ldr	x1, [sp, #40]
    7f68:	mov	x0, x3
    7f6c:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    7f70:	ldr	x0, [sp, #40]
    7f74:	ldp	x29, x30, [sp], #48
    7f78:	ret

0000000000007f7c <_ZGTtnam@@LIBITM_1.0>:
    7f7c:	stp	x29, x30, [sp, #-48]!
    7f80:	mov	x29, sp
    7f84:	str	x0, [sp, #24]
    7f88:	ldr	x0, [sp, #24]
    7f8c:	bl	6c50 <_Znam@plt>
    7f90:	str	x0, [sp, #40]
    7f94:	ldr	x0, [sp, #40]
    7f98:	cmp	x0, #0x0
    7f9c:	b.eq	7fbc <_ZGTtnam@@LIBITM_1.0+0x40>  // b.none
    7fa0:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    7fa4:	mov	x3, x0
    7fa8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    7fac:	ldr	x2, [x0, #4032]
    7fb0:	ldr	x1, [sp, #40]
    7fb4:	mov	x0, x3
    7fb8:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    7fbc:	ldr	x0, [sp, #40]
    7fc0:	ldp	x29, x30, [sp], #48
    7fc4:	ret

0000000000007fc8 <_ZGTtnamRKSt9nothrow_t@@LIBITM_1.0>:
    7fc8:	stp	x29, x30, [sp, #-48]!
    7fcc:	mov	x29, sp
    7fd0:	str	x0, [sp, #24]
    7fd4:	str	x1, [sp, #16]
    7fd8:	ldr	x1, [sp, #16]
    7fdc:	ldr	x0, [sp, #24]
    7fe0:	bl	6d10 <_ZnamRKSt9nothrow_t@plt>
    7fe4:	str	x0, [sp, #40]
    7fe8:	ldr	x0, [sp, #40]
    7fec:	cmp	x0, #0x0
    7ff0:	b.eq	8010 <_ZGTtnamRKSt9nothrow_t@@LIBITM_1.0+0x48>  // b.none
    7ff4:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    7ff8:	mov	x3, x0
    7ffc:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    8000:	add	x2, x0, #0xe8c
    8004:	ldr	x1, [sp, #40]
    8008:	mov	x0, x3
    800c:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    8010:	ldr	x0, [sp, #40]
    8014:	ldp	x29, x30, [sp], #48
    8018:	ret

000000000000801c <_ZGTtdlPv@@LIBITM_1.0>:
    801c:	stp	x29, x30, [sp, #-32]!
    8020:	mov	x29, sp
    8024:	str	x0, [sp, #24]
    8028:	ldr	x0, [sp, #24]
    802c:	cmp	x0, #0x0
    8030:	b.eq	8050 <_ZGTtdlPv@@LIBITM_1.0+0x34>  // b.none
    8034:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    8038:	mov	x3, x0
    803c:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    8040:	ldr	x2, [x0, #3984]
    8044:	ldr	x1, [sp, #24]
    8048:	mov	x0, x3
    804c:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    8050:	nop
    8054:	ldp	x29, x30, [sp], #32
    8058:	ret

000000000000805c <_ZGTtdlPvRKSt9nothrow_t@@LIBITM_1.0>:
    805c:	stp	x29, x30, [sp, #-32]!
    8060:	mov	x29, sp
    8064:	str	x0, [sp, #24]
    8068:	str	x1, [sp, #16]
    806c:	ldr	x0, [sp, #24]
    8070:	cmp	x0, #0x0
    8074:	b.eq	8094 <_ZGTtdlPvRKSt9nothrow_t@@LIBITM_1.0+0x38>  // b.none
    8078:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    807c:	mov	x3, x0
    8080:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    8084:	add	x2, x0, #0xe68
    8088:	ldr	x1, [sp, #24]
    808c:	mov	x0, x3
    8090:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    8094:	nop
    8098:	ldp	x29, x30, [sp], #32
    809c:	ret

00000000000080a0 <_ZGTtdaPv@@LIBITM_1.0>:
    80a0:	stp	x29, x30, [sp, #-32]!
    80a4:	mov	x29, sp
    80a8:	str	x0, [sp, #24]
    80ac:	ldr	x0, [sp, #24]
    80b0:	cmp	x0, #0x0
    80b4:	b.eq	80d4 <_ZGTtdaPv@@LIBITM_1.0+0x34>  // b.none
    80b8:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    80bc:	mov	x3, x0
    80c0:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    80c4:	ldr	x2, [x0, #4032]
    80c8:	ldr	x1, [sp, #24]
    80cc:	mov	x0, x3
    80d0:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    80d4:	nop
    80d8:	ldp	x29, x30, [sp], #32
    80dc:	ret

00000000000080e0 <_ZGTtdaPvRKSt9nothrow_t@@LIBITM_1.0>:
    80e0:	stp	x29, x30, [sp, #-32]!
    80e4:	mov	x29, sp
    80e8:	str	x0, [sp, #24]
    80ec:	str	x1, [sp, #16]
    80f0:	ldr	x0, [sp, #24]
    80f4:	cmp	x0, #0x0
    80f8:	b.eq	8118 <_ZGTtdaPvRKSt9nothrow_t@@LIBITM_1.0+0x38>  // b.none
    80fc:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    8100:	mov	x3, x0
    8104:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    8108:	add	x2, x0, #0xe8c
    810c:	ldr	x1, [sp, #24]
    8110:	mov	x0, x3
    8114:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    8118:	nop
    811c:	ldp	x29, x30, [sp], #32
    8120:	ret

0000000000008124 <_ZGTtdlPvm@@LIBITM_1.1>:
    8124:	stp	x29, x30, [sp, #-32]!
    8128:	mov	x29, sp
    812c:	str	x0, [sp, #24]
    8130:	str	x1, [sp, #16]
    8134:	ldr	x0, [sp, #24]
    8138:	cmp	x0, #0x0
    813c:	b.eq	8160 <_ZGTtdlPvm@@LIBITM_1.1+0x3c>  // b.none
    8140:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    8144:	mov	x4, x0
    8148:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    814c:	ldr	x3, [x0, #4048]
    8150:	ldr	x2, [sp, #16]
    8154:	ldr	x1, [sp, #24]
    8158:	mov	x0, x4
    815c:	bl	7878 <_Unwind_DeleteException@plt+0x9f8>
    8160:	nop
    8164:	ldp	x29, x30, [sp], #32
    8168:	ret

000000000000816c <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1>:
    816c:	stp	x29, x30, [sp, #-48]!
    8170:	mov	x29, sp
    8174:	str	x0, [sp, #40]
    8178:	str	x1, [sp, #32]
    817c:	str	x2, [sp, #24]
    8180:	ldr	x0, [sp, #40]
    8184:	cmp	x0, #0x0
    8188:	b.eq	81ac <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x40>  // b.none
    818c:	bl	7e50 <_ITM_dropReferences@@LIBITM_1.0+0x1c>
    8190:	mov	x4, x0
    8194:	adrp	x0, 7000 <_Unwind_DeleteException@plt+0x180>
    8198:	add	x3, x0, #0xeb0
    819c:	ldr	x2, [sp, #32]
    81a0:	ldr	x1, [sp, #40]
    81a4:	mov	x0, x4
    81a8:	bl	7878 <_Unwind_DeleteException@plt+0x9f8>
    81ac:	nop
    81b0:	ldp	x29, x30, [sp], #48
    81b4:	ret
    81b8:	mrs	x1, tpidr_el0
    81bc:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    81c0:	ldr	x0, [x0, #4064]
    81c4:	add	x0, x1, x0
    81c8:	ldr	x0, [x0, #8]
    81cc:	ret
    81d0:	stp	x29, x30, [sp, #-48]!
    81d4:	mov	x29, sp
    81d8:	str	x0, [sp, #40]
    81dc:	str	x1, [sp, #32]
    81e0:	str	x2, [sp, #24]
    81e4:	str	w3, [sp, #20]
    81e8:	str	w4, [sp, #16]
    81ec:	ldr	w0, [sp, #20]
    81f0:	cmp	w0, #0x0
    81f4:	b.eq	8204 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x98>  // b.none
    81f8:	ldr	w0, [sp, #16]
    81fc:	cmp	w0, #0x0
    8200:	b.ne	826c <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x100>  // b.any
    8204:	ldr	x1, [sp, #40]
    8208:	ldr	x0, [sp, #32]
    820c:	cmp	x1, x0
    8210:	b.hi	8234 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0xc8>  // b.pmore
    8214:	ldr	x1, [sp, #40]
    8218:	ldr	x0, [sp, #24]
    821c:	add	x1, x1, x0
    8220:	ldr	x0, [sp, #32]
    8224:	cmp	x1, x0
    8228:	cset	w0, hi  // hi = pmore
    822c:	and	w0, w0, #0xff
    8230:	b	8250 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0xe4>
    8234:	ldr	x1, [sp, #32]
    8238:	ldr	x0, [sp, #24]
    823c:	add	x1, x1, x0
    8240:	ldr	x0, [sp, #40]
    8244:	cmp	x1, x0
    8248:	cset	w0, hi  // hi = pmore
    824c:	and	w0, w0, #0xff
    8250:	cmp	w0, #0x0
    8254:	b.eq	8264 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0xf8>  // b.none
    8258:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    825c:	add	x0, x0, #0xa68
    8260:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    8264:	mov	w0, #0x0                   	// #0
    8268:	b	8270 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x104>
    826c:	mov	w0, #0x1                   	// #1
    8270:	ldp	x29, x30, [sp], #48
    8274:	ret

0000000000008278 <_ITM_RU1@@LIBITM_1.0>:
    8278:	stp	x29, x30, [sp, #-32]!
    827c:	mov	x29, sp
    8280:	str	x0, [sp, #24]
    8284:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8288:	ldr	x1, [x0]
    828c:	add	x1, x1, #0x30
    8290:	ldr	x2, [x1]
    8294:	ldr	x1, [sp, #24]
    8298:	blr	x2
    829c:	and	w0, w0, #0xff
    82a0:	ldp	x29, x30, [sp], #32
    82a4:	ret

00000000000082a8 <_ITM_RaRU1@@LIBITM_1.0>:
    82a8:	stp	x29, x30, [sp, #-32]!
    82ac:	mov	x29, sp
    82b0:	str	x0, [sp, #24]
    82b4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    82b8:	ldr	x1, [x0]
    82bc:	add	x1, x1, #0x38
    82c0:	ldr	x2, [x1]
    82c4:	ldr	x1, [sp, #24]
    82c8:	blr	x2
    82cc:	and	w0, w0, #0xff
    82d0:	ldp	x29, x30, [sp], #32
    82d4:	ret

00000000000082d8 <_ITM_RaWU1@@LIBITM_1.0>:
    82d8:	stp	x29, x30, [sp, #-32]!
    82dc:	mov	x29, sp
    82e0:	str	x0, [sp, #24]
    82e4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    82e8:	ldr	x1, [x0]
    82ec:	add	x1, x1, #0x40
    82f0:	ldr	x2, [x1]
    82f4:	ldr	x1, [sp, #24]
    82f8:	blr	x2
    82fc:	and	w0, w0, #0xff
    8300:	ldp	x29, x30, [sp], #32
    8304:	ret

0000000000008308 <_ITM_RfWU1@@LIBITM_1.0>:
    8308:	stp	x29, x30, [sp, #-32]!
    830c:	mov	x29, sp
    8310:	str	x0, [sp, #24]
    8314:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8318:	ldr	x1, [x0]
    831c:	add	x1, x1, #0x48
    8320:	ldr	x2, [x1]
    8324:	ldr	x1, [sp, #24]
    8328:	blr	x2
    832c:	and	w0, w0, #0xff
    8330:	ldp	x29, x30, [sp], #32
    8334:	ret

0000000000008338 <_ITM_WU1@@LIBITM_1.0>:
    8338:	stp	x29, x30, [sp, #-32]!
    833c:	mov	x29, sp
    8340:	str	x0, [sp, #24]
    8344:	strb	w1, [sp, #23]
    8348:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    834c:	ldr	x1, [x0]
    8350:	add	x1, x1, #0x50
    8354:	ldr	x3, [x1]
    8358:	ldrb	w2, [sp, #23]
    835c:	ldr	x1, [sp, #24]
    8360:	blr	x3
    8364:	nop
    8368:	ldp	x29, x30, [sp], #32
    836c:	ret

0000000000008370 <_ITM_WaRU1@@LIBITM_1.0>:
    8370:	stp	x29, x30, [sp, #-32]!
    8374:	mov	x29, sp
    8378:	str	x0, [sp, #24]
    837c:	strb	w1, [sp, #23]
    8380:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8384:	ldr	x1, [x0]
    8388:	add	x1, x1, #0x58
    838c:	ldr	x3, [x1]
    8390:	ldrb	w2, [sp, #23]
    8394:	ldr	x1, [sp, #24]
    8398:	blr	x3
    839c:	nop
    83a0:	ldp	x29, x30, [sp], #32
    83a4:	ret

00000000000083a8 <_ITM_WaWU1@@LIBITM_1.0>:
    83a8:	stp	x29, x30, [sp, #-32]!
    83ac:	mov	x29, sp
    83b0:	str	x0, [sp, #24]
    83b4:	strb	w1, [sp, #23]
    83b8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    83bc:	ldr	x1, [x0]
    83c0:	add	x1, x1, #0x60
    83c4:	ldr	x3, [x1]
    83c8:	ldrb	w2, [sp, #23]
    83cc:	ldr	x1, [sp, #24]
    83d0:	blr	x3
    83d4:	nop
    83d8:	ldp	x29, x30, [sp], #32
    83dc:	ret

00000000000083e0 <_ITM_RU2@@LIBITM_1.0>:
    83e0:	stp	x29, x30, [sp, #-32]!
    83e4:	mov	x29, sp
    83e8:	str	x0, [sp, #24]
    83ec:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    83f0:	ldr	x1, [x0]
    83f4:	add	x1, x1, #0x68
    83f8:	ldr	x2, [x1]
    83fc:	ldr	x1, [sp, #24]
    8400:	blr	x2
    8404:	and	w0, w0, #0xffff
    8408:	ldp	x29, x30, [sp], #32
    840c:	ret

0000000000008410 <_ITM_RaRU2@@LIBITM_1.0>:
    8410:	stp	x29, x30, [sp, #-32]!
    8414:	mov	x29, sp
    8418:	str	x0, [sp, #24]
    841c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8420:	ldr	x1, [x0]
    8424:	add	x1, x1, #0x70
    8428:	ldr	x2, [x1]
    842c:	ldr	x1, [sp, #24]
    8430:	blr	x2
    8434:	and	w0, w0, #0xffff
    8438:	ldp	x29, x30, [sp], #32
    843c:	ret

0000000000008440 <_ITM_RaWU2@@LIBITM_1.0>:
    8440:	stp	x29, x30, [sp, #-32]!
    8444:	mov	x29, sp
    8448:	str	x0, [sp, #24]
    844c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8450:	ldr	x1, [x0]
    8454:	add	x1, x1, #0x78
    8458:	ldr	x2, [x1]
    845c:	ldr	x1, [sp, #24]
    8460:	blr	x2
    8464:	and	w0, w0, #0xffff
    8468:	ldp	x29, x30, [sp], #32
    846c:	ret

0000000000008470 <_ITM_RfWU2@@LIBITM_1.0>:
    8470:	stp	x29, x30, [sp, #-32]!
    8474:	mov	x29, sp
    8478:	str	x0, [sp, #24]
    847c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8480:	ldr	x1, [x0]
    8484:	add	x1, x1, #0x80
    8488:	ldr	x2, [x1]
    848c:	ldr	x1, [sp, #24]
    8490:	blr	x2
    8494:	and	w0, w0, #0xffff
    8498:	ldp	x29, x30, [sp], #32
    849c:	ret

00000000000084a0 <_ITM_WU2@@LIBITM_1.0>:
    84a0:	stp	x29, x30, [sp, #-32]!
    84a4:	mov	x29, sp
    84a8:	str	x0, [sp, #24]
    84ac:	strh	w1, [sp, #22]
    84b0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    84b4:	ldr	x1, [x0]
    84b8:	add	x1, x1, #0x88
    84bc:	ldr	x3, [x1]
    84c0:	ldrh	w2, [sp, #22]
    84c4:	ldr	x1, [sp, #24]
    84c8:	blr	x3
    84cc:	nop
    84d0:	ldp	x29, x30, [sp], #32
    84d4:	ret

00000000000084d8 <_ITM_WaRU2@@LIBITM_1.0>:
    84d8:	stp	x29, x30, [sp, #-32]!
    84dc:	mov	x29, sp
    84e0:	str	x0, [sp, #24]
    84e4:	strh	w1, [sp, #22]
    84e8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    84ec:	ldr	x1, [x0]
    84f0:	add	x1, x1, #0x90
    84f4:	ldr	x3, [x1]
    84f8:	ldrh	w2, [sp, #22]
    84fc:	ldr	x1, [sp, #24]
    8500:	blr	x3
    8504:	nop
    8508:	ldp	x29, x30, [sp], #32
    850c:	ret

0000000000008510 <_ITM_WaWU2@@LIBITM_1.0>:
    8510:	stp	x29, x30, [sp, #-32]!
    8514:	mov	x29, sp
    8518:	str	x0, [sp, #24]
    851c:	strh	w1, [sp, #22]
    8520:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8524:	ldr	x1, [x0]
    8528:	add	x1, x1, #0x98
    852c:	ldr	x3, [x1]
    8530:	ldrh	w2, [sp, #22]
    8534:	ldr	x1, [sp, #24]
    8538:	blr	x3
    853c:	nop
    8540:	ldp	x29, x30, [sp], #32
    8544:	ret

0000000000008548 <_ITM_RU4@@LIBITM_1.0>:
    8548:	stp	x29, x30, [sp, #-32]!
    854c:	mov	x29, sp
    8550:	str	x0, [sp, #24]
    8554:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8558:	ldr	x1, [x0]
    855c:	add	x1, x1, #0xa0
    8560:	ldr	x2, [x1]
    8564:	ldr	x1, [sp, #24]
    8568:	blr	x2
    856c:	ldp	x29, x30, [sp], #32
    8570:	ret

0000000000008574 <_ITM_RaRU4@@LIBITM_1.0>:
    8574:	stp	x29, x30, [sp, #-32]!
    8578:	mov	x29, sp
    857c:	str	x0, [sp, #24]
    8580:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8584:	ldr	x1, [x0]
    8588:	add	x1, x1, #0xa8
    858c:	ldr	x2, [x1]
    8590:	ldr	x1, [sp, #24]
    8594:	blr	x2
    8598:	ldp	x29, x30, [sp], #32
    859c:	ret

00000000000085a0 <_ITM_RaWU4@@LIBITM_1.0>:
    85a0:	stp	x29, x30, [sp, #-32]!
    85a4:	mov	x29, sp
    85a8:	str	x0, [sp, #24]
    85ac:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    85b0:	ldr	x1, [x0]
    85b4:	add	x1, x1, #0xb0
    85b8:	ldr	x2, [x1]
    85bc:	ldr	x1, [sp, #24]
    85c0:	blr	x2
    85c4:	ldp	x29, x30, [sp], #32
    85c8:	ret

00000000000085cc <_ITM_RfWU4@@LIBITM_1.0>:
    85cc:	stp	x29, x30, [sp, #-32]!
    85d0:	mov	x29, sp
    85d4:	str	x0, [sp, #24]
    85d8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    85dc:	ldr	x1, [x0]
    85e0:	add	x1, x1, #0xb8
    85e4:	ldr	x2, [x1]
    85e8:	ldr	x1, [sp, #24]
    85ec:	blr	x2
    85f0:	ldp	x29, x30, [sp], #32
    85f4:	ret

00000000000085f8 <_ITM_WU4@@LIBITM_1.0>:
    85f8:	stp	x29, x30, [sp, #-32]!
    85fc:	mov	x29, sp
    8600:	str	x0, [sp, #24]
    8604:	str	w1, [sp, #20]
    8608:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    860c:	ldr	x1, [x0]
    8610:	add	x1, x1, #0xc0
    8614:	ldr	x3, [x1]
    8618:	ldr	w2, [sp, #20]
    861c:	ldr	x1, [sp, #24]
    8620:	blr	x3
    8624:	nop
    8628:	ldp	x29, x30, [sp], #32
    862c:	ret

0000000000008630 <_ITM_WaRU4@@LIBITM_1.0>:
    8630:	stp	x29, x30, [sp, #-32]!
    8634:	mov	x29, sp
    8638:	str	x0, [sp, #24]
    863c:	str	w1, [sp, #20]
    8640:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8644:	ldr	x1, [x0]
    8648:	add	x1, x1, #0xc8
    864c:	ldr	x3, [x1]
    8650:	ldr	w2, [sp, #20]
    8654:	ldr	x1, [sp, #24]
    8658:	blr	x3
    865c:	nop
    8660:	ldp	x29, x30, [sp], #32
    8664:	ret

0000000000008668 <_ITM_WaWU4@@LIBITM_1.0>:
    8668:	stp	x29, x30, [sp, #-32]!
    866c:	mov	x29, sp
    8670:	str	x0, [sp, #24]
    8674:	str	w1, [sp, #20]
    8678:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    867c:	ldr	x1, [x0]
    8680:	add	x1, x1, #0xd0
    8684:	ldr	x3, [x1]
    8688:	ldr	w2, [sp, #20]
    868c:	ldr	x1, [sp, #24]
    8690:	blr	x3
    8694:	nop
    8698:	ldp	x29, x30, [sp], #32
    869c:	ret

00000000000086a0 <_ITM_RU8@@LIBITM_1.0>:
    86a0:	stp	x29, x30, [sp, #-32]!
    86a4:	mov	x29, sp
    86a8:	str	x0, [sp, #24]
    86ac:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    86b0:	ldr	x1, [x0]
    86b4:	add	x1, x1, #0xd8
    86b8:	ldr	x2, [x1]
    86bc:	ldr	x1, [sp, #24]
    86c0:	blr	x2
    86c4:	ldp	x29, x30, [sp], #32
    86c8:	ret

00000000000086cc <_ITM_RaRU8@@LIBITM_1.0>:
    86cc:	stp	x29, x30, [sp, #-32]!
    86d0:	mov	x29, sp
    86d4:	str	x0, [sp, #24]
    86d8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    86dc:	ldr	x1, [x0]
    86e0:	add	x1, x1, #0xe0
    86e4:	ldr	x2, [x1]
    86e8:	ldr	x1, [sp, #24]
    86ec:	blr	x2
    86f0:	ldp	x29, x30, [sp], #32
    86f4:	ret

00000000000086f8 <_ITM_RaWU8@@LIBITM_1.0>:
    86f8:	stp	x29, x30, [sp, #-32]!
    86fc:	mov	x29, sp
    8700:	str	x0, [sp, #24]
    8704:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8708:	ldr	x1, [x0]
    870c:	add	x1, x1, #0xe8
    8710:	ldr	x2, [x1]
    8714:	ldr	x1, [sp, #24]
    8718:	blr	x2
    871c:	ldp	x29, x30, [sp], #32
    8720:	ret

0000000000008724 <_ITM_RfWU8@@LIBITM_1.0>:
    8724:	stp	x29, x30, [sp, #-32]!
    8728:	mov	x29, sp
    872c:	str	x0, [sp, #24]
    8730:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8734:	ldr	x1, [x0]
    8738:	add	x1, x1, #0xf0
    873c:	ldr	x2, [x1]
    8740:	ldr	x1, [sp, #24]
    8744:	blr	x2
    8748:	ldp	x29, x30, [sp], #32
    874c:	ret

0000000000008750 <_ITM_WU8@@LIBITM_1.0>:
    8750:	stp	x29, x30, [sp, #-32]!
    8754:	mov	x29, sp
    8758:	str	x0, [sp, #24]
    875c:	str	x1, [sp, #16]
    8760:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8764:	ldr	x1, [x0]
    8768:	add	x1, x1, #0xf8
    876c:	ldr	x3, [x1]
    8770:	ldr	x2, [sp, #16]
    8774:	ldr	x1, [sp, #24]
    8778:	blr	x3
    877c:	nop
    8780:	ldp	x29, x30, [sp], #32
    8784:	ret

0000000000008788 <_ITM_WaRU8@@LIBITM_1.0>:
    8788:	stp	x29, x30, [sp, #-32]!
    878c:	mov	x29, sp
    8790:	str	x0, [sp, #24]
    8794:	str	x1, [sp, #16]
    8798:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    879c:	ldr	x1, [x0]
    87a0:	add	x1, x1, #0x100
    87a4:	ldr	x3, [x1]
    87a8:	ldr	x2, [sp, #16]
    87ac:	ldr	x1, [sp, #24]
    87b0:	blr	x3
    87b4:	nop
    87b8:	ldp	x29, x30, [sp], #32
    87bc:	ret

00000000000087c0 <_ITM_WaWU8@@LIBITM_1.0>:
    87c0:	stp	x29, x30, [sp, #-32]!
    87c4:	mov	x29, sp
    87c8:	str	x0, [sp, #24]
    87cc:	str	x1, [sp, #16]
    87d0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    87d4:	ldr	x1, [x0]
    87d8:	add	x1, x1, #0x108
    87dc:	ldr	x3, [x1]
    87e0:	ldr	x2, [sp, #16]
    87e4:	ldr	x1, [sp, #24]
    87e8:	blr	x3
    87ec:	nop
    87f0:	ldp	x29, x30, [sp], #32
    87f4:	ret

00000000000087f8 <_ITM_RF@@LIBITM_1.0>:
    87f8:	stp	x29, x30, [sp, #-32]!
    87fc:	mov	x29, sp
    8800:	str	x0, [sp, #24]
    8804:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8808:	ldr	x1, [x0]
    880c:	add	x1, x1, #0x110
    8810:	ldr	x2, [x1]
    8814:	ldr	x1, [sp, #24]
    8818:	blr	x2
    881c:	ldp	x29, x30, [sp], #32
    8820:	ret

0000000000008824 <_ITM_RaRF@@LIBITM_1.0>:
    8824:	stp	x29, x30, [sp, #-32]!
    8828:	mov	x29, sp
    882c:	str	x0, [sp, #24]
    8830:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8834:	ldr	x1, [x0]
    8838:	add	x1, x1, #0x118
    883c:	ldr	x2, [x1]
    8840:	ldr	x1, [sp, #24]
    8844:	blr	x2
    8848:	ldp	x29, x30, [sp], #32
    884c:	ret

0000000000008850 <_ITM_RaWF@@LIBITM_1.0>:
    8850:	stp	x29, x30, [sp, #-32]!
    8854:	mov	x29, sp
    8858:	str	x0, [sp, #24]
    885c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8860:	ldr	x1, [x0]
    8864:	add	x1, x1, #0x120
    8868:	ldr	x2, [x1]
    886c:	ldr	x1, [sp, #24]
    8870:	blr	x2
    8874:	ldp	x29, x30, [sp], #32
    8878:	ret

000000000000887c <_ITM_RfWF@@LIBITM_1.0>:
    887c:	stp	x29, x30, [sp, #-32]!
    8880:	mov	x29, sp
    8884:	str	x0, [sp, #24]
    8888:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    888c:	ldr	x1, [x0]
    8890:	add	x1, x1, #0x128
    8894:	ldr	x2, [x1]
    8898:	ldr	x1, [sp, #24]
    889c:	blr	x2
    88a0:	ldp	x29, x30, [sp], #32
    88a4:	ret

00000000000088a8 <_ITM_WF@@LIBITM_1.0>:
    88a8:	stp	x29, x30, [sp, #-32]!
    88ac:	mov	x29, sp
    88b0:	str	x0, [sp, #24]
    88b4:	str	s0, [sp, #20]
    88b8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    88bc:	ldr	x1, [x0]
    88c0:	add	x1, x1, #0x130
    88c4:	ldr	x2, [x1]
    88c8:	ldr	s0, [sp, #20]
    88cc:	ldr	x1, [sp, #24]
    88d0:	blr	x2
    88d4:	nop
    88d8:	ldp	x29, x30, [sp], #32
    88dc:	ret

00000000000088e0 <_ITM_WaRF@@LIBITM_1.0>:
    88e0:	stp	x29, x30, [sp, #-32]!
    88e4:	mov	x29, sp
    88e8:	str	x0, [sp, #24]
    88ec:	str	s0, [sp, #20]
    88f0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    88f4:	ldr	x1, [x0]
    88f8:	add	x1, x1, #0x138
    88fc:	ldr	x2, [x1]
    8900:	ldr	s0, [sp, #20]
    8904:	ldr	x1, [sp, #24]
    8908:	blr	x2
    890c:	nop
    8910:	ldp	x29, x30, [sp], #32
    8914:	ret

0000000000008918 <_ITM_WaWF@@LIBITM_1.0>:
    8918:	stp	x29, x30, [sp, #-32]!
    891c:	mov	x29, sp
    8920:	str	x0, [sp, #24]
    8924:	str	s0, [sp, #20]
    8928:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    892c:	ldr	x1, [x0]
    8930:	add	x1, x1, #0x140
    8934:	ldr	x2, [x1]
    8938:	ldr	s0, [sp, #20]
    893c:	ldr	x1, [sp, #24]
    8940:	blr	x2
    8944:	nop
    8948:	ldp	x29, x30, [sp], #32
    894c:	ret

0000000000008950 <_ITM_RD@@LIBITM_1.0>:
    8950:	stp	x29, x30, [sp, #-32]!
    8954:	mov	x29, sp
    8958:	str	x0, [sp, #24]
    895c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8960:	ldr	x1, [x0]
    8964:	add	x1, x1, #0x148
    8968:	ldr	x2, [x1]
    896c:	ldr	x1, [sp, #24]
    8970:	blr	x2
    8974:	ldp	x29, x30, [sp], #32
    8978:	ret

000000000000897c <_ITM_RaRD@@LIBITM_1.0>:
    897c:	stp	x29, x30, [sp, #-32]!
    8980:	mov	x29, sp
    8984:	str	x0, [sp, #24]
    8988:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    898c:	ldr	x1, [x0]
    8990:	add	x1, x1, #0x150
    8994:	ldr	x2, [x1]
    8998:	ldr	x1, [sp, #24]
    899c:	blr	x2
    89a0:	ldp	x29, x30, [sp], #32
    89a4:	ret

00000000000089a8 <_ITM_RaWD@@LIBITM_1.0>:
    89a8:	stp	x29, x30, [sp, #-32]!
    89ac:	mov	x29, sp
    89b0:	str	x0, [sp, #24]
    89b4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    89b8:	ldr	x1, [x0]
    89bc:	add	x1, x1, #0x158
    89c0:	ldr	x2, [x1]
    89c4:	ldr	x1, [sp, #24]
    89c8:	blr	x2
    89cc:	ldp	x29, x30, [sp], #32
    89d0:	ret

00000000000089d4 <_ITM_RfWD@@LIBITM_1.0>:
    89d4:	stp	x29, x30, [sp, #-32]!
    89d8:	mov	x29, sp
    89dc:	str	x0, [sp, #24]
    89e0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    89e4:	ldr	x1, [x0]
    89e8:	add	x1, x1, #0x160
    89ec:	ldr	x2, [x1]
    89f0:	ldr	x1, [sp, #24]
    89f4:	blr	x2
    89f8:	ldp	x29, x30, [sp], #32
    89fc:	ret

0000000000008a00 <_ITM_WD@@LIBITM_1.0>:
    8a00:	stp	x29, x30, [sp, #-32]!
    8a04:	mov	x29, sp
    8a08:	str	x0, [sp, #24]
    8a0c:	str	d0, [sp, #16]
    8a10:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8a14:	ldr	x1, [x0]
    8a18:	add	x1, x1, #0x168
    8a1c:	ldr	x2, [x1]
    8a20:	ldr	d0, [sp, #16]
    8a24:	ldr	x1, [sp, #24]
    8a28:	blr	x2
    8a2c:	nop
    8a30:	ldp	x29, x30, [sp], #32
    8a34:	ret

0000000000008a38 <_ITM_WaRD@@LIBITM_1.0>:
    8a38:	stp	x29, x30, [sp, #-32]!
    8a3c:	mov	x29, sp
    8a40:	str	x0, [sp, #24]
    8a44:	str	d0, [sp, #16]
    8a48:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8a4c:	ldr	x1, [x0]
    8a50:	add	x1, x1, #0x170
    8a54:	ldr	x2, [x1]
    8a58:	ldr	d0, [sp, #16]
    8a5c:	ldr	x1, [sp, #24]
    8a60:	blr	x2
    8a64:	nop
    8a68:	ldp	x29, x30, [sp], #32
    8a6c:	ret

0000000000008a70 <_ITM_WaWD@@LIBITM_1.0>:
    8a70:	stp	x29, x30, [sp, #-32]!
    8a74:	mov	x29, sp
    8a78:	str	x0, [sp, #24]
    8a7c:	str	d0, [sp, #16]
    8a80:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8a84:	ldr	x1, [x0]
    8a88:	add	x1, x1, #0x178
    8a8c:	ldr	x2, [x1]
    8a90:	ldr	d0, [sp, #16]
    8a94:	ldr	x1, [sp, #24]
    8a98:	blr	x2
    8a9c:	nop
    8aa0:	ldp	x29, x30, [sp], #32
    8aa4:	ret

0000000000008aa8 <_ITM_RE@@LIBITM_1.0>:
    8aa8:	stp	x29, x30, [sp, #-32]!
    8aac:	mov	x29, sp
    8ab0:	str	x0, [sp, #24]
    8ab4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8ab8:	ldr	x1, [x0]
    8abc:	add	x1, x1, #0x180
    8ac0:	ldr	x2, [x1]
    8ac4:	ldr	x1, [sp, #24]
    8ac8:	blr	x2
    8acc:	ldp	x29, x30, [sp], #32
    8ad0:	ret

0000000000008ad4 <_ITM_RaRE@@LIBITM_1.0>:
    8ad4:	stp	x29, x30, [sp, #-32]!
    8ad8:	mov	x29, sp
    8adc:	str	x0, [sp, #24]
    8ae0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8ae4:	ldr	x1, [x0]
    8ae8:	add	x1, x1, #0x188
    8aec:	ldr	x2, [x1]
    8af0:	ldr	x1, [sp, #24]
    8af4:	blr	x2
    8af8:	ldp	x29, x30, [sp], #32
    8afc:	ret

0000000000008b00 <_ITM_RaWE@@LIBITM_1.0>:
    8b00:	stp	x29, x30, [sp, #-32]!
    8b04:	mov	x29, sp
    8b08:	str	x0, [sp, #24]
    8b0c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8b10:	ldr	x1, [x0]
    8b14:	add	x1, x1, #0x190
    8b18:	ldr	x2, [x1]
    8b1c:	ldr	x1, [sp, #24]
    8b20:	blr	x2
    8b24:	ldp	x29, x30, [sp], #32
    8b28:	ret

0000000000008b2c <_ITM_RfWE@@LIBITM_1.0>:
    8b2c:	stp	x29, x30, [sp, #-32]!
    8b30:	mov	x29, sp
    8b34:	str	x0, [sp, #24]
    8b38:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8b3c:	ldr	x1, [x0]
    8b40:	add	x1, x1, #0x198
    8b44:	ldr	x2, [x1]
    8b48:	ldr	x1, [sp, #24]
    8b4c:	blr	x2
    8b50:	ldp	x29, x30, [sp], #32
    8b54:	ret

0000000000008b58 <_ITM_WE@@LIBITM_1.0>:
    8b58:	stp	x29, x30, [sp, #-48]!
    8b5c:	mov	x29, sp
    8b60:	str	x0, [sp, #40]
    8b64:	str	q0, [sp, #16]
    8b68:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8b6c:	ldr	x1, [x0]
    8b70:	add	x1, x1, #0x1a0
    8b74:	ldr	x2, [x1]
    8b78:	ldr	q0, [sp, #16]
    8b7c:	ldr	x1, [sp, #40]
    8b80:	blr	x2
    8b84:	nop
    8b88:	ldp	x29, x30, [sp], #48
    8b8c:	ret

0000000000008b90 <_ITM_WaRE@@LIBITM_1.0>:
    8b90:	stp	x29, x30, [sp, #-48]!
    8b94:	mov	x29, sp
    8b98:	str	x0, [sp, #40]
    8b9c:	str	q0, [sp, #16]
    8ba0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8ba4:	ldr	x1, [x0]
    8ba8:	add	x1, x1, #0x1a8
    8bac:	ldr	x2, [x1]
    8bb0:	ldr	q0, [sp, #16]
    8bb4:	ldr	x1, [sp, #40]
    8bb8:	blr	x2
    8bbc:	nop
    8bc0:	ldp	x29, x30, [sp], #48
    8bc4:	ret

0000000000008bc8 <_ITM_WaWE@@LIBITM_1.0>:
    8bc8:	stp	x29, x30, [sp, #-48]!
    8bcc:	mov	x29, sp
    8bd0:	str	x0, [sp, #40]
    8bd4:	str	q0, [sp, #16]
    8bd8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8bdc:	ldr	x1, [x0]
    8be0:	add	x1, x1, #0x1b0
    8be4:	ldr	x2, [x1]
    8be8:	ldr	q0, [sp, #16]
    8bec:	ldr	x1, [sp, #40]
    8bf0:	blr	x2
    8bf4:	nop
    8bf8:	ldp	x29, x30, [sp], #48
    8bfc:	ret

0000000000008c00 <_ITM_RCF@@LIBITM_1.0>:
    8c00:	stp	x29, x30, [sp, #-32]!
    8c04:	mov	x29, sp
    8c08:	str	x0, [sp, #24]
    8c0c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8c10:	ldr	x1, [x0]
    8c14:	add	x1, x1, #0x1b8
    8c18:	ldr	x2, [x1]
    8c1c:	ldr	x1, [sp, #24]
    8c20:	blr	x2
    8c24:	fmov	s2, s0
    8c28:	fmov	s0, s1
    8c2c:	fmov	s1, s0
    8c30:	fmov	s0, s2
    8c34:	ldp	x29, x30, [sp], #32
    8c38:	ret

0000000000008c3c <_ITM_RaRCF@@LIBITM_1.0>:
    8c3c:	stp	x29, x30, [sp, #-32]!
    8c40:	mov	x29, sp
    8c44:	str	x0, [sp, #24]
    8c48:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8c4c:	ldr	x1, [x0]
    8c50:	add	x1, x1, #0x1c0
    8c54:	ldr	x2, [x1]
    8c58:	ldr	x1, [sp, #24]
    8c5c:	blr	x2
    8c60:	fmov	s2, s0
    8c64:	fmov	s0, s1
    8c68:	fmov	s1, s0
    8c6c:	fmov	s0, s2
    8c70:	ldp	x29, x30, [sp], #32
    8c74:	ret

0000000000008c78 <_ITM_RaWCF@@LIBITM_1.0>:
    8c78:	stp	x29, x30, [sp, #-32]!
    8c7c:	mov	x29, sp
    8c80:	str	x0, [sp, #24]
    8c84:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8c88:	ldr	x1, [x0]
    8c8c:	add	x1, x1, #0x1c8
    8c90:	ldr	x2, [x1]
    8c94:	ldr	x1, [sp, #24]
    8c98:	blr	x2
    8c9c:	fmov	s2, s0
    8ca0:	fmov	s0, s1
    8ca4:	fmov	s1, s0
    8ca8:	fmov	s0, s2
    8cac:	ldp	x29, x30, [sp], #32
    8cb0:	ret

0000000000008cb4 <_ITM_RfWCF@@LIBITM_1.0>:
    8cb4:	stp	x29, x30, [sp, #-32]!
    8cb8:	mov	x29, sp
    8cbc:	str	x0, [sp, #24]
    8cc0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8cc4:	ldr	x1, [x0]
    8cc8:	add	x1, x1, #0x1d0
    8ccc:	ldr	x2, [x1]
    8cd0:	ldr	x1, [sp, #24]
    8cd4:	blr	x2
    8cd8:	fmov	s2, s0
    8cdc:	fmov	s0, s1
    8ce0:	fmov	s1, s0
    8ce4:	fmov	s0, s2
    8ce8:	ldp	x29, x30, [sp], #32
    8cec:	ret

0000000000008cf0 <_ITM_WCF@@LIBITM_1.0>:
    8cf0:	stp	x29, x30, [sp, #-32]!
    8cf4:	mov	x29, sp
    8cf8:	str	x0, [sp, #24]
    8cfc:	fmov	s2, s0
    8d00:	fmov	s0, s1
    8d04:	fmov	s1, s2
    8d08:	str	s1, [sp, #16]
    8d0c:	str	s0, [sp, #20]
    8d10:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8d14:	ldr	x1, [x0]
    8d18:	add	x1, x1, #0x1d8
    8d1c:	ldr	x2, [x1]
    8d20:	ldr	s0, [sp, #16]
    8d24:	ldr	s1, [sp, #20]
    8d28:	ldr	x1, [sp, #24]
    8d2c:	blr	x2
    8d30:	nop
    8d34:	ldp	x29, x30, [sp], #32
    8d38:	ret

0000000000008d3c <_ITM_WaRCF@@LIBITM_1.0>:
    8d3c:	stp	x29, x30, [sp, #-32]!
    8d40:	mov	x29, sp
    8d44:	str	x0, [sp, #24]
    8d48:	fmov	s2, s0
    8d4c:	fmov	s0, s1
    8d50:	fmov	s1, s2
    8d54:	str	s1, [sp, #16]
    8d58:	str	s0, [sp, #20]
    8d5c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8d60:	ldr	x1, [x0]
    8d64:	add	x1, x1, #0x1e0
    8d68:	ldr	x2, [x1]
    8d6c:	ldr	s0, [sp, #16]
    8d70:	ldr	s1, [sp, #20]
    8d74:	ldr	x1, [sp, #24]
    8d78:	blr	x2
    8d7c:	nop
    8d80:	ldp	x29, x30, [sp], #32
    8d84:	ret

0000000000008d88 <_ITM_WaWCF@@LIBITM_1.0>:
    8d88:	stp	x29, x30, [sp, #-32]!
    8d8c:	mov	x29, sp
    8d90:	str	x0, [sp, #24]
    8d94:	fmov	s2, s0
    8d98:	fmov	s0, s1
    8d9c:	fmov	s1, s2
    8da0:	str	s1, [sp, #16]
    8da4:	str	s0, [sp, #20]
    8da8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8dac:	ldr	x1, [x0]
    8db0:	add	x1, x1, #0x1e8
    8db4:	ldr	x2, [x1]
    8db8:	ldr	s0, [sp, #16]
    8dbc:	ldr	s1, [sp, #20]
    8dc0:	ldr	x1, [sp, #24]
    8dc4:	blr	x2
    8dc8:	nop
    8dcc:	ldp	x29, x30, [sp], #32
    8dd0:	ret

0000000000008dd4 <_ITM_RCD@@LIBITM_1.0>:
    8dd4:	stp	x29, x30, [sp, #-32]!
    8dd8:	mov	x29, sp
    8ddc:	str	x0, [sp, #24]
    8de0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8de4:	ldr	x1, [x0]
    8de8:	add	x1, x1, #0x1f0
    8dec:	ldr	x2, [x1]
    8df0:	ldr	x1, [sp, #24]
    8df4:	blr	x2
    8df8:	fmov	d2, d0
    8dfc:	fmov	d0, d1
    8e00:	fmov	d1, d0
    8e04:	fmov	d0, d2
    8e08:	ldp	x29, x30, [sp], #32
    8e0c:	ret

0000000000008e10 <_ITM_RaRCD@@LIBITM_1.0>:
    8e10:	stp	x29, x30, [sp, #-32]!
    8e14:	mov	x29, sp
    8e18:	str	x0, [sp, #24]
    8e1c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8e20:	ldr	x1, [x0]
    8e24:	add	x1, x1, #0x1f8
    8e28:	ldr	x2, [x1]
    8e2c:	ldr	x1, [sp, #24]
    8e30:	blr	x2
    8e34:	fmov	d2, d0
    8e38:	fmov	d0, d1
    8e3c:	fmov	d1, d0
    8e40:	fmov	d0, d2
    8e44:	ldp	x29, x30, [sp], #32
    8e48:	ret

0000000000008e4c <_ITM_RaWCD@@LIBITM_1.0>:
    8e4c:	stp	x29, x30, [sp, #-32]!
    8e50:	mov	x29, sp
    8e54:	str	x0, [sp, #24]
    8e58:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8e5c:	ldr	x1, [x0]
    8e60:	add	x1, x1, #0x200
    8e64:	ldr	x2, [x1]
    8e68:	ldr	x1, [sp, #24]
    8e6c:	blr	x2
    8e70:	fmov	d2, d0
    8e74:	fmov	d0, d1
    8e78:	fmov	d1, d0
    8e7c:	fmov	d0, d2
    8e80:	ldp	x29, x30, [sp], #32
    8e84:	ret

0000000000008e88 <_ITM_RfWCD@@LIBITM_1.0>:
    8e88:	stp	x29, x30, [sp, #-32]!
    8e8c:	mov	x29, sp
    8e90:	str	x0, [sp, #24]
    8e94:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8e98:	ldr	x1, [x0]
    8e9c:	add	x1, x1, #0x208
    8ea0:	ldr	x2, [x1]
    8ea4:	ldr	x1, [sp, #24]
    8ea8:	blr	x2
    8eac:	fmov	d2, d0
    8eb0:	fmov	d0, d1
    8eb4:	fmov	d1, d0
    8eb8:	fmov	d0, d2
    8ebc:	ldp	x29, x30, [sp], #32
    8ec0:	ret

0000000000008ec4 <_ITM_WCD@@LIBITM_1.0>:
    8ec4:	stp	x29, x30, [sp, #-48]!
    8ec8:	mov	x29, sp
    8ecc:	str	x0, [sp, #40]
    8ed0:	fmov	d2, d0
    8ed4:	fmov	d0, d1
    8ed8:	fmov	d1, d2
    8edc:	str	d1, [sp, #24]
    8ee0:	str	d0, [sp, #32]
    8ee4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8ee8:	ldr	x1, [x0]
    8eec:	add	x1, x1, #0x210
    8ef0:	ldr	x2, [x1]
    8ef4:	ldr	d0, [sp, #24]
    8ef8:	ldr	d1, [sp, #32]
    8efc:	ldr	x1, [sp, #40]
    8f00:	blr	x2
    8f04:	nop
    8f08:	ldp	x29, x30, [sp], #48
    8f0c:	ret

0000000000008f10 <_ITM_WaRCD@@LIBITM_1.0>:
    8f10:	stp	x29, x30, [sp, #-48]!
    8f14:	mov	x29, sp
    8f18:	str	x0, [sp, #40]
    8f1c:	fmov	d2, d0
    8f20:	fmov	d0, d1
    8f24:	fmov	d1, d2
    8f28:	str	d1, [sp, #24]
    8f2c:	str	d0, [sp, #32]
    8f30:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8f34:	ldr	x1, [x0]
    8f38:	add	x1, x1, #0x218
    8f3c:	ldr	x2, [x1]
    8f40:	ldr	d0, [sp, #24]
    8f44:	ldr	d1, [sp, #32]
    8f48:	ldr	x1, [sp, #40]
    8f4c:	blr	x2
    8f50:	nop
    8f54:	ldp	x29, x30, [sp], #48
    8f58:	ret

0000000000008f5c <_ITM_WaWCD@@LIBITM_1.0>:
    8f5c:	stp	x29, x30, [sp, #-48]!
    8f60:	mov	x29, sp
    8f64:	str	x0, [sp, #40]
    8f68:	fmov	d2, d0
    8f6c:	fmov	d0, d1
    8f70:	fmov	d1, d2
    8f74:	str	d1, [sp, #24]
    8f78:	str	d0, [sp, #32]
    8f7c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8f80:	ldr	x1, [x0]
    8f84:	add	x1, x1, #0x220
    8f88:	ldr	x2, [x1]
    8f8c:	ldr	d0, [sp, #24]
    8f90:	ldr	d1, [sp, #32]
    8f94:	ldr	x1, [sp, #40]
    8f98:	blr	x2
    8f9c:	nop
    8fa0:	ldp	x29, x30, [sp], #48
    8fa4:	ret

0000000000008fa8 <_ITM_RCE@@LIBITM_1.0>:
    8fa8:	stp	x29, x30, [sp, #-32]!
    8fac:	mov	x29, sp
    8fb0:	str	x0, [sp, #24]
    8fb4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8fb8:	ldr	x1, [x0]
    8fbc:	add	x1, x1, #0x228
    8fc0:	ldr	x2, [x1]
    8fc4:	ldr	x1, [sp, #24]
    8fc8:	blr	x2
    8fcc:	mov	v2.16b, v0.16b
    8fd0:	mov	v0.16b, v1.16b
    8fd4:	mov	v4.16b, v2.16b
    8fd8:	mov	v2.16b, v0.16b
    8fdc:	mov	v0.16b, v4.16b
    8fe0:	mov	v1.16b, v2.16b
    8fe4:	ldp	x29, x30, [sp], #32
    8fe8:	ret

0000000000008fec <_ITM_RaRCE@@LIBITM_1.0>:
    8fec:	stp	x29, x30, [sp, #-32]!
    8ff0:	mov	x29, sp
    8ff4:	str	x0, [sp, #24]
    8ff8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    8ffc:	ldr	x1, [x0]
    9000:	add	x1, x1, #0x230
    9004:	ldr	x2, [x1]
    9008:	ldr	x1, [sp, #24]
    900c:	blr	x2
    9010:	mov	v2.16b, v0.16b
    9014:	mov	v0.16b, v1.16b
    9018:	mov	v4.16b, v2.16b
    901c:	mov	v2.16b, v0.16b
    9020:	mov	v0.16b, v4.16b
    9024:	mov	v1.16b, v2.16b
    9028:	ldp	x29, x30, [sp], #32
    902c:	ret

0000000000009030 <_ITM_RaWCE@@LIBITM_1.0>:
    9030:	stp	x29, x30, [sp, #-32]!
    9034:	mov	x29, sp
    9038:	str	x0, [sp, #24]
    903c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9040:	ldr	x1, [x0]
    9044:	add	x1, x1, #0x238
    9048:	ldr	x2, [x1]
    904c:	ldr	x1, [sp, #24]
    9050:	blr	x2
    9054:	mov	v2.16b, v0.16b
    9058:	mov	v0.16b, v1.16b
    905c:	mov	v4.16b, v2.16b
    9060:	mov	v2.16b, v0.16b
    9064:	mov	v0.16b, v4.16b
    9068:	mov	v1.16b, v2.16b
    906c:	ldp	x29, x30, [sp], #32
    9070:	ret

0000000000009074 <_ITM_RfWCE@@LIBITM_1.0>:
    9074:	stp	x29, x30, [sp, #-32]!
    9078:	mov	x29, sp
    907c:	str	x0, [sp, #24]
    9080:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9084:	ldr	x1, [x0]
    9088:	add	x1, x1, #0x240
    908c:	ldr	x2, [x1]
    9090:	ldr	x1, [sp, #24]
    9094:	blr	x2
    9098:	mov	v2.16b, v0.16b
    909c:	mov	v0.16b, v1.16b
    90a0:	mov	v4.16b, v2.16b
    90a4:	mov	v2.16b, v0.16b
    90a8:	mov	v0.16b, v4.16b
    90ac:	mov	v1.16b, v2.16b
    90b0:	ldp	x29, x30, [sp], #32
    90b4:	ret

00000000000090b8 <_ITM_WCE@@LIBITM_1.0>:
    90b8:	stp	x29, x30, [sp, #-64]!
    90bc:	mov	x29, sp
    90c0:	str	x0, [sp, #56]
    90c4:	mov	v2.16b, v0.16b
    90c8:	mov	v0.16b, v1.16b
    90cc:	str	q2, [sp, #16]
    90d0:	str	q0, [sp, #32]
    90d4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    90d8:	ldr	x1, [x0]
    90dc:	add	x1, x1, #0x248
    90e0:	ldr	x2, [x1]
    90e4:	ldr	q0, [sp, #16]
    90e8:	ldr	q2, [sp, #32]
    90ec:	mov	v1.16b, v2.16b
    90f0:	ldr	x1, [sp, #56]
    90f4:	blr	x2
    90f8:	nop
    90fc:	ldp	x29, x30, [sp], #64
    9100:	ret

0000000000009104 <_ITM_WaRCE@@LIBITM_1.0>:
    9104:	stp	x29, x30, [sp, #-64]!
    9108:	mov	x29, sp
    910c:	str	x0, [sp, #56]
    9110:	mov	v2.16b, v0.16b
    9114:	mov	v0.16b, v1.16b
    9118:	str	q2, [sp, #16]
    911c:	str	q0, [sp, #32]
    9120:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9124:	ldr	x1, [x0]
    9128:	add	x1, x1, #0x250
    912c:	ldr	x2, [x1]
    9130:	ldr	q0, [sp, #16]
    9134:	ldr	q2, [sp, #32]
    9138:	mov	v1.16b, v2.16b
    913c:	ldr	x1, [sp, #56]
    9140:	blr	x2
    9144:	nop
    9148:	ldp	x29, x30, [sp], #64
    914c:	ret

0000000000009150 <_ITM_WaWCE@@LIBITM_1.0>:
    9150:	stp	x29, x30, [sp, #-64]!
    9154:	mov	x29, sp
    9158:	str	x0, [sp, #56]
    915c:	mov	v2.16b, v0.16b
    9160:	mov	v0.16b, v1.16b
    9164:	str	q2, [sp, #16]
    9168:	str	q0, [sp, #32]
    916c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9170:	ldr	x1, [x0]
    9174:	add	x1, x1, #0x258
    9178:	ldr	x2, [x1]
    917c:	ldr	q0, [sp, #16]
    9180:	ldr	q2, [sp, #32]
    9184:	mov	v1.16b, v2.16b
    9188:	ldr	x1, [sp, #56]
    918c:	blr	x2
    9190:	nop
    9194:	ldp	x29, x30, [sp], #64
    9198:	ret

000000000000919c <_ITM_memcpyRnWt@@LIBITM_1.0>:
    919c:	stp	x29, x30, [sp, #-48]!
    91a0:	mov	x29, sp
    91a4:	str	x0, [sp, #40]
    91a8:	str	x1, [sp, #32]
    91ac:	str	x2, [sp, #24]
    91b0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    91b4:	ldr	x1, [x0]
    91b8:	add	x1, x1, #0x260
    91bc:	ldr	x7, [x1]
    91c0:	mov	w6, #0x0                   	// #0
    91c4:	mov	w5, #0x5                   	// #5
    91c8:	mov	w4, #0x0                   	// #0
    91cc:	ldr	x3, [sp, #24]
    91d0:	ldr	x2, [sp, #32]
    91d4:	ldr	x1, [sp, #40]
    91d8:	blr	x7
    91dc:	nop
    91e0:	ldp	x29, x30, [sp], #48
    91e4:	ret

00000000000091e8 <_ITM_memmoveRnWt@@LIBITM_1.0>:
    91e8:	stp	x29, x30, [sp, #-64]!
    91ec:	mov	x29, sp
    91f0:	stp	x19, x20, [sp, #16]
    91f4:	str	x0, [sp, #56]
    91f8:	str	x1, [sp, #48]
    91fc:	str	x2, [sp, #40]
    9200:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9204:	mov	x19, x0
    9208:	ldr	x0, [x19]
    920c:	add	x0, x0, #0x260
    9210:	ldr	x20, [x0]
    9214:	mov	w4, #0x0                   	// #0
    9218:	mov	w3, #0x5                   	// #5
    921c:	ldr	x2, [sp, #40]
    9220:	ldr	x1, [sp, #48]
    9224:	ldr	x0, [sp, #56]
    9228:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    922c:	and	w0, w0, #0xff
    9230:	mov	w6, #0x0                   	// #0
    9234:	mov	w5, #0x5                   	// #5
    9238:	mov	w4, w0
    923c:	ldr	x3, [sp, #40]
    9240:	ldr	x2, [sp, #48]
    9244:	ldr	x1, [sp, #56]
    9248:	mov	x0, x19
    924c:	blr	x20
    9250:	nop
    9254:	ldp	x19, x20, [sp, #16]
    9258:	ldp	x29, x30, [sp], #64
    925c:	ret

0000000000009260 <_ITM_memcpyRnWtaR@@LIBITM_1.0>:
    9260:	stp	x29, x30, [sp, #-48]!
    9264:	mov	x29, sp
    9268:	str	x0, [sp, #40]
    926c:	str	x1, [sp, #32]
    9270:	str	x2, [sp, #24]
    9274:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9278:	ldr	x1, [x0]
    927c:	add	x1, x1, #0x260
    9280:	ldr	x7, [x1]
    9284:	mov	w6, #0x0                   	// #0
    9288:	mov	w5, #0x6                   	// #6
    928c:	mov	w4, #0x0                   	// #0
    9290:	ldr	x3, [sp, #24]
    9294:	ldr	x2, [sp, #32]
    9298:	ldr	x1, [sp, #40]
    929c:	blr	x7
    92a0:	nop
    92a4:	ldp	x29, x30, [sp], #48
    92a8:	ret

00000000000092ac <_ITM_memmoveRnWtaR@@LIBITM_1.0>:
    92ac:	stp	x29, x30, [sp, #-64]!
    92b0:	mov	x29, sp
    92b4:	stp	x19, x20, [sp, #16]
    92b8:	str	x0, [sp, #56]
    92bc:	str	x1, [sp, #48]
    92c0:	str	x2, [sp, #40]
    92c4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    92c8:	mov	x19, x0
    92cc:	ldr	x0, [x19]
    92d0:	add	x0, x0, #0x260
    92d4:	ldr	x20, [x0]
    92d8:	mov	w4, #0x0                   	// #0
    92dc:	mov	w3, #0x6                   	// #6
    92e0:	ldr	x2, [sp, #40]
    92e4:	ldr	x1, [sp, #48]
    92e8:	ldr	x0, [sp, #56]
    92ec:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    92f0:	and	w0, w0, #0xff
    92f4:	mov	w6, #0x0                   	// #0
    92f8:	mov	w5, #0x6                   	// #6
    92fc:	mov	w4, w0
    9300:	ldr	x3, [sp, #40]
    9304:	ldr	x2, [sp, #48]
    9308:	ldr	x1, [sp, #56]
    930c:	mov	x0, x19
    9310:	blr	x20
    9314:	nop
    9318:	ldp	x19, x20, [sp, #16]
    931c:	ldp	x29, x30, [sp], #64
    9320:	ret

0000000000009324 <_ITM_memcpyRnWtaW@@LIBITM_1.0>:
    9324:	stp	x29, x30, [sp, #-48]!
    9328:	mov	x29, sp
    932c:	str	x0, [sp, #40]
    9330:	str	x1, [sp, #32]
    9334:	str	x2, [sp, #24]
    9338:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    933c:	ldr	x1, [x0]
    9340:	add	x1, x1, #0x260
    9344:	ldr	x7, [x1]
    9348:	mov	w6, #0x0                   	// #0
    934c:	mov	w5, #0x7                   	// #7
    9350:	mov	w4, #0x0                   	// #0
    9354:	ldr	x3, [sp, #24]
    9358:	ldr	x2, [sp, #32]
    935c:	ldr	x1, [sp, #40]
    9360:	blr	x7
    9364:	nop
    9368:	ldp	x29, x30, [sp], #48
    936c:	ret

0000000000009370 <_ITM_memmoveRnWtaW@@LIBITM_1.0>:
    9370:	stp	x29, x30, [sp, #-64]!
    9374:	mov	x29, sp
    9378:	stp	x19, x20, [sp, #16]
    937c:	str	x0, [sp, #56]
    9380:	str	x1, [sp, #48]
    9384:	str	x2, [sp, #40]
    9388:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    938c:	mov	x19, x0
    9390:	ldr	x0, [x19]
    9394:	add	x0, x0, #0x260
    9398:	ldr	x20, [x0]
    939c:	mov	w4, #0x0                   	// #0
    93a0:	mov	w3, #0x7                   	// #7
    93a4:	ldr	x2, [sp, #40]
    93a8:	ldr	x1, [sp, #48]
    93ac:	ldr	x0, [sp, #56]
    93b0:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    93b4:	and	w0, w0, #0xff
    93b8:	mov	w6, #0x0                   	// #0
    93bc:	mov	w5, #0x7                   	// #7
    93c0:	mov	w4, w0
    93c4:	ldr	x3, [sp, #40]
    93c8:	ldr	x2, [sp, #48]
    93cc:	ldr	x1, [sp, #56]
    93d0:	mov	x0, x19
    93d4:	blr	x20
    93d8:	nop
    93dc:	ldp	x19, x20, [sp, #16]
    93e0:	ldp	x29, x30, [sp], #64
    93e4:	ret

00000000000093e8 <_ITM_memcpyRtWn@@LIBITM_1.0>:
    93e8:	stp	x29, x30, [sp, #-48]!
    93ec:	mov	x29, sp
    93f0:	str	x0, [sp, #40]
    93f4:	str	x1, [sp, #32]
    93f8:	str	x2, [sp, #24]
    93fc:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9400:	ldr	x1, [x0]
    9404:	add	x1, x1, #0x260
    9408:	ldr	x7, [x1]
    940c:	mov	w6, #0x1                   	// #1
    9410:	mov	w5, #0x0                   	// #0
    9414:	mov	w4, #0x0                   	// #0
    9418:	ldr	x3, [sp, #24]
    941c:	ldr	x2, [sp, #32]
    9420:	ldr	x1, [sp, #40]
    9424:	blr	x7
    9428:	nop
    942c:	ldp	x29, x30, [sp], #48
    9430:	ret

0000000000009434 <_ITM_memmoveRtWn@@LIBITM_1.0>:
    9434:	stp	x29, x30, [sp, #-64]!
    9438:	mov	x29, sp
    943c:	stp	x19, x20, [sp, #16]
    9440:	str	x0, [sp, #56]
    9444:	str	x1, [sp, #48]
    9448:	str	x2, [sp, #40]
    944c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9450:	mov	x19, x0
    9454:	ldr	x0, [x19]
    9458:	add	x0, x0, #0x260
    945c:	ldr	x20, [x0]
    9460:	mov	w4, #0x1                   	// #1
    9464:	mov	w3, #0x0                   	// #0
    9468:	ldr	x2, [sp, #40]
    946c:	ldr	x1, [sp, #48]
    9470:	ldr	x0, [sp, #56]
    9474:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9478:	and	w0, w0, #0xff
    947c:	mov	w6, #0x1                   	// #1
    9480:	mov	w5, #0x0                   	// #0
    9484:	mov	w4, w0
    9488:	ldr	x3, [sp, #40]
    948c:	ldr	x2, [sp, #48]
    9490:	ldr	x1, [sp, #56]
    9494:	mov	x0, x19
    9498:	blr	x20
    949c:	nop
    94a0:	ldp	x19, x20, [sp, #16]
    94a4:	ldp	x29, x30, [sp], #64
    94a8:	ret

00000000000094ac <_ITM_memcpyRtWt@@LIBITM_1.0>:
    94ac:	stp	x29, x30, [sp, #-48]!
    94b0:	mov	x29, sp
    94b4:	str	x0, [sp, #40]
    94b8:	str	x1, [sp, #32]
    94bc:	str	x2, [sp, #24]
    94c0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    94c4:	ldr	x1, [x0]
    94c8:	add	x1, x1, #0x260
    94cc:	ldr	x7, [x1]
    94d0:	mov	w6, #0x1                   	// #1
    94d4:	mov	w5, #0x5                   	// #5
    94d8:	mov	w4, #0x0                   	// #0
    94dc:	ldr	x3, [sp, #24]
    94e0:	ldr	x2, [sp, #32]
    94e4:	ldr	x1, [sp, #40]
    94e8:	blr	x7
    94ec:	nop
    94f0:	ldp	x29, x30, [sp], #48
    94f4:	ret

00000000000094f8 <_ITM_memmoveRtWt@@LIBITM_1.0>:
    94f8:	stp	x29, x30, [sp, #-64]!
    94fc:	mov	x29, sp
    9500:	stp	x19, x20, [sp, #16]
    9504:	str	x0, [sp, #56]
    9508:	str	x1, [sp, #48]
    950c:	str	x2, [sp, #40]
    9510:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9514:	mov	x19, x0
    9518:	ldr	x0, [x19]
    951c:	add	x0, x0, #0x260
    9520:	ldr	x20, [x0]
    9524:	mov	w4, #0x1                   	// #1
    9528:	mov	w3, #0x5                   	// #5
    952c:	ldr	x2, [sp, #40]
    9530:	ldr	x1, [sp, #48]
    9534:	ldr	x0, [sp, #56]
    9538:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    953c:	and	w0, w0, #0xff
    9540:	mov	w6, #0x1                   	// #1
    9544:	mov	w5, #0x5                   	// #5
    9548:	mov	w4, w0
    954c:	ldr	x3, [sp, #40]
    9550:	ldr	x2, [sp, #48]
    9554:	ldr	x1, [sp, #56]
    9558:	mov	x0, x19
    955c:	blr	x20
    9560:	nop
    9564:	ldp	x19, x20, [sp, #16]
    9568:	ldp	x29, x30, [sp], #64
    956c:	ret

0000000000009570 <_ITM_memcpyRtWtaR@@LIBITM_1.0>:
    9570:	stp	x29, x30, [sp, #-48]!
    9574:	mov	x29, sp
    9578:	str	x0, [sp, #40]
    957c:	str	x1, [sp, #32]
    9580:	str	x2, [sp, #24]
    9584:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9588:	ldr	x1, [x0]
    958c:	add	x1, x1, #0x260
    9590:	ldr	x7, [x1]
    9594:	mov	w6, #0x1                   	// #1
    9598:	mov	w5, #0x6                   	// #6
    959c:	mov	w4, #0x0                   	// #0
    95a0:	ldr	x3, [sp, #24]
    95a4:	ldr	x2, [sp, #32]
    95a8:	ldr	x1, [sp, #40]
    95ac:	blr	x7
    95b0:	nop
    95b4:	ldp	x29, x30, [sp], #48
    95b8:	ret

00000000000095bc <_ITM_memmoveRtWtaR@@LIBITM_1.0>:
    95bc:	stp	x29, x30, [sp, #-64]!
    95c0:	mov	x29, sp
    95c4:	stp	x19, x20, [sp, #16]
    95c8:	str	x0, [sp, #56]
    95cc:	str	x1, [sp, #48]
    95d0:	str	x2, [sp, #40]
    95d4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    95d8:	mov	x19, x0
    95dc:	ldr	x0, [x19]
    95e0:	add	x0, x0, #0x260
    95e4:	ldr	x20, [x0]
    95e8:	mov	w4, #0x1                   	// #1
    95ec:	mov	w3, #0x6                   	// #6
    95f0:	ldr	x2, [sp, #40]
    95f4:	ldr	x1, [sp, #48]
    95f8:	ldr	x0, [sp, #56]
    95fc:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9600:	and	w0, w0, #0xff
    9604:	mov	w6, #0x1                   	// #1
    9608:	mov	w5, #0x6                   	// #6
    960c:	mov	w4, w0
    9610:	ldr	x3, [sp, #40]
    9614:	ldr	x2, [sp, #48]
    9618:	ldr	x1, [sp, #56]
    961c:	mov	x0, x19
    9620:	blr	x20
    9624:	nop
    9628:	ldp	x19, x20, [sp, #16]
    962c:	ldp	x29, x30, [sp], #64
    9630:	ret

0000000000009634 <_ITM_memcpyRtWtaW@@LIBITM_1.0>:
    9634:	stp	x29, x30, [sp, #-48]!
    9638:	mov	x29, sp
    963c:	str	x0, [sp, #40]
    9640:	str	x1, [sp, #32]
    9644:	str	x2, [sp, #24]
    9648:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    964c:	ldr	x1, [x0]
    9650:	add	x1, x1, #0x260
    9654:	ldr	x7, [x1]
    9658:	mov	w6, #0x1                   	// #1
    965c:	mov	w5, #0x7                   	// #7
    9660:	mov	w4, #0x0                   	// #0
    9664:	ldr	x3, [sp, #24]
    9668:	ldr	x2, [sp, #32]
    966c:	ldr	x1, [sp, #40]
    9670:	blr	x7
    9674:	nop
    9678:	ldp	x29, x30, [sp], #48
    967c:	ret

0000000000009680 <_ITM_memmoveRtWtaW@@LIBITM_1.0>:
    9680:	stp	x29, x30, [sp, #-64]!
    9684:	mov	x29, sp
    9688:	stp	x19, x20, [sp, #16]
    968c:	str	x0, [sp, #56]
    9690:	str	x1, [sp, #48]
    9694:	str	x2, [sp, #40]
    9698:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    969c:	mov	x19, x0
    96a0:	ldr	x0, [x19]
    96a4:	add	x0, x0, #0x260
    96a8:	ldr	x20, [x0]
    96ac:	mov	w4, #0x1                   	// #1
    96b0:	mov	w3, #0x7                   	// #7
    96b4:	ldr	x2, [sp, #40]
    96b8:	ldr	x1, [sp, #48]
    96bc:	ldr	x0, [sp, #56]
    96c0:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    96c4:	and	w0, w0, #0xff
    96c8:	mov	w6, #0x1                   	// #1
    96cc:	mov	w5, #0x7                   	// #7
    96d0:	mov	w4, w0
    96d4:	ldr	x3, [sp, #40]
    96d8:	ldr	x2, [sp, #48]
    96dc:	ldr	x1, [sp, #56]
    96e0:	mov	x0, x19
    96e4:	blr	x20
    96e8:	nop
    96ec:	ldp	x19, x20, [sp, #16]
    96f0:	ldp	x29, x30, [sp], #64
    96f4:	ret

00000000000096f8 <_ITM_memcpyRtaRWn@@LIBITM_1.0>:
    96f8:	stp	x29, x30, [sp, #-48]!
    96fc:	mov	x29, sp
    9700:	str	x0, [sp, #40]
    9704:	str	x1, [sp, #32]
    9708:	str	x2, [sp, #24]
    970c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9710:	ldr	x1, [x0]
    9714:	add	x1, x1, #0x260
    9718:	ldr	x7, [x1]
    971c:	mov	w6, #0x2                   	// #2
    9720:	mov	w5, #0x0                   	// #0
    9724:	mov	w4, #0x0                   	// #0
    9728:	ldr	x3, [sp, #24]
    972c:	ldr	x2, [sp, #32]
    9730:	ldr	x1, [sp, #40]
    9734:	blr	x7
    9738:	nop
    973c:	ldp	x29, x30, [sp], #48
    9740:	ret

0000000000009744 <_ITM_memmoveRtaRWn@@LIBITM_1.0>:
    9744:	stp	x29, x30, [sp, #-64]!
    9748:	mov	x29, sp
    974c:	stp	x19, x20, [sp, #16]
    9750:	str	x0, [sp, #56]
    9754:	str	x1, [sp, #48]
    9758:	str	x2, [sp, #40]
    975c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9760:	mov	x19, x0
    9764:	ldr	x0, [x19]
    9768:	add	x0, x0, #0x260
    976c:	ldr	x20, [x0]
    9770:	mov	w4, #0x2                   	// #2
    9774:	mov	w3, #0x0                   	// #0
    9778:	ldr	x2, [sp, #40]
    977c:	ldr	x1, [sp, #48]
    9780:	ldr	x0, [sp, #56]
    9784:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9788:	and	w0, w0, #0xff
    978c:	mov	w6, #0x2                   	// #2
    9790:	mov	w5, #0x0                   	// #0
    9794:	mov	w4, w0
    9798:	ldr	x3, [sp, #40]
    979c:	ldr	x2, [sp, #48]
    97a0:	ldr	x1, [sp, #56]
    97a4:	mov	x0, x19
    97a8:	blr	x20
    97ac:	nop
    97b0:	ldp	x19, x20, [sp, #16]
    97b4:	ldp	x29, x30, [sp], #64
    97b8:	ret

00000000000097bc <_ITM_memcpyRtaRWt@@LIBITM_1.0>:
    97bc:	stp	x29, x30, [sp, #-48]!
    97c0:	mov	x29, sp
    97c4:	str	x0, [sp, #40]
    97c8:	str	x1, [sp, #32]
    97cc:	str	x2, [sp, #24]
    97d0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    97d4:	ldr	x1, [x0]
    97d8:	add	x1, x1, #0x260
    97dc:	ldr	x7, [x1]
    97e0:	mov	w6, #0x2                   	// #2
    97e4:	mov	w5, #0x5                   	// #5
    97e8:	mov	w4, #0x0                   	// #0
    97ec:	ldr	x3, [sp, #24]
    97f0:	ldr	x2, [sp, #32]
    97f4:	ldr	x1, [sp, #40]
    97f8:	blr	x7
    97fc:	nop
    9800:	ldp	x29, x30, [sp], #48
    9804:	ret

0000000000009808 <_ITM_memmoveRtaRWt@@LIBITM_1.0>:
    9808:	stp	x29, x30, [sp, #-64]!
    980c:	mov	x29, sp
    9810:	stp	x19, x20, [sp, #16]
    9814:	str	x0, [sp, #56]
    9818:	str	x1, [sp, #48]
    981c:	str	x2, [sp, #40]
    9820:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9824:	mov	x19, x0
    9828:	ldr	x0, [x19]
    982c:	add	x0, x0, #0x260
    9830:	ldr	x20, [x0]
    9834:	mov	w4, #0x2                   	// #2
    9838:	mov	w3, #0x5                   	// #5
    983c:	ldr	x2, [sp, #40]
    9840:	ldr	x1, [sp, #48]
    9844:	ldr	x0, [sp, #56]
    9848:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    984c:	and	w0, w0, #0xff
    9850:	mov	w6, #0x2                   	// #2
    9854:	mov	w5, #0x5                   	// #5
    9858:	mov	w4, w0
    985c:	ldr	x3, [sp, #40]
    9860:	ldr	x2, [sp, #48]
    9864:	ldr	x1, [sp, #56]
    9868:	mov	x0, x19
    986c:	blr	x20
    9870:	nop
    9874:	ldp	x19, x20, [sp, #16]
    9878:	ldp	x29, x30, [sp], #64
    987c:	ret

0000000000009880 <_ITM_memcpyRtaRWtaR@@LIBITM_1.0>:
    9880:	stp	x29, x30, [sp, #-48]!
    9884:	mov	x29, sp
    9888:	str	x0, [sp, #40]
    988c:	str	x1, [sp, #32]
    9890:	str	x2, [sp, #24]
    9894:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9898:	ldr	x1, [x0]
    989c:	add	x1, x1, #0x260
    98a0:	ldr	x7, [x1]
    98a4:	mov	w6, #0x2                   	// #2
    98a8:	mov	w5, #0x6                   	// #6
    98ac:	mov	w4, #0x0                   	// #0
    98b0:	ldr	x3, [sp, #24]
    98b4:	ldr	x2, [sp, #32]
    98b8:	ldr	x1, [sp, #40]
    98bc:	blr	x7
    98c0:	nop
    98c4:	ldp	x29, x30, [sp], #48
    98c8:	ret

00000000000098cc <_ITM_memmoveRtaRWtaR@@LIBITM_1.0>:
    98cc:	stp	x29, x30, [sp, #-64]!
    98d0:	mov	x29, sp
    98d4:	stp	x19, x20, [sp, #16]
    98d8:	str	x0, [sp, #56]
    98dc:	str	x1, [sp, #48]
    98e0:	str	x2, [sp, #40]
    98e4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    98e8:	mov	x19, x0
    98ec:	ldr	x0, [x19]
    98f0:	add	x0, x0, #0x260
    98f4:	ldr	x20, [x0]
    98f8:	mov	w4, #0x2                   	// #2
    98fc:	mov	w3, #0x6                   	// #6
    9900:	ldr	x2, [sp, #40]
    9904:	ldr	x1, [sp, #48]
    9908:	ldr	x0, [sp, #56]
    990c:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9910:	and	w0, w0, #0xff
    9914:	mov	w6, #0x2                   	// #2
    9918:	mov	w5, #0x6                   	// #6
    991c:	mov	w4, w0
    9920:	ldr	x3, [sp, #40]
    9924:	ldr	x2, [sp, #48]
    9928:	ldr	x1, [sp, #56]
    992c:	mov	x0, x19
    9930:	blr	x20
    9934:	nop
    9938:	ldp	x19, x20, [sp, #16]
    993c:	ldp	x29, x30, [sp], #64
    9940:	ret

0000000000009944 <_ITM_memcpyRtaRWtaW@@LIBITM_1.0>:
    9944:	stp	x29, x30, [sp, #-48]!
    9948:	mov	x29, sp
    994c:	str	x0, [sp, #40]
    9950:	str	x1, [sp, #32]
    9954:	str	x2, [sp, #24]
    9958:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    995c:	ldr	x1, [x0]
    9960:	add	x1, x1, #0x260
    9964:	ldr	x7, [x1]
    9968:	mov	w6, #0x2                   	// #2
    996c:	mov	w5, #0x7                   	// #7
    9970:	mov	w4, #0x0                   	// #0
    9974:	ldr	x3, [sp, #24]
    9978:	ldr	x2, [sp, #32]
    997c:	ldr	x1, [sp, #40]
    9980:	blr	x7
    9984:	nop
    9988:	ldp	x29, x30, [sp], #48
    998c:	ret

0000000000009990 <_ITM_memmoveRtaRWtaW@@LIBITM_1.0>:
    9990:	stp	x29, x30, [sp, #-64]!
    9994:	mov	x29, sp
    9998:	stp	x19, x20, [sp, #16]
    999c:	str	x0, [sp, #56]
    99a0:	str	x1, [sp, #48]
    99a4:	str	x2, [sp, #40]
    99a8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    99ac:	mov	x19, x0
    99b0:	ldr	x0, [x19]
    99b4:	add	x0, x0, #0x260
    99b8:	ldr	x20, [x0]
    99bc:	mov	w4, #0x2                   	// #2
    99c0:	mov	w3, #0x7                   	// #7
    99c4:	ldr	x2, [sp, #40]
    99c8:	ldr	x1, [sp, #48]
    99cc:	ldr	x0, [sp, #56]
    99d0:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    99d4:	and	w0, w0, #0xff
    99d8:	mov	w6, #0x2                   	// #2
    99dc:	mov	w5, #0x7                   	// #7
    99e0:	mov	w4, w0
    99e4:	ldr	x3, [sp, #40]
    99e8:	ldr	x2, [sp, #48]
    99ec:	ldr	x1, [sp, #56]
    99f0:	mov	x0, x19
    99f4:	blr	x20
    99f8:	nop
    99fc:	ldp	x19, x20, [sp, #16]
    9a00:	ldp	x29, x30, [sp], #64
    9a04:	ret

0000000000009a08 <_ITM_memcpyRtaWWn@@LIBITM_1.0>:
    9a08:	stp	x29, x30, [sp, #-48]!
    9a0c:	mov	x29, sp
    9a10:	str	x0, [sp, #40]
    9a14:	str	x1, [sp, #32]
    9a18:	str	x2, [sp, #24]
    9a1c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9a20:	ldr	x1, [x0]
    9a24:	add	x1, x1, #0x260
    9a28:	ldr	x7, [x1]
    9a2c:	mov	w6, #0x3                   	// #3
    9a30:	mov	w5, #0x0                   	// #0
    9a34:	mov	w4, #0x0                   	// #0
    9a38:	ldr	x3, [sp, #24]
    9a3c:	ldr	x2, [sp, #32]
    9a40:	ldr	x1, [sp, #40]
    9a44:	blr	x7
    9a48:	nop
    9a4c:	ldp	x29, x30, [sp], #48
    9a50:	ret

0000000000009a54 <_ITM_memmoveRtaWWn@@LIBITM_1.0>:
    9a54:	stp	x29, x30, [sp, #-64]!
    9a58:	mov	x29, sp
    9a5c:	stp	x19, x20, [sp, #16]
    9a60:	str	x0, [sp, #56]
    9a64:	str	x1, [sp, #48]
    9a68:	str	x2, [sp, #40]
    9a6c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9a70:	mov	x19, x0
    9a74:	ldr	x0, [x19]
    9a78:	add	x0, x0, #0x260
    9a7c:	ldr	x20, [x0]
    9a80:	mov	w4, #0x3                   	// #3
    9a84:	mov	w3, #0x0                   	// #0
    9a88:	ldr	x2, [sp, #40]
    9a8c:	ldr	x1, [sp, #48]
    9a90:	ldr	x0, [sp, #56]
    9a94:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9a98:	and	w0, w0, #0xff
    9a9c:	mov	w6, #0x3                   	// #3
    9aa0:	mov	w5, #0x0                   	// #0
    9aa4:	mov	w4, w0
    9aa8:	ldr	x3, [sp, #40]
    9aac:	ldr	x2, [sp, #48]
    9ab0:	ldr	x1, [sp, #56]
    9ab4:	mov	x0, x19
    9ab8:	blr	x20
    9abc:	nop
    9ac0:	ldp	x19, x20, [sp, #16]
    9ac4:	ldp	x29, x30, [sp], #64
    9ac8:	ret

0000000000009acc <_ITM_memcpyRtaWWt@@LIBITM_1.0>:
    9acc:	stp	x29, x30, [sp, #-48]!
    9ad0:	mov	x29, sp
    9ad4:	str	x0, [sp, #40]
    9ad8:	str	x1, [sp, #32]
    9adc:	str	x2, [sp, #24]
    9ae0:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9ae4:	ldr	x1, [x0]
    9ae8:	add	x1, x1, #0x260
    9aec:	ldr	x7, [x1]
    9af0:	mov	w6, #0x3                   	// #3
    9af4:	mov	w5, #0x5                   	// #5
    9af8:	mov	w4, #0x0                   	// #0
    9afc:	ldr	x3, [sp, #24]
    9b00:	ldr	x2, [sp, #32]
    9b04:	ldr	x1, [sp, #40]
    9b08:	blr	x7
    9b0c:	nop
    9b10:	ldp	x29, x30, [sp], #48
    9b14:	ret

0000000000009b18 <_ITM_memmoveRtaWWt@@LIBITM_1.0>:
    9b18:	stp	x29, x30, [sp, #-64]!
    9b1c:	mov	x29, sp
    9b20:	stp	x19, x20, [sp, #16]
    9b24:	str	x0, [sp, #56]
    9b28:	str	x1, [sp, #48]
    9b2c:	str	x2, [sp, #40]
    9b30:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9b34:	mov	x19, x0
    9b38:	ldr	x0, [x19]
    9b3c:	add	x0, x0, #0x260
    9b40:	ldr	x20, [x0]
    9b44:	mov	w4, #0x3                   	// #3
    9b48:	mov	w3, #0x5                   	// #5
    9b4c:	ldr	x2, [sp, #40]
    9b50:	ldr	x1, [sp, #48]
    9b54:	ldr	x0, [sp, #56]
    9b58:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9b5c:	and	w0, w0, #0xff
    9b60:	mov	w6, #0x3                   	// #3
    9b64:	mov	w5, #0x5                   	// #5
    9b68:	mov	w4, w0
    9b6c:	ldr	x3, [sp, #40]
    9b70:	ldr	x2, [sp, #48]
    9b74:	ldr	x1, [sp, #56]
    9b78:	mov	x0, x19
    9b7c:	blr	x20
    9b80:	nop
    9b84:	ldp	x19, x20, [sp, #16]
    9b88:	ldp	x29, x30, [sp], #64
    9b8c:	ret

0000000000009b90 <_ITM_memcpyRtaWWtaR@@LIBITM_1.0>:
    9b90:	stp	x29, x30, [sp, #-48]!
    9b94:	mov	x29, sp
    9b98:	str	x0, [sp, #40]
    9b9c:	str	x1, [sp, #32]
    9ba0:	str	x2, [sp, #24]
    9ba4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9ba8:	ldr	x1, [x0]
    9bac:	add	x1, x1, #0x260
    9bb0:	ldr	x7, [x1]
    9bb4:	mov	w6, #0x3                   	// #3
    9bb8:	mov	w5, #0x6                   	// #6
    9bbc:	mov	w4, #0x0                   	// #0
    9bc0:	ldr	x3, [sp, #24]
    9bc4:	ldr	x2, [sp, #32]
    9bc8:	ldr	x1, [sp, #40]
    9bcc:	blr	x7
    9bd0:	nop
    9bd4:	ldp	x29, x30, [sp], #48
    9bd8:	ret

0000000000009bdc <_ITM_memmoveRtaWWtaR@@LIBITM_1.0>:
    9bdc:	stp	x29, x30, [sp, #-64]!
    9be0:	mov	x29, sp
    9be4:	stp	x19, x20, [sp, #16]
    9be8:	str	x0, [sp, #56]
    9bec:	str	x1, [sp, #48]
    9bf0:	str	x2, [sp, #40]
    9bf4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9bf8:	mov	x19, x0
    9bfc:	ldr	x0, [x19]
    9c00:	add	x0, x0, #0x260
    9c04:	ldr	x20, [x0]
    9c08:	mov	w4, #0x3                   	// #3
    9c0c:	mov	w3, #0x6                   	// #6
    9c10:	ldr	x2, [sp, #40]
    9c14:	ldr	x1, [sp, #48]
    9c18:	ldr	x0, [sp, #56]
    9c1c:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9c20:	and	w0, w0, #0xff
    9c24:	mov	w6, #0x3                   	// #3
    9c28:	mov	w5, #0x6                   	// #6
    9c2c:	mov	w4, w0
    9c30:	ldr	x3, [sp, #40]
    9c34:	ldr	x2, [sp, #48]
    9c38:	ldr	x1, [sp, #56]
    9c3c:	mov	x0, x19
    9c40:	blr	x20
    9c44:	nop
    9c48:	ldp	x19, x20, [sp, #16]
    9c4c:	ldp	x29, x30, [sp], #64
    9c50:	ret

0000000000009c54 <_ITM_memcpyRtaWWtaW@@LIBITM_1.0>:
    9c54:	stp	x29, x30, [sp, #-48]!
    9c58:	mov	x29, sp
    9c5c:	str	x0, [sp, #40]
    9c60:	str	x1, [sp, #32]
    9c64:	str	x2, [sp, #24]
    9c68:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9c6c:	ldr	x1, [x0]
    9c70:	add	x1, x1, #0x260
    9c74:	ldr	x7, [x1]
    9c78:	mov	w6, #0x3                   	// #3
    9c7c:	mov	w5, #0x7                   	// #7
    9c80:	mov	w4, #0x0                   	// #0
    9c84:	ldr	x3, [sp, #24]
    9c88:	ldr	x2, [sp, #32]
    9c8c:	ldr	x1, [sp, #40]
    9c90:	blr	x7
    9c94:	nop
    9c98:	ldp	x29, x30, [sp], #48
    9c9c:	ret

0000000000009ca0 <_ITM_memmoveRtaWWtaW@@LIBITM_1.0>:
    9ca0:	stp	x29, x30, [sp, #-64]!
    9ca4:	mov	x29, sp
    9ca8:	stp	x19, x20, [sp, #16]
    9cac:	str	x0, [sp, #56]
    9cb0:	str	x1, [sp, #48]
    9cb4:	str	x2, [sp, #40]
    9cb8:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9cbc:	mov	x19, x0
    9cc0:	ldr	x0, [x19]
    9cc4:	add	x0, x0, #0x260
    9cc8:	ldr	x20, [x0]
    9ccc:	mov	w4, #0x3                   	// #3
    9cd0:	mov	w3, #0x7                   	// #7
    9cd4:	ldr	x2, [sp, #40]
    9cd8:	ldr	x1, [sp, #48]
    9cdc:	ldr	x0, [sp, #56]
    9ce0:	bl	81d0 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x64>
    9ce4:	and	w0, w0, #0xff
    9ce8:	mov	w6, #0x3                   	// #3
    9cec:	mov	w5, #0x7                   	// #7
    9cf0:	mov	w4, w0
    9cf4:	ldr	x3, [sp, #40]
    9cf8:	ldr	x2, [sp, #48]
    9cfc:	ldr	x1, [sp, #56]
    9d00:	mov	x0, x19
    9d04:	blr	x20
    9d08:	nop
    9d0c:	ldp	x19, x20, [sp, #16]
    9d10:	ldp	x29, x30, [sp], #64
    9d14:	ret

0000000000009d18 <_ITM_memsetW@@LIBITM_1.0>:
    9d18:	stp	x29, x30, [sp, #-48]!
    9d1c:	mov	x29, sp
    9d20:	str	x0, [sp, #40]
    9d24:	str	w1, [sp, #36]
    9d28:	str	x2, [sp, #24]
    9d2c:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9d30:	ldr	x1, [x0]
    9d34:	add	x1, x1, #0x268
    9d38:	ldr	x5, [x1]
    9d3c:	mov	w4, #0x5                   	// #5
    9d40:	ldr	x3, [sp, #24]
    9d44:	ldr	w2, [sp, #36]
    9d48:	ldr	x1, [sp, #40]
    9d4c:	blr	x5
    9d50:	nop
    9d54:	ldp	x29, x30, [sp], #48
    9d58:	ret

0000000000009d5c <_ITM_memsetWaR@@LIBITM_1.0>:
    9d5c:	stp	x29, x30, [sp, #-48]!
    9d60:	mov	x29, sp
    9d64:	str	x0, [sp, #40]
    9d68:	str	w1, [sp, #36]
    9d6c:	str	x2, [sp, #24]
    9d70:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9d74:	ldr	x1, [x0]
    9d78:	add	x1, x1, #0x268
    9d7c:	ldr	x5, [x1]
    9d80:	mov	w4, #0x6                   	// #6
    9d84:	ldr	x3, [sp, #24]
    9d88:	ldr	w2, [sp, #36]
    9d8c:	ldr	x1, [sp, #40]
    9d90:	blr	x5
    9d94:	nop
    9d98:	ldp	x29, x30, [sp], #48
    9d9c:	ret

0000000000009da0 <_ITM_memsetWaW@@LIBITM_1.0>:
    9da0:	stp	x29, x30, [sp, #-48]!
    9da4:	mov	x29, sp
    9da8:	str	x0, [sp, #40]
    9dac:	str	w1, [sp, #36]
    9db0:	str	x2, [sp, #24]
    9db4:	bl	81b8 <_ZGTtdlPvmRKSt9nothrow_t@@LIBITM_1.1+0x4c>
    9db8:	ldr	x1, [x0]
    9dbc:	add	x1, x1, #0x268
    9dc0:	ldr	x5, [x1]
    9dc4:	mov	w4, #0x7                   	// #7
    9dc8:	ldr	x3, [sp, #24]
    9dcc:	ldr	w2, [sp, #36]
    9dd0:	ldr	x1, [sp, #40]
    9dd4:	blr	x5
    9dd8:	nop
    9ddc:	ldp	x29, x30, [sp], #48
    9de0:	ret
    9de4:	nop
    9de8:	ret
    9dec:	mrs	x1, tpidr_el0
    9df0:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    9df4:	ldr	x0, [x0, #4064]
    9df8:	add	x0, x1, x0
    9dfc:	ldr	x0, [x0]
    9e00:	ret
    9e04:	sub	sp, sp, #0x10
    9e08:	str	x0, [sp, #8]
    9e0c:	mrs	x1, tpidr_el0
    9e10:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    9e14:	ldr	x0, [x0, #4064]
    9e18:	add	x0, x1, x0
    9e1c:	ldr	x1, [sp, #8]
    9e20:	str	x1, [x0]
    9e24:	nop
    9e28:	add	sp, sp, #0x10
    9e2c:	ret
    9e30:	mrs	x1, tpidr_el0
    9e34:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    9e38:	ldr	x0, [x0, #4064]
    9e3c:	add	x0, x1, x0
    9e40:	ldr	x0, [x0, #8]
    9e44:	ret
    9e48:	sub	sp, sp, #0x10
    9e4c:	str	x0, [sp, #8]
    9e50:	mrs	x1, tpidr_el0
    9e54:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    9e58:	ldr	x0, [x0, #4064]
    9e5c:	add	x0, x1, x0
    9e60:	ldr	x1, [sp, #8]
    9e64:	str	x1, [x0, #8]
    9e68:	nop
    9e6c:	add	sp, sp, #0x10
    9e70:	ret
    9e74:	stp	x29, x30, [sp, #-48]!
    9e78:	mov	x29, sp
    9e7c:	str	x0, [sp, #24]
    9e80:	ldr	x0, [sp, #24]
    9e84:	cmp	x0, #0x280
    9e88:	b.eq	9eac <_ITM_memsetWaW@@LIBITM_1.0+0x10c>  // b.none
    9e8c:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    9e90:	add	x3, x0, #0xaa0
    9e94:	mov	w2, #0x40                  	// #64
    9e98:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    9e9c:	add	x1, x0, #0xad8
    9ea0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    9ea4:	add	x0, x0, #0xaf8
    9ea8:	bl	6e40 <__assert_fail@plt>
    9eac:	mov	w1, #0x1                   	// #1
    9eb0:	mov	x0, #0x280                 	// #640
    9eb4:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    9eb8:	str	x0, [sp, #40]
    9ebc:	mov	x2, #0x280                 	// #640
    9ec0:	mov	w1, #0x0                   	// #0
    9ec4:	ldr	x0, [sp, #40]
    9ec8:	bl	6d00 <memset@plt>
    9ecc:	ldr	x0, [sp, #40]
    9ed0:	ldp	x29, x30, [sp], #48
    9ed4:	ret
    9ed8:	stp	x29, x30, [sp, #-32]!
    9edc:	mov	x29, sp
    9ee0:	str	x0, [sp, #24]
    9ee4:	ldr	x0, [sp, #24]
    9ee8:	bl	6d90 <free@plt>
    9eec:	nop
    9ef0:	ldp	x29, x30, [sp], #32
    9ef4:	ret
    9ef8:	stp	x29, x30, [sp, #-64]!
    9efc:	mov	x29, sp
    9f00:	str	x19, [sp, #16]
    9f04:	str	x0, [sp, #40]
    9f08:	bl	9dec <_ITM_memsetWaW@@LIBITM_1.0+0x4c>
    9f0c:	str	x0, [sp, #56]
    9f10:	ldr	x0, [sp, #56]
    9f14:	cmp	x0, #0x0
    9f18:	b.eq	9f38 <_ITM_memsetWaW@@LIBITM_1.0+0x198>  // b.none
    9f1c:	ldr	x19, [sp, #56]
    9f20:	cmp	x19, #0x0
    9f24:	b.eq	9f38 <_ITM_memsetWaW@@LIBITM_1.0+0x198>  // b.none
    9f28:	mov	x0, x19
    9f2c:	bl	9f98 <_ITM_memsetWaW@@LIBITM_1.0+0x1f8>
    9f30:	mov	x0, x19
    9f34:	bl	9ed8 <_ITM_memsetWaW@@LIBITM_1.0+0x138>
    9f38:	mov	x0, #0x0                   	// #0
    9f3c:	bl	9e04 <_ITM_memsetWaW@@LIBITM_1.0+0x64>
    9f40:	nop
    9f44:	ldr	x19, [sp, #16]
    9f48:	ldp	x29, x30, [sp], #64
    9f4c:	ret
    9f50:	stp	x29, x30, [sp, #-16]!
    9f54:	mov	x29, sp
    9f58:	adrp	x0, 9000 <_ITM_RaRCE@@LIBITM_1.0+0x14>
    9f5c:	add	x1, x0, #0xef8
    9f60:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    9f64:	add	x0, x0, #0x228
    9f68:	bl	6c60 <pthread_key_create@plt>
    9f6c:	cmp	w0, #0x0
    9f70:	cset	w0, ne  // ne = any
    9f74:	and	w0, w0, #0xff
    9f78:	cmp	w0, #0x0
    9f7c:	b.eq	9f8c <_ITM_memsetWaW@@LIBITM_1.0+0x1ec>  // b.none
    9f80:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    9f84:	add	x0, x0, #0xb10
    9f88:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    9f8c:	nop
    9f90:	ldp	x29, x30, [sp], #16
    9f94:	ret
    9f98:	stp	x29, x30, [sp, #-48]!
    9f9c:	mov	x29, sp
    9fa0:	str	x0, [sp, #24]
    9fa4:	ldr	x0, [sp, #24]
    9fa8:	ldr	w0, [x0, #284]
    9fac:	cmp	w0, #0x0
    9fb0:	b.eq	9fc0 <_ITM_memsetWaW@@LIBITM_1.0+0x220>  // b.none
    9fb4:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    9fb8:	add	x0, x0, #0xb38
    9fbc:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    9fc0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    9fc4:	add	x0, x0, #0x200
    9fc8:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    9fcc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    9fd0:	add	x0, x0, #0x210
    9fd4:	str	x0, [sp, #40]
    9fd8:	ldr	x0, [sp, #40]
    9fdc:	ldr	x0, [x0]
    9fe0:	cmp	x0, #0x0
    9fe4:	b.eq	a028 <_ITM_memsetWaW@@LIBITM_1.0+0x288>  // b.none
    9fe8:	ldr	x0, [sp, #40]
    9fec:	ldr	x0, [x0]
    9ff0:	ldr	x1, [sp, #24]
    9ff4:	cmp	x1, x0
    9ff8:	b.ne	a014 <_ITM_memsetWaW@@LIBITM_1.0+0x274>  // b.any
    9ffc:	ldr	x0, [sp, #40]
    a000:	ldr	x0, [x0]
    a004:	ldr	x1, [x0, #512]
    a008:	ldr	x0, [sp, #40]
    a00c:	str	x1, [x0]
    a010:	b	a028 <_ITM_memsetWaW@@LIBITM_1.0+0x288>
    a014:	ldr	x0, [sp, #40]
    a018:	ldr	x0, [x0]
    a01c:	add	x0, x0, #0x200
    a020:	str	x0, [sp, #40]
    a024:	b	9fd8 <_ITM_memsetWaW@@LIBITM_1.0+0x238>
    a028:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a02c:	add	x0, x0, #0x218
    a030:	ldr	w0, [x0]
    a034:	sub	w1, w0, #0x1
    a038:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a03c:	add	x0, x0, #0x218
    a040:	str	w1, [x0]
    a044:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a048:	add	x0, x0, #0x218
    a04c:	ldr	w0, [x0]
    a050:	add	w1, w0, #0x1
    a054:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a058:	add	x0, x0, #0x218
    a05c:	ldr	w0, [x0]
    a060:	mov	w2, w0
    a064:	ldr	x0, [sp, #24]
    a068:	bl	ccd0 <_ITM_error@@LIBITM_1.0+0x764>
    a06c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a070:	add	x0, x0, #0x200
    a074:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    a078:	ldr	x0, [sp, #24]
    a07c:	add	x0, x0, #0x150
    a080:	bl	b308 <_ITM_commitTransactionEH@@LIBITM_1.0+0x3b0>
    a084:	ldr	x0, [sp, #24]
    a088:	add	x0, x0, #0xf8
    a08c:	bl	b2d4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x37c>
    a090:	ldr	x0, [sp, #24]
    a094:	add	x0, x0, #0xf0
    a098:	bl	b2b4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x35c>
    a09c:	ldr	x0, [sp, #24]
    a0a0:	add	x0, x0, #0xd8
    a0a4:	bl	b280 <_ITM_commitTransactionEH@@LIBITM_1.0+0x328>
    a0a8:	ldr	x0, [sp, #24]
    a0ac:	add	x0, x0, #0xc0
    a0b0:	bl	b280 <_ITM_commitTransactionEH@@LIBITM_1.0+0x328>
    a0b4:	ldr	x0, [sp, #24]
    a0b8:	add	x0, x0, #0xa8
    a0bc:	bl	b148 <_ITM_commitTransactionEH@@LIBITM_1.0+0x1f0>
    a0c0:	nop
    a0c4:	ldp	x29, x30, [sp], #48
    a0c8:	ret
    a0cc:	stp	x29, x30, [sp, #-64]!
    a0d0:	mov	x29, sp
    a0d4:	str	x0, [sp, #24]
    a0d8:	ldr	x0, [sp, #24]
    a0dc:	add	x0, x0, #0xa8
    a0e0:	bl	b168 <_ITM_commitTransactionEH@@LIBITM_1.0+0x210>
    a0e4:	ldr	x0, [sp, #24]
    a0e8:	add	x0, x0, #0xc0
    a0ec:	mov	x1, #0x20                  	// #32
    a0f0:	bl	b3a8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x450>
    a0f4:	ldr	x0, [sp, #24]
    a0f8:	add	x0, x0, #0xd8
    a0fc:	mov	x1, #0x20                  	// #32
    a100:	bl	b3a8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x450>
    a104:	ldr	x0, [sp, #24]
    a108:	add	x0, x0, #0xf0
    a10c:	bl	b18c <_ITM_commitTransactionEH@@LIBITM_1.0+0x234>
    a110:	ldr	x0, [sp, #24]
    a114:	add	x0, x0, #0xf8
    a118:	mov	x1, #0x20                  	// #32
    a11c:	bl	b414 <_ITM_commitTransactionEH@@LIBITM_1.0+0x4bc>
    a120:	ldr	x0, [sp, #24]
    a124:	add	x0, x0, #0x150
    a128:	mov	x1, #0x20                  	// #32
    a12c:	bl	b480 <_ITM_commitTransactionEH@@LIBITM_1.0+0x528>
    a130:	ldr	x0, [sp, #24]
    a134:	add	x0, x0, #0x208
    a138:	str	x0, [sp, #56]
    a13c:	mov	x0, #0xffffffffffffffff    	// #-1
    a140:	str	x0, [sp, #48]
    a144:	str	wzr, [sp, #44]
    a148:	ldr	x0, [sp, #56]
    a14c:	ldr	x1, [sp, #48]
    a150:	stlr	x1, [x0]
    a154:	nop
    a158:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a15c:	add	x0, x0, #0x200
    a160:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    a164:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a168:	add	x0, x0, #0x210
    a16c:	ldr	x1, [x0]
    a170:	ldr	x0, [sp, #24]
    a174:	str	x1, [x0, #512]
    a178:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a17c:	add	x0, x0, #0x210
    a180:	ldr	x1, [sp, #24]
    a184:	str	x1, [x0]
    a188:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a18c:	add	x0, x0, #0x218
    a190:	ldr	w0, [x0]
    a194:	add	w1, w0, #0x1
    a198:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a19c:	add	x0, x0, #0x218
    a1a0:	str	w1, [x0]
    a1a4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a1a8:	add	x0, x0, #0x218
    a1ac:	ldr	w0, [x0]
    a1b0:	sub	w1, w0, #0x1
    a1b4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a1b8:	add	x0, x0, #0x218
    a1bc:	ldr	w0, [x0]
    a1c0:	mov	w2, w0
    a1c4:	ldr	x0, [sp, #24]
    a1c8:	bl	ccd0 <_ITM_error@@LIBITM_1.0+0x764>
    a1cc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a1d0:	add	x0, x0, #0x200
    a1d4:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    a1d8:	ldr	x0, [sp, #24]
    a1dc:	bl	bd18 <_ITM_cxa_end_catch@@LIBITM_1.0+0x28>
    a1e0:	adrp	x0, 9000 <_ITM_RaRCE@@LIBITM_1.0+0x14>
    a1e4:	add	x1, x0, #0xf50
    a1e8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a1ec:	add	x0, x0, #0x22c
    a1f0:	bl	6db0 <pthread_once@plt>
    a1f4:	cmp	w0, #0x0
    a1f8:	cset	w0, ne  // ne = any
    a1fc:	and	w0, w0, #0xff
    a200:	cmp	w0, #0x0
    a204:	b.eq	a214 <_ITM_memsetWaW@@LIBITM_1.0+0x474>  // b.none
    a208:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a20c:	add	x0, x0, #0xb70
    a210:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    a214:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a218:	add	x0, x0, #0x228
    a21c:	ldr	w0, [x0]
    a220:	ldr	x1, [sp, #24]
    a224:	bl	6de0 <pthread_setspecific@plt>
    a228:	cmp	w0, #0x0
    a22c:	cset	w0, ne  // ne = any
    a230:	and	w0, w0, #0xff
    a234:	cmp	w0, #0x0
    a238:	b.eq	a248 <_ITM_memsetWaW@@LIBITM_1.0+0x4a8>  // b.none
    a23c:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a240:	add	x0, x0, #0xba0
    a244:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    a248:	nop
    a24c:	ldp	x29, x30, [sp], #64
    a250:	ret
    a254:	stp	x29, x30, [sp, #-32]!
    a258:	mov	x29, sp
    a25c:	str	w0, [sp, #28]
    a260:	str	x1, [sp, #16]
    a264:	ldr	w0, [sp, #28]
    a268:	and	w0, w0, #0x2
    a26c:	cmp	w0, #0x0
    a270:	b.eq	a290 <_ITM_memsetWaW@@LIBITM_1.0+0x4f0>  // b.none
    a274:	ldr	x0, [sp, #16]
    a278:	bl	b0dc <_ITM_commitTransactionEH@@LIBITM_1.0+0x184>
    a27c:	and	w0, w0, #0xff
    a280:	cmp	w0, #0x0
    a284:	b.eq	a290 <_ITM_memsetWaW@@LIBITM_1.0+0x4f0>  // b.none
    a288:	mov	w0, #0x1                   	// #1
    a28c:	b	a294 <_ITM_memsetWaW@@LIBITM_1.0+0x4f4>
    a290:	mov	w0, #0x0                   	// #0
    a294:	cmp	w0, #0x0
    a298:	b.eq	a2a4 <_ITM_memsetWaW@@LIBITM_1.0+0x504>  // b.none
    a29c:	mov	w0, #0x2                   	// #2
    a2a0:	b	a2a8 <_ITM_memsetWaW@@LIBITM_1.0+0x508>
    a2a4:	mov	w0, #0x1                   	// #1
    a2a8:	ldp	x29, x30, [sp], #32
    a2ac:	ret
    a2b0:	stp	x29, x30, [sp, #-112]!
    a2b4:	mov	x29, sp
    a2b8:	str	x19, [sp, #16]
    a2bc:	str	w0, [sp, #44]
    a2c0:	str	x1, [sp, #32]
    a2c4:	ldr	w0, [sp, #44]
    a2c8:	and	x0, x0, #0x400
    a2cc:	cmp	x0, #0x0
    a2d0:	b.eq	a2e0 <_ITM_memsetWaW@@LIBITM_1.0+0x540>  // b.none
    a2d4:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a2d8:	add	x0, x0, #0xbd0
    a2dc:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    a2e0:	bl	9dec <_ITM_memsetWaW@@LIBITM_1.0+0x4c>
    a2e4:	str	x0, [sp, #104]
    a2e8:	ldr	x0, [sp, #104]
    a2ec:	cmp	x0, #0x0
    a2f0:	cset	w0, eq  // eq = none
    a2f4:	and	w0, w0, #0xff
    a2f8:	and	x0, x0, #0xff
    a2fc:	cmp	x0, #0x0
    a300:	b.eq	a324 <_ITM_memsetWaW@@LIBITM_1.0+0x584>  // b.none
    a304:	mov	x0, #0x280                 	// #640
    a308:	bl	9e74 <_ITM_memsetWaW@@LIBITM_1.0+0xd4>
    a30c:	mov	x19, x0
    a310:	mov	x0, x19
    a314:	bl	a0cc <_ITM_memsetWaW@@LIBITM_1.0+0x32c>
    a318:	str	x19, [sp, #104]
    a31c:	ldr	x0, [sp, #104]
    a320:	bl	9e04 <_ITM_memsetWaW@@LIBITM_1.0+0x64>
    a324:	ldr	x0, [sp, #104]
    a328:	ldr	w0, [x0, #284]
    a32c:	cmp	w0, #0x0
    a330:	b.eq	a474 <_ITM_memsetWaW@@LIBITM_1.0+0x6d4>  // b.none
    a334:	ldr	w0, [sp, #44]
    a338:	and	w0, w0, #0x8
    a33c:	cmp	w0, #0x0
    a340:	b.eq	a3ac <_ITM_memsetWaW@@LIBITM_1.0+0x60c>  // b.none
    a344:	ldr	w0, [sp, #44]
    a348:	and	w0, w0, #0x1
    a34c:	cmp	w0, #0x0
    a350:	b.ne	a384 <_ITM_memsetWaW@@LIBITM_1.0+0x5e4>  // b.any
    a354:	ldr	x0, [sp, #104]
    a358:	ldr	w0, [x0, #288]
    a35c:	and	w0, w0, #0x1
    a360:	cmp	w0, #0x0
    a364:	b.eq	a37c <_ITM_memsetWaW@@LIBITM_1.0+0x5dc>  // b.none
    a368:	ldr	x0, [sp, #104]
    a36c:	ldr	w0, [x0, #288]
    a370:	and	w0, w0, #0x2
    a374:	cmp	w0, #0x0
    a378:	b.ne	a384 <_ITM_memsetWaW@@LIBITM_1.0+0x5e4>  // b.any
    a37c:	ldr	x0, [sp, #104]
    a380:	bl	10de4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f60>
    a384:	ldr	x0, [sp, #104]
    a388:	ldr	w0, [x0, #284]
    a38c:	add	w1, w0, #0x1
    a390:	ldr	x0, [sp, #104]
    a394:	str	w1, [x0, #284]
    a398:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a39c:	mov	x1, x0
    a3a0:	ldr	w0, [sp, #44]
    a3a4:	bl	a254 <_ITM_memsetWaW@@LIBITM_1.0+0x4b4>
    a3a8:	b	a5e8 <_ITM_memsetWaW@@LIBITM_1.0+0x848>
    a3ac:	ldr	w0, [sp, #44]
    a3b0:	and	w0, w0, #0x1
    a3b4:	cmp	w0, #0x0
    a3b8:	b.ne	a3dc <_ITM_memsetWaW@@LIBITM_1.0+0x63c>  // b.any
    a3bc:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a3c0:	add	x3, x0, #0xbf0
    a3c4:	mov	w2, #0x15a                 	// #346
    a3c8:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a3cc:	add	x1, x0, #0xad8
    a3d0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a3d4:	add	x0, x0, #0xc40
    a3d8:	bl	6e40 <__assert_fail@plt>
    a3dc:	ldr	x0, [sp, #104]
    a3e0:	add	x0, x0, #0x150
    a3e4:	bl	b500 <_ITM_commitTransactionEH@@LIBITM_1.0+0x5a8>
    a3e8:	str	x0, [sp, #80]
    a3ec:	ldr	x1, [sp, #104]
    a3f0:	ldr	x0, [sp, #80]
    a3f4:	bl	a5f4 <_ITM_memsetWaW@@LIBITM_1.0+0x854>
    a3f8:	ldr	x0, [sp, #104]
    a3fc:	add	x0, x0, #0xf0
    a400:	mov	x1, x0
    a404:	mov	x0, #0x8                   	// #8
    a408:	bl	b57c <_ITM_commitTransactionEH@@LIBITM_1.0+0x624>
    a40c:	str	xzr, [x0]
    a410:	bl	b18c <_ITM_commitTransactionEH@@LIBITM_1.0+0x234>
    a414:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a418:	str	x0, [sp, #96]
    a41c:	ldr	x0, [sp, #96]
    a420:	bl	b0f4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x19c>
    a424:	and	w0, w0, #0xff
    a428:	eor	w0, w0, #0x1
    a42c:	and	w0, w0, #0xff
    a430:	cmp	w0, #0x0
    a434:	b.eq	a48c <_ITM_memsetWaW@@LIBITM_1.0+0x6ec>  // b.none
    a438:	ldr	x0, [sp, #96]
    a43c:	ldr	x0, [x0]
    a440:	add	x0, x0, #0x20
    a444:	ldr	x1, [x0]
    a448:	ldr	x0, [sp, #96]
    a44c:	blr	x1
    a450:	str	x0, [sp, #72]
    a454:	ldr	x0, [sp, #72]
    a458:	cmp	x0, #0x0
    a45c:	b.eq	a48c <_ITM_memsetWaW@@LIBITM_1.0+0x6ec>  // b.none
    a460:	ldr	x0, [sp, #72]
    a464:	str	x0, [sp, #96]
    a468:	ldr	x0, [sp, #96]
    a46c:	bl	9e48 <_ITM_memsetWaW@@LIBITM_1.0+0xa8>
    a470:	b	a48c <_ITM_memsetWaW@@LIBITM_1.0+0x6ec>
    a474:	ldr	w1, [sp, #44]
    a478:	ldr	x0, [sp, #104]
    a47c:	bl	c830 <_ITM_error@@LIBITM_1.0+0x2c4>
    a480:	str	x0, [sp, #96]
    a484:	ldr	x0, [sp, #96]
    a488:	bl	9e48 <_ITM_memsetWaW@@LIBITM_1.0+0xa8>
    a48c:	ldr	x0, [sp, #104]
    a490:	ldr	w1, [sp, #44]
    a494:	str	w1, [x0, #280]
    a498:	ldr	x0, [sp, #104]
    a49c:	ldr	w0, [x0, #284]
    a4a0:	add	w1, w0, #0x1
    a4a4:	ldr	x0, [sp, #104]
    a4a8:	str	w1, [x0, #284]
    a4ac:	ldr	x1, [sp, #104]
    a4b0:	ldr	x0, [sp, #32]
    a4b4:	mov	x3, x1
    a4b8:	mov	x1, x0
    a4bc:	mov	x0, #0xa8                  	// #168
    a4c0:	mov	x2, x0
    a4c4:	mov	x0, x3
    a4c8:	bl	6c10 <memcpy@plt>
    a4cc:	ldr	x0, [sp, #104]
    a4d0:	ldr	x0, [x0, #296]
    a4d4:	and	x0, x0, #0xffff
    a4d8:	cmp	x0, #0x0
    a4dc:	b.eq	a500 <_ITM_memsetWaW@@LIBITM_1.0+0x760>  // b.none
    a4e0:	ldr	x0, [sp, #104]
    a4e4:	ldr	x0, [x0, #296]
    a4e8:	add	x2, x0, #0x1
    a4ec:	ldr	x1, [sp, #104]
    a4f0:	str	x2, [x1, #296]
    a4f4:	ldr	x1, [sp, #104]
    a4f8:	str	x0, [x1, #272]
    a4fc:	b	a548 <_ITM_memsetWaW@@LIBITM_1.0+0x7a8>
    a500:	mov	x0, #0x10000               	// #65536
    a504:	str	x0, [sp, #56]
    a508:	str	wzr, [sp, #52]
    a50c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    a510:	add	x0, x0, #0x220
    a514:	ldr	x2, [sp, #56]
    a518:	ldaxr	x1, [x0]
    a51c:	add	x3, x1, x2
    a520:	stlxr	w4, x3, [x0]
    a524:	cbnz	w4, a518 <_ITM_memsetWaW@@LIBITM_1.0+0x778>
    a528:	nop
    a52c:	ldr	x0, [sp, #104]
    a530:	str	x1, [x0, #272]
    a534:	ldr	x0, [sp, #104]
    a538:	ldr	x0, [x0, #272]
    a53c:	add	x1, x0, #0x1
    a540:	ldr	x0, [sp, #104]
    a544:	str	x1, [x0, #296]
    a548:	ldr	x0, [sp, #104]
    a54c:	ldr	x0, [x0, #312]
    a550:	cmp	x0, #0x0
    a554:	b.eq	a56c <_ITM_memsetWaW@@LIBITM_1.0+0x7cc>  // b.none
    a558:	ldr	x0, [sp, #104]
    a55c:	ldr	x0, [x0, #312]
    a560:	ldr	w1, [x0]
    a564:	ldr	x0, [sp, #104]
    a568:	str	w1, [x0, #320]
    a56c:	ldr	x0, [sp, #96]
    a570:	ldr	x0, [x0]
    a574:	ldr	x1, [x0]
    a578:	ldr	x0, [sp, #96]
    a57c:	blr	x1
    a580:	str	w0, [sp, #68]
    a584:	ldr	w0, [sp, #68]
    a588:	cmp	w0, #0xa
    a58c:	cset	w0, ne  // ne = any
    a590:	and	w0, w0, #0xff
    a594:	cmp	w0, #0x0
    a598:	b.eq	a5b4 <_ITM_memsetWaW@@LIBITM_1.0+0x814>  // b.none
    a59c:	ldr	w1, [sp, #68]
    a5a0:	ldr	x0, [sp, #104]
    a5a4:	bl	c5c4 <_ITM_error@@LIBITM_1.0+0x58>
    a5a8:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a5ac:	str	x0, [sp, #96]
    a5b0:	b	a56c <_ITM_memsetWaW@@LIBITM_1.0+0x7cc>
    a5b4:	ldr	x1, [sp, #96]
    a5b8:	ldr	w0, [sp, #44]
    a5bc:	bl	a254 <_ITM_memsetWaW@@LIBITM_1.0+0x4b4>
    a5c0:	str	w0, [sp, #92]
    a5c4:	ldr	x0, [sp, #104]
    a5c8:	ldr	w0, [x0, #288]
    a5cc:	and	w0, w0, #0x2
    a5d0:	cmp	w0, #0x0
    a5d4:	b.ne	a5e4 <_ITM_memsetWaW@@LIBITM_1.0+0x844>  // b.any
    a5d8:	ldr	w0, [sp, #92]
    a5dc:	orr	w0, w0, #0x4
    a5e0:	str	w0, [sp, #92]
    a5e4:	ldr	w0, [sp, #92]
    a5e8:	ldr	x19, [sp, #16]
    a5ec:	ldp	x29, x30, [sp], #112
    a5f0:	ret
    a5f4:	stp	x29, x30, [sp, #-32]!
    a5f8:	mov	x29, sp
    a5fc:	str	x0, [sp, #24]
    a600:	str	x1, [sp, #16]
    a604:	ldr	x1, [sp, #24]
    a608:	ldr	x0, [sp, #16]
    a60c:	mov	x3, x1
    a610:	mov	x1, x0
    a614:	mov	x0, #0xa8                  	// #168
    a618:	mov	x2, x0
    a61c:	mov	x0, x3
    a620:	bl	6c10 <memcpy@plt>
    a624:	ldr	x0, [sp, #16]
    a628:	add	x0, x0, #0xa8
    a62c:	bl	b12c <_ITM_commitTransactionEH@@LIBITM_1.0+0x1d4>
    a630:	mov	x1, x0
    a634:	ldr	x0, [sp, #24]
    a638:	str	x1, [x0, #168]
    a63c:	ldr	x0, [sp, #24]
    a640:	add	x0, x0, #0xb0
    a644:	ldr	x1, [sp, #16]
    a648:	add	x1, x1, #0xf0
    a64c:	ldr	x1, [x1]
    a650:	str	x1, [x0]
    a654:	ldr	x0, [sp, #16]
    a658:	add	x0, x0, #0xf8
    a65c:	bl	b594 <_ITM_commitTransactionEH@@LIBITM_1.0+0x63c>
    a660:	mov	x1, x0
    a664:	ldr	x0, [sp, #24]
    a668:	str	x1, [x0, #184]
    a66c:	ldr	x0, [sp, #16]
    a670:	ldr	x1, [x0, #272]
    a674:	ldr	x0, [sp, #24]
    a678:	str	x1, [x0, #192]
    a67c:	ldr	x0, [sp, #16]
    a680:	ldr	w1, [x0, #280]
    a684:	ldr	x0, [sp, #24]
    a688:	str	w1, [x0, #200]
    a68c:	ldr	x0, [sp, #16]
    a690:	ldr	w1, [x0, #304]
    a694:	ldr	x0, [sp, #24]
    a698:	str	w1, [x0, #204]
    a69c:	ldr	x0, [sp, #16]
    a6a0:	ldr	w1, [x0, #320]
    a6a4:	ldr	x0, [sp, #24]
    a6a8:	str	w1, [x0, #208]
    a6ac:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a6b0:	mov	x1, x0
    a6b4:	ldr	x0, [sp, #24]
    a6b8:	str	x1, [x0, #216]
    a6bc:	ldr	x0, [sp, #16]
    a6c0:	ldr	w1, [x0, #284]
    a6c4:	ldr	x0, [sp, #24]
    a6c8:	str	w1, [x0, #224]
    a6cc:	nop
    a6d0:	ldp	x29, x30, [sp], #32
    a6d4:	ret
    a6d8:	stp	x29, x30, [sp, #-32]!
    a6dc:	mov	x29, sp
    a6e0:	str	x0, [sp, #24]
    a6e4:	str	x1, [sp, #16]
    a6e8:	ldr	x1, [sp, #16]
    a6ec:	ldr	x0, [sp, #24]
    a6f0:	mov	x3, x1
    a6f4:	mov	x1, x0
    a6f8:	mov	x0, #0xa8                  	// #168
    a6fc:	mov	x2, x0
    a700:	mov	x0, x3
    a704:	bl	6c10 <memcpy@plt>
    a708:	ldr	x0, [sp, #16]
    a70c:	add	x0, x0, #0xf0
    a710:	ldr	x1, [sp, #24]
    a714:	add	x1, x1, #0xb0
    a718:	ldr	x1, [x1]
    a71c:	str	x1, [x0]
    a720:	ldr	x0, [sp, #24]
    a724:	ldr	x1, [x0, #192]
    a728:	ldr	x0, [sp, #16]
    a72c:	str	x1, [x0, #272]
    a730:	ldr	x0, [sp, #24]
    a734:	ldr	w1, [x0, #200]
    a738:	ldr	x0, [sp, #16]
    a73c:	str	w1, [x0, #280]
    a740:	nop
    a744:	ldp	x29, x30, [sp], #32
    a748:	ret
    a74c:	stp	x29, x30, [sp, #-64]!
    a750:	mov	x29, sp
    a754:	str	x19, [sp, #16]
    a758:	str	x0, [sp, #56]
    a75c:	str	x1, [sp, #48]
    a760:	strb	w2, [sp, #47]
    a764:	ldr	x0, [sp, #56]
    a768:	add	x3, x0, #0xa8
    a76c:	ldr	x0, [sp, #48]
    a770:	cmp	x0, #0x0
    a774:	b.eq	a784 <_ITM_memsetWaW@@LIBITM_1.0+0x9e4>  // b.none
    a778:	ldr	x0, [sp, #48]
    a77c:	ldr	x0, [x0, #168]
    a780:	b	a788 <_ITM_memsetWaW@@LIBITM_1.0+0x9e8>
    a784:	mov	x0, #0x0                   	// #0
    a788:	mov	x2, x0
    a78c:	ldr	x1, [sp, #56]
    a790:	mov	x0, x3
    a794:	bl	bf18 <_ITM_cxa_end_catch@@LIBITM_1.0+0x228>
    a798:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a79c:	ldr	x1, [x0]
    a7a0:	add	x1, x1, #0x10
    a7a4:	ldr	x2, [x1]
    a7a8:	ldr	x1, [sp, #48]
    a7ac:	blr	x2
    a7b0:	ldr	x0, [sp, #48]
    a7b4:	cmp	x0, #0x0
    a7b8:	b.eq	a7c8 <_ITM_memsetWaW@@LIBITM_1.0+0xa28>  // b.none
    a7bc:	ldr	x0, [sp, #48]
    a7c0:	ldr	x0, [x0, #184]
    a7c4:	b	a7cc <_ITM_memsetWaW@@LIBITM_1.0+0xa2c>
    a7c8:	mov	x0, #0x0                   	// #0
    a7cc:	mov	x1, x0
    a7d0:	ldr	x0, [sp, #56]
    a7d4:	bl	d788 <_ITM_error@@LIBITM_1.0+0x121c>
    a7d8:	ldr	x0, [sp, #48]
    a7dc:	cmp	x0, #0x0
    a7e0:	b.eq	a7f0 <_ITM_memsetWaW@@LIBITM_1.0+0xa50>  // b.none
    a7e4:	ldr	x0, [sp, #48]
    a7e8:	add	x0, x0, #0xb0
    a7ec:	b	a7f4 <_ITM_memsetWaW@@LIBITM_1.0+0xa54>
    a7f0:	mov	x0, #0x0                   	// #0
    a7f4:	mov	x2, x0
    a7f8:	mov	w1, #0x1                   	// #1
    a7fc:	ldr	x0, [sp, #56]
    a800:	bl	7a2c <_Unwind_DeleteException@plt+0xbac>
    a804:	ldr	x1, [sp, #48]
    a808:	ldr	x0, [sp, #56]
    a80c:	bl	bd7c <_ITM_cxa_end_catch@@LIBITM_1.0+0x8c>
    a810:	ldr	x0, [sp, #48]
    a814:	cmp	x0, #0x0
    a818:	b.eq	a8e0 <_ITM_memsetWaW@@LIBITM_1.0+0xb40>  // b.none
    a81c:	ldrb	w0, [sp, #47]
    a820:	cmp	w0, #0x0
    a824:	b.ne	a848 <_ITM_memsetWaW@@LIBITM_1.0+0xaa8>  // b.any
    a828:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a82c:	add	x3, x0, #0xc60
    a830:	mov	w2, #0x1e6                 	// #486
    a834:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a838:	add	x1, x0, #0xad8
    a83c:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a840:	add	x0, x0, #0xca0
    a844:	bl	6e40 <__assert_fail@plt>
    a848:	ldr	x1, [sp, #56]
    a84c:	ldr	x0, [sp, #48]
    a850:	mov	x3, x1
    a854:	mov	x1, x0
    a858:	mov	x0, #0xa8                  	// #168
    a85c:	mov	x2, x0
    a860:	mov	x0, x3
    a864:	bl	6c10 <memcpy@plt>
    a868:	ldr	x0, [sp, #48]
    a86c:	ldr	x1, [x0, #192]
    a870:	ldr	x0, [sp, #56]
    a874:	str	x1, [x0, #272]
    a878:	ldr	x0, [sp, #48]
    a87c:	ldr	w1, [x0, #200]
    a880:	ldr	x0, [sp, #56]
    a884:	str	w1, [x0, #280]
    a888:	ldr	x0, [sp, #48]
    a88c:	ldr	x19, [x0, #216]
    a890:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    a894:	cmp	x19, x0
    a898:	cset	w0, ne  // ne = any
    a89c:	and	w0, w0, #0xff
    a8a0:	cmp	w0, #0x0
    a8a4:	b.eq	a8b4 <_ITM_memsetWaW@@LIBITM_1.0+0xb14>  // b.none
    a8a8:	ldr	x0, [sp, #48]
    a8ac:	ldr	x0, [x0, #216]
    a8b0:	bl	9e48 <_ITM_memsetWaW@@LIBITM_1.0+0xa8>
    a8b4:	ldr	x0, [sp, #56]
    a8b8:	add	x0, x0, #0xf0
    a8bc:	ldr	x1, [sp, #48]
    a8c0:	add	x1, x1, #0xb0
    a8c4:	ldr	x1, [x1]
    a8c8:	str	x1, [x0]
    a8cc:	ldr	x0, [sp, #48]
    a8d0:	ldr	w1, [x0, #224]
    a8d4:	ldr	x0, [sp, #56]
    a8d8:	str	w1, [x0, #284]
    a8dc:	b	a990 <_ITM_memsetWaW@@LIBITM_1.0+0xbf0>
    a8e0:	ldr	x0, [sp, #56]
    a8e4:	add	x0, x0, #0x150
    a8e8:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
    a8ec:	cmp	x0, #0x0
    a8f0:	cset	w0, ne  // ne = any
    a8f4:	and	w0, w0, #0xff
    a8f8:	cmp	w0, #0x0
    a8fc:	b.eq	a964 <_ITM_memsetWaW@@LIBITM_1.0+0xbc4>  // b.none
    a900:	ldr	x0, [sp, #56]
    a904:	add	x0, x0, #0x150
    a908:	mov	x1, #0x0                   	// #0
    a90c:	bl	b5c4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x66c>
    a910:	mov	x1, x0
    a914:	ldr	x0, [sp, #56]
    a918:	mov	x3, x0
    a91c:	mov	x0, #0xa8                  	// #168
    a920:	mov	x2, x0
    a924:	mov	x0, x3
    a928:	bl	6c10 <memcpy@plt>
    a92c:	ldr	x0, [sp, #56]
    a930:	add	x0, x0, #0x150
    a934:	mov	x1, #0x0                   	// #0
    a938:	bl	b5c4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x66c>
    a93c:	ldr	x1, [x0, #192]
    a940:	ldr	x0, [sp, #56]
    a944:	str	x1, [x0, #272]
    a948:	ldr	x0, [sp, #56]
    a94c:	add	x0, x0, #0x150
    a950:	mov	x1, #0x0                   	// #0
    a954:	bl	b5c4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x66c>
    a958:	ldr	w1, [x0, #200]
    a95c:	ldr	x0, [sp, #56]
    a960:	str	w1, [x0, #280]
    a964:	ldrb	w0, [sp, #47]
    a968:	cmp	w0, #0x0
    a96c:	b.eq	a978 <_ITM_memsetWaW@@LIBITM_1.0+0xbd8>  // b.none
    a970:	mov	w0, #0x0                   	// #0
    a974:	b	a97c <_ITM_memsetWaW@@LIBITM_1.0+0xbdc>
    a978:	mov	w0, #0x1                   	// #1
    a97c:	ldr	x1, [sp, #56]
    a980:	str	w0, [x1, #284]
    a984:	ldr	x0, [sp, #56]
    a988:	add	x0, x0, #0x150
    a98c:	bl	b600 <_ITM_commitTransactionEH@@LIBITM_1.0+0x6a8>
    a990:	ldr	x0, [sp, #56]
    a994:	ldr	x0, [x0, #328]
    a998:	cmp	x0, #0x0
    a99c:	b.eq	a9b4 <_ITM_memsetWaW@@LIBITM_1.0+0xc14>  // b.none
    a9a0:	ldr	x0, [sp, #56]
    a9a4:	ldr	x0, [x0, #328]
    a9a8:	bl	6e80 <_Unwind_DeleteException@plt>
    a9ac:	ldr	x0, [sp, #56]
    a9b0:	str	xzr, [x0, #328]
    a9b4:	nop
    a9b8:	ldr	x19, [sp, #16]
    a9bc:	ldp	x29, x30, [sp], #64
    a9c0:	ret

000000000000a9c4 <_ITM_abortTransaction@@LIBITM_1.0>:
    a9c4:	stp	x29, x30, [sp, #-240]!
    a9c8:	mov	x29, sp
    a9cc:	str	w0, [sp, #28]
    a9d0:	bl	9dec <_ITM_memsetWaW@@LIBITM_1.0+0x4c>
    a9d4:	str	x0, [sp, #232]
    a9d8:	ldr	w0, [sp, #28]
    a9dc:	cmp	w0, #0x1
    a9e0:	b.eq	aa10 <_ITM_abortTransaction@@LIBITM_1.0+0x4c>  // b.none
    a9e4:	ldr	w0, [sp, #28]
    a9e8:	cmp	w0, #0x11
    a9ec:	b.eq	aa10 <_ITM_abortTransaction@@LIBITM_1.0+0x4c>  // b.none
    a9f0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    a9f4:	add	x3, x0, #0xcb0
    a9f8:	mov	w2, #0x20f                 	// #527
    a9fc:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    aa00:	add	x1, x0, #0xad8
    aa04:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    aa08:	add	x0, x0, #0xce0
    aa0c:	bl	6e40 <__assert_fail@plt>
    aa10:	ldr	x0, [sp, #232]
    aa14:	ldr	w0, [x0, #280]
    aa18:	and	w0, w0, #0x8
    aa1c:	cmp	w0, #0x0
    aa20:	b.eq	aa44 <_ITM_abortTransaction@@LIBITM_1.0+0x80>  // b.none
    aa24:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    aa28:	add	x3, x0, #0xcb0
    aa2c:	mov	w2, #0x210                 	// #528
    aa30:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    aa34:	add	x1, x0, #0xad8
    aa38:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    aa3c:	add	x0, x0, #0xd20
    aa40:	bl	6e40 <__assert_fail@plt>
    aa44:	ldr	x0, [sp, #232]
    aa48:	ldr	w0, [x0, #288]
    aa4c:	and	w0, w0, #0x2
    aa50:	cmp	w0, #0x0
    aa54:	b.eq	aa5c <_ITM_abortTransaction@@LIBITM_1.0+0x98>  // b.none
    aa58:	bl	6d70 <abort@plt>
    aa5c:	ldr	x0, [sp, #232]
    aa60:	add	x0, x0, #0x150
    aa64:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
    aa68:	cmp	x0, #0x0
    aa6c:	b.eq	aa88 <_ITM_abortTransaction@@LIBITM_1.0+0xc4>  // b.none
    aa70:	ldr	w0, [sp, #28]
    aa74:	and	w0, w0, #0x10
    aa78:	cmp	w0, #0x0
    aa7c:	b.ne	aa88 <_ITM_abortTransaction@@LIBITM_1.0+0xc4>  // b.any
    aa80:	mov	w0, #0x1                   	// #1
    aa84:	b	aa8c <_ITM_abortTransaction@@LIBITM_1.0+0xc8>
    aa88:	mov	w0, #0x0                   	// #0
    aa8c:	cmp	w0, #0x0
    aa90:	b.eq	ab24 <_ITM_abortTransaction@@LIBITM_1.0+0x160>  // b.none
    aa94:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    aa98:	str	x0, [sp, #224]
    aa9c:	ldr	x0, [sp, #224]
    aaa0:	bl	b0f4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x19c>
    aaa4:	and	w0, w0, #0xff
    aaa8:	eor	w0, w0, #0x1
    aaac:	and	w0, w0, #0xff
    aab0:	cmp	w0, #0x0
    aab4:	b.eq	aac8 <_ITM_abortTransaction@@LIBITM_1.0+0x104>  // b.none
    aab8:	mov	w2, #0x0                   	// #0
    aabc:	mov	w1, #0x8                   	// #8
    aac0:	ldr	x0, [sp, #232]
    aac4:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
    aac8:	ldr	x0, [sp, #232]
    aacc:	add	x0, x0, #0x150
    aad0:	bl	b61c <_ITM_commitTransactionEH@@LIBITM_1.0+0x6c4>
    aad4:	str	x0, [sp, #216]
    aad8:	ldr	x0, [sp, #232]
    aadc:	ldr	w0, [x0, #280]
    aae0:	str	w0, [sp, #212]
    aae4:	ldr	x1, [sp, #232]
    aae8:	add	x0, sp, #0x28
    aaec:	mov	x3, x1
    aaf0:	mov	x1, #0xa8                  	// #168
    aaf4:	mov	x2, x1
    aaf8:	mov	x1, x3
    aafc:	bl	6c10 <memcpy@plt>
    ab00:	mov	w2, #0x1                   	// #1
    ab04:	ldr	x1, [sp, #216]
    ab08:	ldr	x0, [sp, #232]
    ab0c:	bl	a74c <_ITM_memsetWaW@@LIBITM_1.0+0x9ac>
    ab10:	add	x0, sp, #0x28
    ab14:	ldr	w2, [sp, #212]
    ab18:	mov	x1, x0
    ab1c:	mov	w0, #0x18                  	// #24
    ab20:	bl	dec8 <_ITM_beginTransaction@@LIBITM_1.0+0x44>
    ab24:	mov	w2, #0x1                   	// #1
    ab28:	mov	x1, #0x0                   	// #0
    ab2c:	ldr	x0, [sp, #232]
    ab30:	bl	a74c <_ITM_memsetWaW@@LIBITM_1.0+0x9ac>
    ab34:	ldr	x0, [sp, #232]
    ab38:	ldr	w0, [x0, #288]
    ab3c:	and	w0, w0, #0x1
    ab40:	cmp	w0, #0x0
    ab44:	b.eq	ab58 <_ITM_abortTransaction@@LIBITM_1.0+0x194>  // b.none
    ab48:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ab4c:	add	x0, x0, #0x200
    ab50:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    ab54:	b	ab68 <_ITM_abortTransaction@@LIBITM_1.0+0x1a4>
    ab58:	ldr	x1, [sp, #232]
    ab5c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ab60:	add	x0, x0, #0x200
    ab64:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    ab68:	ldr	x0, [sp, #232]
    ab6c:	str	wzr, [x0, #288]
    ab70:	ldr	x1, [sp, #232]
    ab74:	ldr	x0, [sp, #232]
    ab78:	ldr	w0, [x0, #280]
    ab7c:	mov	w2, w0
    ab80:	mov	w0, #0x18                  	// #24
    ab84:	bl	dec8 <_ITM_beginTransaction@@LIBITM_1.0+0x44>
    ab88:	stp	x29, x30, [sp, #-128]!
    ab8c:	mov	x29, sp
    ab90:	stp	x19, x20, [sp, #16]
    ab94:	str	x0, [sp, #40]
    ab98:	ldr	x0, [sp, #40]
    ab9c:	ldr	w0, [x0, #284]
    aba0:	sub	w1, w0, #0x1
    aba4:	ldr	x0, [sp, #40]
    aba8:	str	w1, [x0, #284]
    abac:	ldr	x0, [sp, #40]
    abb0:	ldr	w0, [x0, #284]
    abb4:	cmp	w0, #0x0
    abb8:	b.eq	ac10 <_ITM_abortTransaction@@LIBITM_1.0+0x24c>  // b.none
    abbc:	ldr	x0, [sp, #40]
    abc0:	add	x0, x0, #0x150
    abc4:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
    abc8:	cmp	x0, #0x0
    abcc:	b.eq	ac08 <_ITM_abortTransaction@@LIBITM_1.0+0x244>  // b.none
    abd0:	ldr	x0, [sp, #40]
    abd4:	ldr	w19, [x0, #284]
    abd8:	ldr	x0, [sp, #40]
    abdc:	add	x20, x0, #0x150
    abe0:	ldr	x0, [sp, #40]
    abe4:	add	x0, x0, #0x150
    abe8:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
    abec:	sub	x0, x0, #0x1
    abf0:	mov	x1, x0
    abf4:	mov	x0, x20
    abf8:	bl	b5c4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x66c>
    abfc:	ldr	w0, [x0, #224]
    ac00:	cmp	w19, w0
    ac04:	b.ls	ac10 <_ITM_abortTransaction@@LIBITM_1.0+0x24c>  // b.plast
    ac08:	mov	w0, #0x1                   	// #1
    ac0c:	b	ac14 <_ITM_abortTransaction@@LIBITM_1.0+0x250>
    ac10:	mov	w0, #0x0                   	// #0
    ac14:	cmp	w0, #0x0
    ac18:	b.eq	ac24 <_ITM_abortTransaction@@LIBITM_1.0+0x260>  // b.none
    ac1c:	mov	w0, #0x1                   	// #1
    ac20:	b	ae3c <_ITM_abortTransaction@@LIBITM_1.0+0x478>
    ac24:	ldr	x0, [sp, #40]
    ac28:	ldr	w0, [x0, #284]
    ac2c:	cmp	w0, #0x0
    ac30:	b.eq	ac70 <_ITM_abortTransaction@@LIBITM_1.0+0x2ac>  // b.none
    ac34:	ldr	x0, [sp, #40]
    ac38:	add	x0, x0, #0x150
    ac3c:	bl	b61c <_ITM_commitTransactionEH@@LIBITM_1.0+0x6c4>
    ac40:	str	x0, [sp, #104]
    ac44:	ldr	x0, [sp, #104]
    ac48:	add	x0, x0, #0xb0
    ac4c:	mov	x2, x0
    ac50:	mov	w1, #0x0                   	// #0
    ac54:	ldr	x0, [sp, #40]
    ac58:	bl	7a2c <_Unwind_DeleteException@plt+0xbac>
    ac5c:	ldr	x1, [sp, #40]
    ac60:	ldr	x0, [sp, #104]
    ac64:	bl	a6d8 <_ITM_memsetWaW@@LIBITM_1.0+0x938>
    ac68:	mov	w0, #0x1                   	// #1
    ac6c:	b	ae3c <_ITM_abortTransaction@@LIBITM_1.0+0x478>
    ac70:	str	xzr, [sp, #48]
    ac74:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    ac78:	ldr	x1, [x0]
    ac7c:	add	x1, x1, #0x8
    ac80:	ldr	x2, [x1]
    ac84:	add	x1, sp, #0x30
    ac88:	blr	x2
    ac8c:	and	w0, w0, #0xff
    ac90:	cmp	w0, #0x0
    ac94:	b.eq	ae38 <_ITM_abortTransaction@@LIBITM_1.0+0x474>  // b.none
    ac98:	strb	wzr, [sp, #127]
    ac9c:	ldr	x0, [sp, #40]
    aca0:	ldr	w0, [x0, #288]
    aca4:	and	w0, w0, #0x1
    aca8:	cmp	w0, #0x0
    acac:	b.eq	acc4 <_ITM_abortTransaction@@LIBITM_1.0+0x300>  // b.none
    acb0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    acb4:	add	x0, x0, #0x200
    acb8:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    acbc:	str	xzr, [sp, #48]
    acc0:	b	ad30 <_ITM_abortTransaction@@LIBITM_1.0+0x36c>
    acc4:	ldr	x0, [sp, #48]
    acc8:	cmp	x0, #0x0
    accc:	b.eq	ad20 <_ITM_abortTransaction@@LIBITM_1.0+0x35c>  // b.none
    acd0:	mov	w0, #0x1                   	// #1
    acd4:	strb	w0, [sp, #127]
    acd8:	ldr	x0, [sp, #40]
    acdc:	add	x19, x0, #0x208
    ace0:	add	x0, sp, #0x38
    ace4:	mov	x1, #0x0                   	// #0
    ace8:	bl	b060 <_ITM_commitTransactionEH@@LIBITM_1.0+0x108>
    acec:	add	x0, sp, #0x38
    acf0:	bl	b6a0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x748>
    acf4:	mov	x1, x0
    acf8:	mov	x0, #0xfffffffffffffffe    	// #-2
    acfc:	sub	x0, x0, x1
    ad00:	str	x19, [sp, #96]
    ad04:	str	x0, [sp, #88]
    ad08:	mov	w0, #0x3                   	// #3
    ad0c:	str	w0, [sp, #84]
    ad10:	ldr	x0, [sp, #96]
    ad14:	ldr	x1, [sp, #88]
    ad18:	stlr	x1, [x0]
    ad1c:	b	ad30 <_ITM_abortTransaction@@LIBITM_1.0+0x36c>
    ad20:	ldr	x1, [sp, #40]
    ad24:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ad28:	add	x0, x0, #0x200
    ad2c:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    ad30:	ldr	x0, [sp, #40]
    ad34:	str	wzr, [x0, #288]
    ad38:	ldr	x0, [sp, #40]
    ad3c:	add	x0, x0, #0xa8
    ad40:	bl	b10c <_ITM_commitTransactionEH@@LIBITM_1.0+0x1b4>
    ad44:	ldr	x0, [sp, #40]
    ad48:	str	wzr, [x0, #304]
    ad4c:	ldr	x0, [sp, #40]
    ad50:	str	wzr, [x0, #400]
    ad54:	ldr	x0, [sp, #48]
    ad58:	cmp	x0, #0x0
    ad5c:	b.eq	adfc <_ITM_abortTransaction@@LIBITM_1.0+0x438>  // b.none
    ad60:	ldrb	w0, [sp, #127]
    ad64:	cmp	w0, #0x0
    ad68:	b.eq	ad7c <_ITM_abortTransaction@@LIBITM_1.0+0x3b8>  // b.none
    ad6c:	mov	w0, #0x5                   	// #5
    ad70:	str	w0, [sp, #80]
    ad74:	dmb	ish
    ad78:	nop
    ad7c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ad80:	add	x0, x0, #0x210
    ad84:	ldr	x0, [x0]
    ad88:	str	x0, [sp, #112]
    ad8c:	ldr	x0, [sp, #112]
    ad90:	cmp	x0, #0x0
    ad94:	b.eq	adfc <_ITM_abortTransaction@@LIBITM_1.0+0x438>  // b.none
    ad98:	ldr	x1, [sp, #112]
    ad9c:	ldr	x0, [sp, #40]
    ada0:	cmp	x1, x0
    ada4:	b.eq	ade8 <_ITM_abortTransaction@@LIBITM_1.0+0x424>  // b.none
    ada8:	ldr	x0, [sp, #112]
    adac:	add	x0, x0, #0x208
    adb0:	str	x0, [sp, #72]
    adb4:	mov	w0, #0x2                   	// #2
    adb8:	str	w0, [sp, #68]
    adbc:	ldr	x0, [sp, #72]
    adc0:	ldar	x1, [x0]
    adc4:	nop
    adc8:	ldr	x0, [sp, #48]
    adcc:	cmp	x1, x0
    add0:	cset	w0, cc  // cc = lo, ul, last
    add4:	and	w0, w0, #0xff
    add8:	cmp	w0, #0x0
    addc:	b.eq	adec <_ITM_abortTransaction@@LIBITM_1.0+0x428>  // b.none
    ade0:	bl	9de4 <_ITM_memsetWaW@@LIBITM_1.0+0x44>
    ade4:	b	ada8 <_ITM_abortTransaction@@LIBITM_1.0+0x3e4>
    ade8:	nop
    adec:	ldr	x0, [sp, #112]
    adf0:	ldr	x0, [x0, #512]
    adf4:	str	x0, [sp, #112]
    adf8:	b	ad8c <_ITM_abortTransaction@@LIBITM_1.0+0x3c8>
    adfc:	ldrb	w0, [sp, #127]
    ae00:	cmp	w0, #0x0
    ae04:	b.eq	ae18 <_ITM_abortTransaction@@LIBITM_1.0+0x454>  // b.none
    ae08:	ldr	x1, [sp, #40]
    ae0c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ae10:	add	x0, x0, #0x200
    ae14:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    ae18:	ldr	x0, [sp, #40]
    ae1c:	bl	d810 <_ITM_error@@LIBITM_1.0+0x12a4>
    ae20:	mov	x2, #0x0                   	// #0
    ae24:	mov	w1, #0x0                   	// #0
    ae28:	ldr	x0, [sp, #40]
    ae2c:	bl	7a2c <_Unwind_DeleteException@plt+0xbac>
    ae30:	mov	w0, #0x1                   	// #1
    ae34:	b	ae3c <_ITM_abortTransaction@@LIBITM_1.0+0x478>
    ae38:	mov	w0, #0x0                   	// #0
    ae3c:	ldp	x19, x20, [sp, #16]
    ae40:	ldp	x29, x30, [sp], #128
    ae44:	ret
    ae48:	stp	x29, x30, [sp, #-48]!
    ae4c:	mov	x29, sp
    ae50:	str	x0, [sp, #24]
    ae54:	str	w1, [sp, #20]
    ae58:	strb	w2, [sp, #19]
    ae5c:	mov	w2, #0x0                   	// #0
    ae60:	mov	x1, #0x0                   	// #0
    ae64:	ldr	x0, [sp, #24]
    ae68:	bl	a74c <_ITM_memsetWaW@@LIBITM_1.0+0x9ac>
    ae6c:	ldrb	w0, [sp, #19]
    ae70:	cmp	w0, #0x0
    ae74:	b.eq	ae88 <_ITM_abortTransaction@@LIBITM_1.0+0x4c4>  // b.none
    ae78:	ldr	x1, [sp, #24]
    ae7c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ae80:	add	x0, x0, #0x200
    ae84:	bl	d578 <_ITM_error@@LIBITM_1.0+0x100c>
    ae88:	ldr	w1, [sp, #20]
    ae8c:	ldr	x0, [sp, #24]
    ae90:	bl	c5c4 <_ITM_error@@LIBITM_1.0+0x58>
    ae94:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    ae98:	str	x0, [sp, #40]
    ae9c:	ldr	x0, [sp, #40]
    aea0:	ldr	x0, [x0]
    aea4:	ldr	x1, [x0]
    aea8:	ldr	x0, [sp, #40]
    aeac:	blr	x1
    aeb0:	str	w0, [sp, #36]
    aeb4:	ldr	w0, [sp, #36]
    aeb8:	cmp	w0, #0xa
    aebc:	cset	w0, ne  // ne = any
    aec0:	and	w0, w0, #0xff
    aec4:	cmp	w0, #0x0
    aec8:	b.eq	aee4 <_ITM_abortTransaction@@LIBITM_1.0+0x520>  // b.none
    aecc:	ldr	w1, [sp, #36]
    aed0:	ldr	x0, [sp, #24]
    aed4:	bl	c5c4 <_ITM_error@@LIBITM_1.0+0x58>
    aed8:	bl	9e30 <_ITM_memsetWaW@@LIBITM_1.0+0x90>
    aedc:	str	x0, [sp, #40]
    aee0:	b	ae9c <_ITM_abortTransaction@@LIBITM_1.0+0x4d8>
    aee4:	ldr	x0, [sp, #24]
    aee8:	ldr	w0, [x0, #280]
    aeec:	ldr	x1, [sp, #40]
    aef0:	bl	a254 <_ITM_memsetWaW@@LIBITM_1.0+0x4b4>
    aef4:	orr	w3, w0, #0x8
    aef8:	ldr	x1, [sp, #24]
    aefc:	ldr	x0, [sp, #24]
    af00:	ldr	w0, [x0, #280]
    af04:	mov	w2, w0
    af08:	mov	w0, w3
    af0c:	bl	dec8 <_ITM_beginTransaction@@LIBITM_1.0+0x44>

000000000000af10 <_ITM_commitTransaction@@LIBITM_1.0>:
    af10:	stp	x29, x30, [sp, #-32]!
    af14:	mov	x29, sp
    af18:	bl	9dec <_ITM_memsetWaW@@LIBITM_1.0+0x4c>
    af1c:	str	x0, [sp, #24]
    af20:	ldr	x0, [sp, #24]
    af24:	bl	ab88 <_ITM_abortTransaction@@LIBITM_1.0+0x1c4>
    af28:	and	w0, w0, #0xff
    af2c:	eor	w0, w0, #0x1
    af30:	and	w0, w0, #0xff
    af34:	cmp	w0, #0x0
    af38:	b.eq	af4c <_ITM_commitTransaction@@LIBITM_1.0+0x3c>  // b.none
    af3c:	mov	w2, #0x0                   	// #0
    af40:	mov	w1, #0x5                   	// #5
    af44:	ldr	x0, [sp, #24]
    af48:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
    af4c:	nop
    af50:	ldp	x29, x30, [sp], #32
    af54:	ret

000000000000af58 <_ITM_commitTransactionEH@@LIBITM_1.0>:
    af58:	stp	x29, x30, [sp, #-48]!
    af5c:	mov	x29, sp
    af60:	str	x0, [sp, #24]
    af64:	bl	9dec <_ITM_memsetWaW@@LIBITM_1.0+0x4c>
    af68:	str	x0, [sp, #40]
    af6c:	ldr	x0, [sp, #40]
    af70:	bl	ab88 <_ITM_abortTransaction@@LIBITM_1.0+0x1c4>
    af74:	and	w0, w0, #0xff
    af78:	eor	w0, w0, #0x1
    af7c:	and	w0, w0, #0xff
    af80:	cmp	w0, #0x0
    af84:	b.eq	afa4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x4c>  // b.none
    af88:	ldr	x0, [sp, #40]
    af8c:	ldr	x1, [sp, #24]
    af90:	str	x1, [x0, #328]
    af94:	mov	w2, #0x0                   	// #0
    af98:	mov	w1, #0x5                   	// #5
    af9c:	ldr	x0, [sp, #40]
    afa0:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
    afa4:	nop
    afa8:	ldp	x29, x30, [sp], #48
    afac:	ret
    afb0:	stp	x29, x30, [sp, #-32]!
    afb4:	mov	x29, sp
    afb8:	str	w0, [sp, #28]
    afbc:	str	w1, [sp, #24]
    afc0:	ldr	w0, [sp, #28]
    afc4:	cmp	w0, #0x1
    afc8:	b.ne	afe8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x90>  // b.any
    afcc:	ldr	w1, [sp, #24]
    afd0:	mov	w0, #0xffff                	// #65535
    afd4:	cmp	w1, w0
    afd8:	b.ne	afe8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x90>  // b.any
    afdc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    afe0:	add	x0, x0, #0x200
    afe4:	bl	b088 <_ITM_commitTransactionEH@@LIBITM_1.0+0x130>
    afe8:	nop
    afec:	ldp	x29, x30, [sp], #32
    aff0:	ret
    aff4:	stp	x29, x30, [sp, #-16]!
    aff8:	mov	x29, sp
    affc:	mov	w1, #0xffff                	// #65535
    b000:	mov	w0, #0x1                   	// #1
    b004:	bl	afb0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x58>
    b008:	ldp	x29, x30, [sp], #16
    b00c:	ret
    b010:	stp	x29, x30, [sp, #-32]!
    b014:	mov	x29, sp
    b018:	str	x0, [sp, #24]
    b01c:	str	w1, [sp, #20]
    b020:	ldr	x0, [sp, #24]
    b024:	ldr	w1, [sp, #20]
    b028:	bl	b1ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x254>
    b02c:	nop
    b030:	ldp	x29, x30, [sp], #32
    b034:	ret
    b038:	stp	x29, x30, [sp, #-32]!
    b03c:	mov	x29, sp
    b040:	str	x0, [sp, #24]
    b044:	str	w1, [sp, #20]
    b048:	ldr	x0, [sp, #24]
    b04c:	ldr	w1, [sp, #20]
    b050:	bl	b1d0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x278>
    b054:	nop
    b058:	ldp	x29, x30, [sp], #32
    b05c:	ret
    b060:	stp	x29, x30, [sp, #-32]!
    b064:	mov	x29, sp
    b068:	str	x0, [sp, #24]
    b06c:	str	x1, [sp, #16]
    b070:	ldr	x0, [sp, #24]
    b074:	ldr	x1, [sp, #16]
    b078:	bl	b1f4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x29c>
    b07c:	nop
    b080:	ldp	x29, x30, [sp], #32
    b084:	ret
    b088:	stp	x29, x30, [sp, #-32]!
    b08c:	mov	x29, sp
    b090:	str	x0, [sp, #24]
    b094:	ldr	x0, [sp, #24]
    b098:	mov	w1, #0x0                   	// #0
    b09c:	bl	b010 <_ITM_commitTransactionEH@@LIBITM_1.0+0xb8>
    b0a0:	ldr	x0, [sp, #24]
    b0a4:	add	x0, x0, #0x4
    b0a8:	mov	w1, #0x0                   	// #0
    b0ac:	bl	b038 <_ITM_commitTransactionEH@@LIBITM_1.0+0xe0>
    b0b0:	ldr	x0, [sp, #24]
    b0b4:	add	x0, x0, #0x8
    b0b8:	mov	w1, #0x0                   	// #0
    b0bc:	bl	b010 <_ITM_commitTransactionEH@@LIBITM_1.0+0xb8>
    b0c0:	ldr	x0, [sp, #24]
    b0c4:	add	x0, x0, #0xc
    b0c8:	mov	w1, #0x0                   	// #0
    b0cc:	bl	b010 <_ITM_commitTransactionEH@@LIBITM_1.0+0xb8>
    b0d0:	nop
    b0d4:	ldp	x29, x30, [sp], #32
    b0d8:	ret
    b0dc:	sub	sp, sp, #0x10
    b0e0:	str	x0, [sp, #8]
    b0e4:	ldr	x0, [sp, #8]
    b0e8:	ldrb	w0, [x0, #10]
    b0ec:	add	sp, sp, #0x10
    b0f0:	ret
    b0f4:	sub	sp, sp, #0x10
    b0f8:	str	x0, [sp, #8]
    b0fc:	ldr	x0, [sp, #8]
    b100:	ldrb	w0, [x0, #11]
    b104:	add	sp, sp, #0x10
    b108:	ret
    b10c:	stp	x29, x30, [sp, #-32]!
    b110:	mov	x29, sp
    b114:	str	x0, [sp, #24]
    b118:	ldr	x0, [sp, #24]
    b11c:	bl	b218 <_ITM_commitTransactionEH@@LIBITM_1.0+0x2c0>
    b120:	nop
    b124:	ldp	x29, x30, [sp], #32
    b128:	ret
    b12c:	stp	x29, x30, [sp, #-32]!
    b130:	mov	x29, sp
    b134:	str	x0, [sp, #24]
    b138:	ldr	x0, [sp, #24]
    b13c:	bl	b234 <_ITM_commitTransactionEH@@LIBITM_1.0+0x2dc>
    b140:	ldp	x29, x30, [sp], #32
    b144:	ret
    b148:	stp	x29, x30, [sp, #-32]!
    b14c:	mov	x29, sp
    b150:	str	x0, [sp, #24]
    b154:	ldr	x0, [sp, #24]
    b158:	bl	b24c <_ITM_commitTransactionEH@@LIBITM_1.0+0x2f4>
    b15c:	nop
    b160:	ldp	x29, x30, [sp], #32
    b164:	ret
    b168:	stp	x29, x30, [sp, #-32]!
    b16c:	mov	x29, sp
    b170:	str	x0, [sp, #24]
    b174:	ldr	x0, [sp, #24]
    b178:	mov	x1, #0x20                  	// #32
    b17c:	bl	b33c <_ITM_commitTransactionEH@@LIBITM_1.0+0x3e4>
    b180:	nop
    b184:	ldp	x29, x30, [sp], #32
    b188:	ret
    b18c:	stp	x29, x30, [sp, #-32]!
    b190:	mov	x29, sp
    b194:	str	x0, [sp, #24]
    b198:	ldr	x0, [sp, #24]
    b19c:	bl	7330 <_Unwind_DeleteException@plt+0x4b0>
    b1a0:	nop
    b1a4:	ldp	x29, x30, [sp], #32
    b1a8:	ret
    b1ac:	sub	sp, sp, #0x10
    b1b0:	str	x0, [sp, #8]
    b1b4:	str	w1, [sp, #4]
    b1b8:	ldr	x0, [sp, #8]
    b1bc:	ldr	w1, [sp, #4]
    b1c0:	str	w1, [x0]
    b1c4:	nop
    b1c8:	add	sp, sp, #0x10
    b1cc:	ret
    b1d0:	sub	sp, sp, #0x10
    b1d4:	str	x0, [sp, #8]
    b1d8:	str	w1, [sp, #4]
    b1dc:	ldr	x0, [sp, #8]
    b1e0:	ldr	w1, [sp, #4]
    b1e4:	str	w1, [x0]
    b1e8:	nop
    b1ec:	add	sp, sp, #0x10
    b1f0:	ret
    b1f4:	sub	sp, sp, #0x10
    b1f8:	str	x0, [sp, #8]
    b1fc:	str	x1, [sp]
    b200:	ldr	x0, [sp, #8]
    b204:	ldr	x1, [sp]
    b208:	str	x1, [x0]
    b20c:	nop
    b210:	add	sp, sp, #0x10
    b214:	ret
    b218:	sub	sp, sp, #0x10
    b21c:	str	x0, [sp, #8]
    b220:	ldr	x0, [sp, #8]
    b224:	str	xzr, [x0, #8]
    b228:	nop
    b22c:	add	sp, sp, #0x10
    b230:	ret
    b234:	sub	sp, sp, #0x10
    b238:	str	x0, [sp, #8]
    b23c:	ldr	x0, [sp, #8]
    b240:	ldr	x0, [x0, #8]
    b244:	add	sp, sp, #0x10
    b248:	ret
    b24c:	stp	x29, x30, [sp, #-32]!
    b250:	mov	x29, sp
    b254:	str	x0, [sp, #24]
    b258:	ldr	x0, [sp, #24]
    b25c:	ldr	x0, [x0]
    b260:	cmp	x0, #0x0
    b264:	b.eq	b274 <_ITM_commitTransactionEH@@LIBITM_1.0+0x31c>  // b.none
    b268:	ldr	x0, [sp, #24]
    b26c:	ldr	x0, [x0, #16]
    b270:	bl	6d90 <free@plt>
    b274:	nop
    b278:	ldp	x29, x30, [sp], #32
    b27c:	ret
    b280:	stp	x29, x30, [sp, #-32]!
    b284:	mov	x29, sp
    b288:	str	x0, [sp, #24]
    b28c:	ldr	x0, [sp, #24]
    b290:	ldr	x0, [x0]
    b294:	cmp	x0, #0x0
    b298:	b.eq	b2a8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x350>  // b.none
    b29c:	ldr	x0, [sp, #24]
    b2a0:	ldr	x0, [x0, #16]
    b2a4:	bl	6d90 <free@plt>
    b2a8:	nop
    b2ac:	ldp	x29, x30, [sp], #32
    b2b0:	ret
    b2b4:	stp	x29, x30, [sp, #-32]!
    b2b8:	mov	x29, sp
    b2bc:	str	x0, [sp, #24]
    b2c0:	ldr	x0, [sp, #24]
    b2c4:	bl	7b90 <_Unwind_DeleteException@plt+0xd10>
    b2c8:	nop
    b2cc:	ldp	x29, x30, [sp], #32
    b2d0:	ret
    b2d4:	stp	x29, x30, [sp, #-32]!
    b2d8:	mov	x29, sp
    b2dc:	str	x0, [sp, #24]
    b2e0:	ldr	x0, [sp, #24]
    b2e4:	ldr	x0, [x0]
    b2e8:	cmp	x0, #0x0
    b2ec:	b.eq	b2fc <_ITM_commitTransactionEH@@LIBITM_1.0+0x3a4>  // b.none
    b2f0:	ldr	x0, [sp, #24]
    b2f4:	ldr	x0, [x0, #16]
    b2f8:	bl	6d90 <free@plt>
    b2fc:	nop
    b300:	ldp	x29, x30, [sp], #32
    b304:	ret
    b308:	stp	x29, x30, [sp, #-32]!
    b30c:	mov	x29, sp
    b310:	str	x0, [sp, #24]
    b314:	ldr	x0, [sp, #24]
    b318:	ldr	x0, [x0]
    b31c:	cmp	x0, #0x0
    b320:	b.eq	b330 <_ITM_commitTransactionEH@@LIBITM_1.0+0x3d8>  // b.none
    b324:	ldr	x0, [sp, #24]
    b328:	ldr	x0, [x0, #16]
    b32c:	bl	6d90 <free@plt>
    b330:	nop
    b334:	ldp	x29, x30, [sp], #32
    b338:	ret
    b33c:	stp	x29, x30, [sp, #-32]!
    b340:	mov	x29, sp
    b344:	str	x0, [sp, #24]
    b348:	str	x1, [sp, #16]
    b34c:	ldr	x0, [sp, #24]
    b350:	ldr	x1, [sp, #16]
    b354:	str	x1, [x0]
    b358:	ldr	x0, [sp, #24]
    b35c:	str	xzr, [x0, #8]
    b360:	ldr	x0, [sp, #24]
    b364:	ldr	x0, [x0]
    b368:	cmp	x0, #0x0
    b36c:	b.eq	b394 <_ITM_commitTransactionEH@@LIBITM_1.0+0x43c>  // b.none
    b370:	ldr	x0, [sp, #24]
    b374:	ldr	x0, [x0]
    b378:	lsl	x0, x0, #3
    b37c:	mov	w1, #0x1                   	// #1
    b380:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    b384:	mov	x1, x0
    b388:	ldr	x0, [sp, #24]
    b38c:	str	x1, [x0, #16]
    b390:	b	b39c <_ITM_commitTransactionEH@@LIBITM_1.0+0x444>
    b394:	ldr	x0, [sp, #24]
    b398:	str	xzr, [x0, #16]
    b39c:	nop
    b3a0:	ldp	x29, x30, [sp], #32
    b3a4:	ret
    b3a8:	stp	x29, x30, [sp, #-32]!
    b3ac:	mov	x29, sp
    b3b0:	str	x0, [sp, #24]
    b3b4:	str	x1, [sp, #16]
    b3b8:	ldr	x0, [sp, #24]
    b3bc:	ldr	x1, [sp, #16]
    b3c0:	str	x1, [x0]
    b3c4:	ldr	x0, [sp, #24]
    b3c8:	str	xzr, [x0, #8]
    b3cc:	ldr	x0, [sp, #24]
    b3d0:	ldr	x0, [x0]
    b3d4:	cmp	x0, #0x0
    b3d8:	b.eq	b400 <_ITM_commitTransactionEH@@LIBITM_1.0+0x4a8>  // b.none
    b3dc:	ldr	x0, [sp, #24]
    b3e0:	ldr	x0, [x0]
    b3e4:	lsl	x0, x0, #4
    b3e8:	mov	w1, #0x1                   	// #1
    b3ec:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    b3f0:	mov	x1, x0
    b3f4:	ldr	x0, [sp, #24]
    b3f8:	str	x1, [x0, #16]
    b3fc:	b	b408 <_ITM_commitTransactionEH@@LIBITM_1.0+0x4b0>
    b400:	ldr	x0, [sp, #24]
    b404:	str	xzr, [x0, #16]
    b408:	nop
    b40c:	ldp	x29, x30, [sp], #32
    b410:	ret
    b414:	stp	x29, x30, [sp, #-32]!
    b418:	mov	x29, sp
    b41c:	str	x0, [sp, #24]
    b420:	str	x1, [sp, #16]
    b424:	ldr	x0, [sp, #24]
    b428:	ldr	x1, [sp, #16]
    b42c:	str	x1, [x0]
    b430:	ldr	x0, [sp, #24]
    b434:	str	xzr, [x0, #8]
    b438:	ldr	x0, [sp, #24]
    b43c:	ldr	x0, [x0]
    b440:	cmp	x0, #0x0
    b444:	b.eq	b46c <_ITM_commitTransactionEH@@LIBITM_1.0+0x514>  // b.none
    b448:	ldr	x0, [sp, #24]
    b44c:	ldr	x0, [x0]
    b450:	lsl	x0, x0, #5
    b454:	mov	w1, #0x1                   	// #1
    b458:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    b45c:	mov	x1, x0
    b460:	ldr	x0, [sp, #24]
    b464:	str	x1, [x0, #16]
    b468:	b	b474 <_ITM_commitTransactionEH@@LIBITM_1.0+0x51c>
    b46c:	ldr	x0, [sp, #24]
    b470:	str	xzr, [x0, #16]
    b474:	nop
    b478:	ldp	x29, x30, [sp], #32
    b47c:	ret
    b480:	stp	x29, x30, [sp, #-32]!
    b484:	mov	x29, sp
    b488:	str	x0, [sp, #24]
    b48c:	str	x1, [sp, #16]
    b490:	ldr	x0, [sp, #24]
    b494:	ldr	x1, [sp, #16]
    b498:	str	x1, [x0]
    b49c:	ldr	x0, [sp, #24]
    b4a0:	str	xzr, [x0, #8]
    b4a4:	ldr	x0, [sp, #24]
    b4a8:	ldr	x0, [x0]
    b4ac:	cmp	x0, #0x0
    b4b0:	b.eq	b4ec <_ITM_commitTransactionEH@@LIBITM_1.0+0x594>  // b.none
    b4b4:	ldr	x0, [sp, #24]
    b4b8:	ldr	x1, [x0]
    b4bc:	mov	x0, x1
    b4c0:	lsl	x0, x0, #3
    b4c4:	sub	x0, x0, x1
    b4c8:	lsl	x0, x0, #2
    b4cc:	add	x0, x0, x1
    b4d0:	lsl	x0, x0, #3
    b4d4:	mov	w1, #0x1                   	// #1
    b4d8:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    b4dc:	mov	x1, x0
    b4e0:	ldr	x0, [sp, #24]
    b4e4:	str	x1, [x0, #16]
    b4e8:	b	b4f4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x59c>
    b4ec:	ldr	x0, [sp, #24]
    b4f0:	str	xzr, [x0, #16]
    b4f4:	nop
    b4f8:	ldp	x29, x30, [sp], #32
    b4fc:	ret
    b500:	stp	x29, x30, [sp, #-32]!
    b504:	mov	x29, sp
    b508:	str	x0, [sp, #24]
    b50c:	ldr	x0, [sp, #24]
    b510:	ldr	x1, [x0, #8]
    b514:	ldr	x0, [sp, #24]
    b518:	ldr	x0, [x0]
    b51c:	cmp	x1, x0
    b520:	cset	w0, eq  // eq = none
    b524:	and	w0, w0, #0xff
    b528:	and	x0, x0, #0xff
    b52c:	cmp	x0, #0x0
    b530:	b.eq	b53c <_ITM_commitTransactionEH@@LIBITM_1.0+0x5e4>  // b.none
    b534:	ldr	x0, [sp, #24]
    b538:	bl	b6cc <_ITM_commitTransactionEH@@LIBITM_1.0+0x774>
    b53c:	ldr	x0, [sp, #24]
    b540:	ldr	x2, [x0, #16]
    b544:	ldr	x0, [sp, #24]
    b548:	ldr	x1, [x0, #8]
    b54c:	add	x3, x1, #0x1
    b550:	ldr	x0, [sp, #24]
    b554:	str	x3, [x0, #8]
    b558:	mov	x0, x1
    b55c:	lsl	x0, x0, #3
    b560:	sub	x0, x0, x1
    b564:	lsl	x0, x0, #2
    b568:	add	x0, x0, x1
    b56c:	lsl	x0, x0, #3
    b570:	add	x0, x2, x0
    b574:	ldp	x29, x30, [sp], #32
    b578:	ret
    b57c:	sub	sp, sp, #0x10
    b580:	str	x0, [sp, #8]
    b584:	str	x1, [sp]
    b588:	ldr	x0, [sp]
    b58c:	add	sp, sp, #0x10
    b590:	ret
    b594:	sub	sp, sp, #0x10
    b598:	str	x0, [sp, #8]
    b59c:	ldr	x0, [sp, #8]
    b5a0:	ldr	x0, [x0, #8]
    b5a4:	add	sp, sp, #0x10
    b5a8:	ret
    b5ac:	sub	sp, sp, #0x10
    b5b0:	str	x0, [sp, #8]
    b5b4:	ldr	x0, [sp, #8]
    b5b8:	ldr	x0, [x0, #8]
    b5bc:	add	sp, sp, #0x10
    b5c0:	ret
    b5c4:	sub	sp, sp, #0x10
    b5c8:	str	x0, [sp, #8]
    b5cc:	str	x1, [sp]
    b5d0:	ldr	x0, [sp, #8]
    b5d4:	ldr	x2, [x0, #16]
    b5d8:	ldr	x1, [sp]
    b5dc:	mov	x0, x1
    b5e0:	lsl	x0, x0, #3
    b5e4:	sub	x0, x0, x1
    b5e8:	lsl	x0, x0, #2
    b5ec:	add	x0, x0, x1
    b5f0:	lsl	x0, x0, #3
    b5f4:	add	x0, x2, x0
    b5f8:	add	sp, sp, #0x10
    b5fc:	ret
    b600:	sub	sp, sp, #0x10
    b604:	str	x0, [sp, #8]
    b608:	ldr	x0, [sp, #8]
    b60c:	str	xzr, [x0, #8]
    b610:	nop
    b614:	add	sp, sp, #0x10
    b618:	ret
    b61c:	sub	sp, sp, #0x10
    b620:	str	x0, [sp, #8]
    b624:	ldr	x0, [sp, #8]
    b628:	ldr	x0, [x0, #8]
    b62c:	cmp	x0, #0x0
    b630:	cset	w0, ne  // ne = any
    b634:	and	w0, w0, #0xff
    b638:	cmp	w0, #0x0
    b63c:	cset	w0, ne  // ne = any
    b640:	and	w0, w0, #0xff
    b644:	and	x0, x0, #0xff
    b648:	cmp	x0, #0x0
    b64c:	b.eq	b694 <_ITM_commitTransactionEH@@LIBITM_1.0+0x73c>  // b.none
    b650:	ldr	x0, [sp, #8]
    b654:	ldr	x0, [x0, #8]
    b658:	sub	x1, x0, #0x1
    b65c:	ldr	x0, [sp, #8]
    b660:	str	x1, [x0, #8]
    b664:	ldr	x0, [sp, #8]
    b668:	ldr	x2, [x0, #16]
    b66c:	ldr	x0, [sp, #8]
    b670:	ldr	x1, [x0, #8]
    b674:	mov	x0, x1
    b678:	lsl	x0, x0, #3
    b67c:	sub	x0, x0, x1
    b680:	lsl	x0, x0, #2
    b684:	add	x0, x0, x1
    b688:	lsl	x0, x0, #3
    b68c:	add	x0, x2, x0
    b690:	b	b698 <_ITM_commitTransactionEH@@LIBITM_1.0+0x740>
    b694:	mov	x0, #0x0                   	// #0
    b698:	add	sp, sp, #0x10
    b69c:	ret
    b6a0:	sub	sp, sp, #0x20
    b6a4:	str	x0, [sp, #8]
    b6a8:	ldr	x0, [sp, #8]
    b6ac:	str	x0, [sp, #24]
    b6b0:	mov	w0, #0x5                   	// #5
    b6b4:	str	w0, [sp, #20]
    b6b8:	ldr	x0, [sp, #24]
    b6bc:	ldar	x0, [x0]
    b6c0:	nop
    b6c4:	add	sp, sp, #0x20
    b6c8:	ret
    b6cc:	stp	x29, x30, [sp, #-32]!
    b6d0:	mov	x29, sp
    b6d4:	str	x0, [sp, #24]
    b6d8:	mov	x1, #0x1                   	// #1
    b6dc:	ldr	x0, [sp, #24]
    b6e0:	bl	b6f0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x798>
    b6e4:	nop
    b6e8:	ldp	x29, x30, [sp], #32
    b6ec:	ret
    b6f0:	stp	x29, x30, [sp, #-48]!
    b6f4:	mov	x29, sp
    b6f8:	str	x0, [sp, #24]
    b6fc:	str	x1, [sp, #16]
    b700:	ldr	x0, [sp, #24]
    b704:	ldr	x0, [x0]
    b708:	ldr	x1, [sp, #16]
    b70c:	add	x0, x1, x0
    b710:	str	x0, [sp, #40]
    b714:	ldr	x0, [sp, #40]
    b718:	cmp	x0, #0x800
    b71c:	b.ls	b738 <_ITM_commitTransactionEH@@LIBITM_1.0+0x7e0>  // b.plast
    b720:	ldr	x0, [sp, #40]
    b724:	add	x0, x0, #0x7ff
    b728:	and	x1, x0, #0xfffffffffffff800
    b72c:	ldr	x0, [sp, #24]
    b730:	str	x1, [x0]
    b734:	b	b764 <_ITM_commitTransactionEH@@LIBITM_1.0+0x80c>
    b738:	ldr	x0, [sp, #24]
    b73c:	ldr	x0, [x0]
    b740:	ldr	x1, [sp, #40]
    b744:	cmp	x1, x0
    b748:	b.ls	b764 <_ITM_commitTransactionEH@@LIBITM_1.0+0x80c>  // b.plast
    b74c:	ldr	x0, [sp, #24]
    b750:	ldr	x0, [x0]
    b754:	lsl	x1, x0, #1
    b758:	ldr	x0, [sp, #24]
    b75c:	str	x1, [x0]
    b760:	b	b738 <_ITM_commitTransactionEH@@LIBITM_1.0+0x7e0>
    b764:	ldr	x0, [sp, #24]
    b768:	ldr	x0, [x0]
    b76c:	cmp	x0, #0x1f
    b770:	b.hi	b780 <_ITM_commitTransactionEH@@LIBITM_1.0+0x828>  // b.pmore
    b774:	ldr	x0, [sp, #24]
    b778:	mov	x1, #0x20                  	// #32
    b77c:	str	x1, [x0]
    b780:	ldr	x0, [sp, #24]
    b784:	ldr	x3, [x0, #16]
    b788:	ldr	x0, [sp, #24]
    b78c:	ldr	x1, [x0]
    b790:	mov	x0, x1
    b794:	lsl	x0, x0, #3
    b798:	sub	x0, x0, x1
    b79c:	lsl	x0, x0, #2
    b7a0:	add	x0, x0, x1
    b7a4:	lsl	x0, x0, #3
    b7a8:	mov	w2, #0x1                   	// #1
    b7ac:	mov	x1, x0
    b7b0:	mov	x0, x3
    b7b4:	bl	de38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x520>
    b7b8:	mov	x1, x0
    b7bc:	ldr	x0, [sp, #24]
    b7c0:	str	x1, [x0, #16]
    b7c4:	nop
    b7c8:	ldp	x29, x30, [sp], #48
    b7cc:	ret
    b7d0:	mrs	x1, tpidr_el0
    b7d4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    b7d8:	ldr	x0, [x0, #4064]
    b7dc:	add	x0, x1, x0
    b7e0:	ldr	x0, [x0]
    b7e4:	ret
    b7e8:	sub	sp, sp, #0x40
    b7ec:	str	x0, [sp, #8]
    b7f0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    b7f4:	add	x0, x0, #0x230
    b7f8:	ldr	x0, [x0]
    b7fc:	str	x0, [sp, #56]
    b800:	ldr	x0, [sp, #56]
    b804:	cmp	x0, #0x0
    b808:	b.eq	b910 <_ITM_commitTransactionEH@@LIBITM_1.0+0x9b8>  // b.none
    b80c:	ldr	x0, [sp, #56]
    b810:	ldr	x0, [x0]
    b814:	str	x0, [sp, #32]
    b818:	str	xzr, [sp, #48]
    b81c:	ldr	x0, [sp, #56]
    b820:	ldr	x0, [x0, #8]
    b824:	str	x0, [sp, #40]
    b828:	ldr	x0, [sp, #32]
    b82c:	ldr	x0, [x0]
    b830:	ldr	x1, [sp, #8]
    b834:	cmp	x1, x0
    b838:	b.cc	b8f8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x9a0>  // b.lo, b.ul, b.last
    b83c:	ldr	x0, [sp, #40]
    b840:	lsl	x0, x0, #4
    b844:	sub	x0, x0, #0x10
    b848:	ldr	x1, [sp, #32]
    b84c:	add	x0, x1, x0
    b850:	ldr	x0, [x0]
    b854:	ldr	x1, [sp, #8]
    b858:	cmp	x1, x0
    b85c:	b.hi	b8f8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x9a0>  // b.pmore
    b860:	ldr	x1, [sp, #48]
    b864:	ldr	x0, [sp, #40]
    b868:	cmp	x1, x0
    b86c:	b.cs	b90c <_ITM_commitTransactionEH@@LIBITM_1.0+0x9b4>  // b.hs, b.nlast
    b870:	ldr	x1, [sp, #48]
    b874:	ldr	x0, [sp, #40]
    b878:	add	x0, x1, x0
    b87c:	lsr	x0, x0, #1
    b880:	str	x0, [sp, #24]
    b884:	ldr	x0, [sp, #24]
    b888:	lsl	x0, x0, #4
    b88c:	ldr	x1, [sp, #32]
    b890:	add	x0, x1, x0
    b894:	ldr	x0, [x0]
    b898:	ldr	x1, [sp, #8]
    b89c:	cmp	x1, x0
    b8a0:	b.cs	b8b0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x958>  // b.hs, b.nlast
    b8a4:	ldr	x0, [sp, #24]
    b8a8:	str	x0, [sp, #40]
    b8ac:	b	b860 <_ITM_commitTransactionEH@@LIBITM_1.0+0x908>
    b8b0:	ldr	x0, [sp, #24]
    b8b4:	lsl	x0, x0, #4
    b8b8:	ldr	x1, [sp, #32]
    b8bc:	add	x0, x1, x0
    b8c0:	ldr	x0, [x0]
    b8c4:	ldr	x1, [sp, #8]
    b8c8:	cmp	x1, x0
    b8cc:	b.ls	b8e0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x988>  // b.plast
    b8d0:	ldr	x0, [sp, #24]
    b8d4:	add	x0, x0, #0x1
    b8d8:	str	x0, [sp, #48]
    b8dc:	b	b860 <_ITM_commitTransactionEH@@LIBITM_1.0+0x908>
    b8e0:	ldr	x0, [sp, #24]
    b8e4:	lsl	x0, x0, #4
    b8e8:	ldr	x1, [sp, #32]
    b8ec:	add	x0, x1, x0
    b8f0:	ldr	x0, [x0, #8]
    b8f4:	b	b914 <_ITM_commitTransactionEH@@LIBITM_1.0+0x9bc>
    b8f8:	nop
    b8fc:	ldr	x0, [sp, #56]
    b900:	ldr	x0, [x0, #16]
    b904:	str	x0, [sp, #56]
    b908:	b	b800 <_ITM_commitTransactionEH@@LIBITM_1.0+0x8a8>
    b90c:	nop
    b910:	mov	x0, #0x0                   	// #0
    b914:	add	sp, sp, #0x40
    b918:	ret

000000000000b91c <_ITM_getTMCloneOrIrrevocable@@LIBITM_1.0>:
    b91c:	stp	x29, x30, [sp, #-48]!
    b920:	mov	x29, sp
    b924:	str	x0, [sp, #24]
    b928:	ldr	x0, [sp, #24]
    b92c:	bl	b7e8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x890>
    b930:	str	x0, [sp, #40]
    b934:	ldr	x0, [sp, #40]
    b938:	cmp	x0, #0x0
    b93c:	b.eq	b948 <_ITM_getTMCloneOrIrrevocable@@LIBITM_1.0+0x2c>  // b.none
    b940:	ldr	x0, [sp, #40]
    b944:	b	b954 <_ITM_getTMCloneOrIrrevocable@@LIBITM_1.0+0x38>
    b948:	bl	b7d0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x878>
    b94c:	bl	10de4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f60>
    b950:	ldr	x0, [sp, #24]
    b954:	ldp	x29, x30, [sp], #48
    b958:	ret

000000000000b95c <_ITM_getTMCloneSafe@@LIBITM_1.0>:
    b95c:	stp	x29, x30, [sp, #-48]!
    b960:	mov	x29, sp
    b964:	str	x0, [sp, #24]
    b968:	ldr	x0, [sp, #24]
    b96c:	bl	b7e8 <_ITM_commitTransactionEH@@LIBITM_1.0+0x890>
    b970:	str	x0, [sp, #40]
    b974:	ldr	x0, [sp, #40]
    b978:	cmp	x0, #0x0
    b97c:	b.ne	b984 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x28>  // b.any
    b980:	bl	6d70 <abort@plt>
    b984:	ldr	x0, [sp, #40]
    b988:	ldp	x29, x30, [sp], #48
    b98c:	ret
    b990:	sub	sp, sp, #0x20
    b994:	str	x0, [sp, #8]
    b998:	str	x1, [sp]
    b99c:	ldr	x0, [sp, #8]
    b9a0:	str	x0, [sp, #24]
    b9a4:	ldr	x0, [sp]
    b9a8:	str	x0, [sp, #16]
    b9ac:	ldr	x0, [sp, #24]
    b9b0:	ldr	x1, [x0]
    b9b4:	ldr	x0, [sp, #16]
    b9b8:	ldr	x0, [x0]
    b9bc:	cmp	x1, x0
    b9c0:	b.cs	b9cc <_ITM_getTMCloneSafe@@LIBITM_1.0+0x70>  // b.hs, b.nlast
    b9c4:	mov	w0, #0xffffffff            	// #-1
    b9c8:	b	b9f0 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x94>
    b9cc:	ldr	x0, [sp, #24]
    b9d0:	ldr	x1, [x0]
    b9d4:	ldr	x0, [sp, #16]
    b9d8:	ldr	x0, [x0]
    b9dc:	cmp	x1, x0
    b9e0:	b.ls	b9ec <_ITM_getTMCloneSafe@@LIBITM_1.0+0x90>  // b.plast
    b9e4:	mov	w0, #0x1                   	// #1
    b9e8:	b	b9f0 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x94>
    b9ec:	mov	w0, #0x0                   	// #0
    b9f0:	add	sp, sp, #0x20
    b9f4:	ret
    b9f8:	stp	x29, x30, [sp, #-48]!
    b9fc:	mov	x29, sp
    ba00:	str	x0, [sp, #24]
    ba04:	bl	b7d0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x878>
    ba08:	str	x0, [sp, #40]
    ba0c:	ldr	x0, [sp, #40]
    ba10:	cmp	x0, #0x0
    ba14:	b.eq	ba2c <_ITM_getTMCloneSafe@@LIBITM_1.0+0xd0>  // b.none
    ba18:	ldr	x0, [sp, #40]
    ba1c:	ldr	w0, [x0, #288]
    ba20:	and	w0, w0, #0x1
    ba24:	cmp	w0, #0x0
    ba28:	b.ne	ba34 <_ITM_getTMCloneSafe@@LIBITM_1.0+0xd8>  // b.any
    ba2c:	mov	w1, #0x1                   	// #1
    ba30:	b	ba38 <_ITM_getTMCloneSafe@@LIBITM_1.0+0xdc>
    ba34:	mov	w1, #0x0                   	// #0
    ba38:	ldr	x0, [sp, #24]
    ba3c:	strb	w1, [x0]
    ba40:	ldr	x0, [sp, #24]
    ba44:	ldrb	w0, [x0]
    ba48:	cmp	w0, #0x0
    ba4c:	b.eq	ba5c <_ITM_getTMCloneSafe@@LIBITM_1.0+0x100>  // b.none
    ba50:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ba54:	add	x0, x0, #0x200
    ba58:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    ba5c:	nop
    ba60:	ldp	x29, x30, [sp], #48
    ba64:	ret
    ba68:	stp	x29, x30, [sp, #-32]!
    ba6c:	mov	x29, sp
    ba70:	str	x0, [sp, #24]
    ba74:	ldr	x0, [sp, #24]
    ba78:	ldrb	w0, [x0]
    ba7c:	cmp	w0, #0x0
    ba80:	b.eq	ba90 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x134>  // b.none
    ba84:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ba88:	add	x0, x0, #0x200
    ba8c:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    ba90:	nop
    ba94:	ldp	x29, x30, [sp], #32
    ba98:	ret

000000000000ba9c <_ITM_registerTMCloneTable@@LIBITM_1.0>:
    ba9c:	stp	x29, x30, [sp, #-64]!
    baa0:	mov	x29, sp
    baa4:	str	x0, [sp, #24]
    baa8:	str	x1, [sp, #16]
    baac:	ldr	x0, [sp, #24]
    bab0:	str	x0, [sp, #56]
    bab4:	mov	w1, #0x0                   	// #0
    bab8:	mov	x0, #0x18                  	// #24
    babc:	bl	dd6c <_ITM_addUserUndoAction@@LIBITM_1.0+0x454>
    bac0:	str	x0, [sp, #48]
    bac4:	ldr	x0, [sp, #48]
    bac8:	ldr	x1, [sp, #56]
    bacc:	str	x1, [x0]
    bad0:	ldr	x0, [sp, #48]
    bad4:	ldr	x1, [sp, #16]
    bad8:	str	x1, [x0, #8]
    badc:	adrp	x0, b000 <_ITM_commitTransactionEH@@LIBITM_1.0+0xa8>
    bae0:	add	x3, x0, #0x990
    bae4:	mov	x2, #0x10                  	// #16
    bae8:	ldr	x1, [sp, #16]
    baec:	ldr	x0, [sp, #56]
    baf0:	bl	6cb0 <qsort@plt>
    baf4:	add	x0, sp, #0x28
    baf8:	bl	b9f8 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x9c>
    bafc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    bb00:	add	x0, x0, #0x230
    bb04:	ldr	x1, [x0]
    bb08:	ldr	x0, [sp, #48]
    bb0c:	str	x1, [x0, #16]
    bb10:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    bb14:	add	x0, x0, #0x230
    bb18:	ldr	x1, [sp, #48]
    bb1c:	str	x1, [x0]
    bb20:	add	x0, sp, #0x28
    bb24:	bl	ba68 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x10c>
    bb28:	nop
    bb2c:	ldp	x29, x30, [sp], #64
    bb30:	ret

000000000000bb34 <_ITM_deregisterTMCloneTable@@LIBITM_1.0>:
    bb34:	stp	x29, x30, [sp, #-64]!
    bb38:	mov	x29, sp
    bb3c:	str	x0, [sp, #24]
    bb40:	ldr	x0, [sp, #24]
    bb44:	str	x0, [sp, #48]
    bb48:	add	x0, sp, #0x20
    bb4c:	bl	b9f8 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x9c>
    bb50:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    bb54:	add	x0, x0, #0x230
    bb58:	str	x0, [sp, #56]
    bb5c:	ldr	x0, [sp, #56]
    bb60:	ldr	x0, [x0]
    bb64:	str	x0, [sp, #40]
    bb68:	ldr	x0, [sp, #40]
    bb6c:	ldr	x0, [x0]
    bb70:	ldr	x1, [sp, #48]
    bb74:	cmp	x1, x0
    bb78:	cset	w0, ne  // ne = any
    bb7c:	and	w0, w0, #0xff
    bb80:	cmp	w0, #0x0
    bb84:	b.eq	bb9c <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x68>  // b.none
    bb88:	nop
    bb8c:	ldr	x0, [sp, #40]
    bb90:	add	x0, x0, #0x10
    bb94:	str	x0, [sp, #56]
    bb98:	b	bb5c <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x28>
    bb9c:	ldr	x0, [sp, #40]
    bba0:	ldr	x1, [x0, #16]
    bba4:	ldr	x0, [sp, #56]
    bba8:	str	x1, [x0]
    bbac:	add	x0, sp, #0x20
    bbb0:	bl	ba68 <_ITM_getTMCloneSafe@@LIBITM_1.0+0x10c>
    bbb4:	ldr	x0, [sp, #40]
    bbb8:	bl	6d90 <free@plt>
    bbbc:	nop
    bbc0:	ldp	x29, x30, [sp], #64
    bbc4:	ret
    bbc8:	mrs	x1, tpidr_el0
    bbcc:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    bbd0:	ldr	x0, [x0, #4064]
    bbd4:	add	x0, x1, x0
    bbd8:	ldr	x0, [x0]
    bbdc:	ret
    bbe0:	stp	x29, x30, [sp, #-32]!
    bbe4:	mov	x29, sp
    bbe8:	str	x0, [sp, #24]
    bbec:	mov	w2, #0x0                   	// #0
    bbf0:	ldr	x1, [sp, #24]
    bbf4:	mov	x0, #0x0                   	// #0
    bbf8:	bl	6e20 <__cxa_tm_cleanup@plt>
    bbfc:	nop
    bc00:	ldp	x29, x30, [sp], #32
    bc04:	ret

000000000000bc08 <_ITM_cxa_allocate_exception@@LIBITM_1.0>:
    bc08:	stp	x29, x30, [sp, #-48]!
    bc0c:	mov	x29, sp
    bc10:	str	x0, [sp, #24]
    bc14:	ldr	x0, [sp, #24]
    bc18:	bl	6c90 <__cxa_allocate_exception@plt>
    bc1c:	str	x0, [sp, #40]
    bc20:	bl	bbc8 <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x94>
    bc24:	mov	x3, x0
    bc28:	adrp	x0, b000 <_ITM_commitTransactionEH@@LIBITM_1.0+0xa8>
    bc2c:	add	x2, x0, #0xbe0
    bc30:	ldr	x1, [sp, #40]
    bc34:	mov	x0, x3
    bc38:	bl	77d4 <_Unwind_DeleteException@plt+0x954>
    bc3c:	ldr	x0, [sp, #40]
    bc40:	ldp	x29, x30, [sp], #48
    bc44:	ret

000000000000bc48 <_ITM_cxa_free_exception@@LIBITM_1.1>:
    bc48:	stp	x29, x30, [sp, #-32]!
    bc4c:	mov	x29, sp
    bc50:	str	x0, [sp, #24]
    bc54:	bl	bbc8 <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x94>
    bc58:	mov	x3, x0
    bc5c:	adrp	x0, b000 <_ITM_commitTransactionEH@@LIBITM_1.0+0xa8>
    bc60:	add	x2, x0, #0xbe0
    bc64:	ldr	x1, [sp, #24]
    bc68:	mov	x0, x3
    bc6c:	bl	7828 <_Unwind_DeleteException@plt+0x9a8>
    bc70:	nop
    bc74:	ldp	x29, x30, [sp], #32
    bc78:	ret

000000000000bc7c <_ITM_cxa_throw@@LIBITM_1.0>:
    bc7c:	stp	x29, x30, [sp, #-48]!
    bc80:	mov	x29, sp
    bc84:	str	x0, [sp, #40]
    bc88:	str	x1, [sp, #32]
    bc8c:	str	x2, [sp, #24]
    bc90:	ldr	x2, [sp, #24]
    bc94:	ldr	x1, [sp, #32]
    bc98:	ldr	x0, [sp, #40]
    bc9c:	bl	6dd0 <__cxa_throw@plt>
    bca0:	nop
    bca4:	ldp	x29, x30, [sp], #48
    bca8:	ret

000000000000bcac <_ITM_cxa_begin_catch@@LIBITM_1.0>:
    bcac:	stp	x29, x30, [sp, #-48]!
    bcb0:	mov	x29, sp
    bcb4:	str	x0, [sp, #24]
    bcb8:	bl	bbc8 <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x94>
    bcbc:	str	x0, [sp, #40]
    bcc0:	ldr	x1, [sp, #24]
    bcc4:	ldr	x0, [sp, #40]
    bcc8:	bl	be80 <_ITM_cxa_end_catch@@LIBITM_1.0+0x190>
    bccc:	ldr	x0, [sp, #40]
    bcd0:	ldr	w0, [x0, #304]
    bcd4:	add	w1, w0, #0x1
    bcd8:	ldr	x0, [sp, #40]
    bcdc:	str	w1, [x0, #304]
    bce0:	ldr	x0, [sp, #24]
    bce4:	bl	6dc0 <__cxa_begin_catch@plt>
    bce8:	ldp	x29, x30, [sp], #48
    bcec:	ret

000000000000bcf0 <_ITM_cxa_end_catch@@LIBITM_1.0>:
    bcf0:	stp	x29, x30, [sp, #-16]!
    bcf4:	mov	x29, sp
    bcf8:	bl	bbc8 <_ITM_deregisterTMCloneTable@@LIBITM_1.0+0x94>
    bcfc:	ldr	w1, [x0, #304]
    bd00:	sub	w1, w1, #0x1
    bd04:	str	w1, [x0, #304]
    bd08:	bl	6c80 <__cxa_end_catch@plt>
    bd0c:	nop
    bd10:	ldp	x29, x30, [sp], #16
    bd14:	ret
    bd18:	stp	x29, x30, [sp, #-32]!
    bd1c:	mov	x29, sp
    bd20:	str	x0, [sp, #24]
    bd24:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    bd28:	ldr	x0, [x0, #4024]
    bd2c:	cmp	x0, #0x0
    bd30:	b.eq	bd48 <_ITM_cxa_end_catch@@LIBITM_1.0+0x58>  // b.none
    bd34:	bl	6d80 <__cxa_get_globals@plt>
    bd38:	cmp	x0, #0x0
    bd3c:	b.eq	bd48 <_ITM_cxa_end_catch@@LIBITM_1.0+0x58>  // b.none
    bd40:	mov	w0, #0x1                   	// #1
    bd44:	b	bd4c <_ITM_cxa_end_catch@@LIBITM_1.0+0x5c>
    bd48:	mov	w0, #0x0                   	// #0
    bd4c:	cmp	w0, #0x0
    bd50:	b.eq	bd68 <_ITM_cxa_end_catch@@LIBITM_1.0+0x78>  // b.none
    bd54:	bl	6d80 <__cxa_get_globals@plt>
    bd58:	add	x1, x0, #0x8
    bd5c:	ldr	x0, [sp, #24]
    bd60:	str	x1, [x0, #312]
    bd64:	b	bd70 <_ITM_cxa_end_catch@@LIBITM_1.0+0x80>
    bd68:	ldr	x0, [sp, #24]
    bd6c:	str	xzr, [x0, #312]
    bd70:	nop
    bd74:	ldp	x29, x30, [sp], #32
    bd78:	ret
    bd7c:	stp	x29, x30, [sp, #-48]!
    bd80:	mov	x29, sp
    bd84:	str	x0, [sp, #24]
    bd88:	str	x1, [sp, #16]
    bd8c:	ldr	x0, [sp, #16]
    bd90:	cmp	x0, #0x0
    bd94:	b.eq	be18 <_ITM_cxa_end_catch@@LIBITM_1.0+0x128>  // b.none
    bd98:	ldr	x0, [sp, #24]
    bd9c:	ldr	w1, [x0, #304]
    bda0:	ldr	x0, [sp, #16]
    bda4:	ldr	w0, [x0, #204]
    bda8:	cmp	w1, w0
    bdac:	b.cs	bdd0 <_ITM_cxa_end_catch@@LIBITM_1.0+0xe0>  // b.hs, b.nlast
    bdb0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    bdb4:	add	x3, x0, #0xd40
    bdb8:	mov	w2, #0xc2                  	// #194
    bdbc:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    bdc0:	add	x1, x0, #0xd88
    bdc4:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    bdc8:	add	x0, x0, #0xda8
    bdcc:	bl	6e40 <__assert_fail@plt>
    bdd0:	ldr	x0, [sp, #24]
    bdd4:	ldr	w1, [x0, #304]
    bdd8:	ldr	x0, [sp, #16]
    bddc:	ldr	w0, [x0, #204]
    bde0:	sub	w0, w1, w0
    bde4:	str	w0, [sp, #44]
    bde8:	ldr	w0, [sp, #44]
    bdec:	cmp	w0, #0x0
    bdf0:	b.eq	be48 <_ITM_cxa_end_catch@@LIBITM_1.0+0x158>  // b.none
    bdf4:	ldr	w2, [sp, #44]
    bdf8:	mov	x1, #0x0                   	// #0
    bdfc:	mov	x0, #0x0                   	// #0
    be00:	bl	6e20 <__cxa_tm_cleanup@plt>
    be04:	ldr	x0, [sp, #16]
    be08:	ldr	w1, [x0, #204]
    be0c:	ldr	x0, [sp, #24]
    be10:	str	w1, [x0, #304]
    be14:	b	be48 <_ITM_cxa_end_catch@@LIBITM_1.0+0x158>
    be18:	ldr	x0, [sp, #24]
    be1c:	ldr	w0, [x0, #304]
    be20:	cmp	w0, #0x0
    be24:	b.eq	be48 <_ITM_cxa_end_catch@@LIBITM_1.0+0x158>  // b.none
    be28:	ldr	x0, [sp, #24]
    be2c:	ldr	w0, [x0, #304]
    be30:	mov	w2, w0
    be34:	mov	x1, #0x0                   	// #0
    be38:	mov	x0, #0x0                   	// #0
    be3c:	bl	6e20 <__cxa_tm_cleanup@plt>
    be40:	ldr	x0, [sp, #24]
    be44:	str	wzr, [x0, #304]
    be48:	ldr	x0, [sp, #24]
    be4c:	ldr	x0, [x0, #312]
    be50:	cmp	x0, #0x0
    be54:	b.eq	be6c <_ITM_cxa_end_catch@@LIBITM_1.0+0x17c>  // b.none
    be58:	ldr	x0, [sp, #24]
    be5c:	ldr	x0, [x0, #312]
    be60:	ldr	x1, [sp, #24]
    be64:	ldr	w1, [x1, #320]
    be68:	str	w1, [x0]
    be6c:	ldr	x0, [sp, #24]
    be70:	str	xzr, [x0, #328]
    be74:	nop
    be78:	ldp	x29, x30, [sp], #48
    be7c:	ret
    be80:	stp	x29, x30, [sp, #-32]!
    be84:	mov	x29, sp
    be88:	str	x0, [sp, #24]
    be8c:	str	x1, [sp, #16]
    be90:	ldr	x0, [sp, #24]
    be94:	add	x0, x0, #0xf0
    be98:	ldr	x1, [sp, #16]
    be9c:	bl	beac <_ITM_cxa_end_catch@@LIBITM_1.0+0x1bc>
    bea0:	nop
    bea4:	ldp	x29, x30, [sp], #32
    bea8:	ret
    beac:	stp	x29, x30, [sp, #-48]!
    beb0:	mov	x29, sp
    beb4:	str	x0, [sp, #24]
    beb8:	str	x1, [sp, #16]
    bebc:	ldr	x0, [sp, #24]
    bec0:	ldr	x1, [sp, #16]
    bec4:	bl	76fc <_Unwind_DeleteException@plt+0x87c>
    bec8:	str	x0, [sp, #40]
    becc:	ldr	x0, [sp, #40]
    bed0:	cmp	x0, #0x0
    bed4:	b.eq	bedc <_ITM_cxa_end_catch@@LIBITM_1.0+0x1ec>  // b.none
    bed8:	bl	7ad8 <_Unwind_DeleteException@plt+0xc58>
    bedc:	nop
    bee0:	ldp	x29, x30, [sp], #48
    bee4:	ret
    bee8:	mrs	x1, tpidr_el0
    beec:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    bef0:	ldr	x0, [x0, #4064]
    bef4:	add	x0, x1, x0
    bef8:	ldr	x0, [x0]
    befc:	ret
    bf00:	sub	sp, sp, #0x10
    bf04:	str	x0, [sp, #8]
    bf08:	ldr	x0, [sp, #8]
    bf0c:	ldr	x0, [x0, #160]
    bf10:	add	sp, sp, #0x10
    bf14:	ret
    bf18:	stp	x29, x30, [sp, #-112]!
    bf1c:	mov	x29, sp
    bf20:	str	x0, [sp, #40]
    bf24:	str	x1, [sp, #32]
    bf28:	str	x2, [sp, #24]
    bf2c:	ldr	x0, [sp, #40]
    bf30:	bl	b234 <_ITM_commitTransactionEH@@LIBITM_1.0+0x2dc>
    bf34:	str	x0, [sp, #96]
    bf38:	ldr	x0, [sp, #32]
    bf3c:	bl	bf00 <_ITM_cxa_end_catch@@LIBITM_1.0+0x210>
    bf40:	str	x0, [sp, #88]
    bf44:	ldr	x0, [sp, #32]
    bf48:	bl	defc <_ITM_beginTransaction@@LIBITM_1.0+0x78>
    bf4c:	str	x0, [sp, #80]
    bf50:	ldr	x0, [sp, #96]
    bf54:	cmp	x0, #0x0
    bf58:	b.eq	c058 <_ITM_cxa_end_catch@@LIBITM_1.0+0x368>  // b.none
    bf5c:	ldr	x0, [sp, #96]
    bf60:	str	x0, [sp, #104]
    bf64:	ldr	x0, [sp, #104]
    bf68:	sub	x1, x0, #0x1
    bf6c:	str	x1, [sp, #104]
    bf70:	ldr	x1, [sp, #24]
    bf74:	cmp	x1, x0
    bf78:	cset	w0, cc  // cc = lo, ul, last
    bf7c:	and	w0, w0, #0xff
    bf80:	cmp	w0, #0x0
    bf84:	b.eq	c04c <_ITM_cxa_end_catch@@LIBITM_1.0+0x35c>  // b.none
    bf88:	ldr	x2, [sp, #40]
    bf8c:	ldr	x0, [sp, #104]
    bf90:	sub	x1, x0, #0x1
    bf94:	str	x1, [sp, #104]
    bf98:	mov	x1, x0
    bf9c:	mov	x0, x2
    bfa0:	bl	c348 <_ITM_LCE@@LIBITM_1.0+0x140>
    bfa4:	ldr	x0, [x0]
    bfa8:	str	x0, [sp, #72]
    bfac:	ldr	x0, [sp, #40]
    bfb0:	ldr	x1, [sp, #104]
    bfb4:	bl	c348 <_ITM_LCE@@LIBITM_1.0+0x140>
    bfb8:	ldr	x0, [x0]
    bfbc:	str	x0, [sp, #64]
    bfc0:	ldr	x0, [sp, #64]
    bfc4:	add	x0, x0, #0x7
    bfc8:	lsr	x0, x0, #3
    bfcc:	str	x0, [sp, #56]
    bfd0:	ldr	x1, [sp, #104]
    bfd4:	ldr	x0, [sp, #56]
    bfd8:	sub	x0, x1, x0
    bfdc:	str	x0, [sp, #104]
    bfe0:	ldr	x1, [sp, #72]
    bfe4:	ldr	x0, [sp, #88]
    bfe8:	cmp	x1, x0
    bfec:	b.hi	c008 <_ITM_cxa_end_catch@@LIBITM_1.0+0x318>  // b.pmore
    bff0:	ldr	x1, [sp, #72]
    bff4:	ldr	x0, [sp, #64]
    bff8:	add	x0, x1, x0
    bffc:	ldr	x1, [sp, #80]
    c000:	cmp	x1, x0
    c004:	b.cc	c010 <_ITM_cxa_end_catch@@LIBITM_1.0+0x320>  // b.lo, b.ul, b.last
    c008:	mov	w0, #0x1                   	// #1
    c00c:	b	c014 <_ITM_cxa_end_catch@@LIBITM_1.0+0x324>
    c010:	mov	w0, #0x0                   	// #0
    c014:	and	x0, x0, #0xff
    c018:	cmp	x0, #0x0
    c01c:	b.eq	bf64 <_ITM_cxa_end_catch@@LIBITM_1.0+0x274>  // b.none
    c020:	ldr	x0, [sp, #40]
    c024:	ldr	x1, [sp, #104]
    c028:	bl	c348 <_ITM_LCE@@LIBITM_1.0+0x140>
    c02c:	mov	x1, x0
    c030:	ldr	x0, [sp, #72]
    c034:	mov	x3, x0
    c038:	ldr	x0, [sp, #64]
    c03c:	mov	x2, x0
    c040:	mov	x0, x3
    c044:	bl	6c10 <memcpy@plt>
    c048:	b	bf64 <_ITM_cxa_end_catch@@LIBITM_1.0+0x274>
    c04c:	ldr	x0, [sp, #40]
    c050:	ldr	x1, [sp, #24]
    c054:	bl	c370 <_ITM_LCE@@LIBITM_1.0+0x168>
    c058:	nop
    c05c:	ldp	x29, x30, [sp], #112
    c060:	ret
    c064:	stp	x29, x30, [sp, #-48]!
    c068:	mov	x29, sp
    c06c:	str	x0, [sp, #24]
    c070:	str	x1, [sp, #16]
    c074:	bl	bee8 <_ITM_cxa_end_catch@@LIBITM_1.0+0x1f8>
    c078:	str	x0, [sp, #40]
    c07c:	ldr	x0, [sp, #40]
    c080:	add	x0, x0, #0xa8
    c084:	ldr	x2, [sp, #16]
    c088:	ldr	x1, [sp, #24]
    c08c:	bl	c22c <_ITM_LCE@@LIBITM_1.0+0x24>
    c090:	nop
    c094:	ldp	x29, x30, [sp], #48
    c098:	ret

000000000000c09c <_ITM_LB@@LIBITM_1.0>:
    c09c:	stp	x29, x30, [sp, #-32]!
    c0a0:	mov	x29, sp
    c0a4:	str	x0, [sp, #24]
    c0a8:	str	x1, [sp, #16]
    c0ac:	ldr	x1, [sp, #16]
    c0b0:	ldr	x0, [sp, #24]
    c0b4:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c0b8:	nop
    c0bc:	ldp	x29, x30, [sp], #32
    c0c0:	ret

000000000000c0c4 <_ITM_LU1@@LIBITM_1.0>:
    c0c4:	stp	x29, x30, [sp, #-32]!
    c0c8:	mov	x29, sp
    c0cc:	str	x0, [sp, #24]
    c0d0:	mov	x1, #0x1                   	// #1
    c0d4:	ldr	x0, [sp, #24]
    c0d8:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c0dc:	nop
    c0e0:	ldp	x29, x30, [sp], #32
    c0e4:	ret

000000000000c0e8 <_ITM_LU2@@LIBITM_1.0>:
    c0e8:	stp	x29, x30, [sp, #-32]!
    c0ec:	mov	x29, sp
    c0f0:	str	x0, [sp, #24]
    c0f4:	mov	x1, #0x2                   	// #2
    c0f8:	ldr	x0, [sp, #24]
    c0fc:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c100:	nop
    c104:	ldp	x29, x30, [sp], #32
    c108:	ret

000000000000c10c <_ITM_LU4@@LIBITM_1.0>:
    c10c:	stp	x29, x30, [sp, #-32]!
    c110:	mov	x29, sp
    c114:	str	x0, [sp, #24]
    c118:	mov	x1, #0x4                   	// #4
    c11c:	ldr	x0, [sp, #24]
    c120:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c124:	nop
    c128:	ldp	x29, x30, [sp], #32
    c12c:	ret

000000000000c130 <_ITM_LU8@@LIBITM_1.0>:
    c130:	stp	x29, x30, [sp, #-32]!
    c134:	mov	x29, sp
    c138:	str	x0, [sp, #24]
    c13c:	mov	x1, #0x8                   	// #8
    c140:	ldr	x0, [sp, #24]
    c144:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c148:	nop
    c14c:	ldp	x29, x30, [sp], #32
    c150:	ret

000000000000c154 <_ITM_LF@@LIBITM_1.0>:
    c154:	stp	x29, x30, [sp, #-32]!
    c158:	mov	x29, sp
    c15c:	str	x0, [sp, #24]
    c160:	mov	x1, #0x4                   	// #4
    c164:	ldr	x0, [sp, #24]
    c168:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c16c:	nop
    c170:	ldp	x29, x30, [sp], #32
    c174:	ret

000000000000c178 <_ITM_LD@@LIBITM_1.0>:
    c178:	stp	x29, x30, [sp, #-32]!
    c17c:	mov	x29, sp
    c180:	str	x0, [sp, #24]
    c184:	mov	x1, #0x8                   	// #8
    c188:	ldr	x0, [sp, #24]
    c18c:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c190:	nop
    c194:	ldp	x29, x30, [sp], #32
    c198:	ret

000000000000c19c <_ITM_LE@@LIBITM_1.0>:
    c19c:	stp	x29, x30, [sp, #-32]!
    c1a0:	mov	x29, sp
    c1a4:	str	x0, [sp, #24]
    c1a8:	mov	x1, #0x10                  	// #16
    c1ac:	ldr	x0, [sp, #24]
    c1b0:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c1b4:	nop
    c1b8:	ldp	x29, x30, [sp], #32
    c1bc:	ret

000000000000c1c0 <_ITM_LCF@@LIBITM_1.0>:
    c1c0:	stp	x29, x30, [sp, #-32]!
    c1c4:	mov	x29, sp
    c1c8:	str	x0, [sp, #24]
    c1cc:	mov	x1, #0x8                   	// #8
    c1d0:	ldr	x0, [sp, #24]
    c1d4:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c1d8:	nop
    c1dc:	ldp	x29, x30, [sp], #32
    c1e0:	ret

000000000000c1e4 <_ITM_LCD@@LIBITM_1.0>:
    c1e4:	stp	x29, x30, [sp, #-32]!
    c1e8:	mov	x29, sp
    c1ec:	str	x0, [sp, #24]
    c1f0:	mov	x1, #0x10                  	// #16
    c1f4:	ldr	x0, [sp, #24]
    c1f8:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c1fc:	nop
    c200:	ldp	x29, x30, [sp], #32
    c204:	ret

000000000000c208 <_ITM_LCE@@LIBITM_1.0>:
    c208:	stp	x29, x30, [sp, #-32]!
    c20c:	mov	x29, sp
    c210:	str	x0, [sp, #24]
    c214:	mov	x1, #0x20                  	// #32
    c218:	ldr	x0, [sp, #24]
    c21c:	bl	c064 <_ITM_cxa_end_catch@@LIBITM_1.0+0x374>
    c220:	nop
    c224:	ldp	x29, x30, [sp], #32
    c228:	ret
    c22c:	stp	x29, x30, [sp, #-64]!
    c230:	mov	x29, sp
    c234:	str	x0, [sp, #40]
    c238:	str	x1, [sp, #32]
    c23c:	str	x2, [sp, #24]
    c240:	ldr	x0, [sp, #24]
    c244:	add	x0, x0, #0x7
    c248:	lsr	x0, x0, #3
    c24c:	str	x0, [sp, #56]
    c250:	ldr	x2, [sp, #40]
    c254:	ldr	x0, [sp, #56]
    c258:	add	x0, x0, #0x2
    c25c:	mov	x1, x0
    c260:	mov	x0, x2
    c264:	bl	c2bc <_ITM_LCE@@LIBITM_1.0+0xb4>
    c268:	str	x0, [sp, #48]
    c26c:	ldr	x2, [sp, #24]
    c270:	ldr	x1, [sp, #32]
    c274:	ldr	x0, [sp, #48]
    c278:	bl	6c10 <memcpy@plt>
    c27c:	ldr	x0, [sp, #56]
    c280:	lsl	x0, x0, #3
    c284:	ldr	x1, [sp, #48]
    c288:	add	x0, x1, x0
    c28c:	ldr	x1, [sp, #24]
    c290:	str	x1, [x0]
    c294:	ldr	x0, [sp, #56]
    c298:	add	x0, x0, #0x1
    c29c:	lsl	x0, x0, #3
    c2a0:	ldr	x1, [sp, #48]
    c2a4:	add	x0, x1, x0
    c2a8:	ldr	x1, [sp, #32]
    c2ac:	str	x1, [x0]
    c2b0:	nop
    c2b4:	ldp	x29, x30, [sp], #64
    c2b8:	ret
    c2bc:	stp	x29, x30, [sp, #-48]!
    c2c0:	mov	x29, sp
    c2c4:	str	x0, [sp, #24]
    c2c8:	str	x1, [sp, #16]
    c2cc:	ldr	x0, [sp, #24]
    c2d0:	ldr	x1, [x0, #8]
    c2d4:	ldr	x0, [sp, #16]
    c2d8:	add	x1, x1, x0
    c2dc:	ldr	x0, [sp, #24]
    c2e0:	ldr	x0, [x0]
    c2e4:	cmp	x1, x0
    c2e8:	cset	w0, hi  // hi = pmore
    c2ec:	and	w0, w0, #0xff
    c2f0:	and	x0, x0, #0xff
    c2f4:	cmp	x0, #0x0
    c2f8:	b.eq	c308 <_ITM_LCE@@LIBITM_1.0+0x100>  // b.none
    c2fc:	ldr	x1, [sp, #16]
    c300:	ldr	x0, [sp, #24]
    c304:	bl	c394 <_ITM_LCE@@LIBITM_1.0+0x18c>
    c308:	ldr	x0, [sp, #24]
    c30c:	ldr	x1, [x0, #16]
    c310:	ldr	x0, [sp, #24]
    c314:	ldr	x0, [x0, #8]
    c318:	lsl	x0, x0, #3
    c31c:	add	x0, x1, x0
    c320:	str	x0, [sp, #40]
    c324:	ldr	x0, [sp, #24]
    c328:	ldr	x1, [x0, #8]
    c32c:	ldr	x0, [sp, #16]
    c330:	add	x1, x1, x0
    c334:	ldr	x0, [sp, #24]
    c338:	str	x1, [x0, #8]
    c33c:	ldr	x0, [sp, #40]
    c340:	ldp	x29, x30, [sp], #48
    c344:	ret
    c348:	sub	sp, sp, #0x10
    c34c:	str	x0, [sp, #8]
    c350:	str	x1, [sp]
    c354:	ldr	x0, [sp, #8]
    c358:	ldr	x1, [x0, #16]
    c35c:	ldr	x0, [sp]
    c360:	lsl	x0, x0, #3
    c364:	add	x0, x1, x0
    c368:	add	sp, sp, #0x10
    c36c:	ret
    c370:	sub	sp, sp, #0x10
    c374:	str	x0, [sp, #8]
    c378:	str	x1, [sp]
    c37c:	ldr	x0, [sp, #8]
    c380:	ldr	x1, [sp]
    c384:	str	x1, [x0, #8]
    c388:	nop
    c38c:	add	sp, sp, #0x10
    c390:	ret
    c394:	stp	x29, x30, [sp, #-32]!
    c398:	mov	x29, sp
    c39c:	str	x0, [sp, #24]
    c3a0:	str	x1, [sp, #16]
    c3a4:	ldr	x1, [sp, #16]
    c3a8:	ldr	x0, [sp, #24]
    c3ac:	bl	c3bc <_ITM_LCE@@LIBITM_1.0+0x1b4>
    c3b0:	nop
    c3b4:	ldp	x29, x30, [sp], #32
    c3b8:	ret
    c3bc:	stp	x29, x30, [sp, #-48]!
    c3c0:	mov	x29, sp
    c3c4:	str	x0, [sp, #24]
    c3c8:	str	x1, [sp, #16]
    c3cc:	ldr	x0, [sp, #24]
    c3d0:	ldr	x0, [x0]
    c3d4:	ldr	x1, [sp, #16]
    c3d8:	add	x0, x1, x0
    c3dc:	str	x0, [sp, #40]
    c3e0:	ldr	x0, [sp, #40]
    c3e4:	cmp	x0, #0x800
    c3e8:	b.ls	c404 <_ITM_LCE@@LIBITM_1.0+0x1fc>  // b.plast
    c3ec:	ldr	x0, [sp, #40]
    c3f0:	add	x0, x0, #0x7ff
    c3f4:	and	x1, x0, #0xfffffffffffff800
    c3f8:	ldr	x0, [sp, #24]
    c3fc:	str	x1, [x0]
    c400:	b	c430 <_ITM_LCE@@LIBITM_1.0+0x228>
    c404:	ldr	x0, [sp, #24]
    c408:	ldr	x0, [x0]
    c40c:	ldr	x1, [sp, #40]
    c410:	cmp	x1, x0
    c414:	b.ls	c430 <_ITM_LCE@@LIBITM_1.0+0x228>  // b.plast
    c418:	ldr	x0, [sp, #24]
    c41c:	ldr	x0, [x0]
    c420:	lsl	x1, x0, #1
    c424:	ldr	x0, [sp, #24]
    c428:	str	x1, [x0]
    c42c:	b	c404 <_ITM_LCE@@LIBITM_1.0+0x1fc>
    c430:	ldr	x0, [sp, #24]
    c434:	ldr	x0, [x0]
    c438:	cmp	x0, #0x1f
    c43c:	b.hi	c44c <_ITM_LCE@@LIBITM_1.0+0x244>  // b.pmore
    c440:	ldr	x0, [sp, #24]
    c444:	mov	x1, #0x20                  	// #32
    c448:	str	x1, [x0]
    c44c:	ldr	x0, [sp, #24]
    c450:	ldr	x3, [x0, #16]
    c454:	ldr	x0, [sp, #24]
    c458:	ldr	x0, [x0]
    c45c:	lsl	x0, x0, #3
    c460:	mov	w2, #0x1                   	// #1
    c464:	mov	x1, x0
    c468:	mov	x0, x3
    c46c:	bl	de38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x520>
    c470:	mov	x1, x0
    c474:	ldr	x0, [sp, #24]
    c478:	str	x1, [x0, #16]
    c47c:	nop
    c480:	ldp	x29, x30, [sp], #48
    c484:	ret
    c488:	mrs	x1, tpidr_el0
    c48c:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    c490:	ldr	x0, [x0, #4064]
    c494:	add	x0, x1, x0
    c498:	ldr	x0, [x0]
    c49c:	ret

000000000000c4a0 <_ITM_versionCompatible@@LIBITM_1.0>:
    c4a0:	sub	sp, sp, #0x10
    c4a4:	str	w0, [sp, #12]
    c4a8:	ldr	w0, [sp, #12]
    c4ac:	cmp	w0, #0x5a
    c4b0:	cset	w0, eq  // eq = none
    c4b4:	and	w0, w0, #0xff
    c4b8:	add	sp, sp, #0x10
    c4bc:	ret

000000000000c4c0 <_ITM_libraryVersion@@LIBITM_1.0>:
    c4c0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    c4c4:	add	x0, x0, #0xdd0
    c4c8:	ret

000000000000c4cc <_ITM_inTransaction@@LIBITM_1.0>:
    c4cc:	stp	x29, x30, [sp, #-32]!
    c4d0:	mov	x29, sp
    c4d4:	bl	c488 <_ITM_LCE@@LIBITM_1.0+0x280>
    c4d8:	str	x0, [sp, #24]
    c4dc:	ldr	x0, [sp, #24]
    c4e0:	cmp	x0, #0x0
    c4e4:	b.eq	c51c <_ITM_inTransaction@@LIBITM_1.0+0x50>  // b.none
    c4e8:	ldr	x0, [sp, #24]
    c4ec:	ldr	w0, [x0, #284]
    c4f0:	cmp	w0, #0x0
    c4f4:	b.eq	c51c <_ITM_inTransaction@@LIBITM_1.0+0x50>  // b.none
    c4f8:	ldr	x0, [sp, #24]
    c4fc:	ldr	w0, [x0, #288]
    c500:	and	w0, w0, #0x2
    c504:	cmp	w0, #0x0
    c508:	b.eq	c514 <_ITM_inTransaction@@LIBITM_1.0+0x48>  // b.none
    c50c:	mov	w0, #0x2                   	// #2
    c510:	b	c520 <_ITM_inTransaction@@LIBITM_1.0+0x54>
    c514:	mov	w0, #0x1                   	// #1
    c518:	b	c520 <_ITM_inTransaction@@LIBITM_1.0+0x54>
    c51c:	mov	w0, #0x0                   	// #0
    c520:	ldp	x29, x30, [sp], #32
    c524:	ret

000000000000c528 <_ITM_getTransactionId@@LIBITM_1.0>:
    c528:	stp	x29, x30, [sp, #-32]!
    c52c:	mov	x29, sp
    c530:	bl	c488 <_ITM_LCE@@LIBITM_1.0+0x280>
    c534:	str	x0, [sp, #24]
    c538:	ldr	x0, [sp, #24]
    c53c:	cmp	x0, #0x0
    c540:	b.eq	c560 <_ITM_getTransactionId@@LIBITM_1.0+0x38>  // b.none
    c544:	ldr	x0, [sp, #24]
    c548:	ldr	w0, [x0, #284]
    c54c:	cmp	w0, #0x0
    c550:	b.eq	c560 <_ITM_getTransactionId@@LIBITM_1.0+0x38>  // b.none
    c554:	ldr	x0, [sp, #24]
    c558:	ldr	x0, [x0, #272]
    c55c:	b	c564 <_ITM_getTransactionId@@LIBITM_1.0+0x3c>
    c560:	mov	x0, #0x1                   	// #1
    c564:	ldp	x29, x30, [sp], #32
    c568:	ret

000000000000c56c <_ITM_error@@LIBITM_1.0>:
    c56c:	stp	x29, x30, [sp, #-32]!
    c570:	mov	x29, sp
    c574:	str	x0, [sp, #24]
    c578:	str	w1, [sp, #20]
    c57c:	bl	6d70 <abort@plt>
    c580:	mrs	x1, tpidr_el0
    c584:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    c588:	ldr	x0, [x0, #4064]
    c58c:	add	x0, x1, x0
    c590:	ldr	x0, [x0, #8]
    c594:	ret
    c598:	sub	sp, sp, #0x10
    c59c:	str	x0, [sp, #8]
    c5a0:	mrs	x1, tpidr_el0
    c5a4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    c5a8:	ldr	x0, [x0, #4064]
    c5ac:	add	x0, x1, x0
    c5b0:	ldr	x1, [sp, #8]
    c5b4:	str	x1, [x0, #8]
    c5b8:	nop
    c5bc:	add	sp, sp, #0x10
    c5c0:	ret
    c5c4:	stp	x29, x30, [sp, #-96]!
    c5c8:	mov	x29, sp
    c5cc:	str	x19, [sp, #16]
    c5d0:	str	x0, [sp, #40]
    c5d4:	str	w1, [sp, #36]
    c5d8:	bl	c580 <_ITM_error@@LIBITM_1.0+0x14>
    c5dc:	str	x0, [sp, #80]
    c5e0:	ldr	w3, [sp, #36]
    c5e4:	ldr	x1, [sp, #40]
    c5e8:	sxtw	x0, w3
    c5ec:	add	x0, x0, #0x58
    c5f0:	lsl	x0, x0, #2
    c5f4:	add	x0, x1, x0
    c5f8:	ldr	w0, [x0, #8]
    c5fc:	add	w1, w0, #0x1
    c600:	ldr	x2, [sp, #40]
    c604:	sxtw	x0, w3
    c608:	add	x0, x0, #0x58
    c60c:	lsl	x0, x0, #2
    c610:	add	x0, x2, x0
    c614:	str	w1, [x0, #8]
    c618:	ldr	x0, [sp, #40]
    c61c:	ldr	w0, [x0, #400]
    c620:	add	w1, w0, #0x1
    c624:	ldr	x0, [sp, #40]
    c628:	str	w1, [x0, #400]
    c62c:	ldr	w0, [sp, #36]
    c630:	cmp	w0, #0x9
    c634:	b.ne	c714 <_ITM_error@@LIBITM_1.0+0x1a8>  // b.any
    c638:	ldr	x0, [sp, #40]
    c63c:	ldr	w0, [x0, #288]
    c640:	and	w0, w0, #0x1
    c644:	cmp	w0, #0x0
    c648:	b.ne	c6f8 <_ITM_error@@LIBITM_1.0+0x18c>  // b.any
    c64c:	ldr	x1, [sp, #40]
    c650:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c654:	add	x0, x0, #0x200
    c658:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    c65c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c660:	add	x0, x0, #0x200
    c664:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    c668:	ldr	x0, [sp, #80]
    c66c:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    c670:	mov	x19, x0
    c674:	str	wzr, [sp, #76]
    c678:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c67c:	add	x0, x0, #0x238
    c680:	str	x0, [sp, #64]
    c684:	ldr	w0, [sp, #76]
    c688:	str	w0, [sp, #60]
    c68c:	ldr	x0, [sp, #64]
    c690:	ldar	x0, [x0]
    c694:	nop
    c698:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    c69c:	cmp	x19, x0
    c6a0:	cset	w0, eq  // eq = none
    c6a4:	and	w0, w0, #0xff
    c6a8:	cmp	w0, #0x0
    c6ac:	b.eq	c6c8 <_ITM_error@@LIBITM_1.0+0x15c>  // b.none
    c6b0:	ldr	x0, [sp, #80]
    c6b4:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    c6b8:	ldr	x1, [x0]
    c6bc:	add	x1, x1, #0x10
    c6c0:	ldr	x1, [x1]
    c6c4:	blr	x1
    c6c8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c6cc:	add	x0, x0, #0x200
    c6d0:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    c6d4:	ldr	x0, [sp, #40]
    c6d8:	ldr	w0, [x0, #280]
    c6dc:	mov	w1, w0
    c6e0:	ldr	x0, [sp, #40]
    c6e4:	bl	c830 <_ITM_error@@LIBITM_1.0+0x2c4>
    c6e8:	str	x0, [sp, #80]
    c6ec:	ldr	x0, [sp, #80]
    c6f0:	bl	c598 <_ITM_error@@LIBITM_1.0+0x2c>
    c6f4:	b	c824 <_ITM_error@@LIBITM_1.0+0x2b8>
    c6f8:	ldr	x0, [sp, #80]
    c6fc:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    c700:	ldr	x1, [x0]
    c704:	add	x1, x1, #0x10
    c708:	ldr	x1, [x1]
    c70c:	blr	x1
    c710:	b	c824 <_ITM_error@@LIBITM_1.0+0x2b8>
    c714:	ldr	w0, [sp, #36]
    c718:	cmp	w0, #0x6
    c71c:	cset	w0, eq  // eq = none
    c720:	strb	w0, [sp, #95]
    c724:	ldrb	w0, [sp, #95]
    c728:	cmp	w0, #0x0
    c72c:	b.ne	c740 <_ITM_error@@LIBITM_1.0+0x1d4>  // b.any
    c730:	ldr	x0, [sp, #40]
    c734:	ldr	w0, [x0, #400]
    c738:	cmp	w0, #0x64
    c73c:	b.ls	c748 <_ITM_error@@LIBITM_1.0+0x1dc>  // b.plast
    c740:	mov	w0, #0x1                   	// #1
    c744:	b	c74c <_ITM_error@@LIBITM_1.0+0x1e0>
    c748:	mov	w0, #0x0                   	// #0
    c74c:	strb	w0, [sp, #94]
    c750:	ldr	w0, [sp, #36]
    c754:	cmp	w0, #0x8
    c758:	b.ne	c764 <_ITM_error@@LIBITM_1.0+0x1f8>  // b.any
    c75c:	mov	w0, #0x1                   	// #1
    c760:	strb	w0, [sp, #94]
    c764:	ldrb	w0, [sp, #94]
    c768:	cmp	w0, #0x0
    c76c:	b.eq	c7dc <_ITM_error@@LIBITM_1.0+0x270>  // b.none
    c770:	ldr	x0, [sp, #40]
    c774:	ldr	w0, [x0, #288]
    c778:	and	w0, w0, #0x1
    c77c:	cmp	w0, #0x0
    c780:	b.ne	c7b4 <_ITM_error@@LIBITM_1.0+0x248>  // b.any
    c784:	ldr	x0, [sp, #40]
    c788:	ldr	w0, [x0, #288]
    c78c:	orr	w1, w0, #0x1
    c790:	ldr	x0, [sp, #40]
    c794:	str	w1, [x0, #288]
    c798:	ldr	x1, [sp, #40]
    c79c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c7a0:	add	x0, x0, #0x200
    c7a4:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    c7a8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c7ac:	add	x0, x0, #0x200
    c7b0:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    c7b4:	ldr	x0, [sp, #40]
    c7b8:	ldr	w0, [x0, #280]
    c7bc:	and	w0, w0, #0x8
    c7c0:	cmp	w0, #0x0
    c7c4:	b.eq	c7dc <_ITM_error@@LIBITM_1.0+0x270>  // b.none
    c7c8:	ldr	w0, [sp, #36]
    c7cc:	cmp	w0, #0x8
    c7d0:	b.eq	c7dc <_ITM_error@@LIBITM_1.0+0x270>  // b.none
    c7d4:	mov	w0, #0x1                   	// #1
    c7d8:	strb	w0, [sp, #95]
    c7dc:	ldrb	w0, [sp, #95]
    c7e0:	cmp	w0, #0x0
    c7e4:	b.eq	c808 <_ITM_error@@LIBITM_1.0+0x29c>  // b.none
    c7e8:	ldr	x0, [sp, #40]
    c7ec:	mov	w1, #0x3                   	// #3
    c7f0:	str	w1, [x0, #288]
    c7f4:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    c7f8:	str	x0, [sp, #80]
    c7fc:	ldr	x0, [sp, #80]
    c800:	bl	c598 <_ITM_error@@LIBITM_1.0+0x2c>
    c804:	b	c824 <_ITM_error@@LIBITM_1.0+0x2b8>
    c808:	ldrb	w0, [sp, #94]
    c80c:	cmp	w0, #0x0
    c810:	b.eq	c824 <_ITM_error@@LIBITM_1.0+0x2b8>  // b.none
    c814:	bl	10dc0 <_ITM_beginTransaction@@LIBITM_1.0+0x2f3c>
    c818:	str	x0, [sp, #80]
    c81c:	ldr	x0, [sp, #80]
    c820:	bl	c598 <_ITM_error@@LIBITM_1.0+0x2c>
    c824:	ldr	x19, [sp, #16]
    c828:	ldp	x29, x30, [sp], #96
    c82c:	ret
    c830:	stp	x29, x30, [sp, #-96]!
    c834:	mov	x29, sp
    c838:	str	x0, [sp, #24]
    c83c:	str	w1, [sp, #20]
    c840:	ldr	w0, [sp, #20]
    c844:	and	w0, w0, #0x40
    c848:	cmp	w0, #0x0
    c84c:	b.ne	c860 <_ITM_error@@LIBITM_1.0+0x2f4>  // b.any
    c850:	ldr	w0, [sp, #20]
    c854:	and	w0, w0, #0x1
    c858:	cmp	w0, #0x0
    c85c:	b.ne	c86c <_ITM_error@@LIBITM_1.0+0x300>  // b.any
    c860:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    c864:	str	x0, [sp, #88]
    c868:	b	c9a8 <_ITM_error@@LIBITM_1.0+0x43c>
    c86c:	str	wzr, [sp, #76]
    c870:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c874:	add	x0, x0, #0x238
    c878:	str	x0, [sp, #64]
    c87c:	ldr	w0, [sp, #76]
    c880:	str	w0, [sp, #60]
    c884:	ldr	x0, [sp, #64]
    c888:	ldar	x0, [x0]
    c88c:	nop
    c890:	str	x0, [sp, #80]
    c894:	ldr	x0, [sp, #80]
    c898:	str	x0, [sp, #88]
    c89c:	ldr	w0, [sp, #20]
    c8a0:	and	w0, w0, #0x8
    c8a4:	cmp	w0, #0x0
    c8a8:	b.ne	c8f0 <_ITM_error@@LIBITM_1.0+0x384>  // b.any
    c8ac:	ldr	x0, [sp, #88]
    c8b0:	bl	b0f4 <_ITM_commitTransactionEH@@LIBITM_1.0+0x19c>
    c8b4:	and	w0, w0, #0xff
    c8b8:	eor	w0, w0, #0x1
    c8bc:	and	w0, w0, #0xff
    c8c0:	cmp	w0, #0x0
    c8c4:	b.eq	c8f0 <_ITM_error@@LIBITM_1.0+0x384>  // b.none
    c8c8:	ldr	x0, [sp, #88]
    c8cc:	ldr	x0, [x0]
    c8d0:	add	x0, x0, #0x20
    c8d4:	ldr	x1, [x0]
    c8d8:	ldr	x0, [sp, #88]
    c8dc:	blr	x1
    c8e0:	cmp	x0, #0x0
    c8e4:	b.eq	c8f0 <_ITM_error@@LIBITM_1.0+0x384>  // b.none
    c8e8:	mov	w0, #0x1                   	// #1
    c8ec:	b	c8f4 <_ITM_error@@LIBITM_1.0+0x388>
    c8f0:	mov	w0, #0x0                   	// #0
    c8f4:	cmp	w0, #0x0
    c8f8:	b.eq	c918 <_ITM_error@@LIBITM_1.0+0x3ac>  // b.none
    c8fc:	ldr	x0, [sp, #88]
    c900:	ldr	x0, [x0]
    c904:	add	x0, x0, #0x20
    c908:	ldr	x1, [x0]
    c90c:	ldr	x0, [sp, #88]
    c910:	blr	x1
    c914:	str	x0, [sp, #88]
    c918:	ldr	x0, [sp, #88]
    c91c:	bl	cf28 <_ITM_error@@LIBITM_1.0+0x9bc>
    c920:	and	w0, w0, #0x1
    c924:	cmp	w0, #0x0
    c928:	cset	w0, eq  // eq = none
    c92c:	and	w0, w0, #0xff
    c930:	cmp	w0, #0x0
    c934:	b.eq	c9a8 <_ITM_error@@LIBITM_1.0+0x43c>  // b.none
    c938:	ldr	x1, [sp, #24]
    c93c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c940:	add	x0, x0, #0x200
    c944:	bl	cfd4 <_ITM_error@@LIBITM_1.0+0xa68>
    c948:	str	wzr, [sp, #56]
    c94c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c950:	add	x0, x0, #0x238
    c954:	str	x0, [sp, #48]
    c958:	ldr	w0, [sp, #56]
    c95c:	str	w0, [sp, #44]
    c960:	ldr	x0, [sp, #48]
    c964:	ldar	x0, [x0]
    c968:	mov	x1, x0
    c96c:	nop
    c970:	ldr	x0, [sp, #80]
    c974:	cmp	x0, x1
    c978:	cset	w0, eq  // eq = none
    c97c:	and	w0, w0, #0xff
    c980:	cmp	w0, #0x0
    c984:	b.eq	c990 <_ITM_error@@LIBITM_1.0+0x424>  // b.none
    c988:	ldr	x0, [sp, #88]
    c98c:	b	c9cc <_ITM_error@@LIBITM_1.0+0x460>
    c990:	ldr	x1, [sp, #24]
    c994:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c998:	add	x0, x0, #0x200
    c99c:	bl	d5bc <_ITM_error@@LIBITM_1.0+0x1050>
    c9a0:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    c9a4:	str	x0, [sp, #88]
    c9a8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c9ac:	add	x0, x0, #0x200
    c9b0:	bl	d52c <_ITM_error@@LIBITM_1.0+0xfc0>
    c9b4:	ldr	x0, [sp, #88]
    c9b8:	bl	cf28 <_ITM_error@@LIBITM_1.0+0x9bc>
    c9bc:	mov	w1, w0
    c9c0:	ldr	x0, [sp, #24]
    c9c4:	str	w1, [x0, #288]
    c9c8:	ldr	x0, [sp, #88]
    c9cc:	ldp	x29, x30, [sp], #96
    c9d0:	ret
    c9d4:	stp	x29, x30, [sp, #-128]!
    c9d8:	mov	x29, sp
    c9dc:	str	x19, [sp, #16]
    c9e0:	str	x0, [sp, #40]
    c9e4:	str	x1, [sp, #32]
    c9e8:	str	wzr, [sp, #116]
    c9ec:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    c9f0:	add	x0, x0, #0x238
    c9f4:	str	x0, [sp, #104]
    c9f8:	ldr	w0, [sp, #116]
    c9fc:	str	w0, [sp, #100]
    ca00:	ldr	x0, [sp, #104]
    ca04:	ldar	x0, [x0]
    ca08:	nop
    ca0c:	str	x0, [sp, #120]
    ca10:	ldr	x1, [sp, #120]
    ca14:	ldr	x0, [sp, #32]
    ca18:	cmp	x1, x0
    ca1c:	b.eq	cad8 <_ITM_error@@LIBITM_1.0+0x56c>  // b.none
    ca20:	ldr	x0, [sp, #120]
    ca24:	cmp	x0, #0x0
    ca28:	b.eq	ca84 <_ITM_error@@LIBITM_1.0+0x518>  // b.none
    ca2c:	ldr	x0, [sp, #120]
    ca30:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    ca34:	mov	x19, x0
    ca38:	ldr	x0, [sp, #32]
    ca3c:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    ca40:	cmp	x19, x0
    ca44:	cset	w0, ne  // ne = any
    ca48:	and	w0, w0, #0xff
    ca4c:	cmp	w0, #0x0
    ca50:	b.eq	ca98 <_ITM_error@@LIBITM_1.0+0x52c>  // b.none
    ca54:	ldr	x0, [sp, #120]
    ca58:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    ca5c:	ldr	x1, [x0]
    ca60:	add	x1, x1, #0x8
    ca64:	ldr	x1, [x1]
    ca68:	blr	x1
    ca6c:	ldr	x0, [sp, #32]
    ca70:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    ca74:	ldr	x1, [x0]
    ca78:	ldr	x1, [x1]
    ca7c:	blr	x1
    ca80:	b	ca98 <_ITM_error@@LIBITM_1.0+0x52c>
    ca84:	ldr	x0, [sp, #32]
    ca88:	bl	cf40 <_ITM_error@@LIBITM_1.0+0x9d4>
    ca8c:	ldr	x1, [x0]
    ca90:	ldr	x1, [x1]
    ca94:	blr	x1
    ca98:	ldr	x0, [sp, #32]
    ca9c:	str	x0, [sp, #88]
    caa0:	str	wzr, [sp, #84]
    caa4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    caa8:	add	x0, x0, #0x238
    caac:	str	x0, [sp, #72]
    cab0:	ldr	x0, [sp, #88]
    cab4:	str	x0, [sp, #64]
    cab8:	ldr	w0, [sp, #84]
    cabc:	str	w0, [sp, #60]
    cac0:	ldr	x0, [sp, #72]
    cac4:	ldr	x1, [sp, #64]
    cac8:	stlr	x1, [x0]
    cacc:	nop
    cad0:	nop
    cad4:	b	cadc <_ITM_error@@LIBITM_1.0+0x570>
    cad8:	nop
    cadc:	ldr	x19, [sp, #16]
    cae0:	ldp	x29, x30, [sp], #128
    cae4:	ret
    cae8:	stp	x29, x30, [sp, #-32]!
    caec:	mov	x29, sp
    caf0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    caf4:	add	x0, x0, #0xdf0
    caf8:	bl	6e60 <getenv@plt>
    cafc:	str	x0, [sp, #24]
    cb00:	str	xzr, [sp, #16]
    cb04:	ldr	x0, [sp, #24]
    cb08:	cmp	x0, #0x0
    cb0c:	b.ne	cb18 <_ITM_error@@LIBITM_1.0+0x5ac>  // b.any
    cb10:	mov	x0, #0x0                   	// #0
    cb14:	b	ccc8 <_ITM_error@@LIBITM_1.0+0x75c>
    cb18:	ldr	x0, [sp, #24]
    cb1c:	ldrb	w0, [x0]
    cb20:	bl	6cc0 <isspace@plt>
    cb24:	cmp	w0, #0x0
    cb28:	b.eq	cb3c <_ITM_error@@LIBITM_1.0+0x5d0>  // b.none
    cb2c:	ldr	x0, [sp, #24]
    cb30:	add	x0, x0, #0x1
    cb34:	str	x0, [sp, #24]
    cb38:	b	cb18 <_ITM_error@@LIBITM_1.0+0x5ac>
    cb3c:	mov	x2, #0x11                  	// #17
    cb40:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cb44:	add	x1, x0, #0xe08
    cb48:	ldr	x0, [sp, #24]
    cb4c:	bl	6cf0 <strncmp@plt>
    cb50:	cmp	w0, #0x0
    cb54:	b.ne	cb70 <_ITM_error@@LIBITM_1.0+0x604>  // b.any
    cb58:	bl	10dcc <_ITM_beginTransaction@@LIBITM_1.0+0x2f48>
    cb5c:	str	x0, [sp, #16]
    cb60:	ldr	x0, [sp, #24]
    cb64:	add	x0, x0, #0x11
    cb68:	str	x0, [sp, #24]
    cb6c:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cb70:	mov	x2, #0x9                   	// #9
    cb74:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cb78:	add	x1, x0, #0xe20
    cb7c:	ldr	x0, [sp, #24]
    cb80:	bl	6cf0 <strncmp@plt>
    cb84:	cmp	w0, #0x0
    cb88:	b.ne	cba4 <_ITM_error@@LIBITM_1.0+0x638>  // b.any
    cb8c:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    cb90:	str	x0, [sp, #16]
    cb94:	ldr	x0, [sp, #24]
    cb98:	add	x0, x0, #0x9
    cb9c:	str	x0, [sp, #24]
    cba0:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cba4:	mov	x2, #0x6                   	// #6
    cba8:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cbac:	add	x1, x0, #0xe30
    cbb0:	ldr	x0, [sp, #24]
    cbb4:	bl	6cf0 <strncmp@plt>
    cbb8:	cmp	w0, #0x0
    cbbc:	b.ne	cbd8 <_ITM_error@@LIBITM_1.0+0x66c>  // b.any
    cbc0:	bl	10dc0 <_ITM_beginTransaction@@LIBITM_1.0+0x2f3c>
    cbc4:	str	x0, [sp, #16]
    cbc8:	ldr	x0, [sp, #24]
    cbcc:	add	x0, x0, #0x6
    cbd0:	str	x0, [sp, #24]
    cbd4:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cbd8:	mov	x2, #0x5                   	// #5
    cbdc:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cbe0:	add	x1, x0, #0xe38
    cbe4:	ldr	x0, [sp, #24]
    cbe8:	bl	6cf0 <strncmp@plt>
    cbec:	cmp	w0, #0x0
    cbf0:	b.ne	cc0c <_ITM_error@@LIBITM_1.0+0x6a0>  // b.any
    cbf4:	bl	13028 <_ITM_changeTransactionMode@@LIBITM_1.0+0x20ec>
    cbf8:	str	x0, [sp, #16]
    cbfc:	ldr	x0, [sp, #24]
    cc00:	add	x0, x0, #0x5
    cc04:	str	x0, [sp, #24]
    cc08:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cc0c:	mov	x2, #0x5                   	// #5
    cc10:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cc14:	add	x1, x0, #0xe40
    cc18:	ldr	x0, [sp, #24]
    cc1c:	bl	6cf0 <strncmp@plt>
    cc20:	cmp	w0, #0x0
    cc24:	b.ne	cc40 <_ITM_error@@LIBITM_1.0+0x6d4>  // b.any
    cc28:	bl	159e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4aac>
    cc2c:	str	x0, [sp, #16]
    cc30:	ldr	x0, [sp, #24]
    cc34:	add	x0, x0, #0x5
    cc38:	str	x0, [sp, #24]
    cc3c:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cc40:	mov	x2, #0x3                   	// #3
    cc44:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    cc48:	add	x1, x0, #0xe48
    cc4c:	ldr	x0, [sp, #24]
    cc50:	bl	6cf0 <strncmp@plt>
    cc54:	cmp	w0, #0x0
    cc58:	b.ne	ccac <_ITM_error@@LIBITM_1.0+0x740>  // b.any
    cc5c:	bl	10dd8 <_ITM_beginTransaction@@LIBITM_1.0+0x2f54>
    cc60:	str	x0, [sp, #16]
    cc64:	ldr	x0, [sp, #24]
    cc68:	add	x0, x0, #0x3
    cc6c:	str	x0, [sp, #24]
    cc70:	ldr	x0, [sp, #24]
    cc74:	ldrb	w0, [x0]
    cc78:	bl	6cc0 <isspace@plt>
    cc7c:	cmp	w0, #0x0
    cc80:	b.eq	cc94 <_ITM_error@@LIBITM_1.0+0x728>  // b.none
    cc84:	ldr	x0, [sp, #24]
    cc88:	add	x0, x0, #0x1
    cc8c:	str	x0, [sp, #24]
    cc90:	b	cc70 <_ITM_error@@LIBITM_1.0+0x704>
    cc94:	ldr	x0, [sp, #24]
    cc98:	ldrb	w0, [x0]
    cc9c:	cmp	w0, #0x0
    cca0:	b.ne	ccb4 <_ITM_error@@LIBITM_1.0+0x748>  // b.any
    cca4:	ldr	x0, [sp, #16]
    cca8:	b	ccc8 <_ITM_error@@LIBITM_1.0+0x75c>
    ccac:	nop
    ccb0:	b	ccb8 <_ITM_error@@LIBITM_1.0+0x74c>
    ccb4:	nop
    ccb8:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    ccbc:	add	x0, x0, #0xe50
    ccc0:	bl	dc28 <_ITM_addUserUndoAction@@LIBITM_1.0+0x310>
    ccc4:	mov	x0, #0x0                   	// #0
    ccc8:	ldp	x29, x30, [sp], #32
    cccc:	ret
    ccd0:	stp	x29, x30, [sp, #-48]!
    ccd4:	mov	x29, sp
    ccd8:	str	x0, [sp, #24]
    ccdc:	str	w1, [sp, #20]
    cce0:	str	w2, [sp, #16]
    cce4:	ldr	w0, [sp, #20]
    cce8:	cmp	w0, #0x0
    ccec:	b.ne	cd44 <_ITM_error@@LIBITM_1.0+0x7d8>  // b.any
    ccf0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ccf4:	add	x0, x0, #0x248
    ccf8:	ldrb	w0, [x0]
    ccfc:	eor	w0, w0, #0x1
    cd00:	and	w0, w0, #0xff
    cd04:	cmp	w0, #0x0
    cd08:	b.eq	cd60 <_ITM_error@@LIBITM_1.0+0x7f4>  // b.none
    cd0c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd10:	add	x0, x0, #0x248
    cd14:	mov	w1, #0x1                   	// #1
    cd18:	strb	w1, [x0]
    cd1c:	mov	x1, #0x0                   	// #0
    cd20:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd24:	add	x0, x0, #0x238
    cd28:	bl	cf58 <_ITM_error@@LIBITM_1.0+0x9ec>
    cd2c:	bl	cae8 <_ITM_error@@LIBITM_1.0+0x57c>
    cd30:	mov	x1, x0
    cd34:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd38:	add	x0, x0, #0x240
    cd3c:	str	x1, [x0]
    cd40:	b	cd60 <_ITM_error@@LIBITM_1.0+0x7f4>
    cd44:	ldr	w0, [sp, #16]
    cd48:	cmp	w0, #0x0
    cd4c:	b.ne	cd60 <_ITM_error@@LIBITM_1.0+0x7f4>  // b.any
    cd50:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    cd54:	mov	x1, x0
    cd58:	ldr	x0, [sp, #24]
    cd5c:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    cd60:	ldr	w0, [sp, #16]
    cd64:	cmp	w0, #0x1
    cd68:	b.ne	ce00 <_ITM_error@@LIBITM_1.0+0x894>  // b.any
    cd6c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd70:	add	x0, x0, #0x240
    cd74:	ldr	x0, [x0]
    cd78:	cmp	x0, #0x0
    cd7c:	b.eq	cdc4 <_ITM_error@@LIBITM_1.0+0x858>  // b.none
    cd80:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd84:	add	x0, x0, #0x240
    cd88:	ldr	x3, [x0]
    cd8c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cd90:	add	x0, x0, #0x240
    cd94:	ldr	x0, [x0]
    cd98:	ldr	x0, [x0]
    cd9c:	add	x0, x0, #0x28
    cda0:	ldr	x2, [x0]
    cda4:	ldr	w1, [sp, #16]
    cda8:	mov	x0, x3
    cdac:	blr	x2
    cdb0:	and	w0, w0, #0xff
    cdb4:	cmp	w0, #0x0
    cdb8:	b.eq	cdc4 <_ITM_error@@LIBITM_1.0+0x858>  // b.none
    cdbc:	mov	w0, #0x1                   	// #1
    cdc0:	b	cdc8 <_ITM_error@@LIBITM_1.0+0x85c>
    cdc4:	mov	w0, #0x0                   	// #0
    cdc8:	cmp	w0, #0x0
    cdcc:	b.eq	cdec <_ITM_error@@LIBITM_1.0+0x880>  // b.none
    cdd0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    cdd4:	add	x0, x0, #0x240
    cdd8:	ldr	x0, [x0]
    cddc:	mov	x1, x0
    cde0:	ldr	x0, [sp, #24]
    cde4:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    cde8:	b	cee8 <_ITM_error@@LIBITM_1.0+0x97c>
    cdec:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    cdf0:	mov	x1, x0
    cdf4:	ldr	x0, [sp, #24]
    cdf8:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    cdfc:	b	cee8 <_ITM_error@@LIBITM_1.0+0x97c>
    ce00:	ldr	w0, [sp, #16]
    ce04:	cmp	w0, #0x1
    ce08:	b.ls	cee8 <_ITM_error@@LIBITM_1.0+0x97c>  // b.plast
    ce0c:	ldr	w0, [sp, #20]
    ce10:	cmp	w0, #0x1
    ce14:	b.hi	cee8 <_ITM_error@@LIBITM_1.0+0x97c>  // b.pmore
    ce18:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ce1c:	add	x0, x0, #0x240
    ce20:	ldr	x0, [x0]
    ce24:	cmp	x0, #0x0
    ce28:	b.eq	ce70 <_ITM_error@@LIBITM_1.0+0x904>  // b.none
    ce2c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ce30:	add	x0, x0, #0x240
    ce34:	ldr	x3, [x0]
    ce38:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ce3c:	add	x0, x0, #0x240
    ce40:	ldr	x0, [x0]
    ce44:	ldr	x0, [x0]
    ce48:	add	x0, x0, #0x28
    ce4c:	ldr	x2, [x0]
    ce50:	ldr	w1, [sp, #16]
    ce54:	mov	x0, x3
    ce58:	blr	x2
    ce5c:	and	w0, w0, #0xff
    ce60:	cmp	w0, #0x0
    ce64:	b.eq	ce70 <_ITM_error@@LIBITM_1.0+0x904>  // b.none
    ce68:	mov	w0, #0x1                   	// #1
    ce6c:	b	ce74 <_ITM_error@@LIBITM_1.0+0x908>
    ce70:	mov	w0, #0x0                   	// #0
    ce74:	cmp	w0, #0x0
    ce78:	b.eq	ce98 <_ITM_error@@LIBITM_1.0+0x92c>  // b.none
    ce7c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    ce80:	add	x0, x0, #0x240
    ce84:	ldr	x0, [x0]
    ce88:	mov	x1, x0
    ce8c:	ldr	x0, [sp, #24]
    ce90:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    ce94:	b	cee8 <_ITM_error@@LIBITM_1.0+0x97c>
    ce98:	bl	159e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4aac>
    ce9c:	str	x0, [sp, #40]
    cea0:	ldr	x0, [sp, #40]
    cea4:	ldr	x0, [x0]
    cea8:	add	x0, x0, #0x28
    ceac:	ldr	x2, [x0]
    ceb0:	ldr	w1, [sp, #16]
    ceb4:	ldr	x0, [sp, #40]
    ceb8:	blr	x2
    cebc:	and	w0, w0, #0xff
    cec0:	cmp	w0, #0x0
    cec4:	b.eq	ced8 <_ITM_error@@LIBITM_1.0+0x96c>  // b.none
    cec8:	ldr	x1, [sp, #40]
    cecc:	ldr	x0, [sp, #24]
    ced0:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    ced4:	b	cee8 <_ITM_error@@LIBITM_1.0+0x97c>
    ced8:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
    cedc:	mov	x1, x0
    cee0:	ldr	x0, [sp, #24]
    cee4:	bl	c9d4 <_ITM_error@@LIBITM_1.0+0x468>
    cee8:	nop
    ceec:	ldp	x29, x30, [sp], #48
    cef0:	ret
    cef4:	sub	sp, sp, #0x10
    cef8:	str	w0, [sp, #12]
    cefc:	str	w1, [sp, #8]
    cf00:	nop
    cf04:	add	sp, sp, #0x10
    cf08:	ret
    cf0c:	stp	x29, x30, [sp, #-16]!
    cf10:	mov	x29, sp
    cf14:	mov	w1, #0xffff                	// #65535
    cf18:	mov	w0, #0x1                   	// #1
    cf1c:	bl	cef4 <_ITM_error@@LIBITM_1.0+0x988>
    cf20:	ldp	x29, x30, [sp], #16
    cf24:	ret
    cf28:	sub	sp, sp, #0x10
    cf2c:	str	x0, [sp, #8]
    cf30:	ldr	x0, [sp, #8]
    cf34:	ldr	w0, [x0, #12]
    cf38:	add	sp, sp, #0x10
    cf3c:	ret
    cf40:	sub	sp, sp, #0x10
    cf44:	str	x0, [sp, #8]
    cf48:	ldr	x0, [sp, #8]
    cf4c:	ldr	x0, [x0, #16]
    cf50:	add	sp, sp, #0x10
    cf54:	ret
    cf58:	stp	x29, x30, [sp, #-32]!
    cf5c:	mov	x29, sp
    cf60:	str	x0, [sp, #24]
    cf64:	str	x1, [sp, #16]
    cf68:	ldr	x0, [sp, #24]
    cf6c:	ldr	x1, [sp, #16]
    cf70:	bl	cf7c <_ITM_error@@LIBITM_1.0+0xa10>
    cf74:	ldp	x29, x30, [sp], #32
    cf78:	ret
    cf7c:	sub	sp, sp, #0x30
    cf80:	str	x0, [sp, #8]
    cf84:	str	x1, [sp]
    cf88:	ldr	x0, [sp, #8]
    cf8c:	str	x0, [sp, #40]
    cf90:	ldr	x0, [sp]
    cf94:	str	x0, [sp, #32]
    cf98:	mov	w0, #0x5                   	// #5
    cf9c:	str	w0, [sp, #28]
    cfa0:	ldr	x0, [sp, #40]
    cfa4:	ldr	x1, [sp, #32]
    cfa8:	stlr	x1, [x0]
    cfac:	nop
    cfb0:	ldr	x0, [sp]
    cfb4:	add	sp, sp, #0x30
    cfb8:	ret
    cfbc:	mrs	x1, tpidr_el0
    cfc0:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    cfc4:	ldr	x0, [x0, #4064]
    cfc8:	add	x0, x1, x0
    cfcc:	ldr	x0, [x0, #8]
    cfd0:	ret
    cfd4:	stp	x29, x30, [sp, #-192]!
    cfd8:	mov	x29, sp
    cfdc:	str	x0, [sp, #24]
    cfe0:	str	x1, [sp, #16]
    cfe4:	ldr	x0, [sp, #16]
    cfe8:	add	x0, x0, #0x208
    cfec:	str	x0, [sp, #168]
    cff0:	str	xzr, [sp, #160]
    cff4:	str	wzr, [sp, #156]
    cff8:	ldr	x0, [sp, #168]
    cffc:	ldr	x1, [sp, #160]
    d000:	stlr	x1, [x0]
    d004:	nop
    d008:	mov	w0, #0x5                   	// #5
    d00c:	str	w0, [sp, #176]
    d010:	dmb	ish
    d014:	nop
    d018:	ldr	x0, [sp, #24]
    d01c:	str	x0, [sp, #184]
    d020:	str	wzr, [sp, #180]
    d024:	ldr	x0, [sp, #184]
    d028:	ldar	w0, [x0]
    d02c:	cmp	w0, #0x0
    d030:	cset	w0, eq  // eq = none
    d034:	and	w0, w0, #0xff
    d038:	cmp	w0, #0x0
    d03c:	cset	w0, ne  // ne = any
    d040:	and	w0, w0, #0xff
    d044:	and	x0, x0, #0xff
    d048:	cmp	x0, #0x0
    d04c:	cset	w0, ne  // ne = any
    d050:	and	w0, w0, #0xff
    d054:	cmp	w0, #0x0
    d058:	b.ne	d1c8 <_ITM_error@@LIBITM_1.0+0xc5c>  // b.any
    d05c:	ldr	x0, [sp, #16]
    d060:	add	x0, x0, #0x208
    d064:	str	x0, [sp, #128]
    d068:	mov	x0, #0xffffffffffffffff    	// #-1
    d06c:	str	x0, [sp, #120]
    d070:	str	wzr, [sp, #116]
    d074:	ldr	x0, [sp, #128]
    d078:	ldr	x1, [sp, #120]
    d07c:	stlr	x1, [x0]
    d080:	nop
    d084:	mov	w0, #0x5                   	// #5
    d088:	str	w0, [sp, #136]
    d08c:	dmb	ish
    d090:	nop
    d094:	ldr	x0, [sp, #24]
    d098:	add	x0, x0, #0x8
    d09c:	str	x0, [sp, #144]
    d0a0:	str	wzr, [sp, #140]
    d0a4:	ldr	x0, [sp, #144]
    d0a8:	ldar	w0, [x0]
    d0ac:	cmp	w0, #0x0
    d0b0:	cset	w0, gt
    d0b4:	and	w0, w0, #0xff
    d0b8:	cmp	w0, #0x0
    d0bc:	b.eq	d0f4 <_ITM_error@@LIBITM_1.0+0xb88>  // b.none
    d0c0:	ldr	x0, [sp, #24]
    d0c4:	add	x0, x0, #0x8
    d0c8:	str	x0, [sp, #104]
    d0cc:	str	wzr, [sp, #100]
    d0d0:	str	wzr, [sp, #96]
    d0d4:	ldr	x0, [sp, #104]
    d0d8:	ldr	w1, [sp, #100]
    d0dc:	stlr	w1, [x0]
    d0e0:	nop
    d0e4:	ldr	x0, [sp, #24]
    d0e8:	add	x0, x0, #0x8
    d0ec:	mov	w1, #0x1                   	// #1
    d0f0:	bl	16970 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a34>
    d0f4:	ldr	x0, [sp, #24]
    d0f8:	str	x0, [sp, #88]
    d0fc:	str	wzr, [sp, #84]
    d100:	ldr	x0, [sp, #88]
    d104:	ldar	w0, [x0]
    d108:	cmp	w0, #0x0
    d10c:	cset	w0, ne  // ne = any
    d110:	and	w0, w0, #0xff
    d114:	cmp	w0, #0x0
    d118:	b.eq	cfe4 <_ITM_error@@LIBITM_1.0+0xa78>  // b.none
    d11c:	ldr	x0, [sp, #24]
    d120:	add	x0, x0, #0xc
    d124:	str	x0, [sp, #56]
    d128:	mov	w0, #0x1                   	// #1
    d12c:	str	w0, [sp, #52]
    d130:	str	wzr, [sp, #48]
    d134:	ldr	x0, [sp, #56]
    d138:	ldr	w1, [sp, #52]
    d13c:	stlr	w1, [x0]
    d140:	nop
    d144:	mov	w0, #0x5                   	// #5
    d148:	str	w0, [sp, #64]
    d14c:	dmb	ish
    d150:	nop
    d154:	ldr	x0, [sp, #24]
    d158:	str	x0, [sp, #72]
    d15c:	str	wzr, [sp, #68]
    d160:	ldr	x0, [sp, #72]
    d164:	ldar	w0, [x0]
    d168:	cmp	w0, #0x0
    d16c:	cset	w0, ne  // ne = any
    d170:	and	w0, w0, #0xff
    d174:	cmp	w0, #0x0
    d178:	b.eq	d190 <_ITM_error@@LIBITM_1.0+0xc24>  // b.none
    d17c:	ldr	x0, [sp, #24]
    d180:	add	x0, x0, #0xc
    d184:	mov	w1, #0x1                   	// #1
    d188:	bl	16880 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5944>
    d18c:	b	d0f4 <_ITM_error@@LIBITM_1.0+0xb88>
    d190:	ldr	x0, [sp, #24]
    d194:	add	x0, x0, #0xc
    d198:	str	x0, [sp, #40]
    d19c:	str	wzr, [sp, #36]
    d1a0:	str	wzr, [sp, #32]
    d1a4:	ldr	x0, [sp, #40]
    d1a8:	ldr	w1, [sp, #36]
    d1ac:	stlr	w1, [x0]
    d1b0:	nop
    d1b4:	ldr	x0, [sp, #24]
    d1b8:	add	x0, x0, #0xc
    d1bc:	mov	w1, #0x7fffffff            	// #2147483647
    d1c0:	bl	16970 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a34>
    d1c4:	b	d0f4 <_ITM_error@@LIBITM_1.0+0xb88>
    d1c8:	nop
    d1cc:	ldp	x29, x30, [sp], #192
    d1d0:	ret
    d1d4:	stp	x29, x30, [sp, #-256]!
    d1d8:	mov	x29, sp
    d1dc:	str	x19, [sp, #16]
    d1e0:	str	x0, [sp, #40]
    d1e4:	str	x1, [sp, #32]
    d1e8:	str	wzr, [sp, #60]
    d1ec:	ldr	x0, [sp, #40]
    d1f0:	str	x0, [sp, #240]
    d1f4:	mov	w0, #0x1                   	// #1
    d1f8:	str	w0, [sp, #236]
    d1fc:	str	wzr, [sp, #232]
    d200:	ldr	w0, [sp, #232]
    d204:	str	w0, [sp, #228]
    d208:	ldr	w0, [sp, #228]
    d20c:	cmp	w0, #0x3
    d210:	cset	w0, eq  // eq = none
    d214:	strb	w0, [sp, #227]
    d218:	ldr	w0, [sp, #228]
    d21c:	cmp	w0, #0x4
    d220:	cset	w0, eq  // eq = none
    d224:	strb	w0, [sp, #226]
    d228:	ldrb	w0, [sp, #227]
    d22c:	cmp	w0, #0x0
    d230:	b.eq	d23c <_ITM_error@@LIBITM_1.0+0xcd0>  // b.none
    d234:	mov	w0, #0x0                   	// #0
    d238:	b	d240 <_ITM_error@@LIBITM_1.0+0xcd4>
    d23c:	ldr	w0, [sp, #228]
    d240:	str	w0, [sp, #220]
    d244:	ldrb	w0, [sp, #226]
    d248:	cmp	w0, #0x0
    d24c:	b.eq	d258 <_ITM_error@@LIBITM_1.0+0xcec>  // b.none
    d250:	mov	w0, #0x2                   	// #2
    d254:	b	d25c <_ITM_error@@LIBITM_1.0+0xcf0>
    d258:	ldr	w0, [sp, #220]
    d25c:	str	w0, [sp, #216]
    d260:	ldr	w0, [sp, #216]
    d264:	ldr	x1, [sp, #240]
    d268:	str	x1, [sp, #208]
    d26c:	add	x1, sp, #0x3c
    d270:	str	x1, [sp, #200]
    d274:	ldr	w1, [sp, #236]
    d278:	str	w1, [sp, #196]
    d27c:	ldr	w1, [sp, #232]
    d280:	str	w1, [sp, #192]
    d284:	str	w0, [sp, #188]
    d288:	ldr	x0, [sp, #208]
    d28c:	ldr	w3, [sp, #196]
    d290:	ldr	x1, [sp, #200]
    d294:	ldr	w1, [x1]
    d298:	ldaxr	w2, [x0]
    d29c:	cmp	w2, w1
    d2a0:	b.ne	d2ac <_ITM_error@@LIBITM_1.0+0xd40>  // b.any
    d2a4:	stlxr	w4, w3, [x0]
    d2a8:	cbnz	w4, d298 <_ITM_error@@LIBITM_1.0+0xd2c>
    d2ac:	cset	w0, eq  // eq = none
    d2b0:	cmp	w0, #0x0
    d2b4:	b.ne	d2c0 <_ITM_error@@LIBITM_1.0+0xd54>  // b.any
    d2b8:	ldr	x1, [sp, #200]
    d2bc:	str	w2, [x1]
    d2c0:	nop
    d2c4:	eor	w0, w0, #0x1
    d2c8:	and	w0, w0, #0xff
    d2cc:	and	x0, x0, #0xff
    d2d0:	cmp	x0, #0x0
    d2d4:	cset	w0, ne  // ne = any
    d2d8:	and	w0, w0, #0xff
    d2dc:	cmp	w0, #0x0
    d2e0:	b.eq	d380 <_ITM_error@@LIBITM_1.0+0xe14>  // b.none
    d2e4:	ldr	x0, [sp, #32]
    d2e8:	cmp	x0, #0x0
    d2ec:	b.eq	d2f8 <_ITM_error@@LIBITM_1.0+0xd8c>  // b.none
    d2f0:	mov	w0, #0x0                   	// #0
    d2f4:	b	d520 <_ITM_error@@LIBITM_1.0+0xfb4>
    d2f8:	ldr	w0, [sp, #60]
    d2fc:	cmp	w0, #0x2
    d300:	b.eq	d334 <_ITM_error@@LIBITM_1.0+0xdc8>  // b.none
    d304:	ldr	x0, [sp, #40]
    d308:	str	x0, [sp, #176]
    d30c:	mov	w0, #0x2                   	// #2
    d310:	str	w0, [sp, #172]
    d314:	str	wzr, [sp, #168]
    d318:	ldr	x0, [sp, #176]
    d31c:	ldr	w1, [sp, #172]
    d320:	ldaxr	w2, [x0]
    d324:	stlxr	w3, w1, [x0]
    d328:	cbnz	w3, d320 <_ITM_error@@LIBITM_1.0+0xdb4>
    d32c:	mov	w0, w2
    d330:	str	w0, [sp, #60]
    d334:	ldr	w0, [sp, #60]
    d338:	cmp	w0, #0x0
    d33c:	b.eq	d380 <_ITM_error@@LIBITM_1.0+0xe14>  // b.none
    d340:	ldr	x0, [sp, #40]
    d344:	mov	w1, #0x2                   	// #2
    d348:	bl	16880 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5944>
    d34c:	ldr	x0, [sp, #40]
    d350:	str	x0, [sp, #160]
    d354:	mov	w0, #0x2                   	// #2
    d358:	str	w0, [sp, #156]
    d35c:	str	wzr, [sp, #152]
    d360:	ldr	x0, [sp, #160]
    d364:	ldr	w1, [sp, #156]
    d368:	ldaxr	w2, [x0]
    d36c:	stlxr	w3, w1, [x0]
    d370:	cbnz	w3, d368 <_ITM_error@@LIBITM_1.0+0xdfc>
    d374:	mov	w0, w2
    d378:	str	w0, [sp, #60]
    d37c:	b	d334 <_ITM_error@@LIBITM_1.0+0xdc8>
    d380:	mov	w0, #0x5                   	// #5
    d384:	str	w0, [sp, #148]
    d388:	dmb	ish
    d38c:	nop
    d390:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    d394:	add	x0, x0, #0x210
    d398:	ldr	x0, [x0]
    d39c:	str	x0, [sp, #248]
    d3a0:	ldr	x0, [sp, #248]
    d3a4:	cmp	x0, #0x0
    d3a8:	b.eq	d51c <_ITM_error@@LIBITM_1.0+0xfb0>  // b.none
    d3ac:	ldr	x1, [sp, #248]
    d3b0:	ldr	x0, [sp, #32]
    d3b4:	cmp	x1, x0
    d3b8:	b.eq	d508 <_ITM_error@@LIBITM_1.0+0xf9c>  // b.none
    d3bc:	ldr	x0, [sp, #248]
    d3c0:	add	x0, x0, #0x208
    d3c4:	str	x0, [sp, #136]
    d3c8:	str	wzr, [sp, #132]
    d3cc:	ldr	x0, [sp, #136]
    d3d0:	ldar	x19, [x0]
    d3d4:	nop
    d3d8:	add	x0, sp, #0x40
    d3dc:	mov	x1, #0x0                   	// #0
    d3e0:	bl	b060 <_ITM_commitTransactionEH@@LIBITM_1.0+0x108>
    d3e4:	add	x0, sp, #0x40
    d3e8:	bl	b6a0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x748>
    d3ec:	mvn	x0, x0
    d3f0:	cmp	x19, x0
    d3f4:	cset	w0, ne  // ne = any
    d3f8:	and	w0, w0, #0xff
    d3fc:	cmp	w0, #0x0
    d400:	b.eq	d50c <_ITM_error@@LIBITM_1.0+0xfa0>  // b.none
    d404:	ldr	x0, [sp, #32]
    d408:	cmp	x0, #0x0
    d40c:	b.eq	d448 <_ITM_error@@LIBITM_1.0+0xedc>  // b.none
    d410:	bl	cfbc <_ITM_error@@LIBITM_1.0+0xa50>
    d414:	ldr	x1, [x0]
    d418:	add	x1, x1, #0x18
    d41c:	ldr	x1, [x1]
    d420:	blr	x1
    d424:	and	w0, w0, #0xff
    d428:	eor	w0, w0, #0x1
    d42c:	and	w0, w0, #0xff
    d430:	cmp	w0, #0x0
    d434:	b.eq	d500 <_ITM_error@@LIBITM_1.0+0xf94>  // b.none
    d438:	ldr	x0, [sp, #40]
    d43c:	bl	d684 <_ITM_error@@LIBITM_1.0+0x1118>
    d440:	mov	w0, #0x0                   	// #0
    d444:	b	d520 <_ITM_error@@LIBITM_1.0+0xfb4>
    d448:	ldr	x0, [sp, #40]
    d44c:	add	x0, x0, #0x8
    d450:	str	x0, [sp, #104]
    d454:	mov	w0, #0x1                   	// #1
    d458:	str	w0, [sp, #100]
    d45c:	str	wzr, [sp, #96]
    d460:	ldr	x0, [sp, #104]
    d464:	ldr	w1, [sp, #100]
    d468:	stlr	w1, [x0]
    d46c:	nop
    d470:	mov	w0, #0x5                   	// #5
    d474:	str	w0, [sp, #112]
    d478:	dmb	ish
    d47c:	nop
    d480:	ldr	x0, [sp, #248]
    d484:	add	x0, x0, #0x208
    d488:	str	x0, [sp, #120]
    d48c:	str	wzr, [sp, #116]
    d490:	ldr	x0, [sp, #120]
    d494:	ldar	x19, [x0]
    d498:	nop
    d49c:	add	x0, sp, #0x48
    d4a0:	mov	x1, #0x0                   	// #0
    d4a4:	bl	b060 <_ITM_commitTransactionEH@@LIBITM_1.0+0x108>
    d4a8:	add	x0, sp, #0x48
    d4ac:	bl	b6a0 <_ITM_commitTransactionEH@@LIBITM_1.0+0x748>
    d4b0:	mvn	x0, x0
    d4b4:	cmp	x19, x0
    d4b8:	cset	w0, ne  // ne = any
    d4bc:	and	w0, w0, #0xff
    d4c0:	cmp	w0, #0x0
    d4c4:	b.eq	d4dc <_ITM_error@@LIBITM_1.0+0xf70>  // b.none
    d4c8:	ldr	x0, [sp, #40]
    d4cc:	add	x0, x0, #0x8
    d4d0:	mov	w1, #0x1                   	// #1
    d4d4:	bl	16880 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5944>
    d4d8:	b	d3bc <_ITM_error@@LIBITM_1.0+0xe50>
    d4dc:	ldr	x0, [sp, #40]
    d4e0:	add	x0, x0, #0x8
    d4e4:	str	x0, [sp, #88]
    d4e8:	str	wzr, [sp, #84]
    d4ec:	str	wzr, [sp, #80]
    d4f0:	ldr	x0, [sp, #88]
    d4f4:	ldr	w1, [sp, #84]
    d4f8:	stlr	w1, [x0]
    d4fc:	b	d504 <_ITM_error@@LIBITM_1.0+0xf98>
    d500:	nop
    d504:	b	d3bc <_ITM_error@@LIBITM_1.0+0xe50>
    d508:	nop
    d50c:	ldr	x0, [sp, #248]
    d510:	ldr	x0, [x0, #512]
    d514:	str	x0, [sp, #248]
    d518:	b	d3a0 <_ITM_error@@LIBITM_1.0+0xe34>
    d51c:	mov	w0, #0x1                   	// #1
    d520:	ldr	x19, [sp, #16]
    d524:	ldp	x29, x30, [sp], #256
    d528:	ret
    d52c:	stp	x29, x30, [sp, #-32]!
    d530:	mov	x29, sp
    d534:	str	x0, [sp, #24]
    d538:	mov	x1, #0x0                   	// #0
    d53c:	ldr	x0, [sp, #24]
    d540:	bl	d1d4 <_ITM_error@@LIBITM_1.0+0xc68>
    d544:	nop
    d548:	ldp	x29, x30, [sp], #32
    d54c:	ret
    d550:	stp	x29, x30, [sp, #-32]!
    d554:	mov	x29, sp
    d558:	str	x0, [sp, #24]
    d55c:	str	x1, [sp, #16]
    d560:	ldr	x1, [sp, #16]
    d564:	ldr	x0, [sp, #24]
    d568:	bl	d1d4 <_ITM_error@@LIBITM_1.0+0xc68>
    d56c:	and	w0, w0, #0xff
    d570:	ldp	x29, x30, [sp], #32
    d574:	ret
    d578:	sub	sp, sp, #0x30
    d57c:	str	x0, [sp, #8]
    d580:	str	x1, [sp]
    d584:	ldr	x0, [sp]
    d588:	add	x0, x0, #0x208
    d58c:	str	x0, [sp, #40]
    d590:	mov	x0, #0xffffffffffffffff    	// #-1
    d594:	str	x0, [sp, #32]
    d598:	mov	w0, #0x3                   	// #3
    d59c:	str	w0, [sp, #28]
    d5a0:	ldr	x0, [sp, #40]
    d5a4:	ldr	x1, [sp, #32]
    d5a8:	stlr	x1, [x0]
    d5ac:	nop
    d5b0:	nop
    d5b4:	add	sp, sp, #0x30
    d5b8:	ret
    d5bc:	stp	x29, x30, [sp, #-96]!
    d5c0:	mov	x29, sp
    d5c4:	str	x0, [sp, #24]
    d5c8:	str	x1, [sp, #16]
    d5cc:	ldr	x0, [sp, #16]
    d5d0:	add	x0, x0, #0x208
    d5d4:	str	x0, [sp, #72]
    d5d8:	mov	x0, #0xffffffffffffffff    	// #-1
    d5dc:	str	x0, [sp, #64]
    d5e0:	mov	w0, #0x3                   	// #3
    d5e4:	str	w0, [sp, #60]
    d5e8:	ldr	x0, [sp, #72]
    d5ec:	ldr	x1, [sp, #64]
    d5f0:	stlr	x1, [x0]
    d5f4:	nop
    d5f8:	mov	w0, #0x5                   	// #5
    d5fc:	str	w0, [sp, #80]
    d600:	dmb	ish
    d604:	nop
    d608:	ldr	x0, [sp, #24]
    d60c:	add	x0, x0, #0x8
    d610:	str	x0, [sp, #88]
    d614:	str	wzr, [sp, #84]
    d618:	ldr	x0, [sp, #88]
    d61c:	ldar	w0, [x0]
    d620:	cmp	w0, #0x0
    d624:	cset	w0, gt
    d628:	and	w0, w0, #0xff
    d62c:	and	x0, x0, #0xff
    d630:	cmp	x0, #0x0
    d634:	cset	w0, ne  // ne = any
    d638:	and	w0, w0, #0xff
    d63c:	cmp	w0, #0x0
    d640:	b.eq	d678 <_ITM_error@@LIBITM_1.0+0x110c>  // b.none
    d644:	ldr	x0, [sp, #24]
    d648:	add	x0, x0, #0x8
    d64c:	str	x0, [sp, #48]
    d650:	str	wzr, [sp, #44]
    d654:	str	wzr, [sp, #40]
    d658:	ldr	x0, [sp, #48]
    d65c:	ldr	w1, [sp, #44]
    d660:	stlr	w1, [x0]
    d664:	nop
    d668:	ldr	x0, [sp, #24]
    d66c:	add	x0, x0, #0x8
    d670:	mov	w1, #0x1                   	// #1
    d674:	bl	16970 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a34>
    d678:	nop
    d67c:	ldp	x29, x30, [sp], #96
    d680:	ret
    d684:	stp	x29, x30, [sp, #-80]!
    d688:	mov	x29, sp
    d68c:	str	x0, [sp, #24]
    d690:	ldr	x0, [sp, #24]
    d694:	str	x0, [sp, #72]
    d698:	str	wzr, [sp, #68]
    d69c:	mov	w0, #0x3                   	// #3
    d6a0:	str	w0, [sp, #64]
    d6a4:	ldr	x0, [sp, #72]
    d6a8:	ldr	w1, [sp, #68]
    d6ac:	ldaxr	w2, [x0]
    d6b0:	stlxr	w3, w1, [x0]
    d6b4:	cbnz	w3, d6ac <_ITM_error@@LIBITM_1.0+0x1140>
    d6b8:	mov	w0, w2
    d6bc:	cmp	w0, #0x2
    d6c0:	cset	w0, eq  // eq = none
    d6c4:	and	w0, w0, #0xff
    d6c8:	cmp	w0, #0x0
    d6cc:	b.eq	d6f0 <_ITM_error@@LIBITM_1.0+0x1184>  // b.none
    d6d0:	ldr	x0, [sp, #24]
    d6d4:	mov	w1, #0x1                   	// #1
    d6d8:	bl	16970 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a34>
    d6dc:	cmp	x0, #0x0
    d6e0:	cset	w0, gt
    d6e4:	and	w0, w0, #0xff
    d6e8:	cmp	w0, #0x0
    d6ec:	b.ne	d764 <_ITM_error@@LIBITM_1.0+0x11f8>  // b.any
    d6f0:	mov	w0, #0x5                   	// #5
    d6f4:	str	w0, [sp, #48]
    d6f8:	dmb	ish
    d6fc:	nop
    d700:	ldr	x0, [sp, #24]
    d704:	add	x0, x0, #0xc
    d708:	str	x0, [sp, #56]
    d70c:	str	wzr, [sp, #52]
    d710:	ldr	x0, [sp, #56]
    d714:	ldar	w0, [x0]
    d718:	cmp	w0, #0x0
    d71c:	cset	w0, gt
    d720:	and	w0, w0, #0xff
    d724:	cmp	w0, #0x0
    d728:	b.eq	d768 <_ITM_error@@LIBITM_1.0+0x11fc>  // b.none
    d72c:	ldr	x0, [sp, #24]
    d730:	add	x0, x0, #0xc
    d734:	str	x0, [sp, #40]
    d738:	str	wzr, [sp, #36]
    d73c:	str	wzr, [sp, #32]
    d740:	ldr	x0, [sp, #40]
    d744:	ldr	w1, [sp, #36]
    d748:	stlr	w1, [x0]
    d74c:	nop
    d750:	ldr	x0, [sp, #24]
    d754:	add	x0, x0, #0xc
    d758:	mov	w1, #0x7fffffff            	// #2147483647
    d75c:	bl	16970 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a34>
    d760:	b	d768 <_ITM_error@@LIBITM_1.0+0x11fc>
    d764:	nop
    d768:	ldp	x29, x30, [sp], #80
    d76c:	ret
    d770:	mrs	x1, tpidr_el0
    d774:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    d778:	ldr	x0, [x0, #4064]
    d77c:	add	x0, x1, x0
    d780:	ldr	x0, [x0]
    d784:	ret
    d788:	stp	x29, x30, [sp, #-48]!
    d78c:	mov	x29, sp
    d790:	str	x0, [sp, #24]
    d794:	str	x1, [sp, #16]
    d798:	ldr	x0, [sp, #24]
    d79c:	add	x0, x0, #0xf8
    d7a0:	bl	b594 <_ITM_commitTransactionEH@@LIBITM_1.0+0x63c>
    d7a4:	str	x0, [sp, #40]
    d7a8:	ldr	x1, [sp, #40]
    d7ac:	ldr	x0, [sp, #16]
    d7b0:	cmp	x1, x0
    d7b4:	b.ls	d804 <_ITM_error@@LIBITM_1.0+0x1298>  // b.plast
    d7b8:	ldr	x0, [sp, #24]
    d7bc:	add	x0, x0, #0xf8
    d7c0:	bl	d96c <_ITM_addUserUndoAction@@LIBITM_1.0+0x54>
    d7c4:	str	x0, [sp, #32]
    d7c8:	ldr	x0, [sp, #32]
    d7cc:	ldrb	w0, [x0, #16]
    d7d0:	eor	w0, w0, #0x1
    d7d4:	and	w0, w0, #0xff
    d7d8:	cmp	w0, #0x0
    d7dc:	b.eq	d7f4 <_ITM_error@@LIBITM_1.0+0x1288>  // b.none
    d7e0:	ldr	x0, [sp, #32]
    d7e4:	ldr	x1, [x0]
    d7e8:	ldr	x0, [sp, #32]
    d7ec:	ldr	x0, [x0, #8]
    d7f0:	blr	x1
    d7f4:	ldr	x0, [sp, #40]
    d7f8:	sub	x0, x0, #0x1
    d7fc:	str	x0, [sp, #40]
    d800:	b	d7a8 <_ITM_error@@LIBITM_1.0+0x123c>
    d804:	nop
    d808:	ldp	x29, x30, [sp], #48
    d80c:	ret
    d810:	stp	x29, x30, [sp, #-48]!
    d814:	mov	x29, sp
    d818:	str	x0, [sp, #24]
    d81c:	ldr	x0, [sp, #24]
    d820:	add	x0, x0, #0xf8
    d824:	bl	d9dc <_ITM_addUserUndoAction@@LIBITM_1.0+0xc4>
    d828:	str	x0, [sp, #40]
    d82c:	ldr	x0, [sp, #24]
    d830:	add	x0, x0, #0xf8
    d834:	bl	d9f4 <_ITM_addUserUndoAction@@LIBITM_1.0+0xdc>
    d838:	str	x0, [sp, #32]
    d83c:	ldr	x1, [sp, #40]
    d840:	ldr	x0, [sp, #32]
    d844:	cmp	x1, x0
    d848:	b.eq	d880 <_ITM_error@@LIBITM_1.0+0x1314>  // b.none
    d84c:	ldr	x0, [sp, #40]
    d850:	ldrb	w0, [x0, #16]
    d854:	cmp	w0, #0x0
    d858:	b.eq	d870 <_ITM_error@@LIBITM_1.0+0x1304>  // b.none
    d85c:	ldr	x0, [sp, #40]
    d860:	ldr	x1, [x0]
    d864:	ldr	x0, [sp, #40]
    d868:	ldr	x0, [x0, #8]
    d86c:	blr	x1
    d870:	ldr	x0, [sp, #40]
    d874:	add	x0, x0, #0x20
    d878:	str	x0, [sp, #40]
    d87c:	b	d83c <_ITM_error@@LIBITM_1.0+0x12d0>
    d880:	ldr	x0, [sp, #24]
    d884:	add	x0, x0, #0xf8
    d888:	bl	da1c <_ITM_addUserUndoAction@@LIBITM_1.0+0x104>
    d88c:	nop
    d890:	ldp	x29, x30, [sp], #48
    d894:	ret

000000000000d898 <_ITM_addUserCommitAction@@LIBITM_1.0>:
    d898:	stp	x29, x30, [sp, #-64]!
    d89c:	mov	x29, sp
    d8a0:	str	x0, [sp, #40]
    d8a4:	str	x1, [sp, #32]
    d8a8:	str	x2, [sp, #24]
    d8ac:	bl	d770 <_ITM_error@@LIBITM_1.0+0x1204>
    d8b0:	str	x0, [sp, #56]
    d8b4:	ldr	x0, [sp, #32]
    d8b8:	cmp	x0, #0x1
    d8bc:	b.eq	d8cc <_ITM_addUserCommitAction@@LIBITM_1.0+0x34>  // b.none
    d8c0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    d8c4:	add	x0, x0, #0xe90
    d8c8:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    d8cc:	ldr	x0, [sp, #56]
    d8d0:	add	x0, x0, #0xf8
    d8d4:	bl	da38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x120>
    d8d8:	str	x0, [sp, #48]
    d8dc:	ldr	x0, [sp, #48]
    d8e0:	ldr	x1, [sp, #40]
    d8e4:	str	x1, [x0]
    d8e8:	ldr	x0, [sp, #48]
    d8ec:	ldr	x1, [sp, #24]
    d8f0:	str	x1, [x0, #8]
    d8f4:	ldr	x0, [sp, #48]
    d8f8:	mov	w1, #0x1                   	// #1
    d8fc:	strb	w1, [x0, #16]
    d900:	ldr	x0, [sp, #48]
    d904:	ldr	x1, [sp, #32]
    d908:	str	x1, [x0, #24]
    d90c:	nop
    d910:	ldp	x29, x30, [sp], #64
    d914:	ret

000000000000d918 <_ITM_addUserUndoAction@@LIBITM_1.0>:
    d918:	stp	x29, x30, [sp, #-48]!
    d91c:	mov	x29, sp
    d920:	str	x0, [sp, #24]
    d924:	str	x1, [sp, #16]
    d928:	bl	d770 <_ITM_error@@LIBITM_1.0+0x1204>
    d92c:	str	x0, [sp, #40]
    d930:	ldr	x0, [sp, #40]
    d934:	add	x0, x0, #0xf8
    d938:	bl	da38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x120>
    d93c:	str	x0, [sp, #32]
    d940:	ldr	x0, [sp, #32]
    d944:	ldr	x1, [sp, #24]
    d948:	str	x1, [x0]
    d94c:	ldr	x0, [sp, #32]
    d950:	ldr	x1, [sp, #16]
    d954:	str	x1, [x0, #8]
    d958:	ldr	x0, [sp, #32]
    d95c:	strb	wzr, [x0, #16]
    d960:	nop
    d964:	ldp	x29, x30, [sp], #48
    d968:	ret
    d96c:	sub	sp, sp, #0x10
    d970:	str	x0, [sp, #8]
    d974:	ldr	x0, [sp, #8]
    d978:	ldr	x0, [x0, #8]
    d97c:	cmp	x0, #0x0
    d980:	cset	w0, ne  // ne = any
    d984:	and	w0, w0, #0xff
    d988:	cmp	w0, #0x0
    d98c:	cset	w0, ne  // ne = any
    d990:	and	w0, w0, #0xff
    d994:	and	x0, x0, #0xff
    d998:	cmp	x0, #0x0
    d99c:	b.eq	d9d0 <_ITM_addUserUndoAction@@LIBITM_1.0+0xb8>  // b.none
    d9a0:	ldr	x0, [sp, #8]
    d9a4:	ldr	x0, [x0, #8]
    d9a8:	sub	x1, x0, #0x1
    d9ac:	ldr	x0, [sp, #8]
    d9b0:	str	x1, [x0, #8]
    d9b4:	ldr	x0, [sp, #8]
    d9b8:	ldr	x1, [x0, #16]
    d9bc:	ldr	x0, [sp, #8]
    d9c0:	ldr	x0, [x0, #8]
    d9c4:	lsl	x0, x0, #5
    d9c8:	add	x0, x1, x0
    d9cc:	b	d9d4 <_ITM_addUserUndoAction@@LIBITM_1.0+0xbc>
    d9d0:	mov	x0, #0x0                   	// #0
    d9d4:	add	sp, sp, #0x10
    d9d8:	ret
    d9dc:	sub	sp, sp, #0x10
    d9e0:	str	x0, [sp, #8]
    d9e4:	ldr	x0, [sp, #8]
    d9e8:	ldr	x0, [x0, #16]
    d9ec:	add	sp, sp, #0x10
    d9f0:	ret
    d9f4:	sub	sp, sp, #0x10
    d9f8:	str	x0, [sp, #8]
    d9fc:	ldr	x0, [sp, #8]
    da00:	ldr	x1, [x0, #16]
    da04:	ldr	x0, [sp, #8]
    da08:	ldr	x0, [x0, #8]
    da0c:	lsl	x0, x0, #5
    da10:	add	x0, x1, x0
    da14:	add	sp, sp, #0x10
    da18:	ret
    da1c:	sub	sp, sp, #0x10
    da20:	str	x0, [sp, #8]
    da24:	ldr	x0, [sp, #8]
    da28:	str	xzr, [x0, #8]
    da2c:	nop
    da30:	add	sp, sp, #0x10
    da34:	ret
    da38:	stp	x29, x30, [sp, #-32]!
    da3c:	mov	x29, sp
    da40:	str	x0, [sp, #24]
    da44:	ldr	x0, [sp, #24]
    da48:	ldr	x1, [x0, #8]
    da4c:	ldr	x0, [sp, #24]
    da50:	ldr	x0, [x0]
    da54:	cmp	x1, x0
    da58:	cset	w0, eq  // eq = none
    da5c:	and	w0, w0, #0xff
    da60:	and	x0, x0, #0xff
    da64:	cmp	x0, #0x0
    da68:	b.eq	da74 <_ITM_addUserUndoAction@@LIBITM_1.0+0x15c>  // b.none
    da6c:	ldr	x0, [sp, #24]
    da70:	bl	daa0 <_ITM_addUserUndoAction@@LIBITM_1.0+0x188>
    da74:	ldr	x0, [sp, #24]
    da78:	ldr	x1, [x0, #16]
    da7c:	ldr	x0, [sp, #24]
    da80:	ldr	x0, [x0, #8]
    da84:	add	x3, x0, #0x1
    da88:	ldr	x2, [sp, #24]
    da8c:	str	x3, [x2, #8]
    da90:	lsl	x0, x0, #5
    da94:	add	x0, x1, x0
    da98:	ldp	x29, x30, [sp], #32
    da9c:	ret
    daa0:	stp	x29, x30, [sp, #-32]!
    daa4:	mov	x29, sp
    daa8:	str	x0, [sp, #24]
    daac:	mov	x1, #0x1                   	// #1
    dab0:	ldr	x0, [sp, #24]
    dab4:	bl	dac4 <_ITM_addUserUndoAction@@LIBITM_1.0+0x1ac>
    dab8:	nop
    dabc:	ldp	x29, x30, [sp], #32
    dac0:	ret
    dac4:	stp	x29, x30, [sp, #-48]!
    dac8:	mov	x29, sp
    dacc:	str	x0, [sp, #24]
    dad0:	str	x1, [sp, #16]
    dad4:	ldr	x0, [sp, #24]
    dad8:	ldr	x0, [x0]
    dadc:	ldr	x1, [sp, #16]
    dae0:	add	x0, x1, x0
    dae4:	str	x0, [sp, #40]
    dae8:	ldr	x0, [sp, #40]
    daec:	cmp	x0, #0x800
    daf0:	b.ls	db0c <_ITM_addUserUndoAction@@LIBITM_1.0+0x1f4>  // b.plast
    daf4:	ldr	x0, [sp, #40]
    daf8:	add	x0, x0, #0x7ff
    dafc:	and	x1, x0, #0xfffffffffffff800
    db00:	ldr	x0, [sp, #24]
    db04:	str	x1, [x0]
    db08:	b	db38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x220>
    db0c:	ldr	x0, [sp, #24]
    db10:	ldr	x0, [x0]
    db14:	ldr	x1, [sp, #40]
    db18:	cmp	x1, x0
    db1c:	b.ls	db38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x220>  // b.plast
    db20:	ldr	x0, [sp, #24]
    db24:	ldr	x0, [x0]
    db28:	lsl	x1, x0, #1
    db2c:	ldr	x0, [sp, #24]
    db30:	str	x1, [x0]
    db34:	b	db0c <_ITM_addUserUndoAction@@LIBITM_1.0+0x1f4>
    db38:	ldr	x0, [sp, #24]
    db3c:	ldr	x0, [x0]
    db40:	cmp	x0, #0x1f
    db44:	b.hi	db54 <_ITM_addUserUndoAction@@LIBITM_1.0+0x23c>  // b.pmore
    db48:	ldr	x0, [sp, #24]
    db4c:	mov	x1, #0x20                  	// #32
    db50:	str	x1, [x0]
    db54:	ldr	x0, [sp, #24]
    db58:	ldr	x3, [x0, #16]
    db5c:	ldr	x0, [sp, #24]
    db60:	ldr	x0, [x0]
    db64:	lsl	x0, x0, #5
    db68:	mov	w2, #0x1                   	// #1
    db6c:	mov	x1, x0
    db70:	mov	x0, x3
    db74:	bl	de38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x520>
    db78:	mov	x1, x0
    db7c:	ldr	x0, [sp, #24]
    db80:	str	x1, [x0, #16]
    db84:	nop
    db88:	ldp	x29, x30, [sp], #48
    db8c:	ret
    db90:	stp	x29, x30, [sp, #-80]!
    db94:	mov	x29, sp
    db98:	str	x19, [sp, #16]
    db9c:	str	x0, [sp, #72]
    dba0:	mov	x19, x1
    dba4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    dba8:	ldr	x0, [x0, #4008]
    dbac:	ldr	x0, [x0]
    dbb0:	mov	x3, x0
    dbb4:	mov	x2, #0x9                   	// #9
    dbb8:	mov	x1, #0x1                   	// #1
    dbbc:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    dbc0:	add	x0, x0, #0xee0
    dbc4:	bl	6e00 <fwrite@plt>
    dbc8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    dbcc:	ldr	x0, [x0, #4008]
    dbd0:	ldr	x4, [x0]
    dbd4:	add	x2, sp, #0x20
    dbd8:	mov	x3, x19
    dbdc:	ldp	x0, x1, [x3]
    dbe0:	stp	x0, x1, [x2]
    dbe4:	ldp	x0, x1, [x3, #16]
    dbe8:	stp	x0, x1, [x2, #16]
    dbec:	add	x0, sp, #0x20
    dbf0:	mov	x2, x0
    dbf4:	ldr	x1, [sp, #72]
    dbf8:	mov	x0, x4
    dbfc:	bl	6e30 <vfprintf@plt>
    dc00:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    dc04:	ldr	x0, [x0, #4008]
    dc08:	ldr	x0, [x0]
    dc0c:	mov	x1, x0
    dc10:	mov	w0, #0xa                   	// #10
    dc14:	bl	6ca0 <fputc@plt>
    dc18:	nop
    dc1c:	ldr	x19, [sp, #16]
    dc20:	ldp	x29, x30, [sp], #80
    dc24:	ret
    dc28:	stp	x29, x30, [sp, #-288]!
    dc2c:	mov	x29, sp
    dc30:	str	x0, [sp, #56]
    dc34:	str	x1, [sp, #232]
    dc38:	str	x2, [sp, #240]
    dc3c:	str	x3, [sp, #248]
    dc40:	str	x4, [sp, #256]
    dc44:	str	x5, [sp, #264]
    dc48:	str	x6, [sp, #272]
    dc4c:	str	x7, [sp, #280]
    dc50:	str	q0, [sp, #96]
    dc54:	str	q1, [sp, #112]
    dc58:	str	q2, [sp, #128]
    dc5c:	str	q3, [sp, #144]
    dc60:	str	q4, [sp, #160]
    dc64:	str	q5, [sp, #176]
    dc68:	str	q6, [sp, #192]
    dc6c:	str	q7, [sp, #208]
    dc70:	add	x0, sp, #0x120
    dc74:	str	x0, [sp, #64]
    dc78:	add	x0, sp, #0x120
    dc7c:	str	x0, [sp, #72]
    dc80:	add	x0, sp, #0xe0
    dc84:	str	x0, [sp, #80]
    dc88:	mov	w0, #0xffffffc8            	// #-56
    dc8c:	str	w0, [sp, #88]
    dc90:	mov	w0, #0xffffff80            	// #-128
    dc94:	str	w0, [sp, #92]
    dc98:	add	x2, sp, #0x10
    dc9c:	add	x3, sp, #0x40
    dca0:	ldp	x0, x1, [x3]
    dca4:	stp	x0, x1, [x2]
    dca8:	ldp	x0, x1, [x3, #16]
    dcac:	stp	x0, x1, [x2, #16]
    dcb0:	add	x0, sp, #0x10
    dcb4:	mov	x1, x0
    dcb8:	ldr	x0, [sp, #56]
    dcbc:	bl	db90 <_ITM_addUserUndoAction@@LIBITM_1.0+0x278>
    dcc0:	nop
    dcc4:	ldp	x29, x30, [sp], #288
    dcc8:	ret
    dccc:	stp	x29, x30, [sp, #-288]!
    dcd0:	mov	x29, sp
    dcd4:	str	x0, [sp, #56]
    dcd8:	str	x1, [sp, #232]
    dcdc:	str	x2, [sp, #240]
    dce0:	str	x3, [sp, #248]
    dce4:	str	x4, [sp, #256]
    dce8:	str	x5, [sp, #264]
    dcec:	str	x6, [sp, #272]
    dcf0:	str	x7, [sp, #280]
    dcf4:	str	q0, [sp, #96]
    dcf8:	str	q1, [sp, #112]
    dcfc:	str	q2, [sp, #128]
    dd00:	str	q3, [sp, #144]
    dd04:	str	q4, [sp, #160]
    dd08:	str	q5, [sp, #176]
    dd0c:	str	q6, [sp, #192]
    dd10:	str	q7, [sp, #208]
    dd14:	add	x0, sp, #0x120
    dd18:	str	x0, [sp, #64]
    dd1c:	add	x0, sp, #0x120
    dd20:	str	x0, [sp, #72]
    dd24:	add	x0, sp, #0xe0
    dd28:	str	x0, [sp, #80]
    dd2c:	mov	w0, #0xffffffc8            	// #-56
    dd30:	str	w0, [sp, #88]
    dd34:	mov	w0, #0xffffff80            	// #-128
    dd38:	str	w0, [sp, #92]
    dd3c:	add	x2, sp, #0x10
    dd40:	add	x3, sp, #0x40
    dd44:	ldp	x0, x1, [x3]
    dd48:	stp	x0, x1, [x2]
    dd4c:	ldp	x0, x1, [x3, #16]
    dd50:	stp	x0, x1, [x2, #16]
    dd54:	add	x0, sp, #0x10
    dd58:	mov	x1, x0
    dd5c:	ldr	x0, [sp, #56]
    dd60:	bl	db90 <_ITM_addUserUndoAction@@LIBITM_1.0+0x278>
    dd64:	mov	w0, #0x1                   	// #1
    dd68:	bl	6c30 <exit@plt>
    dd6c:	stp	x29, x30, [sp, #-48]!
    dd70:	mov	x29, sp
    dd74:	str	x0, [sp, #24]
    dd78:	strb	w1, [sp, #23]
    dd7c:	ldrb	w0, [sp, #23]
    dd80:	cmp	w0, #0x0
    dd84:	b.eq	ddbc <_ITM_addUserUndoAction@@LIBITM_1.0+0x4a4>  // b.none
    dd88:	add	x0, sp, #0x28
    dd8c:	ldr	x2, [sp, #24]
    dd90:	mov	x1, #0x80                  	// #128
    dd94:	bl	6d20 <posix_memalign@plt>
    dd98:	cmp	w0, #0x0
    dd9c:	cset	w0, ne  // ne = any
    dda0:	and	w0, w0, #0xff
    dda4:	cmp	w0, #0x0
    dda8:	b.eq	dde4 <_ITM_addUserUndoAction@@LIBITM_1.0+0x4cc>  // b.none
    ddac:	ldr	x1, [sp, #24]
    ddb0:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    ddb4:	add	x0, x0, #0xef0
    ddb8:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    ddbc:	ldr	x0, [sp, #24]
    ddc0:	bl	6cd0 <malloc@plt>
    ddc4:	str	x0, [sp, #40]
    ddc8:	ldr	x0, [sp, #40]
    ddcc:	cmp	x0, #0x0
    ddd0:	b.ne	dde4 <_ITM_addUserUndoAction@@LIBITM_1.0+0x4cc>  // b.any
    ddd4:	ldr	x1, [sp, #24]
    ddd8:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    dddc:	add	x0, x0, #0xf30
    dde0:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    dde4:	ldr	x0, [sp, #40]
    dde8:	ldp	x29, x30, [sp], #48
    ddec:	ret
    ddf0:	stp	x29, x30, [sp, #-48]!
    ddf4:	mov	x29, sp
    ddf8:	str	x0, [sp, #24]
    ddfc:	strb	w1, [sp, #23]
    de00:	ldr	x1, [sp, #24]
    de04:	mov	x0, #0x1                   	// #1
    de08:	bl	6d30 <calloc@plt>
    de0c:	str	x0, [sp, #40]
    de10:	ldr	x0, [sp, #40]
    de14:	cmp	x0, #0x0
    de18:	b.ne	de2c <_ITM_addUserUndoAction@@LIBITM_1.0+0x514>  // b.any
    de1c:	ldr	x1, [sp, #24]
    de20:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    de24:	add	x0, x0, #0xf30
    de28:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    de2c:	ldr	x0, [sp, #40]
    de30:	ldp	x29, x30, [sp], #48
    de34:	ret
    de38:	stp	x29, x30, [sp, #-64]!
    de3c:	mov	x29, sp
    de40:	str	x0, [sp, #40]
    de44:	str	x1, [sp, #32]
    de48:	strb	w2, [sp, #31]
    de4c:	ldr	x1, [sp, #32]
    de50:	ldr	x0, [sp, #40]
    de54:	bl	6d40 <realloc@plt>
    de58:	str	x0, [sp, #56]
    de5c:	ldr	x0, [sp, #56]
    de60:	cmp	x0, #0x0
    de64:	b.ne	de78 <_ITM_addUserUndoAction@@LIBITM_1.0+0x560>  // b.any
    de68:	ldr	x1, [sp, #32]
    de6c:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
    de70:	add	x0, x0, #0xf30
    de74:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
    de78:	ldr	x0, [sp, #56]
    de7c:	ldp	x29, x30, [sp], #64
    de80:	ret

000000000000de84 <_ITM_beginTransaction@@LIBITM_1.0>:
    de84:	mov	x1, sp
    de88:	stp	x29, x30, [sp, #-176]!
    de8c:	mov	x29, sp
    de90:	stp	x19, x20, [sp, #16]
    de94:	stp	x21, x22, [sp, #32]
    de98:	stp	x23, x24, [sp, #48]
    de9c:	stp	x25, x26, [sp, #64]
    dea0:	stp	x27, x28, [sp, #80]
    dea4:	stp	d8, d9, [sp, #96]
    dea8:	stp	d10, d11, [sp, #112]
    deac:	stp	d12, d13, [sp, #128]
    deb0:	stp	d14, d15, [sp, #144]
    deb4:	str	x1, [sp, #160]
    deb8:	mov	x1, sp
    debc:	bl	a2b0 <_ITM_memsetWaW@@LIBITM_1.0+0x510>
    dec0:	ldp	x29, x30, [sp], #176
    dec4:	ret
    dec8:	ldp	x19, x20, [x1, #16]
    decc:	ldp	x21, x22, [x1, #32]
    ded0:	ldp	x23, x24, [x1, #48]
    ded4:	ldp	x25, x26, [x1, #64]
    ded8:	ldp	x27, x28, [x1, #80]
    dedc:	ldp	d8, d9, [x1, #96]
    dee0:	ldp	d10, d11, [x1, #112]
    dee4:	ldp	d12, d13, [x1, #128]
    dee8:	ldp	d14, d15, [x1, #144]
    deec:	ldr	x3, [x1, #160]
    def0:	ldp	x29, x30, [x1]
    def4:	mov	sp, x3
    def8:	br	x30
    defc:	sub	sp, sp, #0x10
    df00:	str	x0, [sp, #8]
    df04:	add	x0, sp, #0x10
    df08:	sub	x0, x0, #0x100
    df0c:	add	sp, sp, #0x10
    df10:	ret
    df14:	mrs	x1, tpidr_el0
    df18:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    df1c:	ldr	x0, [x0, #4064]
    df20:	add	x0, x1, x0
    df24:	ldr	x0, [x0]
    df28:	ret
    df2c:	mrs	x1, tpidr_el0
    df30:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    df34:	ldr	x0, [x0, #4064]
    df38:	add	x0, x1, x0
    df3c:	ldr	x0, [x0, #8]
    df40:	ret
    df44:	sub	sp, sp, #0x10
    df48:	str	x0, [sp, #8]
    df4c:	mrs	x1, tpidr_el0
    df50:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    df54:	ldr	x0, [x0, #4064]
    df58:	add	x0, x1, x0
    df5c:	ldr	x1, [sp, #8]
    df60:	str	x1, [x0, #8]
    df64:	nop
    df68:	add	sp, sp, #0x10
    df6c:	ret
    df70:	stp	x29, x30, [sp, #-16]!
    df74:	mov	x29, sp
    df78:	bl	6d70 <abort@plt>
    df7c:	sub	sp, sp, #0x10
    df80:	str	x0, [sp, #8]
    df84:	nop
    df88:	add	sp, sp, #0x10
    df8c:	ret
    df90:	sub	sp, sp, #0x10
    df94:	str	x0, [sp, #8]
    df98:	nop
    df9c:	add	sp, sp, #0x10
    dfa0:	ret
    dfa4:	stp	x29, x30, [sp, #-32]!
    dfa8:	mov	x29, sp
    dfac:	str	x0, [sp, #24]
    dfb0:	ldr	x7, [sp, #24]
    dfb4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    dfb8:	add	x6, x0, #0x150
    dfbc:	mov	w5, #0x3                   	// #3
    dfc0:	mov	w4, #0x0                   	// #0
    dfc4:	mov	w3, #0x1                   	// #1
    dfc8:	mov	w2, #0x1                   	// #1
    dfcc:	mov	w1, #0x0                   	// #0
    dfd0:	mov	x0, x7
    dfd4:	bl	11a58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xb1c>
    dfd8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    dfdc:	add	x1, x0, #0x2e8
    dfe0:	ldr	x0, [sp, #24]
    dfe4:	str	x1, [x0]
    dfe8:	nop
    dfec:	ldp	x29, x30, [sp], #32
    dff0:	ret
    dff4:	stp	x29, x30, [sp, #-48]!
    dff8:	mov	x29, sp
    dffc:	str	x0, [sp, #40]
    e000:	strb	w1, [sp, #39]
    e004:	strb	w2, [sp, #38]
    e008:	strb	w3, [sp, #37]
    e00c:	strb	w4, [sp, #36]
    e010:	str	w5, [sp, #32]
    e014:	str	x6, [sp, #24]
    e018:	ldr	x0, [sp, #40]
    e01c:	ldr	x6, [sp, #24]
    e020:	ldr	w5, [sp, #32]
    e024:	ldrb	w4, [sp, #36]
    e028:	ldrb	w3, [sp, #37]
    e02c:	ldrb	w2, [sp, #38]
    e030:	ldrb	w1, [sp, #39]
    e034:	bl	11a58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xb1c>
    e038:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    e03c:	add	x1, x0, #0x2e8
    e040:	ldr	x0, [sp, #40]
    e044:	str	x1, [x0]
    e048:	nop
    e04c:	ldp	x29, x30, [sp], #48
    e050:	ret
    e054:	stp	x29, x30, [sp, #-64]!
    e058:	mov	x29, sp
    e05c:	str	x0, [sp, #56]
    e060:	str	x1, [sp, #48]
    e064:	str	x2, [sp, #40]
    e068:	strb	w3, [sp, #39]
    e06c:	str	w4, [sp, #32]
    e070:	str	w5, [sp, #28]
    e074:	ldrb	w0, [sp, #39]
    e078:	eor	w0, w0, #0x1
    e07c:	and	w0, w0, #0xff
    e080:	cmp	w0, #0x0
    e084:	b.eq	e09c <_ITM_beginTransaction@@LIBITM_1.0+0x218>  // b.none
    e088:	ldr	x2, [sp, #40]
    e08c:	ldr	x1, [sp, #48]
    e090:	ldr	x0, [sp, #56]
    e094:	bl	6c10 <memcpy@plt>
    e098:	b	e0ac <_ITM_beginTransaction@@LIBITM_1.0+0x228>
    e09c:	ldr	x2, [sp, #40]
    e0a0:	ldr	x1, [sp, #48]
    e0a4:	ldr	x0, [sp, #56]
    e0a8:	bl	6c20 <memmove@plt>
    e0ac:	nop
    e0b0:	ldp	x29, x30, [sp], #64
    e0b4:	ret
    e0b8:	stp	x29, x30, [sp, #-48]!
    e0bc:	mov	x29, sp
    e0c0:	str	x0, [sp, #40]
    e0c4:	str	w1, [sp, #36]
    e0c8:	str	x2, [sp, #24]
    e0cc:	str	w3, [sp, #32]
    e0d0:	ldr	x2, [sp, #24]
    e0d4:	ldr	w1, [sp, #36]
    e0d8:	ldr	x0, [sp, #40]
    e0dc:	bl	6d00 <memset@plt>
    e0e0:	nop
    e0e4:	ldp	x29, x30, [sp], #48
    e0e8:	ret
    e0ec:	stp	x29, x30, [sp, #-32]!
    e0f0:	mov	x29, sp
    e0f4:	str	x0, [sp, #24]
    e0f8:	str	x1, [sp, #16]
    e0fc:	mov	w1, #0x1                   	// #1
    e100:	ldr	x0, [sp, #16]
    e104:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    e108:	and	w0, w0, #0xff
    e10c:	ldp	x29, x30, [sp], #32
    e110:	ret
    e114:	stp	x29, x30, [sp, #-32]!
    e118:	mov	x29, sp
    e11c:	str	x0, [sp, #24]
    e120:	str	x1, [sp, #16]
    e124:	mov	w1, #0x2                   	// #2
    e128:	ldr	x0, [sp, #16]
    e12c:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    e130:	and	w0, w0, #0xff
    e134:	ldp	x29, x30, [sp], #32
    e138:	ret
    e13c:	stp	x29, x30, [sp, #-32]!
    e140:	mov	x29, sp
    e144:	str	x0, [sp, #24]
    e148:	str	x1, [sp, #16]
    e14c:	mov	w1, #0x3                   	// #3
    e150:	ldr	x0, [sp, #16]
    e154:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    e158:	and	w0, w0, #0xff
    e15c:	ldp	x29, x30, [sp], #32
    e160:	ret
    e164:	stp	x29, x30, [sp, #-32]!
    e168:	mov	x29, sp
    e16c:	str	x0, [sp, #24]
    e170:	str	x1, [sp, #16]
    e174:	mov	w1, #0x4                   	// #4
    e178:	ldr	x0, [sp, #16]
    e17c:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    e180:	and	w0, w0, #0xff
    e184:	ldp	x29, x30, [sp], #32
    e188:	ret
    e18c:	stp	x29, x30, [sp, #-48]!
    e190:	mov	x29, sp
    e194:	str	x0, [sp, #40]
    e198:	str	x1, [sp, #32]
    e19c:	strb	w2, [sp, #31]
    e1a0:	mov	w2, #0x5                   	// #5
    e1a4:	ldrb	w1, [sp, #31]
    e1a8:	ldr	x0, [sp, #32]
    e1ac:	bl	10fa4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x68>
    e1b0:	nop
    e1b4:	ldp	x29, x30, [sp], #48
    e1b8:	ret
    e1bc:	stp	x29, x30, [sp, #-48]!
    e1c0:	mov	x29, sp
    e1c4:	str	x0, [sp, #40]
    e1c8:	str	x1, [sp, #32]
    e1cc:	strb	w2, [sp, #31]
    e1d0:	mov	w2, #0x6                   	// #6
    e1d4:	ldrb	w1, [sp, #31]
    e1d8:	ldr	x0, [sp, #32]
    e1dc:	bl	10fa4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x68>
    e1e0:	nop
    e1e4:	ldp	x29, x30, [sp], #48
    e1e8:	ret
    e1ec:	stp	x29, x30, [sp, #-48]!
    e1f0:	mov	x29, sp
    e1f4:	str	x0, [sp, #40]
    e1f8:	str	x1, [sp, #32]
    e1fc:	strb	w2, [sp, #31]
    e200:	mov	w2, #0x7                   	// #7
    e204:	ldrb	w1, [sp, #31]
    e208:	ldr	x0, [sp, #32]
    e20c:	bl	10fa4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x68>
    e210:	nop
    e214:	ldp	x29, x30, [sp], #48
    e218:	ret
    e21c:	stp	x29, x30, [sp, #-32]!
    e220:	mov	x29, sp
    e224:	str	x0, [sp, #24]
    e228:	str	x1, [sp, #16]
    e22c:	mov	w1, #0x1                   	// #1
    e230:	ldr	x0, [sp, #16]
    e234:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
    e238:	and	w0, w0, #0xffff
    e23c:	ldp	x29, x30, [sp], #32
    e240:	ret
    e244:	stp	x29, x30, [sp, #-32]!
    e248:	mov	x29, sp
    e24c:	str	x0, [sp, #24]
    e250:	str	x1, [sp, #16]
    e254:	mov	w1, #0x2                   	// #2
    e258:	ldr	x0, [sp, #16]
    e25c:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
    e260:	and	w0, w0, #0xffff
    e264:	ldp	x29, x30, [sp], #32
    e268:	ret
    e26c:	stp	x29, x30, [sp, #-32]!
    e270:	mov	x29, sp
    e274:	str	x0, [sp, #24]
    e278:	str	x1, [sp, #16]
    e27c:	mov	w1, #0x3                   	// #3
    e280:	ldr	x0, [sp, #16]
    e284:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
    e288:	and	w0, w0, #0xffff
    e28c:	ldp	x29, x30, [sp], #32
    e290:	ret
    e294:	stp	x29, x30, [sp, #-32]!
    e298:	mov	x29, sp
    e29c:	str	x0, [sp, #24]
    e2a0:	str	x1, [sp, #16]
    e2a4:	mov	w1, #0x4                   	// #4
    e2a8:	ldr	x0, [sp, #16]
    e2ac:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
    e2b0:	and	w0, w0, #0xffff
    e2b4:	ldp	x29, x30, [sp], #32
    e2b8:	ret
    e2bc:	stp	x29, x30, [sp, #-48]!
    e2c0:	mov	x29, sp
    e2c4:	str	x0, [sp, #40]
    e2c8:	str	x1, [sp, #32]
    e2cc:	strh	w2, [sp, #30]
    e2d0:	mov	w2, #0x5                   	// #5
    e2d4:	ldrh	w1, [sp, #30]
    e2d8:	ldr	x0, [sp, #32]
    e2dc:	bl	10fe8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xac>
    e2e0:	nop
    e2e4:	ldp	x29, x30, [sp], #48
    e2e8:	ret
    e2ec:	stp	x29, x30, [sp, #-48]!
    e2f0:	mov	x29, sp
    e2f4:	str	x0, [sp, #40]
    e2f8:	str	x1, [sp, #32]
    e2fc:	strh	w2, [sp, #30]
    e300:	mov	w2, #0x6                   	// #6
    e304:	ldrh	w1, [sp, #30]
    e308:	ldr	x0, [sp, #32]
    e30c:	bl	10fe8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xac>
    e310:	nop
    e314:	ldp	x29, x30, [sp], #48
    e318:	ret
    e31c:	stp	x29, x30, [sp, #-48]!
    e320:	mov	x29, sp
    e324:	str	x0, [sp, #40]
    e328:	str	x1, [sp, #32]
    e32c:	strh	w2, [sp, #30]
    e330:	mov	w2, #0x7                   	// #7
    e334:	ldrh	w1, [sp, #30]
    e338:	ldr	x0, [sp, #32]
    e33c:	bl	10fe8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xac>
    e340:	nop
    e344:	ldp	x29, x30, [sp], #48
    e348:	ret
    e34c:	stp	x29, x30, [sp, #-32]!
    e350:	mov	x29, sp
    e354:	str	x0, [sp, #24]
    e358:	str	x1, [sp, #16]
    e35c:	mov	w1, #0x1                   	// #1
    e360:	ldr	x0, [sp, #16]
    e364:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
    e368:	ldp	x29, x30, [sp], #32
    e36c:	ret
    e370:	stp	x29, x30, [sp, #-32]!
    e374:	mov	x29, sp
    e378:	str	x0, [sp, #24]
    e37c:	str	x1, [sp, #16]
    e380:	mov	w1, #0x2                   	// #2
    e384:	ldr	x0, [sp, #16]
    e388:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
    e38c:	ldp	x29, x30, [sp], #32
    e390:	ret
    e394:	stp	x29, x30, [sp, #-32]!
    e398:	mov	x29, sp
    e39c:	str	x0, [sp, #24]
    e3a0:	str	x1, [sp, #16]
    e3a4:	mov	w1, #0x3                   	// #3
    e3a8:	ldr	x0, [sp, #16]
    e3ac:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
    e3b0:	ldp	x29, x30, [sp], #32
    e3b4:	ret
    e3b8:	stp	x29, x30, [sp, #-32]!
    e3bc:	mov	x29, sp
    e3c0:	str	x0, [sp, #24]
    e3c4:	str	x1, [sp, #16]
    e3c8:	mov	w1, #0x4                   	// #4
    e3cc:	ldr	x0, [sp, #16]
    e3d0:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
    e3d4:	ldp	x29, x30, [sp], #32
    e3d8:	ret
    e3dc:	stp	x29, x30, [sp, #-48]!
    e3e0:	mov	x29, sp
    e3e4:	str	x0, [sp, #40]
    e3e8:	str	x1, [sp, #32]
    e3ec:	str	w2, [sp, #28]
    e3f0:	mov	w2, #0x5                   	// #5
    e3f4:	ldr	w1, [sp, #28]
    e3f8:	ldr	x0, [sp, #32]
    e3fc:	bl	1102c <_ITM_changeTransactionMode@@LIBITM_1.0+0xf0>
    e400:	nop
    e404:	ldp	x29, x30, [sp], #48
    e408:	ret
    e40c:	stp	x29, x30, [sp, #-48]!
    e410:	mov	x29, sp
    e414:	str	x0, [sp, #40]
    e418:	str	x1, [sp, #32]
    e41c:	str	w2, [sp, #28]
    e420:	mov	w2, #0x6                   	// #6
    e424:	ldr	w1, [sp, #28]
    e428:	ldr	x0, [sp, #32]
    e42c:	bl	1102c <_ITM_changeTransactionMode@@LIBITM_1.0+0xf0>
    e430:	nop
    e434:	ldp	x29, x30, [sp], #48
    e438:	ret
    e43c:	stp	x29, x30, [sp, #-48]!
    e440:	mov	x29, sp
    e444:	str	x0, [sp, #40]
    e448:	str	x1, [sp, #32]
    e44c:	str	w2, [sp, #28]
    e450:	mov	w2, #0x7                   	// #7
    e454:	ldr	w1, [sp, #28]
    e458:	ldr	x0, [sp, #32]
    e45c:	bl	1102c <_ITM_changeTransactionMode@@LIBITM_1.0+0xf0>
    e460:	nop
    e464:	ldp	x29, x30, [sp], #48
    e468:	ret
    e46c:	stp	x29, x30, [sp, #-32]!
    e470:	mov	x29, sp
    e474:	str	x0, [sp, #24]
    e478:	str	x1, [sp, #16]
    e47c:	mov	w1, #0x1                   	// #1
    e480:	ldr	x0, [sp, #16]
    e484:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
    e488:	ldp	x29, x30, [sp], #32
    e48c:	ret
    e490:	stp	x29, x30, [sp, #-32]!
    e494:	mov	x29, sp
    e498:	str	x0, [sp, #24]
    e49c:	str	x1, [sp, #16]
    e4a0:	mov	w1, #0x2                   	// #2
    e4a4:	ldr	x0, [sp, #16]
    e4a8:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
    e4ac:	ldp	x29, x30, [sp], #32
    e4b0:	ret
    e4b4:	stp	x29, x30, [sp, #-32]!
    e4b8:	mov	x29, sp
    e4bc:	str	x0, [sp, #24]
    e4c0:	str	x1, [sp, #16]
    e4c4:	mov	w1, #0x3                   	// #3
    e4c8:	ldr	x0, [sp, #16]
    e4cc:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
    e4d0:	ldp	x29, x30, [sp], #32
    e4d4:	ret
    e4d8:	stp	x29, x30, [sp, #-32]!
    e4dc:	mov	x29, sp
    e4e0:	str	x0, [sp, #24]
    e4e4:	str	x1, [sp, #16]
    e4e8:	mov	w1, #0x4                   	// #4
    e4ec:	ldr	x0, [sp, #16]
    e4f0:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
    e4f4:	ldp	x29, x30, [sp], #32
    e4f8:	ret
    e4fc:	stp	x29, x30, [sp, #-48]!
    e500:	mov	x29, sp
    e504:	str	x0, [sp, #40]
    e508:	str	x1, [sp, #32]
    e50c:	str	x2, [sp, #24]
    e510:	mov	w2, #0x5                   	// #5
    e514:	ldr	x1, [sp, #24]
    e518:	ldr	x0, [sp, #32]
    e51c:	bl	11070 <_ITM_changeTransactionMode@@LIBITM_1.0+0x134>
    e520:	nop
    e524:	ldp	x29, x30, [sp], #48
    e528:	ret
    e52c:	stp	x29, x30, [sp, #-48]!
    e530:	mov	x29, sp
    e534:	str	x0, [sp, #40]
    e538:	str	x1, [sp, #32]
    e53c:	str	x2, [sp, #24]
    e540:	mov	w2, #0x6                   	// #6
    e544:	ldr	x1, [sp, #24]
    e548:	ldr	x0, [sp, #32]
    e54c:	bl	11070 <_ITM_changeTransactionMode@@LIBITM_1.0+0x134>
    e550:	nop
    e554:	ldp	x29, x30, [sp], #48
    e558:	ret
    e55c:	stp	x29, x30, [sp, #-48]!
    e560:	mov	x29, sp
    e564:	str	x0, [sp, #40]
    e568:	str	x1, [sp, #32]
    e56c:	str	x2, [sp, #24]
    e570:	mov	w2, #0x7                   	// #7
    e574:	ldr	x1, [sp, #24]
    e578:	ldr	x0, [sp, #32]
    e57c:	bl	11070 <_ITM_changeTransactionMode@@LIBITM_1.0+0x134>
    e580:	nop
    e584:	ldp	x29, x30, [sp], #48
    e588:	ret
    e58c:	stp	x29, x30, [sp, #-32]!
    e590:	mov	x29, sp
    e594:	str	x0, [sp, #24]
    e598:	str	x1, [sp, #16]
    e59c:	mov	w1, #0x1                   	// #1
    e5a0:	ldr	x0, [sp, #16]
    e5a4:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
    e5a8:	ldp	x29, x30, [sp], #32
    e5ac:	ret
    e5b0:	stp	x29, x30, [sp, #-32]!
    e5b4:	mov	x29, sp
    e5b8:	str	x0, [sp, #24]
    e5bc:	str	x1, [sp, #16]
    e5c0:	mov	w1, #0x2                   	// #2
    e5c4:	ldr	x0, [sp, #16]
    e5c8:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
    e5cc:	ldp	x29, x30, [sp], #32
    e5d0:	ret
    e5d4:	stp	x29, x30, [sp, #-32]!
    e5d8:	mov	x29, sp
    e5dc:	str	x0, [sp, #24]
    e5e0:	str	x1, [sp, #16]
    e5e4:	mov	w1, #0x3                   	// #3
    e5e8:	ldr	x0, [sp, #16]
    e5ec:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
    e5f0:	ldp	x29, x30, [sp], #32
    e5f4:	ret
    e5f8:	stp	x29, x30, [sp, #-32]!
    e5fc:	mov	x29, sp
    e600:	str	x0, [sp, #24]
    e604:	str	x1, [sp, #16]
    e608:	mov	w1, #0x4                   	// #4
    e60c:	ldr	x0, [sp, #16]
    e610:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
    e614:	ldp	x29, x30, [sp], #32
    e618:	ret
    e61c:	stp	x29, x30, [sp, #-48]!
    e620:	mov	x29, sp
    e624:	str	x0, [sp, #40]
    e628:	str	x1, [sp, #32]
    e62c:	str	s0, [sp, #28]
    e630:	mov	w1, #0x5                   	// #5
    e634:	ldr	s0, [sp, #28]
    e638:	ldr	x0, [sp, #32]
    e63c:	bl	110b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x178>
    e640:	nop
    e644:	ldp	x29, x30, [sp], #48
    e648:	ret
    e64c:	stp	x29, x30, [sp, #-48]!
    e650:	mov	x29, sp
    e654:	str	x0, [sp, #40]
    e658:	str	x1, [sp, #32]
    e65c:	str	s0, [sp, #28]
    e660:	mov	w1, #0x6                   	// #6
    e664:	ldr	s0, [sp, #28]
    e668:	ldr	x0, [sp, #32]
    e66c:	bl	110b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x178>
    e670:	nop
    e674:	ldp	x29, x30, [sp], #48
    e678:	ret
    e67c:	stp	x29, x30, [sp, #-48]!
    e680:	mov	x29, sp
    e684:	str	x0, [sp, #40]
    e688:	str	x1, [sp, #32]
    e68c:	str	s0, [sp, #28]
    e690:	mov	w1, #0x7                   	// #7
    e694:	ldr	s0, [sp, #28]
    e698:	ldr	x0, [sp, #32]
    e69c:	bl	110b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x178>
    e6a0:	nop
    e6a4:	ldp	x29, x30, [sp], #48
    e6a8:	ret
    e6ac:	stp	x29, x30, [sp, #-32]!
    e6b0:	mov	x29, sp
    e6b4:	str	x0, [sp, #24]
    e6b8:	str	x1, [sp, #16]
    e6bc:	mov	w1, #0x1                   	// #1
    e6c0:	ldr	x0, [sp, #16]
    e6c4:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
    e6c8:	ldp	x29, x30, [sp], #32
    e6cc:	ret
    e6d0:	stp	x29, x30, [sp, #-32]!
    e6d4:	mov	x29, sp
    e6d8:	str	x0, [sp, #24]
    e6dc:	str	x1, [sp, #16]
    e6e0:	mov	w1, #0x2                   	// #2
    e6e4:	ldr	x0, [sp, #16]
    e6e8:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
    e6ec:	ldp	x29, x30, [sp], #32
    e6f0:	ret
    e6f4:	stp	x29, x30, [sp, #-32]!
    e6f8:	mov	x29, sp
    e6fc:	str	x0, [sp, #24]
    e700:	str	x1, [sp, #16]
    e704:	mov	w1, #0x3                   	// #3
    e708:	ldr	x0, [sp, #16]
    e70c:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
    e710:	ldp	x29, x30, [sp], #32
    e714:	ret
    e718:	stp	x29, x30, [sp, #-32]!
    e71c:	mov	x29, sp
    e720:	str	x0, [sp, #24]
    e724:	str	x1, [sp, #16]
    e728:	mov	w1, #0x4                   	// #4
    e72c:	ldr	x0, [sp, #16]
    e730:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
    e734:	ldp	x29, x30, [sp], #32
    e738:	ret
    e73c:	stp	x29, x30, [sp, #-48]!
    e740:	mov	x29, sp
    e744:	str	x0, [sp, #40]
    e748:	str	x1, [sp, #32]
    e74c:	str	d0, [sp, #24]
    e750:	mov	w1, #0x5                   	// #5
    e754:	ldr	d0, [sp, #24]
    e758:	ldr	x0, [sp, #32]
    e75c:	bl	110f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1bc>
    e760:	nop
    e764:	ldp	x29, x30, [sp], #48
    e768:	ret
    e76c:	stp	x29, x30, [sp, #-48]!
    e770:	mov	x29, sp
    e774:	str	x0, [sp, #40]
    e778:	str	x1, [sp, #32]
    e77c:	str	d0, [sp, #24]
    e780:	mov	w1, #0x6                   	// #6
    e784:	ldr	d0, [sp, #24]
    e788:	ldr	x0, [sp, #32]
    e78c:	bl	110f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1bc>
    e790:	nop
    e794:	ldp	x29, x30, [sp], #48
    e798:	ret
    e79c:	stp	x29, x30, [sp, #-48]!
    e7a0:	mov	x29, sp
    e7a4:	str	x0, [sp, #40]
    e7a8:	str	x1, [sp, #32]
    e7ac:	str	d0, [sp, #24]
    e7b0:	mov	w1, #0x7                   	// #7
    e7b4:	ldr	d0, [sp, #24]
    e7b8:	ldr	x0, [sp, #32]
    e7bc:	bl	110f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1bc>
    e7c0:	nop
    e7c4:	ldp	x29, x30, [sp], #48
    e7c8:	ret
    e7cc:	stp	x29, x30, [sp, #-32]!
    e7d0:	mov	x29, sp
    e7d4:	str	x0, [sp, #24]
    e7d8:	str	x1, [sp, #16]
    e7dc:	mov	w1, #0x1                   	// #1
    e7e0:	ldr	x0, [sp, #16]
    e7e4:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
    e7e8:	ldp	x29, x30, [sp], #32
    e7ec:	ret
    e7f0:	stp	x29, x30, [sp, #-32]!
    e7f4:	mov	x29, sp
    e7f8:	str	x0, [sp, #24]
    e7fc:	str	x1, [sp, #16]
    e800:	mov	w1, #0x2                   	// #2
    e804:	ldr	x0, [sp, #16]
    e808:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
    e80c:	ldp	x29, x30, [sp], #32
    e810:	ret
    e814:	stp	x29, x30, [sp, #-32]!
    e818:	mov	x29, sp
    e81c:	str	x0, [sp, #24]
    e820:	str	x1, [sp, #16]
    e824:	mov	w1, #0x3                   	// #3
    e828:	ldr	x0, [sp, #16]
    e82c:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
    e830:	ldp	x29, x30, [sp], #32
    e834:	ret
    e838:	stp	x29, x30, [sp, #-32]!
    e83c:	mov	x29, sp
    e840:	str	x0, [sp, #24]
    e844:	str	x1, [sp, #16]
    e848:	mov	w1, #0x4                   	// #4
    e84c:	ldr	x0, [sp, #16]
    e850:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
    e854:	ldp	x29, x30, [sp], #32
    e858:	ret
    e85c:	stp	x29, x30, [sp, #-48]!
    e860:	mov	x29, sp
    e864:	str	x0, [sp, #40]
    e868:	str	x1, [sp, #32]
    e86c:	str	q0, [sp, #16]
    e870:	mov	w1, #0x5                   	// #5
    e874:	ldr	q0, [sp, #16]
    e878:	ldr	x0, [sp, #32]
    e87c:	bl	1113c <_ITM_changeTransactionMode@@LIBITM_1.0+0x200>
    e880:	nop
    e884:	ldp	x29, x30, [sp], #48
    e888:	ret
    e88c:	stp	x29, x30, [sp, #-48]!
    e890:	mov	x29, sp
    e894:	str	x0, [sp, #40]
    e898:	str	x1, [sp, #32]
    e89c:	str	q0, [sp, #16]
    e8a0:	mov	w1, #0x6                   	// #6
    e8a4:	ldr	q0, [sp, #16]
    e8a8:	ldr	x0, [sp, #32]
    e8ac:	bl	1113c <_ITM_changeTransactionMode@@LIBITM_1.0+0x200>
    e8b0:	nop
    e8b4:	ldp	x29, x30, [sp], #48
    e8b8:	ret
    e8bc:	stp	x29, x30, [sp, #-48]!
    e8c0:	mov	x29, sp
    e8c4:	str	x0, [sp, #40]
    e8c8:	str	x1, [sp, #32]
    e8cc:	str	q0, [sp, #16]
    e8d0:	mov	w1, #0x7                   	// #7
    e8d4:	ldr	q0, [sp, #16]
    e8d8:	ldr	x0, [sp, #32]
    e8dc:	bl	1113c <_ITM_changeTransactionMode@@LIBITM_1.0+0x200>
    e8e0:	nop
    e8e4:	ldp	x29, x30, [sp], #48
    e8e8:	ret
    e8ec:	stp	x29, x30, [sp, #-32]!
    e8f0:	mov	x29, sp
    e8f4:	str	x0, [sp, #24]
    e8f8:	str	x1, [sp, #16]
    e8fc:	mov	w1, #0x1                   	// #1
    e900:	ldr	x0, [sp, #16]
    e904:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
    e908:	fmov	s2, s0
    e90c:	fmov	s0, s1
    e910:	fmov	s1, s0
    e914:	fmov	s0, s2
    e918:	ldp	x29, x30, [sp], #32
    e91c:	ret
    e920:	stp	x29, x30, [sp, #-32]!
    e924:	mov	x29, sp
    e928:	str	x0, [sp, #24]
    e92c:	str	x1, [sp, #16]
    e930:	mov	w1, #0x2                   	// #2
    e934:	ldr	x0, [sp, #16]
    e938:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
    e93c:	fmov	s2, s0
    e940:	fmov	s0, s1
    e944:	fmov	s1, s0
    e948:	fmov	s0, s2
    e94c:	ldp	x29, x30, [sp], #32
    e950:	ret
    e954:	stp	x29, x30, [sp, #-32]!
    e958:	mov	x29, sp
    e95c:	str	x0, [sp, #24]
    e960:	str	x1, [sp, #16]
    e964:	mov	w1, #0x3                   	// #3
    e968:	ldr	x0, [sp, #16]
    e96c:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
    e970:	fmov	s2, s0
    e974:	fmov	s0, s1
    e978:	fmov	s1, s0
    e97c:	fmov	s0, s2
    e980:	ldp	x29, x30, [sp], #32
    e984:	ret
    e988:	stp	x29, x30, [sp, #-32]!
    e98c:	mov	x29, sp
    e990:	str	x0, [sp, #24]
    e994:	str	x1, [sp, #16]
    e998:	mov	w1, #0x4                   	// #4
    e99c:	ldr	x0, [sp, #16]
    e9a0:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
    e9a4:	fmov	s2, s0
    e9a8:	fmov	s0, s1
    e9ac:	fmov	s1, s0
    e9b0:	fmov	s0, s2
    e9b4:	ldp	x29, x30, [sp], #32
    e9b8:	ret
    e9bc:	stp	x29, x30, [sp, #-48]!
    e9c0:	mov	x29, sp
    e9c4:	str	x0, [sp, #40]
    e9c8:	str	x1, [sp, #32]
    e9cc:	fmov	s2, s0
    e9d0:	fmov	s0, s1
    e9d4:	fmov	s1, s2
    e9d8:	str	s1, [sp, #24]
    e9dc:	str	s0, [sp, #28]
    e9e0:	ldr	s0, [sp, #24]
    e9e4:	ldr	s1, [sp, #28]
    e9e8:	mov	w1, #0x5                   	// #5
    e9ec:	ldr	x0, [sp, #32]
    e9f0:	bl	11190 <_ITM_changeTransactionMode@@LIBITM_1.0+0x254>
    e9f4:	nop
    e9f8:	ldp	x29, x30, [sp], #48
    e9fc:	ret
    ea00:	stp	x29, x30, [sp, #-48]!
    ea04:	mov	x29, sp
    ea08:	str	x0, [sp, #40]
    ea0c:	str	x1, [sp, #32]
    ea10:	fmov	s2, s0
    ea14:	fmov	s0, s1
    ea18:	fmov	s1, s2
    ea1c:	str	s1, [sp, #24]
    ea20:	str	s0, [sp, #28]
    ea24:	ldr	s0, [sp, #24]
    ea28:	ldr	s1, [sp, #28]
    ea2c:	mov	w1, #0x6                   	// #6
    ea30:	ldr	x0, [sp, #32]
    ea34:	bl	11190 <_ITM_changeTransactionMode@@LIBITM_1.0+0x254>
    ea38:	nop
    ea3c:	ldp	x29, x30, [sp], #48
    ea40:	ret
    ea44:	stp	x29, x30, [sp, #-48]!
    ea48:	mov	x29, sp
    ea4c:	str	x0, [sp, #40]
    ea50:	str	x1, [sp, #32]
    ea54:	fmov	s2, s0
    ea58:	fmov	s0, s1
    ea5c:	fmov	s1, s2
    ea60:	str	s1, [sp, #24]
    ea64:	str	s0, [sp, #28]
    ea68:	ldr	s0, [sp, #24]
    ea6c:	ldr	s1, [sp, #28]
    ea70:	mov	w1, #0x7                   	// #7
    ea74:	ldr	x0, [sp, #32]
    ea78:	bl	11190 <_ITM_changeTransactionMode@@LIBITM_1.0+0x254>
    ea7c:	nop
    ea80:	ldp	x29, x30, [sp], #48
    ea84:	ret
    ea88:	stp	x29, x30, [sp, #-32]!
    ea8c:	mov	x29, sp
    ea90:	str	x0, [sp, #24]
    ea94:	str	x1, [sp, #16]
    ea98:	mov	w1, #0x1                   	// #1
    ea9c:	ldr	x0, [sp, #16]
    eaa0:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
    eaa4:	fmov	d2, d0
    eaa8:	fmov	d0, d1
    eaac:	fmov	d1, d0
    eab0:	fmov	d0, d2
    eab4:	ldp	x29, x30, [sp], #32
    eab8:	ret
    eabc:	stp	x29, x30, [sp, #-32]!
    eac0:	mov	x29, sp
    eac4:	str	x0, [sp, #24]
    eac8:	str	x1, [sp, #16]
    eacc:	mov	w1, #0x2                   	// #2
    ead0:	ldr	x0, [sp, #16]
    ead4:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
    ead8:	fmov	d2, d0
    eadc:	fmov	d0, d1
    eae0:	fmov	d1, d0
    eae4:	fmov	d0, d2
    eae8:	ldp	x29, x30, [sp], #32
    eaec:	ret
    eaf0:	stp	x29, x30, [sp, #-32]!
    eaf4:	mov	x29, sp
    eaf8:	str	x0, [sp, #24]
    eafc:	str	x1, [sp, #16]
    eb00:	mov	w1, #0x3                   	// #3
    eb04:	ldr	x0, [sp, #16]
    eb08:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
    eb0c:	fmov	d2, d0
    eb10:	fmov	d0, d1
    eb14:	fmov	d1, d0
    eb18:	fmov	d0, d2
    eb1c:	ldp	x29, x30, [sp], #32
    eb20:	ret
    eb24:	stp	x29, x30, [sp, #-32]!
    eb28:	mov	x29, sp
    eb2c:	str	x0, [sp, #24]
    eb30:	str	x1, [sp, #16]
    eb34:	mov	w1, #0x4                   	// #4
    eb38:	ldr	x0, [sp, #16]
    eb3c:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
    eb40:	fmov	d2, d0
    eb44:	fmov	d0, d1
    eb48:	fmov	d1, d0
    eb4c:	fmov	d0, d2
    eb50:	ldp	x29, x30, [sp], #32
    eb54:	ret
    eb58:	stp	x29, x30, [sp, #-48]!
    eb5c:	mov	x29, sp
    eb60:	str	x0, [sp, #40]
    eb64:	str	x1, [sp, #32]
    eb68:	fmov	d2, d0
    eb6c:	fmov	d0, d1
    eb70:	fmov	d1, d2
    eb74:	str	d1, [sp, #16]
    eb78:	str	d0, [sp, #24]
    eb7c:	ldr	d0, [sp, #16]
    eb80:	ldr	d1, [sp, #24]
    eb84:	mov	w1, #0x5                   	// #5
    eb88:	ldr	x0, [sp, #32]
    eb8c:	bl	111fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c0>
    eb90:	nop
    eb94:	ldp	x29, x30, [sp], #48
    eb98:	ret
    eb9c:	stp	x29, x30, [sp, #-48]!
    eba0:	mov	x29, sp
    eba4:	str	x0, [sp, #40]
    eba8:	str	x1, [sp, #32]
    ebac:	fmov	d2, d0
    ebb0:	fmov	d0, d1
    ebb4:	fmov	d1, d2
    ebb8:	str	d1, [sp, #16]
    ebbc:	str	d0, [sp, #24]
    ebc0:	ldr	d0, [sp, #16]
    ebc4:	ldr	d1, [sp, #24]
    ebc8:	mov	w1, #0x6                   	// #6
    ebcc:	ldr	x0, [sp, #32]
    ebd0:	bl	111fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c0>
    ebd4:	nop
    ebd8:	ldp	x29, x30, [sp], #48
    ebdc:	ret
    ebe0:	stp	x29, x30, [sp, #-48]!
    ebe4:	mov	x29, sp
    ebe8:	str	x0, [sp, #40]
    ebec:	str	x1, [sp, #32]
    ebf0:	fmov	d2, d0
    ebf4:	fmov	d0, d1
    ebf8:	fmov	d1, d2
    ebfc:	str	d1, [sp, #16]
    ec00:	str	d0, [sp, #24]
    ec04:	ldr	d0, [sp, #16]
    ec08:	ldr	d1, [sp, #24]
    ec0c:	mov	w1, #0x7                   	// #7
    ec10:	ldr	x0, [sp, #32]
    ec14:	bl	111fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c0>
    ec18:	nop
    ec1c:	ldp	x29, x30, [sp], #48
    ec20:	ret
    ec24:	stp	x29, x30, [sp, #-32]!
    ec28:	mov	x29, sp
    ec2c:	str	x0, [sp, #24]
    ec30:	str	x1, [sp, #16]
    ec34:	mov	w1, #0x1                   	// #1
    ec38:	ldr	x0, [sp, #16]
    ec3c:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
    ec40:	mov	v2.16b, v0.16b
    ec44:	mov	v0.16b, v1.16b
    ec48:	mov	v4.16b, v2.16b
    ec4c:	mov	v2.16b, v0.16b
    ec50:	mov	v0.16b, v4.16b
    ec54:	mov	v1.16b, v2.16b
    ec58:	ldp	x29, x30, [sp], #32
    ec5c:	ret
    ec60:	stp	x29, x30, [sp, #-32]!
    ec64:	mov	x29, sp
    ec68:	str	x0, [sp, #24]
    ec6c:	str	x1, [sp, #16]
    ec70:	mov	w1, #0x2                   	// #2
    ec74:	ldr	x0, [sp, #16]
    ec78:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
    ec7c:	mov	v2.16b, v0.16b
    ec80:	mov	v0.16b, v1.16b
    ec84:	mov	v4.16b, v2.16b
    ec88:	mov	v2.16b, v0.16b
    ec8c:	mov	v0.16b, v4.16b
    ec90:	mov	v1.16b, v2.16b
    ec94:	ldp	x29, x30, [sp], #32
    ec98:	ret
    ec9c:	stp	x29, x30, [sp, #-32]!
    eca0:	mov	x29, sp
    eca4:	str	x0, [sp, #24]
    eca8:	str	x1, [sp, #16]
    ecac:	mov	w1, #0x3                   	// #3
    ecb0:	ldr	x0, [sp, #16]
    ecb4:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
    ecb8:	mov	v2.16b, v0.16b
    ecbc:	mov	v0.16b, v1.16b
    ecc0:	mov	v4.16b, v2.16b
    ecc4:	mov	v2.16b, v0.16b
    ecc8:	mov	v0.16b, v4.16b
    eccc:	mov	v1.16b, v2.16b
    ecd0:	ldp	x29, x30, [sp], #32
    ecd4:	ret
    ecd8:	stp	x29, x30, [sp, #-32]!
    ecdc:	mov	x29, sp
    ece0:	str	x0, [sp, #24]
    ece4:	str	x1, [sp, #16]
    ece8:	mov	w1, #0x4                   	// #4
    ecec:	ldr	x0, [sp, #16]
    ecf0:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
    ecf4:	mov	v2.16b, v0.16b
    ecf8:	mov	v0.16b, v1.16b
    ecfc:	mov	v4.16b, v2.16b
    ed00:	mov	v2.16b, v0.16b
    ed04:	mov	v0.16b, v4.16b
    ed08:	mov	v1.16b, v2.16b
    ed0c:	ldp	x29, x30, [sp], #32
    ed10:	ret
    ed14:	stp	x29, x30, [sp, #-64]!
    ed18:	mov	x29, sp
    ed1c:	str	x0, [sp, #56]
    ed20:	str	x1, [sp, #48]
    ed24:	mov	v2.16b, v0.16b
    ed28:	mov	v0.16b, v1.16b
    ed2c:	str	q2, [sp, #16]
    ed30:	str	q0, [sp, #32]
    ed34:	ldr	q0, [sp, #16]
    ed38:	ldr	q2, [sp, #32]
    ed3c:	mov	w1, #0x5                   	// #5
    ed40:	mov	v1.16b, v2.16b
    ed44:	ldr	x0, [sp, #48]
    ed48:	bl	1126c <_ITM_changeTransactionMode@@LIBITM_1.0+0x330>
    ed4c:	nop
    ed50:	ldp	x29, x30, [sp], #64
    ed54:	ret
    ed58:	stp	x29, x30, [sp, #-64]!
    ed5c:	mov	x29, sp
    ed60:	str	x0, [sp, #56]
    ed64:	str	x1, [sp, #48]
    ed68:	mov	v2.16b, v0.16b
    ed6c:	mov	v0.16b, v1.16b
    ed70:	str	q2, [sp, #16]
    ed74:	str	q0, [sp, #32]
    ed78:	ldr	q0, [sp, #16]
    ed7c:	ldr	q2, [sp, #32]
    ed80:	mov	w1, #0x6                   	// #6
    ed84:	mov	v1.16b, v2.16b
    ed88:	ldr	x0, [sp, #48]
    ed8c:	bl	1126c <_ITM_changeTransactionMode@@LIBITM_1.0+0x330>
    ed90:	nop
    ed94:	ldp	x29, x30, [sp], #64
    ed98:	ret
    ed9c:	stp	x29, x30, [sp, #-64]!
    eda0:	mov	x29, sp
    eda4:	str	x0, [sp, #56]
    eda8:	str	x1, [sp, #48]
    edac:	mov	v2.16b, v0.16b
    edb0:	mov	v0.16b, v1.16b
    edb4:	str	q2, [sp, #16]
    edb8:	str	q0, [sp, #32]
    edbc:	ldr	q0, [sp, #16]
    edc0:	ldr	q2, [sp, #32]
    edc4:	mov	w1, #0x7                   	// #7
    edc8:	mov	v1.16b, v2.16b
    edcc:	ldr	x0, [sp, #48]
    edd0:	bl	1126c <_ITM_changeTransactionMode@@LIBITM_1.0+0x330>
    edd4:	nop
    edd8:	ldp	x29, x30, [sp], #64
    eddc:	ret
    ede0:	stp	x29, x30, [sp, #-64]!
    ede4:	mov	x29, sp
    ede8:	str	x0, [sp, #56]
    edec:	str	x1, [sp, #48]
    edf0:	str	x2, [sp, #40]
    edf4:	str	x3, [sp, #32]
    edf8:	strb	w4, [sp, #31]
    edfc:	str	w5, [sp, #24]
    ee00:	str	w6, [sp, #20]
    ee04:	ldr	x0, [sp, #32]
    ee08:	cmp	x0, #0x0
    ee0c:	b.eq	ee2c <_ITM_beginTransaction@@LIBITM_1.0+0xfa8>  // b.none
    ee10:	ldr	w5, [sp, #20]
    ee14:	ldr	w4, [sp, #24]
    ee18:	ldrb	w3, [sp, #31]
    ee1c:	ldr	x2, [sp, #32]
    ee20:	ldr	x1, [sp, #40]
    ee24:	ldr	x0, [sp, #48]
    ee28:	bl	e054 <_ITM_beginTransaction@@LIBITM_1.0+0x1d0>
    ee2c:	nop
    ee30:	ldp	x29, x30, [sp], #64
    ee34:	ret
    ee38:	stp	x29, x30, [sp, #-48]!
    ee3c:	mov	x29, sp
    ee40:	str	x0, [sp, #40]
    ee44:	str	x1, [sp, #32]
    ee48:	str	w2, [sp, #28]
    ee4c:	str	x3, [sp, #16]
    ee50:	str	w4, [sp, #24]
    ee54:	ldr	x0, [sp, #16]
    ee58:	cmp	x0, #0x0
    ee5c:	b.eq	ee74 <_ITM_beginTransaction@@LIBITM_1.0+0xff0>  // b.none
    ee60:	ldr	w3, [sp, #24]
    ee64:	ldr	x2, [sp, #16]
    ee68:	ldr	w1, [sp, #28]
    ee6c:	ldr	x0, [sp, #32]
    ee70:	bl	e0b8 <_ITM_beginTransaction@@LIBITM_1.0+0x234>
    ee74:	nop
    ee78:	ldp	x29, x30, [sp], #48
    ee7c:	ret
    ee80:	sub	sp, sp, #0x10
    ee84:	str	x0, [sp, #8]
    ee88:	mov	w0, #0xa                   	// #10
    ee8c:	add	sp, sp, #0x10
    ee90:	ret
    ee94:	sub	sp, sp, #0x10
    ee98:	str	x0, [sp, #8]
    ee9c:	str	x1, [sp]
    eea0:	mov	w0, #0x1                   	// #1
    eea4:	add	sp, sp, #0x10
    eea8:	ret
    eeac:	stp	x29, x30, [sp, #-32]!
    eeb0:	mov	x29, sp
    eeb4:	str	x0, [sp, #24]
    eeb8:	str	x1, [sp, #16]
    eebc:	bl	6d70 <abort@plt>
    eec0:	sub	sp, sp, #0x10
    eec4:	str	x0, [sp, #8]
    eec8:	mov	w0, #0x1                   	// #1
    eecc:	add	sp, sp, #0x10
    eed0:	ret
    eed4:	stp	x29, x30, [sp, #-32]!
    eed8:	mov	x29, sp
    eedc:	str	x0, [sp, #24]
    eee0:	bl	10dc0 <_ITM_beginTransaction@@LIBITM_1.0+0x2f3c>
    eee4:	ldp	x29, x30, [sp], #32
    eee8:	ret
    eeec:	stp	x29, x30, [sp, #-48]!
    eef0:	mov	x29, sp
    eef4:	str	x0, [sp, #24]
    eef8:	str	x1, [sp, #16]
    eefc:	bl	df14 <_ITM_beginTransaction@@LIBITM_1.0+0x90>
    ef00:	str	x0, [sp, #40]
    ef04:	ldr	x0, [sp, #40]
    ef08:	add	x0, x0, #0xa8
    ef0c:	ldr	x2, [sp, #16]
    ef10:	ldr	x1, [sp, #24]
    ef14:	bl	c22c <_ITM_LCE@@LIBITM_1.0+0x24>
    ef18:	nop
    ef1c:	ldp	x29, x30, [sp], #48
    ef20:	ret
    ef24:	stp	x29, x30, [sp, #-64]!
    ef28:	mov	x29, sp
    ef2c:	str	x0, [sp, #56]
    ef30:	str	x1, [sp, #48]
    ef34:	str	x2, [sp, #40]
    ef38:	strb	w3, [sp, #39]
    ef3c:	str	w4, [sp, #32]
    ef40:	str	w5, [sp, #28]
    ef44:	ldr	w0, [sp, #32]
    ef48:	cmp	w0, #0x7
    ef4c:	b.eq	ef68 <_ITM_beginTransaction@@LIBITM_1.0+0x10e4>  // b.none
    ef50:	ldr	w0, [sp, #32]
    ef54:	cmp	w0, #0x0
    ef58:	b.eq	ef68 <_ITM_beginTransaction@@LIBITM_1.0+0x10e4>  // b.none
    ef5c:	ldr	x1, [sp, #40]
    ef60:	ldr	x0, [sp, #56]
    ef64:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
    ef68:	ldrb	w0, [sp, #39]
    ef6c:	eor	w0, w0, #0x1
    ef70:	and	w0, w0, #0xff
    ef74:	cmp	w0, #0x0
    ef78:	b.eq	ef90 <_ITM_beginTransaction@@LIBITM_1.0+0x110c>  // b.none
    ef7c:	ldr	x2, [sp, #40]
    ef80:	ldr	x1, [sp, #48]
    ef84:	ldr	x0, [sp, #56]
    ef88:	bl	6c10 <memcpy@plt>
    ef8c:	b	efa0 <_ITM_beginTransaction@@LIBITM_1.0+0x111c>
    ef90:	ldr	x2, [sp, #40]
    ef94:	ldr	x1, [sp, #48]
    ef98:	ldr	x0, [sp, #56]
    ef9c:	bl	6c20 <memmove@plt>
    efa0:	nop
    efa4:	ldp	x29, x30, [sp], #64
    efa8:	ret
    efac:	stp	x29, x30, [sp, #-48]!
    efb0:	mov	x29, sp
    efb4:	str	x0, [sp, #40]
    efb8:	str	w1, [sp, #36]
    efbc:	str	x2, [sp, #24]
    efc0:	str	w3, [sp, #32]
    efc4:	ldr	w0, [sp, #32]
    efc8:	cmp	w0, #0x7
    efcc:	b.eq	efdc <_ITM_beginTransaction@@LIBITM_1.0+0x1158>  // b.none
    efd0:	ldr	x1, [sp, #24]
    efd4:	ldr	x0, [sp, #40]
    efd8:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
    efdc:	ldr	x2, [sp, #24]
    efe0:	ldr	w1, [sp, #36]
    efe4:	ldr	x0, [sp, #40]
    efe8:	bl	6d00 <memset@plt>
    efec:	nop
    eff0:	ldp	x29, x30, [sp], #48
    eff4:	ret
    eff8:	sub	sp, sp, #0x10
    effc:	str	x0, [sp, #8]
    f000:	mov	w0, #0xa                   	// #10
    f004:	add	sp, sp, #0x10
    f008:	ret
    f00c:	sub	sp, sp, #0x10
    f010:	str	x0, [sp, #8]
    f014:	str	x1, [sp]
    f018:	mov	w0, #0x1                   	// #1
    f01c:	add	sp, sp, #0x10
    f020:	ret
    f024:	sub	sp, sp, #0x10
    f028:	str	x0, [sp, #8]
    f02c:	str	x1, [sp]
    f030:	nop
    f034:	add	sp, sp, #0x10
    f038:	ret
    f03c:	sub	sp, sp, #0x10
    f040:	str	x0, [sp, #8]
    f044:	mov	w0, #0x1                   	// #1
    f048:	add	sp, sp, #0x10
    f04c:	ret
    f050:	stp	x29, x30, [sp, #-32]!
    f054:	mov	x29, sp
    f058:	str	x0, [sp, #24]
    f05c:	str	x1, [sp, #16]
    f060:	mov	w1, #0x1                   	// #1
    f064:	ldr	x0, [sp, #16]
    f068:	bl	112a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36c>
    f06c:	and	w0, w0, #0xff
    f070:	ldp	x29, x30, [sp], #32
    f074:	ret
    f078:	stp	x29, x30, [sp, #-32]!
    f07c:	mov	x29, sp
    f080:	str	x0, [sp, #24]
    f084:	str	x1, [sp, #16]
    f088:	mov	w1, #0x2                   	// #2
    f08c:	ldr	x0, [sp, #16]
    f090:	bl	112a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36c>
    f094:	and	w0, w0, #0xff
    f098:	ldp	x29, x30, [sp], #32
    f09c:	ret
    f0a0:	stp	x29, x30, [sp, #-32]!
    f0a4:	mov	x29, sp
    f0a8:	str	x0, [sp, #24]
    f0ac:	str	x1, [sp, #16]
    f0b0:	mov	w1, #0x3                   	// #3
    f0b4:	ldr	x0, [sp, #16]
    f0b8:	bl	112a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36c>
    f0bc:	and	w0, w0, #0xff
    f0c0:	ldp	x29, x30, [sp], #32
    f0c4:	ret
    f0c8:	stp	x29, x30, [sp, #-32]!
    f0cc:	mov	x29, sp
    f0d0:	str	x0, [sp, #24]
    f0d4:	str	x1, [sp, #16]
    f0d8:	mov	w1, #0x4                   	// #4
    f0dc:	ldr	x0, [sp, #16]
    f0e0:	bl	112a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36c>
    f0e4:	and	w0, w0, #0xff
    f0e8:	ldp	x29, x30, [sp], #32
    f0ec:	ret
    f0f0:	stp	x29, x30, [sp, #-48]!
    f0f4:	mov	x29, sp
    f0f8:	str	x0, [sp, #40]
    f0fc:	str	x1, [sp, #32]
    f100:	strb	w2, [sp, #31]
    f104:	mov	w2, #0x5                   	// #5
    f108:	ldrb	w1, [sp, #31]
    f10c:	ldr	x0, [sp, #32]
    f110:	bl	112c4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x388>
    f114:	nop
    f118:	ldp	x29, x30, [sp], #48
    f11c:	ret
    f120:	stp	x29, x30, [sp, #-48]!
    f124:	mov	x29, sp
    f128:	str	x0, [sp, #40]
    f12c:	str	x1, [sp, #32]
    f130:	strb	w2, [sp, #31]
    f134:	mov	w2, #0x6                   	// #6
    f138:	ldrb	w1, [sp, #31]
    f13c:	ldr	x0, [sp, #32]
    f140:	bl	112c4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x388>
    f144:	nop
    f148:	ldp	x29, x30, [sp], #48
    f14c:	ret
    f150:	stp	x29, x30, [sp, #-48]!
    f154:	mov	x29, sp
    f158:	str	x0, [sp, #40]
    f15c:	str	x1, [sp, #32]
    f160:	strb	w2, [sp, #31]
    f164:	mov	w2, #0x7                   	// #7
    f168:	ldrb	w1, [sp, #31]
    f16c:	ldr	x0, [sp, #32]
    f170:	bl	112c4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x388>
    f174:	nop
    f178:	ldp	x29, x30, [sp], #48
    f17c:	ret
    f180:	stp	x29, x30, [sp, #-32]!
    f184:	mov	x29, sp
    f188:	str	x0, [sp, #24]
    f18c:	str	x1, [sp, #16]
    f190:	mov	w1, #0x1                   	// #1
    f194:	ldr	x0, [sp, #16]
    f198:	bl	11308 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3cc>
    f19c:	and	w0, w0, #0xffff
    f1a0:	ldp	x29, x30, [sp], #32
    f1a4:	ret
    f1a8:	stp	x29, x30, [sp, #-32]!
    f1ac:	mov	x29, sp
    f1b0:	str	x0, [sp, #24]
    f1b4:	str	x1, [sp, #16]
    f1b8:	mov	w1, #0x2                   	// #2
    f1bc:	ldr	x0, [sp, #16]
    f1c0:	bl	11308 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3cc>
    f1c4:	and	w0, w0, #0xffff
    f1c8:	ldp	x29, x30, [sp], #32
    f1cc:	ret
    f1d0:	stp	x29, x30, [sp, #-32]!
    f1d4:	mov	x29, sp
    f1d8:	str	x0, [sp, #24]
    f1dc:	str	x1, [sp, #16]
    f1e0:	mov	w1, #0x3                   	// #3
    f1e4:	ldr	x0, [sp, #16]
    f1e8:	bl	11308 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3cc>
    f1ec:	and	w0, w0, #0xffff
    f1f0:	ldp	x29, x30, [sp], #32
    f1f4:	ret
    f1f8:	stp	x29, x30, [sp, #-32]!
    f1fc:	mov	x29, sp
    f200:	str	x0, [sp, #24]
    f204:	str	x1, [sp, #16]
    f208:	mov	w1, #0x4                   	// #4
    f20c:	ldr	x0, [sp, #16]
    f210:	bl	11308 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3cc>
    f214:	and	w0, w0, #0xffff
    f218:	ldp	x29, x30, [sp], #32
    f21c:	ret
    f220:	stp	x29, x30, [sp, #-48]!
    f224:	mov	x29, sp
    f228:	str	x0, [sp, #40]
    f22c:	str	x1, [sp, #32]
    f230:	strh	w2, [sp, #30]
    f234:	mov	w2, #0x5                   	// #5
    f238:	ldrh	w1, [sp, #30]
    f23c:	ldr	x0, [sp, #32]
    f240:	bl	11324 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3e8>
    f244:	nop
    f248:	ldp	x29, x30, [sp], #48
    f24c:	ret
    f250:	stp	x29, x30, [sp, #-48]!
    f254:	mov	x29, sp
    f258:	str	x0, [sp, #40]
    f25c:	str	x1, [sp, #32]
    f260:	strh	w2, [sp, #30]
    f264:	mov	w2, #0x6                   	// #6
    f268:	ldrh	w1, [sp, #30]
    f26c:	ldr	x0, [sp, #32]
    f270:	bl	11324 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3e8>
    f274:	nop
    f278:	ldp	x29, x30, [sp], #48
    f27c:	ret
    f280:	stp	x29, x30, [sp, #-48]!
    f284:	mov	x29, sp
    f288:	str	x0, [sp, #40]
    f28c:	str	x1, [sp, #32]
    f290:	strh	w2, [sp, #30]
    f294:	mov	w2, #0x7                   	// #7
    f298:	ldrh	w1, [sp, #30]
    f29c:	ldr	x0, [sp, #32]
    f2a0:	bl	11324 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3e8>
    f2a4:	nop
    f2a8:	ldp	x29, x30, [sp], #48
    f2ac:	ret
    f2b0:	stp	x29, x30, [sp, #-32]!
    f2b4:	mov	x29, sp
    f2b8:	str	x0, [sp, #24]
    f2bc:	str	x1, [sp, #16]
    f2c0:	mov	w1, #0x1                   	// #1
    f2c4:	ldr	x0, [sp, #16]
    f2c8:	bl	11368 <_ITM_changeTransactionMode@@LIBITM_1.0+0x42c>
    f2cc:	ldp	x29, x30, [sp], #32
    f2d0:	ret
    f2d4:	stp	x29, x30, [sp, #-32]!
    f2d8:	mov	x29, sp
    f2dc:	str	x0, [sp, #24]
    f2e0:	str	x1, [sp, #16]
    f2e4:	mov	w1, #0x2                   	// #2
    f2e8:	ldr	x0, [sp, #16]
    f2ec:	bl	11368 <_ITM_changeTransactionMode@@LIBITM_1.0+0x42c>
    f2f0:	ldp	x29, x30, [sp], #32
    f2f4:	ret
    f2f8:	stp	x29, x30, [sp, #-32]!
    f2fc:	mov	x29, sp
    f300:	str	x0, [sp, #24]
    f304:	str	x1, [sp, #16]
    f308:	mov	w1, #0x3                   	// #3
    f30c:	ldr	x0, [sp, #16]
    f310:	bl	11368 <_ITM_changeTransactionMode@@LIBITM_1.0+0x42c>
    f314:	ldp	x29, x30, [sp], #32
    f318:	ret
    f31c:	stp	x29, x30, [sp, #-32]!
    f320:	mov	x29, sp
    f324:	str	x0, [sp, #24]
    f328:	str	x1, [sp, #16]
    f32c:	mov	w1, #0x4                   	// #4
    f330:	ldr	x0, [sp, #16]
    f334:	bl	11368 <_ITM_changeTransactionMode@@LIBITM_1.0+0x42c>
    f338:	ldp	x29, x30, [sp], #32
    f33c:	ret
    f340:	stp	x29, x30, [sp, #-48]!
    f344:	mov	x29, sp
    f348:	str	x0, [sp, #40]
    f34c:	str	x1, [sp, #32]
    f350:	str	w2, [sp, #28]
    f354:	mov	w2, #0x5                   	// #5
    f358:	ldr	w1, [sp, #28]
    f35c:	ldr	x0, [sp, #32]
    f360:	bl	11384 <_ITM_changeTransactionMode@@LIBITM_1.0+0x448>
    f364:	nop
    f368:	ldp	x29, x30, [sp], #48
    f36c:	ret
    f370:	stp	x29, x30, [sp, #-48]!
    f374:	mov	x29, sp
    f378:	str	x0, [sp, #40]
    f37c:	str	x1, [sp, #32]
    f380:	str	w2, [sp, #28]
    f384:	mov	w2, #0x6                   	// #6
    f388:	ldr	w1, [sp, #28]
    f38c:	ldr	x0, [sp, #32]
    f390:	bl	11384 <_ITM_changeTransactionMode@@LIBITM_1.0+0x448>
    f394:	nop
    f398:	ldp	x29, x30, [sp], #48
    f39c:	ret
    f3a0:	stp	x29, x30, [sp, #-48]!
    f3a4:	mov	x29, sp
    f3a8:	str	x0, [sp, #40]
    f3ac:	str	x1, [sp, #32]
    f3b0:	str	w2, [sp, #28]
    f3b4:	mov	w2, #0x7                   	// #7
    f3b8:	ldr	w1, [sp, #28]
    f3bc:	ldr	x0, [sp, #32]
    f3c0:	bl	11384 <_ITM_changeTransactionMode@@LIBITM_1.0+0x448>
    f3c4:	nop
    f3c8:	ldp	x29, x30, [sp], #48
    f3cc:	ret
    f3d0:	stp	x29, x30, [sp, #-32]!
    f3d4:	mov	x29, sp
    f3d8:	str	x0, [sp, #24]
    f3dc:	str	x1, [sp, #16]
    f3e0:	mov	w1, #0x1                   	// #1
    f3e4:	ldr	x0, [sp, #16]
    f3e8:	bl	113c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x48c>
    f3ec:	ldp	x29, x30, [sp], #32
    f3f0:	ret
    f3f4:	stp	x29, x30, [sp, #-32]!
    f3f8:	mov	x29, sp
    f3fc:	str	x0, [sp, #24]
    f400:	str	x1, [sp, #16]
    f404:	mov	w1, #0x2                   	// #2
    f408:	ldr	x0, [sp, #16]
    f40c:	bl	113c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x48c>
    f410:	ldp	x29, x30, [sp], #32
    f414:	ret
    f418:	stp	x29, x30, [sp, #-32]!
    f41c:	mov	x29, sp
    f420:	str	x0, [sp, #24]
    f424:	str	x1, [sp, #16]
    f428:	mov	w1, #0x3                   	// #3
    f42c:	ldr	x0, [sp, #16]
    f430:	bl	113c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x48c>
    f434:	ldp	x29, x30, [sp], #32
    f438:	ret
    f43c:	stp	x29, x30, [sp, #-32]!
    f440:	mov	x29, sp
    f444:	str	x0, [sp, #24]
    f448:	str	x1, [sp, #16]
    f44c:	mov	w1, #0x4                   	// #4
    f450:	ldr	x0, [sp, #16]
    f454:	bl	113c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x48c>
    f458:	ldp	x29, x30, [sp], #32
    f45c:	ret
    f460:	stp	x29, x30, [sp, #-48]!
    f464:	mov	x29, sp
    f468:	str	x0, [sp, #40]
    f46c:	str	x1, [sp, #32]
    f470:	str	x2, [sp, #24]
    f474:	mov	w2, #0x5                   	// #5
    f478:	ldr	x1, [sp, #24]
    f47c:	ldr	x0, [sp, #32]
    f480:	bl	113e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a8>
    f484:	nop
    f488:	ldp	x29, x30, [sp], #48
    f48c:	ret
    f490:	stp	x29, x30, [sp, #-48]!
    f494:	mov	x29, sp
    f498:	str	x0, [sp, #40]
    f49c:	str	x1, [sp, #32]
    f4a0:	str	x2, [sp, #24]
    f4a4:	mov	w2, #0x6                   	// #6
    f4a8:	ldr	x1, [sp, #24]
    f4ac:	ldr	x0, [sp, #32]
    f4b0:	bl	113e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a8>
    f4b4:	nop
    f4b8:	ldp	x29, x30, [sp], #48
    f4bc:	ret
    f4c0:	stp	x29, x30, [sp, #-48]!
    f4c4:	mov	x29, sp
    f4c8:	str	x0, [sp, #40]
    f4cc:	str	x1, [sp, #32]
    f4d0:	str	x2, [sp, #24]
    f4d4:	mov	w2, #0x7                   	// #7
    f4d8:	ldr	x1, [sp, #24]
    f4dc:	ldr	x0, [sp, #32]
    f4e0:	bl	113e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a8>
    f4e4:	nop
    f4e8:	ldp	x29, x30, [sp], #48
    f4ec:	ret
    f4f0:	stp	x29, x30, [sp, #-32]!
    f4f4:	mov	x29, sp
    f4f8:	str	x0, [sp, #24]
    f4fc:	str	x1, [sp, #16]
    f500:	mov	w1, #0x1                   	// #1
    f504:	ldr	x0, [sp, #16]
    f508:	bl	11428 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec>
    f50c:	ldp	x29, x30, [sp], #32
    f510:	ret
    f514:	stp	x29, x30, [sp, #-32]!
    f518:	mov	x29, sp
    f51c:	str	x0, [sp, #24]
    f520:	str	x1, [sp, #16]
    f524:	mov	w1, #0x2                   	// #2
    f528:	ldr	x0, [sp, #16]
    f52c:	bl	11428 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec>
    f530:	ldp	x29, x30, [sp], #32
    f534:	ret
    f538:	stp	x29, x30, [sp, #-32]!
    f53c:	mov	x29, sp
    f540:	str	x0, [sp, #24]
    f544:	str	x1, [sp, #16]
    f548:	mov	w1, #0x3                   	// #3
    f54c:	ldr	x0, [sp, #16]
    f550:	bl	11428 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec>
    f554:	ldp	x29, x30, [sp], #32
    f558:	ret
    f55c:	stp	x29, x30, [sp, #-32]!
    f560:	mov	x29, sp
    f564:	str	x0, [sp, #24]
    f568:	str	x1, [sp, #16]
    f56c:	mov	w1, #0x4                   	// #4
    f570:	ldr	x0, [sp, #16]
    f574:	bl	11428 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec>
    f578:	ldp	x29, x30, [sp], #32
    f57c:	ret
    f580:	stp	x29, x30, [sp, #-48]!
    f584:	mov	x29, sp
    f588:	str	x0, [sp, #40]
    f58c:	str	x1, [sp, #32]
    f590:	str	s0, [sp, #28]
    f594:	mov	w1, #0x5                   	// #5
    f598:	ldr	s0, [sp, #28]
    f59c:	ldr	x0, [sp, #32]
    f5a0:	bl	11444 <_ITM_changeTransactionMode@@LIBITM_1.0+0x508>
    f5a4:	nop
    f5a8:	ldp	x29, x30, [sp], #48
    f5ac:	ret
    f5b0:	stp	x29, x30, [sp, #-48]!
    f5b4:	mov	x29, sp
    f5b8:	str	x0, [sp, #40]
    f5bc:	str	x1, [sp, #32]
    f5c0:	str	s0, [sp, #28]
    f5c4:	mov	w1, #0x6                   	// #6
    f5c8:	ldr	s0, [sp, #28]
    f5cc:	ldr	x0, [sp, #32]
    f5d0:	bl	11444 <_ITM_changeTransactionMode@@LIBITM_1.0+0x508>
    f5d4:	nop
    f5d8:	ldp	x29, x30, [sp], #48
    f5dc:	ret
    f5e0:	stp	x29, x30, [sp, #-48]!
    f5e4:	mov	x29, sp
    f5e8:	str	x0, [sp, #40]
    f5ec:	str	x1, [sp, #32]
    f5f0:	str	s0, [sp, #28]
    f5f4:	mov	w1, #0x7                   	// #7
    f5f8:	ldr	s0, [sp, #28]
    f5fc:	ldr	x0, [sp, #32]
    f600:	bl	11444 <_ITM_changeTransactionMode@@LIBITM_1.0+0x508>
    f604:	nop
    f608:	ldp	x29, x30, [sp], #48
    f60c:	ret
    f610:	stp	x29, x30, [sp, #-32]!
    f614:	mov	x29, sp
    f618:	str	x0, [sp, #24]
    f61c:	str	x1, [sp, #16]
    f620:	mov	w1, #0x1                   	// #1
    f624:	ldr	x0, [sp, #16]
    f628:	bl	11488 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54c>
    f62c:	ldp	x29, x30, [sp], #32
    f630:	ret
    f634:	stp	x29, x30, [sp, #-32]!
    f638:	mov	x29, sp
    f63c:	str	x0, [sp, #24]
    f640:	str	x1, [sp, #16]
    f644:	mov	w1, #0x2                   	// #2
    f648:	ldr	x0, [sp, #16]
    f64c:	bl	11488 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54c>
    f650:	ldp	x29, x30, [sp], #32
    f654:	ret
    f658:	stp	x29, x30, [sp, #-32]!
    f65c:	mov	x29, sp
    f660:	str	x0, [sp, #24]
    f664:	str	x1, [sp, #16]
    f668:	mov	w1, #0x3                   	// #3
    f66c:	ldr	x0, [sp, #16]
    f670:	bl	11488 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54c>
    f674:	ldp	x29, x30, [sp], #32
    f678:	ret
    f67c:	stp	x29, x30, [sp, #-32]!
    f680:	mov	x29, sp
    f684:	str	x0, [sp, #24]
    f688:	str	x1, [sp, #16]
    f68c:	mov	w1, #0x4                   	// #4
    f690:	ldr	x0, [sp, #16]
    f694:	bl	11488 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54c>
    f698:	ldp	x29, x30, [sp], #32
    f69c:	ret
    f6a0:	stp	x29, x30, [sp, #-48]!
    f6a4:	mov	x29, sp
    f6a8:	str	x0, [sp, #40]
    f6ac:	str	x1, [sp, #32]
    f6b0:	str	d0, [sp, #24]
    f6b4:	mov	w1, #0x5                   	// #5
    f6b8:	ldr	d0, [sp, #24]
    f6bc:	ldr	x0, [sp, #32]
    f6c0:	bl	114a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x568>
    f6c4:	nop
    f6c8:	ldp	x29, x30, [sp], #48
    f6cc:	ret
    f6d0:	stp	x29, x30, [sp, #-48]!
    f6d4:	mov	x29, sp
    f6d8:	str	x0, [sp, #40]
    f6dc:	str	x1, [sp, #32]
    f6e0:	str	d0, [sp, #24]
    f6e4:	mov	w1, #0x6                   	// #6
    f6e8:	ldr	d0, [sp, #24]
    f6ec:	ldr	x0, [sp, #32]
    f6f0:	bl	114a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x568>
    f6f4:	nop
    f6f8:	ldp	x29, x30, [sp], #48
    f6fc:	ret
    f700:	stp	x29, x30, [sp, #-48]!
    f704:	mov	x29, sp
    f708:	str	x0, [sp, #40]
    f70c:	str	x1, [sp, #32]
    f710:	str	d0, [sp, #24]
    f714:	mov	w1, #0x7                   	// #7
    f718:	ldr	d0, [sp, #24]
    f71c:	ldr	x0, [sp, #32]
    f720:	bl	114a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x568>
    f724:	nop
    f728:	ldp	x29, x30, [sp], #48
    f72c:	ret
    f730:	stp	x29, x30, [sp, #-32]!
    f734:	mov	x29, sp
    f738:	str	x0, [sp, #24]
    f73c:	str	x1, [sp, #16]
    f740:	mov	w1, #0x1                   	// #1
    f744:	ldr	x0, [sp, #16]
    f748:	bl	114e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ac>
    f74c:	ldp	x29, x30, [sp], #32
    f750:	ret
    f754:	stp	x29, x30, [sp, #-32]!
    f758:	mov	x29, sp
    f75c:	str	x0, [sp, #24]
    f760:	str	x1, [sp, #16]
    f764:	mov	w1, #0x2                   	// #2
    f768:	ldr	x0, [sp, #16]
    f76c:	bl	114e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ac>
    f770:	ldp	x29, x30, [sp], #32
    f774:	ret
    f778:	stp	x29, x30, [sp, #-32]!
    f77c:	mov	x29, sp
    f780:	str	x0, [sp, #24]
    f784:	str	x1, [sp, #16]
    f788:	mov	w1, #0x3                   	// #3
    f78c:	ldr	x0, [sp, #16]
    f790:	bl	114e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ac>
    f794:	ldp	x29, x30, [sp], #32
    f798:	ret
    f79c:	stp	x29, x30, [sp, #-32]!
    f7a0:	mov	x29, sp
    f7a4:	str	x0, [sp, #24]
    f7a8:	str	x1, [sp, #16]
    f7ac:	mov	w1, #0x4                   	// #4
    f7b0:	ldr	x0, [sp, #16]
    f7b4:	bl	114e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ac>
    f7b8:	ldp	x29, x30, [sp], #32
    f7bc:	ret
    f7c0:	stp	x29, x30, [sp, #-48]!
    f7c4:	mov	x29, sp
    f7c8:	str	x0, [sp, #40]
    f7cc:	str	x1, [sp, #32]
    f7d0:	str	q0, [sp, #16]
    f7d4:	mov	w1, #0x5                   	// #5
    f7d8:	ldr	q0, [sp, #16]
    f7dc:	ldr	x0, [sp, #32]
    f7e0:	bl	11504 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5c8>
    f7e4:	nop
    f7e8:	ldp	x29, x30, [sp], #48
    f7ec:	ret
    f7f0:	stp	x29, x30, [sp, #-48]!
    f7f4:	mov	x29, sp
    f7f8:	str	x0, [sp, #40]
    f7fc:	str	x1, [sp, #32]
    f800:	str	q0, [sp, #16]
    f804:	mov	w1, #0x6                   	// #6
    f808:	ldr	q0, [sp, #16]
    f80c:	ldr	x0, [sp, #32]
    f810:	bl	11504 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5c8>
    f814:	nop
    f818:	ldp	x29, x30, [sp], #48
    f81c:	ret
    f820:	stp	x29, x30, [sp, #-48]!
    f824:	mov	x29, sp
    f828:	str	x0, [sp, #40]
    f82c:	str	x1, [sp, #32]
    f830:	str	q0, [sp, #16]
    f834:	mov	w1, #0x7                   	// #7
    f838:	ldr	q0, [sp, #16]
    f83c:	ldr	x0, [sp, #32]
    f840:	bl	11504 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5c8>
    f844:	nop
    f848:	ldp	x29, x30, [sp], #48
    f84c:	ret
    f850:	stp	x29, x30, [sp, #-32]!
    f854:	mov	x29, sp
    f858:	str	x0, [sp, #24]
    f85c:	str	x1, [sp, #16]
    f860:	mov	w1, #0x1                   	// #1
    f864:	ldr	x0, [sp, #16]
    f868:	bl	11548 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c>
    f86c:	fmov	s2, s0
    f870:	fmov	s0, s1
    f874:	fmov	s1, s0
    f878:	fmov	s0, s2
    f87c:	ldp	x29, x30, [sp], #32
    f880:	ret
    f884:	stp	x29, x30, [sp, #-32]!
    f888:	mov	x29, sp
    f88c:	str	x0, [sp, #24]
    f890:	str	x1, [sp, #16]
    f894:	mov	w1, #0x2                   	// #2
    f898:	ldr	x0, [sp, #16]
    f89c:	bl	11548 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c>
    f8a0:	fmov	s2, s0
    f8a4:	fmov	s0, s1
    f8a8:	fmov	s1, s0
    f8ac:	fmov	s0, s2
    f8b0:	ldp	x29, x30, [sp], #32
    f8b4:	ret
    f8b8:	stp	x29, x30, [sp, #-32]!
    f8bc:	mov	x29, sp
    f8c0:	str	x0, [sp, #24]
    f8c4:	str	x1, [sp, #16]
    f8c8:	mov	w1, #0x3                   	// #3
    f8cc:	ldr	x0, [sp, #16]
    f8d0:	bl	11548 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c>
    f8d4:	fmov	s2, s0
    f8d8:	fmov	s0, s1
    f8dc:	fmov	s1, s0
    f8e0:	fmov	s0, s2
    f8e4:	ldp	x29, x30, [sp], #32
    f8e8:	ret
    f8ec:	stp	x29, x30, [sp, #-32]!
    f8f0:	mov	x29, sp
    f8f4:	str	x0, [sp, #24]
    f8f8:	str	x1, [sp, #16]
    f8fc:	mov	w1, #0x4                   	// #4
    f900:	ldr	x0, [sp, #16]
    f904:	bl	11548 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c>
    f908:	fmov	s2, s0
    f90c:	fmov	s0, s1
    f910:	fmov	s1, s0
    f914:	fmov	s0, s2
    f918:	ldp	x29, x30, [sp], #32
    f91c:	ret
    f920:	stp	x29, x30, [sp, #-48]!
    f924:	mov	x29, sp
    f928:	str	x0, [sp, #40]
    f92c:	str	x1, [sp, #32]
    f930:	fmov	s2, s0
    f934:	fmov	s0, s1
    f938:	fmov	s1, s2
    f93c:	str	s1, [sp, #24]
    f940:	str	s0, [sp, #28]
    f944:	ldr	s0, [sp, #24]
    f948:	ldr	s1, [sp, #28]
    f94c:	mov	w1, #0x5                   	// #5
    f950:	ldr	x0, [sp, #32]
    f954:	bl	11574 <_ITM_changeTransactionMode@@LIBITM_1.0+0x638>
    f958:	nop
    f95c:	ldp	x29, x30, [sp], #48
    f960:	ret
    f964:	stp	x29, x30, [sp, #-48]!
    f968:	mov	x29, sp
    f96c:	str	x0, [sp, #40]
    f970:	str	x1, [sp, #32]
    f974:	fmov	s2, s0
    f978:	fmov	s0, s1
    f97c:	fmov	s1, s2
    f980:	str	s1, [sp, #24]
    f984:	str	s0, [sp, #28]
    f988:	ldr	s0, [sp, #24]
    f98c:	ldr	s1, [sp, #28]
    f990:	mov	w1, #0x6                   	// #6
    f994:	ldr	x0, [sp, #32]
    f998:	bl	11574 <_ITM_changeTransactionMode@@LIBITM_1.0+0x638>
    f99c:	nop
    f9a0:	ldp	x29, x30, [sp], #48
    f9a4:	ret
    f9a8:	stp	x29, x30, [sp, #-48]!
    f9ac:	mov	x29, sp
    f9b0:	str	x0, [sp, #40]
    f9b4:	str	x1, [sp, #32]
    f9b8:	fmov	s2, s0
    f9bc:	fmov	s0, s1
    f9c0:	fmov	s1, s2
    f9c4:	str	s1, [sp, #24]
    f9c8:	str	s0, [sp, #28]
    f9cc:	ldr	s0, [sp, #24]
    f9d0:	ldr	s1, [sp, #28]
    f9d4:	mov	w1, #0x7                   	// #7
    f9d8:	ldr	x0, [sp, #32]
    f9dc:	bl	11574 <_ITM_changeTransactionMode@@LIBITM_1.0+0x638>
    f9e0:	nop
    f9e4:	ldp	x29, x30, [sp], #48
    f9e8:	ret
    f9ec:	stp	x29, x30, [sp, #-32]!
    f9f0:	mov	x29, sp
    f9f4:	str	x0, [sp, #24]
    f9f8:	str	x1, [sp, #16]
    f9fc:	mov	w1, #0x1                   	// #1
    fa00:	ldr	x0, [sp, #16]
    fa04:	bl	115d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x694>
    fa08:	fmov	d2, d0
    fa0c:	fmov	d0, d1
    fa10:	fmov	d1, d0
    fa14:	fmov	d0, d2
    fa18:	ldp	x29, x30, [sp], #32
    fa1c:	ret
    fa20:	stp	x29, x30, [sp, #-32]!
    fa24:	mov	x29, sp
    fa28:	str	x0, [sp, #24]
    fa2c:	str	x1, [sp, #16]
    fa30:	mov	w1, #0x2                   	// #2
    fa34:	ldr	x0, [sp, #16]
    fa38:	bl	115d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x694>
    fa3c:	fmov	d2, d0
    fa40:	fmov	d0, d1
    fa44:	fmov	d1, d0
    fa48:	fmov	d0, d2
    fa4c:	ldp	x29, x30, [sp], #32
    fa50:	ret
    fa54:	stp	x29, x30, [sp, #-32]!
    fa58:	mov	x29, sp
    fa5c:	str	x0, [sp, #24]
    fa60:	str	x1, [sp, #16]
    fa64:	mov	w1, #0x3                   	// #3
    fa68:	ldr	x0, [sp, #16]
    fa6c:	bl	115d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x694>
    fa70:	fmov	d2, d0
    fa74:	fmov	d0, d1
    fa78:	fmov	d1, d0
    fa7c:	fmov	d0, d2
    fa80:	ldp	x29, x30, [sp], #32
    fa84:	ret
    fa88:	stp	x29, x30, [sp, #-32]!
    fa8c:	mov	x29, sp
    fa90:	str	x0, [sp, #24]
    fa94:	str	x1, [sp, #16]
    fa98:	mov	w1, #0x4                   	// #4
    fa9c:	ldr	x0, [sp, #16]
    faa0:	bl	115d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x694>
    faa4:	fmov	d2, d0
    faa8:	fmov	d0, d1
    faac:	fmov	d1, d0
    fab0:	fmov	d0, d2
    fab4:	ldp	x29, x30, [sp], #32
    fab8:	ret
    fabc:	stp	x29, x30, [sp, #-48]!
    fac0:	mov	x29, sp
    fac4:	str	x0, [sp, #40]
    fac8:	str	x1, [sp, #32]
    facc:	fmov	d2, d0
    fad0:	fmov	d0, d1
    fad4:	fmov	d1, d2
    fad8:	str	d1, [sp, #16]
    fadc:	str	d0, [sp, #24]
    fae0:	ldr	d0, [sp, #16]
    fae4:	ldr	d1, [sp, #24]
    fae8:	mov	w1, #0x5                   	// #5
    faec:	ldr	x0, [sp, #32]
    faf0:	bl	115fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x6c0>
    faf4:	nop
    faf8:	ldp	x29, x30, [sp], #48
    fafc:	ret
    fb00:	stp	x29, x30, [sp, #-48]!
    fb04:	mov	x29, sp
    fb08:	str	x0, [sp, #40]
    fb0c:	str	x1, [sp, #32]
    fb10:	fmov	d2, d0
    fb14:	fmov	d0, d1
    fb18:	fmov	d1, d2
    fb1c:	str	d1, [sp, #16]
    fb20:	str	d0, [sp, #24]
    fb24:	ldr	d0, [sp, #16]
    fb28:	ldr	d1, [sp, #24]
    fb2c:	mov	w1, #0x6                   	// #6
    fb30:	ldr	x0, [sp, #32]
    fb34:	bl	115fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x6c0>
    fb38:	nop
    fb3c:	ldp	x29, x30, [sp], #48
    fb40:	ret
    fb44:	stp	x29, x30, [sp, #-48]!
    fb48:	mov	x29, sp
    fb4c:	str	x0, [sp, #40]
    fb50:	str	x1, [sp, #32]
    fb54:	fmov	d2, d0
    fb58:	fmov	d0, d1
    fb5c:	fmov	d1, d2
    fb60:	str	d1, [sp, #16]
    fb64:	str	d0, [sp, #24]
    fb68:	ldr	d0, [sp, #16]
    fb6c:	ldr	d1, [sp, #24]
    fb70:	mov	w1, #0x7                   	// #7
    fb74:	ldr	x0, [sp, #32]
    fb78:	bl	115fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x6c0>
    fb7c:	nop
    fb80:	ldp	x29, x30, [sp], #48
    fb84:	ret
    fb88:	stp	x29, x30, [sp, #-32]!
    fb8c:	mov	x29, sp
    fb90:	str	x0, [sp, #24]
    fb94:	str	x1, [sp, #16]
    fb98:	mov	w1, #0x1                   	// #1
    fb9c:	ldr	x0, [sp, #16]
    fba0:	bl	11658 <_ITM_changeTransactionMode@@LIBITM_1.0+0x71c>
    fba4:	mov	v2.16b, v0.16b
    fba8:	mov	v0.16b, v1.16b
    fbac:	mov	v4.16b, v2.16b
    fbb0:	mov	v2.16b, v0.16b
    fbb4:	mov	v0.16b, v4.16b
    fbb8:	mov	v1.16b, v2.16b
    fbbc:	ldp	x29, x30, [sp], #32
    fbc0:	ret
    fbc4:	stp	x29, x30, [sp, #-32]!
    fbc8:	mov	x29, sp
    fbcc:	str	x0, [sp, #24]
    fbd0:	str	x1, [sp, #16]
    fbd4:	mov	w1, #0x2                   	// #2
    fbd8:	ldr	x0, [sp, #16]
    fbdc:	bl	11658 <_ITM_changeTransactionMode@@LIBITM_1.0+0x71c>
    fbe0:	mov	v2.16b, v0.16b
    fbe4:	mov	v0.16b, v1.16b
    fbe8:	mov	v4.16b, v2.16b
    fbec:	mov	v2.16b, v0.16b
    fbf0:	mov	v0.16b, v4.16b
    fbf4:	mov	v1.16b, v2.16b
    fbf8:	ldp	x29, x30, [sp], #32
    fbfc:	ret
    fc00:	stp	x29, x30, [sp, #-32]!
    fc04:	mov	x29, sp
    fc08:	str	x0, [sp, #24]
    fc0c:	str	x1, [sp, #16]
    fc10:	mov	w1, #0x3                   	// #3
    fc14:	ldr	x0, [sp, #16]
    fc18:	bl	11658 <_ITM_changeTransactionMode@@LIBITM_1.0+0x71c>
    fc1c:	mov	v2.16b, v0.16b
    fc20:	mov	v0.16b, v1.16b
    fc24:	mov	v4.16b, v2.16b
    fc28:	mov	v2.16b, v0.16b
    fc2c:	mov	v0.16b, v4.16b
    fc30:	mov	v1.16b, v2.16b
    fc34:	ldp	x29, x30, [sp], #32
    fc38:	ret
    fc3c:	stp	x29, x30, [sp, #-32]!
    fc40:	mov	x29, sp
    fc44:	str	x0, [sp, #24]
    fc48:	str	x1, [sp, #16]
    fc4c:	mov	w1, #0x4                   	// #4
    fc50:	ldr	x0, [sp, #16]
    fc54:	bl	11658 <_ITM_changeTransactionMode@@LIBITM_1.0+0x71c>
    fc58:	mov	v2.16b, v0.16b
    fc5c:	mov	v0.16b, v1.16b
    fc60:	mov	v4.16b, v2.16b
    fc64:	mov	v2.16b, v0.16b
    fc68:	mov	v0.16b, v4.16b
    fc6c:	mov	v1.16b, v2.16b
    fc70:	ldp	x29, x30, [sp], #32
    fc74:	ret
    fc78:	stp	x29, x30, [sp, #-64]!
    fc7c:	mov	x29, sp
    fc80:	str	x0, [sp, #56]
    fc84:	str	x1, [sp, #48]
    fc88:	mov	v2.16b, v0.16b
    fc8c:	mov	v0.16b, v1.16b
    fc90:	str	q2, [sp, #16]
    fc94:	str	q0, [sp, #32]
    fc98:	ldr	q0, [sp, #16]
    fc9c:	ldr	q2, [sp, #32]
    fca0:	mov	w1, #0x5                   	// #5
    fca4:	mov	v1.16b, v2.16b
    fca8:	ldr	x0, [sp, #48]
    fcac:	bl	11688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x74c>
    fcb0:	nop
    fcb4:	ldp	x29, x30, [sp], #64
    fcb8:	ret
    fcbc:	stp	x29, x30, [sp, #-64]!
    fcc0:	mov	x29, sp
    fcc4:	str	x0, [sp, #56]
    fcc8:	str	x1, [sp, #48]
    fccc:	mov	v2.16b, v0.16b
    fcd0:	mov	v0.16b, v1.16b
    fcd4:	str	q2, [sp, #16]
    fcd8:	str	q0, [sp, #32]
    fcdc:	ldr	q0, [sp, #16]
    fce0:	ldr	q2, [sp, #32]
    fce4:	mov	w1, #0x6                   	// #6
    fce8:	mov	v1.16b, v2.16b
    fcec:	ldr	x0, [sp, #48]
    fcf0:	bl	11688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x74c>
    fcf4:	nop
    fcf8:	ldp	x29, x30, [sp], #64
    fcfc:	ret
    fd00:	stp	x29, x30, [sp, #-64]!
    fd04:	mov	x29, sp
    fd08:	str	x0, [sp, #56]
    fd0c:	str	x1, [sp, #48]
    fd10:	mov	v2.16b, v0.16b
    fd14:	mov	v0.16b, v1.16b
    fd18:	str	q2, [sp, #16]
    fd1c:	str	q0, [sp, #32]
    fd20:	ldr	q0, [sp, #16]
    fd24:	ldr	q2, [sp, #32]
    fd28:	mov	w1, #0x7                   	// #7
    fd2c:	mov	v1.16b, v2.16b
    fd30:	ldr	x0, [sp, #48]
    fd34:	bl	11688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x74c>
    fd38:	nop
    fd3c:	ldp	x29, x30, [sp], #64
    fd40:	ret
    fd44:	stp	x29, x30, [sp, #-64]!
    fd48:	mov	x29, sp
    fd4c:	str	x0, [sp, #56]
    fd50:	str	x1, [sp, #48]
    fd54:	str	x2, [sp, #40]
    fd58:	str	x3, [sp, #32]
    fd5c:	strb	w4, [sp, #31]
    fd60:	str	w5, [sp, #24]
    fd64:	str	w6, [sp, #20]
    fd68:	ldr	x0, [sp, #32]
    fd6c:	cmp	x0, #0x0
    fd70:	b.eq	fd90 <_ITM_beginTransaction@@LIBITM_1.0+0x1f0c>  // b.none
    fd74:	ldr	w5, [sp, #20]
    fd78:	ldr	w4, [sp, #24]
    fd7c:	ldrb	w3, [sp, #31]
    fd80:	ldr	x2, [sp, #32]
    fd84:	ldr	x1, [sp, #40]
    fd88:	ldr	x0, [sp, #48]
    fd8c:	bl	ef24 <_ITM_beginTransaction@@LIBITM_1.0+0x10a0>
    fd90:	nop
    fd94:	ldp	x29, x30, [sp], #64
    fd98:	ret
    fd9c:	stp	x29, x30, [sp, #-48]!
    fda0:	mov	x29, sp
    fda4:	str	x0, [sp, #40]
    fda8:	str	x1, [sp, #32]
    fdac:	str	w2, [sp, #28]
    fdb0:	str	x3, [sp, #16]
    fdb4:	str	w4, [sp, #24]
    fdb8:	ldr	x0, [sp, #16]
    fdbc:	cmp	x0, #0x0
    fdc0:	b.eq	fdd8 <_ITM_beginTransaction@@LIBITM_1.0+0x1f54>  // b.none
    fdc4:	ldr	w3, [sp, #24]
    fdc8:	ldr	x2, [sp, #16]
    fdcc:	ldr	w1, [sp, #28]
    fdd0:	ldr	x0, [sp, #32]
    fdd4:	bl	efac <_ITM_beginTransaction@@LIBITM_1.0+0x1128>
    fdd8:	nop
    fddc:	ldp	x29, x30, [sp], #48
    fde0:	ret
    fde4:	stp	x29, x30, [sp, #-32]!
    fde8:	mov	x29, sp
    fdec:	str	x0, [sp, #24]
    fdf0:	ldr	x7, [sp, #24]
    fdf4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    fdf8:	add	x6, x0, #0x150
    fdfc:	mov	w5, #0x1                   	// #1
    fe00:	mov	w4, #0x1                   	// #1
    fe04:	mov	w3, #0x0                   	// #0
    fe08:	mov	w2, #0x1                   	// #1
    fe0c:	mov	w1, #0x0                   	// #0
    fe10:	mov	x0, x7
    fe14:	bl	11a58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xb1c>
    fe18:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
    fe1c:	add	x1, x0, #0x68
    fe20:	ldr	x0, [sp, #24]
    fe24:	str	x1, [x0]
    fe28:	nop
    fe2c:	ldp	x29, x30, [sp], #32
    fe30:	ret
    fe34:	stp	x29, x30, [sp, #-32]!
    fe38:	mov	x29, sp
    fe3c:	str	x0, [sp, #24]
    fe40:	ldr	x7, [sp, #24]
    fe44:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
    fe48:	add	x6, x0, #0x150
    fe4c:	mov	w5, #0x0                   	// #0
    fe50:	mov	w4, #0x0                   	// #0
    fe54:	mov	w3, #0x0                   	// #0
    fe58:	mov	w2, #0x1                   	// #1
    fe5c:	mov	w1, #0x0                   	// #0
    fe60:	mov	x0, x7
    fe64:	bl	dff4 <_ITM_beginTransaction@@LIBITM_1.0+0x170>
    fe68:	adrp	x0, 2f000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e0c4>
    fe6c:	add	x1, x0, #0xde8
    fe70:	ldr	x0, [sp, #24]
    fe74:	str	x1, [x0]
    fe78:	nop
    fe7c:	ldp	x29, x30, [sp], #32
    fe80:	ret
    fe84:	stp	x29, x30, [sp, #-32]!
    fe88:	mov	x29, sp
    fe8c:	bl	df14 <_ITM_beginTransaction@@LIBITM_1.0+0x90>
    fe90:	str	x0, [sp, #24]
    fe94:	ldr	x0, [sp, #24]
    fe98:	ldr	w0, [x0, #288]
    fe9c:	and	w0, w0, #0x3
    fea0:	cmp	w0, #0x0
    fea4:	b.ne	feb0 <_ITM_beginTransaction@@LIBITM_1.0+0x202c>  // b.any
    fea8:	ldr	x0, [sp, #24]
    feac:	bl	10de4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f60>
    feb0:	nop
    feb4:	ldp	x29, x30, [sp], #32
    feb8:	ret
    febc:	stp	x29, x30, [sp, #-64]!
    fec0:	mov	x29, sp
    fec4:	str	x0, [sp, #56]
    fec8:	str	x1, [sp, #48]
    fecc:	str	x2, [sp, #40]
    fed0:	strb	w3, [sp, #39]
    fed4:	str	w4, [sp, #32]
    fed8:	str	w5, [sp, #28]
    fedc:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
    fee0:	ldr	w5, [sp, #28]
    fee4:	ldr	w4, [sp, #32]
    fee8:	ldrb	w3, [sp, #39]
    feec:	ldr	x2, [sp, #40]
    fef0:	ldr	x1, [sp, #48]
    fef4:	ldr	x0, [sp, #56]
    fef8:	bl	e054 <_ITM_beginTransaction@@LIBITM_1.0+0x1d0>
    fefc:	nop
    ff00:	ldp	x29, x30, [sp], #64
    ff04:	ret
    ff08:	stp	x29, x30, [sp, #-48]!
    ff0c:	mov	x29, sp
    ff10:	str	x0, [sp, #40]
    ff14:	str	w1, [sp, #36]
    ff18:	str	x2, [sp, #24]
    ff1c:	str	w3, [sp, #32]
    ff20:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
    ff24:	ldr	w3, [sp, #32]
    ff28:	ldr	x2, [sp, #24]
    ff2c:	ldr	w1, [sp, #36]
    ff30:	ldr	x0, [sp, #40]
    ff34:	bl	e0b8 <_ITM_beginTransaction@@LIBITM_1.0+0x234>
    ff38:	nop
    ff3c:	ldp	x29, x30, [sp], #48
    ff40:	ret
    ff44:	stp	x29, x30, [sp, #-32]!
    ff48:	mov	x29, sp
    ff4c:	str	x0, [sp, #24]
    ff50:	str	x1, [sp, #16]
    ff54:	mov	w1, #0x1                   	// #1
    ff58:	ldr	x0, [sp, #16]
    ff5c:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    ff60:	and	w0, w0, #0xff
    ff64:	ldp	x29, x30, [sp], #32
    ff68:	ret
    ff6c:	stp	x29, x30, [sp, #-32]!
    ff70:	mov	x29, sp
    ff74:	str	x0, [sp, #24]
    ff78:	str	x1, [sp, #16]
    ff7c:	mov	w1, #0x2                   	// #2
    ff80:	ldr	x0, [sp, #16]
    ff84:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    ff88:	and	w0, w0, #0xff
    ff8c:	ldp	x29, x30, [sp], #32
    ff90:	ret
    ff94:	stp	x29, x30, [sp, #-32]!
    ff98:	mov	x29, sp
    ff9c:	str	x0, [sp, #24]
    ffa0:	str	x1, [sp, #16]
    ffa4:	mov	w1, #0x3                   	// #3
    ffa8:	ldr	x0, [sp, #16]
    ffac:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    ffb0:	and	w0, w0, #0xff
    ffb4:	ldp	x29, x30, [sp], #32
    ffb8:	ret
    ffbc:	stp	x29, x30, [sp, #-32]!
    ffc0:	mov	x29, sp
    ffc4:	str	x0, [sp, #24]
    ffc8:	str	x1, [sp, #16]
    ffcc:	mov	w1, #0x4                   	// #4
    ffd0:	ldr	x0, [sp, #16]
    ffd4:	bl	10f88 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c>
    ffd8:	and	w0, w0, #0xff
    ffdc:	ldp	x29, x30, [sp], #32
    ffe0:	ret
    ffe4:	stp	x29, x30, [sp, #-48]!
    ffe8:	mov	x29, sp
    ffec:	str	x0, [sp, #40]
    fff0:	str	x1, [sp, #32]
    fff4:	strb	w2, [sp, #31]
    fff8:	mov	w2, #0x5                   	// #5
    fffc:	ldrb	w1, [sp, #31]
   10000:	ldr	x0, [sp, #32]
   10004:	bl	116e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7a4>
   10008:	nop
   1000c:	ldp	x29, x30, [sp], #48
   10010:	ret
   10014:	stp	x29, x30, [sp, #-48]!
   10018:	mov	x29, sp
   1001c:	str	x0, [sp, #40]
   10020:	str	x1, [sp, #32]
   10024:	strb	w2, [sp, #31]
   10028:	mov	w2, #0x6                   	// #6
   1002c:	ldrb	w1, [sp, #31]
   10030:	ldr	x0, [sp, #32]
   10034:	bl	116e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7a4>
   10038:	nop
   1003c:	ldp	x29, x30, [sp], #48
   10040:	ret
   10044:	stp	x29, x30, [sp, #-48]!
   10048:	mov	x29, sp
   1004c:	str	x0, [sp, #40]
   10050:	str	x1, [sp, #32]
   10054:	strb	w2, [sp, #31]
   10058:	mov	w2, #0x7                   	// #7
   1005c:	ldrb	w1, [sp, #31]
   10060:	ldr	x0, [sp, #32]
   10064:	bl	116e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7a4>
   10068:	nop
   1006c:	ldp	x29, x30, [sp], #48
   10070:	ret
   10074:	stp	x29, x30, [sp, #-32]!
   10078:	mov	x29, sp
   1007c:	str	x0, [sp, #24]
   10080:	str	x1, [sp, #16]
   10084:	mov	w1, #0x1                   	// #1
   10088:	ldr	x0, [sp, #16]
   1008c:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
   10090:	and	w0, w0, #0xffff
   10094:	ldp	x29, x30, [sp], #32
   10098:	ret
   1009c:	stp	x29, x30, [sp, #-32]!
   100a0:	mov	x29, sp
   100a4:	str	x0, [sp, #24]
   100a8:	str	x1, [sp, #16]
   100ac:	mov	w1, #0x2                   	// #2
   100b0:	ldr	x0, [sp, #16]
   100b4:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
   100b8:	and	w0, w0, #0xffff
   100bc:	ldp	x29, x30, [sp], #32
   100c0:	ret
   100c4:	stp	x29, x30, [sp, #-32]!
   100c8:	mov	x29, sp
   100cc:	str	x0, [sp, #24]
   100d0:	str	x1, [sp, #16]
   100d4:	mov	w1, #0x3                   	// #3
   100d8:	ldr	x0, [sp, #16]
   100dc:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
   100e0:	and	w0, w0, #0xffff
   100e4:	ldp	x29, x30, [sp], #32
   100e8:	ret
   100ec:	stp	x29, x30, [sp, #-32]!
   100f0:	mov	x29, sp
   100f4:	str	x0, [sp, #24]
   100f8:	str	x1, [sp, #16]
   100fc:	mov	w1, #0x4                   	// #4
   10100:	ldr	x0, [sp, #16]
   10104:	bl	10fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x90>
   10108:	and	w0, w0, #0xffff
   1010c:	ldp	x29, x30, [sp], #32
   10110:	ret
   10114:	stp	x29, x30, [sp, #-48]!
   10118:	mov	x29, sp
   1011c:	str	x0, [sp, #40]
   10120:	str	x1, [sp, #32]
   10124:	strh	w2, [sp, #30]
   10128:	mov	w2, #0x5                   	// #5
   1012c:	ldrh	w1, [sp, #30]
   10130:	ldr	x0, [sp, #32]
   10134:	bl	11714 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7d8>
   10138:	nop
   1013c:	ldp	x29, x30, [sp], #48
   10140:	ret
   10144:	stp	x29, x30, [sp, #-48]!
   10148:	mov	x29, sp
   1014c:	str	x0, [sp, #40]
   10150:	str	x1, [sp, #32]
   10154:	strh	w2, [sp, #30]
   10158:	mov	w2, #0x6                   	// #6
   1015c:	ldrh	w1, [sp, #30]
   10160:	ldr	x0, [sp, #32]
   10164:	bl	11714 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7d8>
   10168:	nop
   1016c:	ldp	x29, x30, [sp], #48
   10170:	ret
   10174:	stp	x29, x30, [sp, #-48]!
   10178:	mov	x29, sp
   1017c:	str	x0, [sp, #40]
   10180:	str	x1, [sp, #32]
   10184:	strh	w2, [sp, #30]
   10188:	mov	w2, #0x7                   	// #7
   1018c:	ldrh	w1, [sp, #30]
   10190:	ldr	x0, [sp, #32]
   10194:	bl	11714 <_ITM_changeTransactionMode@@LIBITM_1.0+0x7d8>
   10198:	nop
   1019c:	ldp	x29, x30, [sp], #48
   101a0:	ret
   101a4:	stp	x29, x30, [sp, #-32]!
   101a8:	mov	x29, sp
   101ac:	str	x0, [sp, #24]
   101b0:	str	x1, [sp, #16]
   101b4:	mov	w1, #0x1                   	// #1
   101b8:	ldr	x0, [sp, #16]
   101bc:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
   101c0:	ldp	x29, x30, [sp], #32
   101c4:	ret
   101c8:	stp	x29, x30, [sp, #-32]!
   101cc:	mov	x29, sp
   101d0:	str	x0, [sp, #24]
   101d4:	str	x1, [sp, #16]
   101d8:	mov	w1, #0x2                   	// #2
   101dc:	ldr	x0, [sp, #16]
   101e0:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
   101e4:	ldp	x29, x30, [sp], #32
   101e8:	ret
   101ec:	stp	x29, x30, [sp, #-32]!
   101f0:	mov	x29, sp
   101f4:	str	x0, [sp, #24]
   101f8:	str	x1, [sp, #16]
   101fc:	mov	w1, #0x3                   	// #3
   10200:	ldr	x0, [sp, #16]
   10204:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
   10208:	ldp	x29, x30, [sp], #32
   1020c:	ret
   10210:	stp	x29, x30, [sp, #-32]!
   10214:	mov	x29, sp
   10218:	str	x0, [sp, #24]
   1021c:	str	x1, [sp, #16]
   10220:	mov	w1, #0x4                   	// #4
   10224:	ldr	x0, [sp, #16]
   10228:	bl	11010 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd4>
   1022c:	ldp	x29, x30, [sp], #32
   10230:	ret
   10234:	stp	x29, x30, [sp, #-48]!
   10238:	mov	x29, sp
   1023c:	str	x0, [sp, #40]
   10240:	str	x1, [sp, #32]
   10244:	str	w2, [sp, #28]
   10248:	mov	w2, #0x5                   	// #5
   1024c:	ldr	w1, [sp, #28]
   10250:	ldr	x0, [sp, #32]
   10254:	bl	11748 <_ITM_changeTransactionMode@@LIBITM_1.0+0x80c>
   10258:	nop
   1025c:	ldp	x29, x30, [sp], #48
   10260:	ret
   10264:	stp	x29, x30, [sp, #-48]!
   10268:	mov	x29, sp
   1026c:	str	x0, [sp, #40]
   10270:	str	x1, [sp, #32]
   10274:	str	w2, [sp, #28]
   10278:	mov	w2, #0x6                   	// #6
   1027c:	ldr	w1, [sp, #28]
   10280:	ldr	x0, [sp, #32]
   10284:	bl	11748 <_ITM_changeTransactionMode@@LIBITM_1.0+0x80c>
   10288:	nop
   1028c:	ldp	x29, x30, [sp], #48
   10290:	ret
   10294:	stp	x29, x30, [sp, #-48]!
   10298:	mov	x29, sp
   1029c:	str	x0, [sp, #40]
   102a0:	str	x1, [sp, #32]
   102a4:	str	w2, [sp, #28]
   102a8:	mov	w2, #0x7                   	// #7
   102ac:	ldr	w1, [sp, #28]
   102b0:	ldr	x0, [sp, #32]
   102b4:	bl	11748 <_ITM_changeTransactionMode@@LIBITM_1.0+0x80c>
   102b8:	nop
   102bc:	ldp	x29, x30, [sp], #48
   102c0:	ret
   102c4:	stp	x29, x30, [sp, #-32]!
   102c8:	mov	x29, sp
   102cc:	str	x0, [sp, #24]
   102d0:	str	x1, [sp, #16]
   102d4:	mov	w1, #0x1                   	// #1
   102d8:	ldr	x0, [sp, #16]
   102dc:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
   102e0:	ldp	x29, x30, [sp], #32
   102e4:	ret
   102e8:	stp	x29, x30, [sp, #-32]!
   102ec:	mov	x29, sp
   102f0:	str	x0, [sp, #24]
   102f4:	str	x1, [sp, #16]
   102f8:	mov	w1, #0x2                   	// #2
   102fc:	ldr	x0, [sp, #16]
   10300:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
   10304:	ldp	x29, x30, [sp], #32
   10308:	ret
   1030c:	stp	x29, x30, [sp, #-32]!
   10310:	mov	x29, sp
   10314:	str	x0, [sp, #24]
   10318:	str	x1, [sp, #16]
   1031c:	mov	w1, #0x3                   	// #3
   10320:	ldr	x0, [sp, #16]
   10324:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
   10328:	ldp	x29, x30, [sp], #32
   1032c:	ret
   10330:	stp	x29, x30, [sp, #-32]!
   10334:	mov	x29, sp
   10338:	str	x0, [sp, #24]
   1033c:	str	x1, [sp, #16]
   10340:	mov	w1, #0x4                   	// #4
   10344:	ldr	x0, [sp, #16]
   10348:	bl	11054 <_ITM_changeTransactionMode@@LIBITM_1.0+0x118>
   1034c:	ldp	x29, x30, [sp], #32
   10350:	ret
   10354:	stp	x29, x30, [sp, #-48]!
   10358:	mov	x29, sp
   1035c:	str	x0, [sp, #40]
   10360:	str	x1, [sp, #32]
   10364:	str	x2, [sp, #24]
   10368:	mov	w2, #0x5                   	// #5
   1036c:	ldr	x1, [sp, #24]
   10370:	ldr	x0, [sp, #32]
   10374:	bl	1177c <_ITM_changeTransactionMode@@LIBITM_1.0+0x840>
   10378:	nop
   1037c:	ldp	x29, x30, [sp], #48
   10380:	ret
   10384:	stp	x29, x30, [sp, #-48]!
   10388:	mov	x29, sp
   1038c:	str	x0, [sp, #40]
   10390:	str	x1, [sp, #32]
   10394:	str	x2, [sp, #24]
   10398:	mov	w2, #0x6                   	// #6
   1039c:	ldr	x1, [sp, #24]
   103a0:	ldr	x0, [sp, #32]
   103a4:	bl	1177c <_ITM_changeTransactionMode@@LIBITM_1.0+0x840>
   103a8:	nop
   103ac:	ldp	x29, x30, [sp], #48
   103b0:	ret
   103b4:	stp	x29, x30, [sp, #-48]!
   103b8:	mov	x29, sp
   103bc:	str	x0, [sp, #40]
   103c0:	str	x1, [sp, #32]
   103c4:	str	x2, [sp, #24]
   103c8:	mov	w2, #0x7                   	// #7
   103cc:	ldr	x1, [sp, #24]
   103d0:	ldr	x0, [sp, #32]
   103d4:	bl	1177c <_ITM_changeTransactionMode@@LIBITM_1.0+0x840>
   103d8:	nop
   103dc:	ldp	x29, x30, [sp], #48
   103e0:	ret
   103e4:	stp	x29, x30, [sp, #-32]!
   103e8:	mov	x29, sp
   103ec:	str	x0, [sp, #24]
   103f0:	str	x1, [sp, #16]
   103f4:	mov	w1, #0x1                   	// #1
   103f8:	ldr	x0, [sp, #16]
   103fc:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
   10400:	ldp	x29, x30, [sp], #32
   10404:	ret
   10408:	stp	x29, x30, [sp, #-32]!
   1040c:	mov	x29, sp
   10410:	str	x0, [sp, #24]
   10414:	str	x1, [sp, #16]
   10418:	mov	w1, #0x2                   	// #2
   1041c:	ldr	x0, [sp, #16]
   10420:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
   10424:	ldp	x29, x30, [sp], #32
   10428:	ret
   1042c:	stp	x29, x30, [sp, #-32]!
   10430:	mov	x29, sp
   10434:	str	x0, [sp, #24]
   10438:	str	x1, [sp, #16]
   1043c:	mov	w1, #0x3                   	// #3
   10440:	ldr	x0, [sp, #16]
   10444:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
   10448:	ldp	x29, x30, [sp], #32
   1044c:	ret
   10450:	stp	x29, x30, [sp, #-32]!
   10454:	mov	x29, sp
   10458:	str	x0, [sp, #24]
   1045c:	str	x1, [sp, #16]
   10460:	mov	w1, #0x4                   	// #4
   10464:	ldr	x0, [sp, #16]
   10468:	bl	11098 <_ITM_changeTransactionMode@@LIBITM_1.0+0x15c>
   1046c:	ldp	x29, x30, [sp], #32
   10470:	ret
   10474:	stp	x29, x30, [sp, #-48]!
   10478:	mov	x29, sp
   1047c:	str	x0, [sp, #40]
   10480:	str	x1, [sp, #32]
   10484:	str	s0, [sp, #28]
   10488:	mov	w1, #0x5                   	// #5
   1048c:	ldr	s0, [sp, #28]
   10490:	ldr	x0, [sp, #32]
   10494:	bl	117b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x874>
   10498:	nop
   1049c:	ldp	x29, x30, [sp], #48
   104a0:	ret
   104a4:	stp	x29, x30, [sp, #-48]!
   104a8:	mov	x29, sp
   104ac:	str	x0, [sp, #40]
   104b0:	str	x1, [sp, #32]
   104b4:	str	s0, [sp, #28]
   104b8:	mov	w1, #0x6                   	// #6
   104bc:	ldr	s0, [sp, #28]
   104c0:	ldr	x0, [sp, #32]
   104c4:	bl	117b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x874>
   104c8:	nop
   104cc:	ldp	x29, x30, [sp], #48
   104d0:	ret
   104d4:	stp	x29, x30, [sp, #-48]!
   104d8:	mov	x29, sp
   104dc:	str	x0, [sp, #40]
   104e0:	str	x1, [sp, #32]
   104e4:	str	s0, [sp, #28]
   104e8:	mov	w1, #0x7                   	// #7
   104ec:	ldr	s0, [sp, #28]
   104f0:	ldr	x0, [sp, #32]
   104f4:	bl	117b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x874>
   104f8:	nop
   104fc:	ldp	x29, x30, [sp], #48
   10500:	ret
   10504:	stp	x29, x30, [sp, #-32]!
   10508:	mov	x29, sp
   1050c:	str	x0, [sp, #24]
   10510:	str	x1, [sp, #16]
   10514:	mov	w1, #0x1                   	// #1
   10518:	ldr	x0, [sp, #16]
   1051c:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
   10520:	ldp	x29, x30, [sp], #32
   10524:	ret
   10528:	stp	x29, x30, [sp, #-32]!
   1052c:	mov	x29, sp
   10530:	str	x0, [sp, #24]
   10534:	str	x1, [sp, #16]
   10538:	mov	w1, #0x2                   	// #2
   1053c:	ldr	x0, [sp, #16]
   10540:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
   10544:	ldp	x29, x30, [sp], #32
   10548:	ret
   1054c:	stp	x29, x30, [sp, #-32]!
   10550:	mov	x29, sp
   10554:	str	x0, [sp, #24]
   10558:	str	x1, [sp, #16]
   1055c:	mov	w1, #0x3                   	// #3
   10560:	ldr	x0, [sp, #16]
   10564:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
   10568:	ldp	x29, x30, [sp], #32
   1056c:	ret
   10570:	stp	x29, x30, [sp, #-32]!
   10574:	mov	x29, sp
   10578:	str	x0, [sp, #24]
   1057c:	str	x1, [sp, #16]
   10580:	mov	w1, #0x4                   	// #4
   10584:	ldr	x0, [sp, #16]
   10588:	bl	110dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x1a0>
   1058c:	ldp	x29, x30, [sp], #32
   10590:	ret
   10594:	stp	x29, x30, [sp, #-48]!
   10598:	mov	x29, sp
   1059c:	str	x0, [sp, #40]
   105a0:	str	x1, [sp, #32]
   105a4:	str	d0, [sp, #24]
   105a8:	mov	w1, #0x5                   	// #5
   105ac:	ldr	d0, [sp, #24]
   105b0:	ldr	x0, [sp, #32]
   105b4:	bl	117e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8a8>
   105b8:	nop
   105bc:	ldp	x29, x30, [sp], #48
   105c0:	ret
   105c4:	stp	x29, x30, [sp, #-48]!
   105c8:	mov	x29, sp
   105cc:	str	x0, [sp, #40]
   105d0:	str	x1, [sp, #32]
   105d4:	str	d0, [sp, #24]
   105d8:	mov	w1, #0x6                   	// #6
   105dc:	ldr	d0, [sp, #24]
   105e0:	ldr	x0, [sp, #32]
   105e4:	bl	117e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8a8>
   105e8:	nop
   105ec:	ldp	x29, x30, [sp], #48
   105f0:	ret
   105f4:	stp	x29, x30, [sp, #-48]!
   105f8:	mov	x29, sp
   105fc:	str	x0, [sp, #40]
   10600:	str	x1, [sp, #32]
   10604:	str	d0, [sp, #24]
   10608:	mov	w1, #0x7                   	// #7
   1060c:	ldr	d0, [sp, #24]
   10610:	ldr	x0, [sp, #32]
   10614:	bl	117e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8a8>
   10618:	nop
   1061c:	ldp	x29, x30, [sp], #48
   10620:	ret
   10624:	stp	x29, x30, [sp, #-32]!
   10628:	mov	x29, sp
   1062c:	str	x0, [sp, #24]
   10630:	str	x1, [sp, #16]
   10634:	mov	w1, #0x1                   	// #1
   10638:	ldr	x0, [sp, #16]
   1063c:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
   10640:	ldp	x29, x30, [sp], #32
   10644:	ret
   10648:	stp	x29, x30, [sp, #-32]!
   1064c:	mov	x29, sp
   10650:	str	x0, [sp, #24]
   10654:	str	x1, [sp, #16]
   10658:	mov	w1, #0x2                   	// #2
   1065c:	ldr	x0, [sp, #16]
   10660:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
   10664:	ldp	x29, x30, [sp], #32
   10668:	ret
   1066c:	stp	x29, x30, [sp, #-32]!
   10670:	mov	x29, sp
   10674:	str	x0, [sp, #24]
   10678:	str	x1, [sp, #16]
   1067c:	mov	w1, #0x3                   	// #3
   10680:	ldr	x0, [sp, #16]
   10684:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
   10688:	ldp	x29, x30, [sp], #32
   1068c:	ret
   10690:	stp	x29, x30, [sp, #-32]!
   10694:	mov	x29, sp
   10698:	str	x0, [sp, #24]
   1069c:	str	x1, [sp, #16]
   106a0:	mov	w1, #0x4                   	// #4
   106a4:	ldr	x0, [sp, #16]
   106a8:	bl	11120 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e4>
   106ac:	ldp	x29, x30, [sp], #32
   106b0:	ret
   106b4:	stp	x29, x30, [sp, #-48]!
   106b8:	mov	x29, sp
   106bc:	str	x0, [sp, #40]
   106c0:	str	x1, [sp, #32]
   106c4:	str	q0, [sp, #16]
   106c8:	mov	w1, #0x5                   	// #5
   106cc:	ldr	q0, [sp, #16]
   106d0:	ldr	x0, [sp, #32]
   106d4:	bl	11818 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8dc>
   106d8:	nop
   106dc:	ldp	x29, x30, [sp], #48
   106e0:	ret
   106e4:	stp	x29, x30, [sp, #-48]!
   106e8:	mov	x29, sp
   106ec:	str	x0, [sp, #40]
   106f0:	str	x1, [sp, #32]
   106f4:	str	q0, [sp, #16]
   106f8:	mov	w1, #0x6                   	// #6
   106fc:	ldr	q0, [sp, #16]
   10700:	ldr	x0, [sp, #32]
   10704:	bl	11818 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8dc>
   10708:	nop
   1070c:	ldp	x29, x30, [sp], #48
   10710:	ret
   10714:	stp	x29, x30, [sp, #-48]!
   10718:	mov	x29, sp
   1071c:	str	x0, [sp, #40]
   10720:	str	x1, [sp, #32]
   10724:	str	q0, [sp, #16]
   10728:	mov	w1, #0x7                   	// #7
   1072c:	ldr	q0, [sp, #16]
   10730:	ldr	x0, [sp, #32]
   10734:	bl	11818 <_ITM_changeTransactionMode@@LIBITM_1.0+0x8dc>
   10738:	nop
   1073c:	ldp	x29, x30, [sp], #48
   10740:	ret
   10744:	stp	x29, x30, [sp, #-32]!
   10748:	mov	x29, sp
   1074c:	str	x0, [sp, #24]
   10750:	str	x1, [sp, #16]
   10754:	mov	w1, #0x1                   	// #1
   10758:	ldr	x0, [sp, #16]
   1075c:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
   10760:	fmov	s2, s0
   10764:	fmov	s0, s1
   10768:	fmov	s1, s0
   1076c:	fmov	s0, s2
   10770:	ldp	x29, x30, [sp], #32
   10774:	ret
   10778:	stp	x29, x30, [sp, #-32]!
   1077c:	mov	x29, sp
   10780:	str	x0, [sp, #24]
   10784:	str	x1, [sp, #16]
   10788:	mov	w1, #0x2                   	// #2
   1078c:	ldr	x0, [sp, #16]
   10790:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
   10794:	fmov	s2, s0
   10798:	fmov	s0, s1
   1079c:	fmov	s1, s0
   107a0:	fmov	s0, s2
   107a4:	ldp	x29, x30, [sp], #32
   107a8:	ret
   107ac:	stp	x29, x30, [sp, #-32]!
   107b0:	mov	x29, sp
   107b4:	str	x0, [sp, #24]
   107b8:	str	x1, [sp, #16]
   107bc:	mov	w1, #0x3                   	// #3
   107c0:	ldr	x0, [sp, #16]
   107c4:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
   107c8:	fmov	s2, s0
   107cc:	fmov	s0, s1
   107d0:	fmov	s1, s0
   107d4:	fmov	s0, s2
   107d8:	ldp	x29, x30, [sp], #32
   107dc:	ret
   107e0:	stp	x29, x30, [sp, #-32]!
   107e4:	mov	x29, sp
   107e8:	str	x0, [sp, #24]
   107ec:	str	x1, [sp, #16]
   107f0:	mov	w1, #0x4                   	// #4
   107f4:	ldr	x0, [sp, #16]
   107f8:	bl	11164 <_ITM_changeTransactionMode@@LIBITM_1.0+0x228>
   107fc:	fmov	s2, s0
   10800:	fmov	s0, s1
   10804:	fmov	s1, s0
   10808:	fmov	s0, s2
   1080c:	ldp	x29, x30, [sp], #32
   10810:	ret
   10814:	stp	x29, x30, [sp, #-48]!
   10818:	mov	x29, sp
   1081c:	str	x0, [sp, #40]
   10820:	str	x1, [sp, #32]
   10824:	fmov	s2, s0
   10828:	fmov	s0, s1
   1082c:	fmov	s1, s2
   10830:	str	s1, [sp, #24]
   10834:	str	s0, [sp, #28]
   10838:	ldr	s0, [sp, #24]
   1083c:	ldr	s1, [sp, #28]
   10840:	mov	w1, #0x5                   	// #5
   10844:	ldr	x0, [sp, #32]
   10848:	bl	1184c <_ITM_changeTransactionMode@@LIBITM_1.0+0x910>
   1084c:	nop
   10850:	ldp	x29, x30, [sp], #48
   10854:	ret
   10858:	stp	x29, x30, [sp, #-48]!
   1085c:	mov	x29, sp
   10860:	str	x0, [sp, #40]
   10864:	str	x1, [sp, #32]
   10868:	fmov	s2, s0
   1086c:	fmov	s0, s1
   10870:	fmov	s1, s2
   10874:	str	s1, [sp, #24]
   10878:	str	s0, [sp, #28]
   1087c:	ldr	s0, [sp, #24]
   10880:	ldr	s1, [sp, #28]
   10884:	mov	w1, #0x6                   	// #6
   10888:	ldr	x0, [sp, #32]
   1088c:	bl	1184c <_ITM_changeTransactionMode@@LIBITM_1.0+0x910>
   10890:	nop
   10894:	ldp	x29, x30, [sp], #48
   10898:	ret
   1089c:	stp	x29, x30, [sp, #-48]!
   108a0:	mov	x29, sp
   108a4:	str	x0, [sp, #40]
   108a8:	str	x1, [sp, #32]
   108ac:	fmov	s2, s0
   108b0:	fmov	s0, s1
   108b4:	fmov	s1, s2
   108b8:	str	s1, [sp, #24]
   108bc:	str	s0, [sp, #28]
   108c0:	ldr	s0, [sp, #24]
   108c4:	ldr	s1, [sp, #28]
   108c8:	mov	w1, #0x7                   	// #7
   108cc:	ldr	x0, [sp, #32]
   108d0:	bl	1184c <_ITM_changeTransactionMode@@LIBITM_1.0+0x910>
   108d4:	nop
   108d8:	ldp	x29, x30, [sp], #48
   108dc:	ret
   108e0:	stp	x29, x30, [sp, #-32]!
   108e4:	mov	x29, sp
   108e8:	str	x0, [sp, #24]
   108ec:	str	x1, [sp, #16]
   108f0:	mov	w1, #0x1                   	// #1
   108f4:	ldr	x0, [sp, #16]
   108f8:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
   108fc:	fmov	d2, d0
   10900:	fmov	d0, d1
   10904:	fmov	d1, d0
   10908:	fmov	d0, d2
   1090c:	ldp	x29, x30, [sp], #32
   10910:	ret
   10914:	stp	x29, x30, [sp, #-32]!
   10918:	mov	x29, sp
   1091c:	str	x0, [sp, #24]
   10920:	str	x1, [sp, #16]
   10924:	mov	w1, #0x2                   	// #2
   10928:	ldr	x0, [sp, #16]
   1092c:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
   10930:	fmov	d2, d0
   10934:	fmov	d0, d1
   10938:	fmov	d1, d0
   1093c:	fmov	d0, d2
   10940:	ldp	x29, x30, [sp], #32
   10944:	ret
   10948:	stp	x29, x30, [sp, #-32]!
   1094c:	mov	x29, sp
   10950:	str	x0, [sp, #24]
   10954:	str	x1, [sp, #16]
   10958:	mov	w1, #0x3                   	// #3
   1095c:	ldr	x0, [sp, #16]
   10960:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
   10964:	fmov	d2, d0
   10968:	fmov	d0, d1
   1096c:	fmov	d1, d0
   10970:	fmov	d0, d2
   10974:	ldp	x29, x30, [sp], #32
   10978:	ret
   1097c:	stp	x29, x30, [sp, #-32]!
   10980:	mov	x29, sp
   10984:	str	x0, [sp, #24]
   10988:	str	x1, [sp, #16]
   1098c:	mov	w1, #0x4                   	// #4
   10990:	ldr	x0, [sp, #16]
   10994:	bl	111d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x294>
   10998:	fmov	d2, d0
   1099c:	fmov	d0, d1
   109a0:	fmov	d1, d0
   109a4:	fmov	d0, d2
   109a8:	ldp	x29, x30, [sp], #32
   109ac:	ret
   109b0:	stp	x29, x30, [sp, #-48]!
   109b4:	mov	x29, sp
   109b8:	str	x0, [sp, #40]
   109bc:	str	x1, [sp, #32]
   109c0:	fmov	d2, d0
   109c4:	fmov	d0, d1
   109c8:	fmov	d1, d2
   109cc:	str	d1, [sp, #16]
   109d0:	str	d0, [sp, #24]
   109d4:	ldr	d0, [sp, #16]
   109d8:	ldr	d1, [sp, #24]
   109dc:	mov	w1, #0x5                   	// #5
   109e0:	ldr	x0, [sp, #32]
   109e4:	bl	11894 <_ITM_changeTransactionMode@@LIBITM_1.0+0x958>
   109e8:	nop
   109ec:	ldp	x29, x30, [sp], #48
   109f0:	ret
   109f4:	stp	x29, x30, [sp, #-48]!
   109f8:	mov	x29, sp
   109fc:	str	x0, [sp, #40]
   10a00:	str	x1, [sp, #32]
   10a04:	fmov	d2, d0
   10a08:	fmov	d0, d1
   10a0c:	fmov	d1, d2
   10a10:	str	d1, [sp, #16]
   10a14:	str	d0, [sp, #24]
   10a18:	ldr	d0, [sp, #16]
   10a1c:	ldr	d1, [sp, #24]
   10a20:	mov	w1, #0x6                   	// #6
   10a24:	ldr	x0, [sp, #32]
   10a28:	bl	11894 <_ITM_changeTransactionMode@@LIBITM_1.0+0x958>
   10a2c:	nop
   10a30:	ldp	x29, x30, [sp], #48
   10a34:	ret
   10a38:	stp	x29, x30, [sp, #-48]!
   10a3c:	mov	x29, sp
   10a40:	str	x0, [sp, #40]
   10a44:	str	x1, [sp, #32]
   10a48:	fmov	d2, d0
   10a4c:	fmov	d0, d1
   10a50:	fmov	d1, d2
   10a54:	str	d1, [sp, #16]
   10a58:	str	d0, [sp, #24]
   10a5c:	ldr	d0, [sp, #16]
   10a60:	ldr	d1, [sp, #24]
   10a64:	mov	w1, #0x7                   	// #7
   10a68:	ldr	x0, [sp, #32]
   10a6c:	bl	11894 <_ITM_changeTransactionMode@@LIBITM_1.0+0x958>
   10a70:	nop
   10a74:	ldp	x29, x30, [sp], #48
   10a78:	ret
   10a7c:	stp	x29, x30, [sp, #-32]!
   10a80:	mov	x29, sp
   10a84:	str	x0, [sp, #24]
   10a88:	str	x1, [sp, #16]
   10a8c:	mov	w1, #0x1                   	// #1
   10a90:	ldr	x0, [sp, #16]
   10a94:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
   10a98:	mov	v2.16b, v0.16b
   10a9c:	mov	v0.16b, v1.16b
   10aa0:	mov	v4.16b, v2.16b
   10aa4:	mov	v2.16b, v0.16b
   10aa8:	mov	v0.16b, v4.16b
   10aac:	mov	v1.16b, v2.16b
   10ab0:	ldp	x29, x30, [sp], #32
   10ab4:	ret
   10ab8:	stp	x29, x30, [sp, #-32]!
   10abc:	mov	x29, sp
   10ac0:	str	x0, [sp, #24]
   10ac4:	str	x1, [sp, #16]
   10ac8:	mov	w1, #0x2                   	// #2
   10acc:	ldr	x0, [sp, #16]
   10ad0:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
   10ad4:	mov	v2.16b, v0.16b
   10ad8:	mov	v0.16b, v1.16b
   10adc:	mov	v4.16b, v2.16b
   10ae0:	mov	v2.16b, v0.16b
   10ae4:	mov	v0.16b, v4.16b
   10ae8:	mov	v1.16b, v2.16b
   10aec:	ldp	x29, x30, [sp], #32
   10af0:	ret
   10af4:	stp	x29, x30, [sp, #-32]!
   10af8:	mov	x29, sp
   10afc:	str	x0, [sp, #24]
   10b00:	str	x1, [sp, #16]
   10b04:	mov	w1, #0x3                   	// #3
   10b08:	ldr	x0, [sp, #16]
   10b0c:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
   10b10:	mov	v2.16b, v0.16b
   10b14:	mov	v0.16b, v1.16b
   10b18:	mov	v4.16b, v2.16b
   10b1c:	mov	v2.16b, v0.16b
   10b20:	mov	v0.16b, v4.16b
   10b24:	mov	v1.16b, v2.16b
   10b28:	ldp	x29, x30, [sp], #32
   10b2c:	ret
   10b30:	stp	x29, x30, [sp, #-32]!
   10b34:	mov	x29, sp
   10b38:	str	x0, [sp, #24]
   10b3c:	str	x1, [sp, #16]
   10b40:	mov	w1, #0x4                   	// #4
   10b44:	ldr	x0, [sp, #16]
   10b48:	bl	1123c <_ITM_changeTransactionMode@@LIBITM_1.0+0x300>
   10b4c:	mov	v2.16b, v0.16b
   10b50:	mov	v0.16b, v1.16b
   10b54:	mov	v4.16b, v2.16b
   10b58:	mov	v2.16b, v0.16b
   10b5c:	mov	v0.16b, v4.16b
   10b60:	mov	v1.16b, v2.16b
   10b64:	ldp	x29, x30, [sp], #32
   10b68:	ret
   10b6c:	stp	x29, x30, [sp, #-64]!
   10b70:	mov	x29, sp
   10b74:	str	x0, [sp, #56]
   10b78:	str	x1, [sp, #48]
   10b7c:	mov	v2.16b, v0.16b
   10b80:	mov	v0.16b, v1.16b
   10b84:	str	q2, [sp, #16]
   10b88:	str	q0, [sp, #32]
   10b8c:	ldr	q0, [sp, #16]
   10b90:	ldr	q2, [sp, #32]
   10b94:	mov	w1, #0x5                   	// #5
   10b98:	mov	v1.16b, v2.16b
   10b9c:	ldr	x0, [sp, #48]
   10ba0:	bl	118dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x9a0>
   10ba4:	nop
   10ba8:	ldp	x29, x30, [sp], #64
   10bac:	ret
   10bb0:	stp	x29, x30, [sp, #-64]!
   10bb4:	mov	x29, sp
   10bb8:	str	x0, [sp, #56]
   10bbc:	str	x1, [sp, #48]
   10bc0:	mov	v2.16b, v0.16b
   10bc4:	mov	v0.16b, v1.16b
   10bc8:	str	q2, [sp, #16]
   10bcc:	str	q0, [sp, #32]
   10bd0:	ldr	q0, [sp, #16]
   10bd4:	ldr	q2, [sp, #32]
   10bd8:	mov	w1, #0x6                   	// #6
   10bdc:	mov	v1.16b, v2.16b
   10be0:	ldr	x0, [sp, #48]
   10be4:	bl	118dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x9a0>
   10be8:	nop
   10bec:	ldp	x29, x30, [sp], #64
   10bf0:	ret
   10bf4:	stp	x29, x30, [sp, #-64]!
   10bf8:	mov	x29, sp
   10bfc:	str	x0, [sp, #56]
   10c00:	str	x1, [sp, #48]
   10c04:	mov	v2.16b, v0.16b
   10c08:	mov	v0.16b, v1.16b
   10c0c:	str	q2, [sp, #16]
   10c10:	str	q0, [sp, #32]
   10c14:	ldr	q0, [sp, #16]
   10c18:	ldr	q2, [sp, #32]
   10c1c:	mov	w1, #0x7                   	// #7
   10c20:	mov	v1.16b, v2.16b
   10c24:	ldr	x0, [sp, #48]
   10c28:	bl	118dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x9a0>
   10c2c:	nop
   10c30:	ldp	x29, x30, [sp], #64
   10c34:	ret
   10c38:	stp	x29, x30, [sp, #-64]!
   10c3c:	mov	x29, sp
   10c40:	str	x0, [sp, #56]
   10c44:	str	x1, [sp, #48]
   10c48:	str	x2, [sp, #40]
   10c4c:	str	x3, [sp, #32]
   10c50:	strb	w4, [sp, #31]
   10c54:	str	w5, [sp, #24]
   10c58:	str	w6, [sp, #20]
   10c5c:	ldr	x0, [sp, #32]
   10c60:	cmp	x0, #0x0
   10c64:	b.eq	10c84 <_ITM_beginTransaction@@LIBITM_1.0+0x2e00>  // b.none
   10c68:	ldr	w5, [sp, #20]
   10c6c:	ldr	w4, [sp, #24]
   10c70:	ldrb	w3, [sp, #31]
   10c74:	ldr	x2, [sp, #32]
   10c78:	ldr	x1, [sp, #40]
   10c7c:	ldr	x0, [sp, #48]
   10c80:	bl	febc <_ITM_beginTransaction@@LIBITM_1.0+0x2038>
   10c84:	nop
   10c88:	ldp	x29, x30, [sp], #64
   10c8c:	ret
   10c90:	stp	x29, x30, [sp, #-48]!
   10c94:	mov	x29, sp
   10c98:	str	x0, [sp, #40]
   10c9c:	str	x1, [sp, #32]
   10ca0:	str	w2, [sp, #28]
   10ca4:	str	x3, [sp, #16]
   10ca8:	str	w4, [sp, #24]
   10cac:	ldr	x0, [sp, #16]
   10cb0:	cmp	x0, #0x0
   10cb4:	b.eq	10ccc <_ITM_beginTransaction@@LIBITM_1.0+0x2e48>  // b.none
   10cb8:	ldr	w3, [sp, #24]
   10cbc:	ldr	x2, [sp, #16]
   10cc0:	ldr	w1, [sp, #28]
   10cc4:	ldr	x0, [sp, #32]
   10cc8:	bl	ff08 <_ITM_beginTransaction@@LIBITM_1.0+0x2084>
   10ccc:	nop
   10cd0:	ldp	x29, x30, [sp], #48
   10cd4:	ret
   10cd8:	stp	x29, x30, [sp, #-48]!
   10cdc:	mov	x29, sp
   10ce0:	str	x0, [sp, #24]
   10ce4:	str	x1, [sp, #16]
   10ce8:	bl	df14 <_ITM_beginTransaction@@LIBITM_1.0+0x90>
   10cec:	str	x0, [sp, #40]
   10cf0:	ldr	x0, [sp, #40]
   10cf4:	ldr	w0, [x0, #288]
   10cf8:	and	w0, w0, #0x2
   10cfc:	cmp	w0, #0x0
   10d00:	b.eq	10d08 <_ITM_beginTransaction@@LIBITM_1.0+0x2e84>  // b.none
   10d04:	bl	6d70 <abort@plt>
   10d08:	nop
   10d0c:	ldp	x29, x30, [sp], #48
   10d10:	ret
   10d14:	sub	sp, sp, #0x10
   10d18:	str	x0, [sp, #8]
   10d1c:	mov	w0, #0x1                   	// #1
   10d20:	add	sp, sp, #0x10
   10d24:	ret
   10d28:	sub	sp, sp, #0x10
   10d2c:	str	x0, [sp, #8]
   10d30:	nop
   10d34:	add	sp, sp, #0x10
   10d38:	ret
   10d3c:	stp	x29, x30, [sp, #-32]!
   10d40:	mov	x29, sp
   10d44:	str	x0, [sp, #24]
   10d48:	mov	w1, #0x0                   	// #0
   10d4c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10d50:	add	x0, x0, #0x200
   10d54:	bl	119a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xa6c>
   10d58:	nop
   10d5c:	ldp	x29, x30, [sp], #32
   10d60:	ret
   10d64:	stp	x29, x30, [sp, #-32]!
   10d68:	mov	x29, sp
   10d6c:	str	x0, [sp, #24]
   10d70:	ldr	x7, [sp, #24]
   10d74:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10d78:	add	x6, x0, #0x158
   10d7c:	mov	w5, #0x3                   	// #3
   10d80:	mov	w4, #0x0                   	// #0
   10d84:	mov	w3, #0x0                   	// #0
   10d88:	mov	w2, #0x1                   	// #1
   10d8c:	mov	w1, #0x0                   	// #0
   10d90:	mov	x0, x7
   10d94:	bl	dff4 <_ITM_beginTransaction@@LIBITM_1.0+0x170>
   10d98:	adrp	x0, 2f000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1e0c4>
   10d9c:	add	x1, x0, #0xb40
   10da0:	ldr	x0, [sp, #24]
   10da4:	str	x1, [x0]
   10da8:	nop
   10dac:	ldp	x29, x30, [sp], #32
   10db0:	ret
   10db4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10db8:	add	x0, x0, #0x250
   10dbc:	ret
   10dc0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10dc4:	add	x0, x0, #0x268
   10dc8:	ret
   10dcc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10dd0:	add	x0, x0, #0x280
   10dd4:	ret
   10dd8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10ddc:	add	x0, x0, #0x298
   10de0:	ret
   10de4:	stp	x29, x30, [sp, #-64]!
   10de8:	mov	x29, sp
   10dec:	str	x0, [sp, #24]
   10df0:	bl	df2c <_ITM_beginTransaction@@LIBITM_1.0+0xa8>
   10df4:	str	x0, [sp, #56]
   10df8:	ldr	x0, [sp, #24]
   10dfc:	ldr	w0, [x0, #288]
   10e00:	and	w0, w0, #0x1
   10e04:	cmp	w0, #0x0
   10e08:	b.eq	10e74 <_ITM_beginTransaction@@LIBITM_1.0+0x2ff0>  // b.none
   10e0c:	ldr	x0, [sp, #24]
   10e10:	ldr	w0, [x0, #288]
   10e14:	and	w0, w0, #0x2
   10e18:	cmp	w0, #0x0
   10e1c:	b.ne	10f30 <_ITM_beginTransaction@@LIBITM_1.0+0x30ac>  // b.any
   10e20:	str	xzr, [sp, #40]
   10e24:	ldr	x0, [sp, #56]
   10e28:	ldr	x0, [x0]
   10e2c:	add	x0, x0, #0x8
   10e30:	ldr	x2, [x0]
   10e34:	add	x0, sp, #0x28
   10e38:	mov	x1, x0
   10e3c:	ldr	x0, [sp, #56]
   10e40:	blr	x2
   10e44:	strb	w0, [sp, #55]
   10e48:	ldrb	w0, [sp, #55]
   10e4c:	cmp	w0, #0x0
   10e50:	b.ne	10f10 <_ITM_beginTransaction@@LIBITM_1.0+0x308c>  // b.any
   10e54:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10e58:	add	x3, x0, #0xf58
   10e5c:	mov	w2, #0x137                 	// #311
   10e60:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10e64:	add	x1, x0, #0xf80
   10e68:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10e6c:	add	x0, x0, #0xfa8
   10e70:	bl	6e40 <__assert_fail@plt>
   10e74:	ldr	x1, [sp, #24]
   10e78:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10e7c:	add	x0, x0, #0x200
   10e80:	bl	d550 <_ITM_error@@LIBITM_1.0+0xfe4>
   10e84:	and	w0, w0, #0xff
   10e88:	cmp	w0, #0x0
   10e8c:	b.eq	10f00 <_ITM_beginTransaction@@LIBITM_1.0+0x307c>  // b.none
   10e90:	ldr	x0, [sp, #24]
   10e94:	ldr	w0, [x0, #288]
   10e98:	orr	w1, w0, #0x1
   10e9c:	ldr	x0, [sp, #24]
   10ea0:	str	w1, [x0, #288]
   10ea4:	str	xzr, [sp, #32]
   10ea8:	ldr	x0, [sp, #56]
   10eac:	ldr	x0, [x0]
   10eb0:	add	x0, x0, #0x8
   10eb4:	ldr	x2, [x0]
   10eb8:	add	x0, sp, #0x20
   10ebc:	mov	x1, x0
   10ec0:	ldr	x0, [sp, #56]
   10ec4:	blr	x2
   10ec8:	and	w0, w0, #0xff
   10ecc:	eor	w0, w0, #0x1
   10ed0:	and	w0, w0, #0xff
   10ed4:	cmp	w0, #0x0
   10ed8:	b.eq	10eec <_ITM_beginTransaction@@LIBITM_1.0+0x3068>  // b.none
   10edc:	mov	w2, #0x1                   	// #1
   10ee0:	mov	w1, #0x6                   	// #6
   10ee4:	ldr	x0, [sp, #24]
   10ee8:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   10eec:	ldr	x1, [sp, #24]
   10ef0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   10ef4:	add	x0, x0, #0x200
   10ef8:	bl	d578 <_ITM_error@@LIBITM_1.0+0x100c>
   10efc:	b	10f10 <_ITM_beginTransaction@@LIBITM_1.0+0x308c>
   10f00:	mov	w2, #0x0                   	// #0
   10f04:	mov	w1, #0x6                   	// #6
   10f08:	ldr	x0, [sp, #24]
   10f0c:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   10f10:	ldr	x0, [sp, #24]
   10f14:	ldr	w0, [x0, #288]
   10f18:	orr	w1, w0, #0x3
   10f1c:	ldr	x0, [sp, #24]
   10f20:	str	w1, [x0, #288]
   10f24:	bl	10db4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f30>
   10f28:	bl	df44 <_ITM_beginTransaction@@LIBITM_1.0+0xc0>
   10f2c:	b	10f34 <_ITM_beginTransaction@@LIBITM_1.0+0x30b0>
   10f30:	nop
   10f34:	ldp	x29, x30, [sp], #64
   10f38:	ret

0000000000010f3c <_ITM_changeTransactionMode@@LIBITM_1.0>:
   10f3c:	stp	x29, x30, [sp, #-32]!
   10f40:	mov	x29, sp
   10f44:	str	w0, [sp, #28]
   10f48:	ldr	w0, [sp, #28]
   10f4c:	cmp	w0, #0x0
   10f50:	b.eq	10f74 <_ITM_changeTransactionMode@@LIBITM_1.0+0x38>  // b.none
   10f54:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10f58:	add	x3, x0, #0xfb0
   10f5c:	mov	w2, #0x151                 	// #337
   10f60:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10f64:	add	x1, x0, #0xf80
   10f68:	adrp	x0, 16000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50c4>
   10f6c:	add	x0, x0, #0xfe8
   10f70:	bl	6e40 <__assert_fail@plt>
   10f74:	bl	df14 <_ITM_beginTransaction@@LIBITM_1.0+0x90>
   10f78:	bl	10de4 <_ITM_beginTransaction@@LIBITM_1.0+0x2f60>
   10f7c:	nop
   10f80:	ldp	x29, x30, [sp], #32
   10f84:	ret
   10f88:	sub	sp, sp, #0x10
   10f8c:	str	x0, [sp, #8]
   10f90:	str	w1, [sp, #4]
   10f94:	ldr	x0, [sp, #8]
   10f98:	ldrb	w0, [x0]
   10f9c:	add	sp, sp, #0x10
   10fa0:	ret
   10fa4:	sub	sp, sp, #0x10
   10fa8:	str	x0, [sp, #8]
   10fac:	strb	w1, [sp, #7]
   10fb0:	str	w2, [sp]
   10fb4:	ldr	x0, [sp, #8]
   10fb8:	ldrb	w1, [sp, #7]
   10fbc:	strb	w1, [x0]
   10fc0:	nop
   10fc4:	add	sp, sp, #0x10
   10fc8:	ret
   10fcc:	sub	sp, sp, #0x10
   10fd0:	str	x0, [sp, #8]
   10fd4:	str	w1, [sp, #4]
   10fd8:	ldr	x0, [sp, #8]
   10fdc:	ldrh	w0, [x0]
   10fe0:	add	sp, sp, #0x10
   10fe4:	ret
   10fe8:	sub	sp, sp, #0x10
   10fec:	str	x0, [sp, #8]
   10ff0:	strh	w1, [sp, #6]
   10ff4:	str	w2, [sp]
   10ff8:	ldr	x0, [sp, #8]
   10ffc:	ldrh	w1, [sp, #6]
   11000:	strh	w1, [x0]
   11004:	nop
   11008:	add	sp, sp, #0x10
   1100c:	ret
   11010:	sub	sp, sp, #0x10
   11014:	str	x0, [sp, #8]
   11018:	str	w1, [sp, #4]
   1101c:	ldr	x0, [sp, #8]
   11020:	ldr	w0, [x0]
   11024:	add	sp, sp, #0x10
   11028:	ret
   1102c:	sub	sp, sp, #0x10
   11030:	str	x0, [sp, #8]
   11034:	str	w1, [sp, #4]
   11038:	str	w2, [sp]
   1103c:	ldr	x0, [sp, #8]
   11040:	ldr	w1, [sp, #4]
   11044:	str	w1, [x0]
   11048:	nop
   1104c:	add	sp, sp, #0x10
   11050:	ret
   11054:	sub	sp, sp, #0x10
   11058:	str	x0, [sp, #8]
   1105c:	str	w1, [sp, #4]
   11060:	ldr	x0, [sp, #8]
   11064:	ldr	x0, [x0]
   11068:	add	sp, sp, #0x10
   1106c:	ret
   11070:	sub	sp, sp, #0x20
   11074:	str	x0, [sp, #24]
   11078:	str	x1, [sp, #16]
   1107c:	str	w2, [sp, #12]
   11080:	ldr	x0, [sp, #24]
   11084:	ldr	x1, [sp, #16]
   11088:	str	x1, [x0]
   1108c:	nop
   11090:	add	sp, sp, #0x20
   11094:	ret
   11098:	sub	sp, sp, #0x10
   1109c:	str	x0, [sp, #8]
   110a0:	str	w1, [sp, #4]
   110a4:	ldr	x0, [sp, #8]
   110a8:	ldr	s0, [x0]
   110ac:	add	sp, sp, #0x10
   110b0:	ret
   110b4:	sub	sp, sp, #0x10
   110b8:	str	x0, [sp, #8]
   110bc:	str	s0, [sp, #4]
   110c0:	str	w1, [sp]
   110c4:	ldr	x0, [sp, #8]
   110c8:	ldr	s0, [sp, #4]
   110cc:	str	s0, [x0]
   110d0:	nop
   110d4:	add	sp, sp, #0x10
   110d8:	ret
   110dc:	sub	sp, sp, #0x10
   110e0:	str	x0, [sp, #8]
   110e4:	str	w1, [sp, #4]
   110e8:	ldr	x0, [sp, #8]
   110ec:	ldr	d0, [x0]
   110f0:	add	sp, sp, #0x10
   110f4:	ret
   110f8:	sub	sp, sp, #0x20
   110fc:	str	x0, [sp, #24]
   11100:	str	d0, [sp, #16]
   11104:	str	w1, [sp, #12]
   11108:	ldr	x0, [sp, #24]
   1110c:	ldr	d0, [sp, #16]
   11110:	str	d0, [x0]
   11114:	nop
   11118:	add	sp, sp, #0x20
   1111c:	ret
   11120:	sub	sp, sp, #0x10
   11124:	str	x0, [sp, #8]
   11128:	str	w1, [sp, #4]
   1112c:	ldr	x0, [sp, #8]
   11130:	ldr	q0, [x0]
   11134:	add	sp, sp, #0x10
   11138:	ret
   1113c:	sub	sp, sp, #0x20
   11140:	str	x0, [sp, #24]
   11144:	str	q0, [sp]
   11148:	str	w1, [sp, #20]
   1114c:	ldr	x0, [sp, #24]
   11150:	ldr	q0, [sp]
   11154:	str	q0, [x0]
   11158:	nop
   1115c:	add	sp, sp, #0x20
   11160:	ret
   11164:	sub	sp, sp, #0x10
   11168:	str	x0, [sp, #8]
   1116c:	str	w1, [sp, #4]
   11170:	ldr	x0, [sp, #8]
   11174:	ldr	s1, [x0]
   11178:	ldr	s0, [x0, #4]
   1117c:	fmov	s2, s1
   11180:	fmov	s1, s0
   11184:	fmov	s0, s2
   11188:	add	sp, sp, #0x10
   1118c:	ret
   11190:	sub	sp, sp, #0x20
   11194:	str	x0, [sp, #24]
   11198:	fmov	s2, s0
   1119c:	fmov	s0, s1
   111a0:	fmov	s1, s2
   111a4:	str	s1, [sp, #16]
   111a8:	str	s0, [sp, #20]
   111ac:	str	w1, [sp, #12]
   111b0:	ldr	x0, [sp, #24]
   111b4:	ldr	s0, [sp, #16]
   111b8:	str	s0, [x0]
   111bc:	ldr	s0, [sp, #20]
   111c0:	str	s0, [x0, #4]
   111c4:	nop
   111c8:	add	sp, sp, #0x20
   111cc:	ret
   111d0:	sub	sp, sp, #0x10
   111d4:	str	x0, [sp, #8]
   111d8:	str	w1, [sp, #4]
   111dc:	ldr	x0, [sp, #8]
   111e0:	ldr	d1, [x0]
   111e4:	ldr	d0, [x0, #8]
   111e8:	fmov	d2, d1
   111ec:	fmov	d1, d0
   111f0:	fmov	d0, d2
   111f4:	add	sp, sp, #0x10
   111f8:	ret
   111fc:	sub	sp, sp, #0x20
   11200:	str	x0, [sp, #24]
   11204:	fmov	d2, d0
   11208:	fmov	d0, d1
   1120c:	fmov	d1, d2
   11210:	str	d1, [sp, #8]
   11214:	str	d0, [sp, #16]
   11218:	str	w1, [sp, #4]
   1121c:	ldr	x0, [sp, #24]
   11220:	ldr	d0, [sp, #8]
   11224:	str	d0, [x0]
   11228:	ldr	d0, [sp, #16]
   1122c:	str	d0, [x0, #8]
   11230:	nop
   11234:	add	sp, sp, #0x20
   11238:	ret
   1123c:	sub	sp, sp, #0x10
   11240:	str	x0, [sp, #8]
   11244:	str	w1, [sp, #4]
   11248:	ldr	x0, [sp, #8]
   1124c:	ldr	q2, [x0]
   11250:	ldr	q0, [x0, #16]
   11254:	mov	v4.16b, v2.16b
   11258:	mov	v2.16b, v0.16b
   1125c:	mov	v0.16b, v4.16b
   11260:	mov	v1.16b, v2.16b
   11264:	add	sp, sp, #0x10
   11268:	ret
   1126c:	sub	sp, sp, #0x30
   11270:	str	x0, [sp, #40]
   11274:	mov	v2.16b, v0.16b
   11278:	mov	v0.16b, v1.16b
   1127c:	str	q2, [sp]
   11280:	str	q0, [sp, #16]
   11284:	str	w1, [sp, #36]
   11288:	ldr	x0, [sp, #40]
   1128c:	ldr	q0, [sp]
   11290:	str	q0, [x0]
   11294:	ldr	q0, [sp, #16]
   11298:	str	q0, [x0, #16]
   1129c:	nop
   112a0:	add	sp, sp, #0x30
   112a4:	ret
   112a8:	sub	sp, sp, #0x10
   112ac:	str	x0, [sp, #8]
   112b0:	str	w1, [sp, #4]
   112b4:	ldr	x0, [sp, #8]
   112b8:	ldrb	w0, [x0]
   112bc:	add	sp, sp, #0x10
   112c0:	ret
   112c4:	stp	x29, x30, [sp, #-32]!
   112c8:	mov	x29, sp
   112cc:	str	x0, [sp, #24]
   112d0:	strb	w1, [sp, #23]
   112d4:	str	w2, [sp, #16]
   112d8:	ldr	w0, [sp, #16]
   112dc:	cmp	w0, #0x7
   112e0:	b.eq	112f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3b4>  // b.none
   112e4:	mov	x1, #0x1                   	// #1
   112e8:	ldr	x0, [sp, #24]
   112ec:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   112f0:	ldr	x0, [sp, #24]
   112f4:	ldrb	w1, [sp, #23]
   112f8:	strb	w1, [x0]
   112fc:	nop
   11300:	ldp	x29, x30, [sp], #32
   11304:	ret
   11308:	sub	sp, sp, #0x10
   1130c:	str	x0, [sp, #8]
   11310:	str	w1, [sp, #4]
   11314:	ldr	x0, [sp, #8]
   11318:	ldrh	w0, [x0]
   1131c:	add	sp, sp, #0x10
   11320:	ret
   11324:	stp	x29, x30, [sp, #-32]!
   11328:	mov	x29, sp
   1132c:	str	x0, [sp, #24]
   11330:	strh	w1, [sp, #22]
   11334:	str	w2, [sp, #16]
   11338:	ldr	w0, [sp, #16]
   1133c:	cmp	w0, #0x7
   11340:	b.eq	11350 <_ITM_changeTransactionMode@@LIBITM_1.0+0x414>  // b.none
   11344:	mov	x1, #0x2                   	// #2
   11348:	ldr	x0, [sp, #24]
   1134c:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   11350:	ldr	x0, [sp, #24]
   11354:	ldrh	w1, [sp, #22]
   11358:	strh	w1, [x0]
   1135c:	nop
   11360:	ldp	x29, x30, [sp], #32
   11364:	ret
   11368:	sub	sp, sp, #0x10
   1136c:	str	x0, [sp, #8]
   11370:	str	w1, [sp, #4]
   11374:	ldr	x0, [sp, #8]
   11378:	ldr	w0, [x0]
   1137c:	add	sp, sp, #0x10
   11380:	ret
   11384:	stp	x29, x30, [sp, #-32]!
   11388:	mov	x29, sp
   1138c:	str	x0, [sp, #24]
   11390:	str	w1, [sp, #20]
   11394:	str	w2, [sp, #16]
   11398:	ldr	w0, [sp, #16]
   1139c:	cmp	w0, #0x7
   113a0:	b.eq	113b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x474>  // b.none
   113a4:	mov	x1, #0x4                   	// #4
   113a8:	ldr	x0, [sp, #24]
   113ac:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   113b0:	ldr	x0, [sp, #24]
   113b4:	ldr	w1, [sp, #20]
   113b8:	str	w1, [x0]
   113bc:	nop
   113c0:	ldp	x29, x30, [sp], #32
   113c4:	ret
   113c8:	sub	sp, sp, #0x10
   113cc:	str	x0, [sp, #8]
   113d0:	str	w1, [sp, #4]
   113d4:	ldr	x0, [sp, #8]
   113d8:	ldr	x0, [x0]
   113dc:	add	sp, sp, #0x10
   113e0:	ret
   113e4:	stp	x29, x30, [sp, #-48]!
   113e8:	mov	x29, sp
   113ec:	str	x0, [sp, #40]
   113f0:	str	x1, [sp, #32]
   113f4:	str	w2, [sp, #28]
   113f8:	ldr	w0, [sp, #28]
   113fc:	cmp	w0, #0x7
   11400:	b.eq	11410 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4d4>  // b.none
   11404:	mov	x1, #0x8                   	// #8
   11408:	ldr	x0, [sp, #40]
   1140c:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   11410:	ldr	x0, [sp, #40]
   11414:	ldr	x1, [sp, #32]
   11418:	str	x1, [x0]
   1141c:	nop
   11420:	ldp	x29, x30, [sp], #48
   11424:	ret
   11428:	sub	sp, sp, #0x10
   1142c:	str	x0, [sp, #8]
   11430:	str	w1, [sp, #4]
   11434:	ldr	x0, [sp, #8]
   11438:	ldr	s0, [x0]
   1143c:	add	sp, sp, #0x10
   11440:	ret
   11444:	stp	x29, x30, [sp, #-32]!
   11448:	mov	x29, sp
   1144c:	str	x0, [sp, #24]
   11450:	str	s0, [sp, #20]
   11454:	str	w1, [sp, #16]
   11458:	ldr	w0, [sp, #16]
   1145c:	cmp	w0, #0x7
   11460:	b.eq	11470 <_ITM_changeTransactionMode@@LIBITM_1.0+0x534>  // b.none
   11464:	mov	x1, #0x4                   	// #4
   11468:	ldr	x0, [sp, #24]
   1146c:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   11470:	ldr	x0, [sp, #24]
   11474:	ldr	s0, [sp, #20]
   11478:	str	s0, [x0]
   1147c:	nop
   11480:	ldp	x29, x30, [sp], #32
   11484:	ret
   11488:	sub	sp, sp, #0x10
   1148c:	str	x0, [sp, #8]
   11490:	str	w1, [sp, #4]
   11494:	ldr	x0, [sp, #8]
   11498:	ldr	d0, [x0]
   1149c:	add	sp, sp, #0x10
   114a0:	ret
   114a4:	stp	x29, x30, [sp, #-48]!
   114a8:	mov	x29, sp
   114ac:	str	x0, [sp, #40]
   114b0:	str	d0, [sp, #32]
   114b4:	str	w1, [sp, #28]
   114b8:	ldr	w0, [sp, #28]
   114bc:	cmp	w0, #0x7
   114c0:	b.eq	114d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x594>  // b.none
   114c4:	mov	x1, #0x8                   	// #8
   114c8:	ldr	x0, [sp, #40]
   114cc:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   114d0:	ldr	x0, [sp, #40]
   114d4:	ldr	d0, [sp, #32]
   114d8:	str	d0, [x0]
   114dc:	nop
   114e0:	ldp	x29, x30, [sp], #48
   114e4:	ret
   114e8:	sub	sp, sp, #0x10
   114ec:	str	x0, [sp, #8]
   114f0:	str	w1, [sp, #4]
   114f4:	ldr	x0, [sp, #8]
   114f8:	ldr	q0, [x0]
   114fc:	add	sp, sp, #0x10
   11500:	ret
   11504:	stp	x29, x30, [sp, #-48]!
   11508:	mov	x29, sp
   1150c:	str	x0, [sp, #40]
   11510:	str	q0, [sp, #16]
   11514:	str	w1, [sp, #36]
   11518:	ldr	w0, [sp, #36]
   1151c:	cmp	w0, #0x7
   11520:	b.eq	11530 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5f4>  // b.none
   11524:	mov	x1, #0x10                  	// #16
   11528:	ldr	x0, [sp, #40]
   1152c:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   11530:	ldr	x0, [sp, #40]
   11534:	ldr	q0, [sp, #16]
   11538:	str	q0, [x0]
   1153c:	nop
   11540:	ldp	x29, x30, [sp], #48
   11544:	ret
   11548:	sub	sp, sp, #0x10
   1154c:	str	x0, [sp, #8]
   11550:	str	w1, [sp, #4]
   11554:	ldr	x0, [sp, #8]
   11558:	ldr	s1, [x0]
   1155c:	ldr	s0, [x0, #4]
   11560:	fmov	s2, s1
   11564:	fmov	s1, s0
   11568:	fmov	s0, s2
   1156c:	add	sp, sp, #0x10
   11570:	ret
   11574:	stp	x29, x30, [sp, #-48]!
   11578:	mov	x29, sp
   1157c:	str	x0, [sp, #40]
   11580:	fmov	s2, s0
   11584:	fmov	s0, s1
   11588:	fmov	s1, s2
   1158c:	str	s1, [sp, #32]
   11590:	str	s0, [sp, #36]
   11594:	str	w1, [sp, #28]
   11598:	ldr	w0, [sp, #28]
   1159c:	cmp	w0, #0x7
   115a0:	b.eq	115b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x674>  // b.none
   115a4:	mov	x1, #0x8                   	// #8
   115a8:	ldr	x0, [sp, #40]
   115ac:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   115b0:	ldr	x0, [sp, #40]
   115b4:	ldr	s0, [sp, #32]
   115b8:	str	s0, [x0]
   115bc:	ldr	s0, [sp, #36]
   115c0:	str	s0, [x0, #4]
   115c4:	nop
   115c8:	ldp	x29, x30, [sp], #48
   115cc:	ret
   115d0:	sub	sp, sp, #0x10
   115d4:	str	x0, [sp, #8]
   115d8:	str	w1, [sp, #4]
   115dc:	ldr	x0, [sp, #8]
   115e0:	ldr	d1, [x0]
   115e4:	ldr	d0, [x0, #8]
   115e8:	fmov	d2, d1
   115ec:	fmov	d1, d0
   115f0:	fmov	d0, d2
   115f4:	add	sp, sp, #0x10
   115f8:	ret
   115fc:	stp	x29, x30, [sp, #-48]!
   11600:	mov	x29, sp
   11604:	str	x0, [sp, #40]
   11608:	fmov	d2, d0
   1160c:	fmov	d0, d1
   11610:	fmov	d1, d2
   11614:	str	d1, [sp, #24]
   11618:	str	d0, [sp, #32]
   1161c:	str	w1, [sp, #20]
   11620:	ldr	w0, [sp, #20]
   11624:	cmp	w0, #0x7
   11628:	b.eq	11638 <_ITM_changeTransactionMode@@LIBITM_1.0+0x6fc>  // b.none
   1162c:	mov	x1, #0x10                  	// #16
   11630:	ldr	x0, [sp, #40]
   11634:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   11638:	ldr	x0, [sp, #40]
   1163c:	ldr	d0, [sp, #24]
   11640:	str	d0, [x0]
   11644:	ldr	d0, [sp, #32]
   11648:	str	d0, [x0, #8]
   1164c:	nop
   11650:	ldp	x29, x30, [sp], #48
   11654:	ret
   11658:	sub	sp, sp, #0x10
   1165c:	str	x0, [sp, #8]
   11660:	str	w1, [sp, #4]
   11664:	ldr	x0, [sp, #8]
   11668:	ldr	q2, [x0]
   1166c:	ldr	q0, [x0, #16]
   11670:	mov	v4.16b, v2.16b
   11674:	mov	v2.16b, v0.16b
   11678:	mov	v0.16b, v4.16b
   1167c:	mov	v1.16b, v2.16b
   11680:	add	sp, sp, #0x10
   11684:	ret
   11688:	stp	x29, x30, [sp, #-64]!
   1168c:	mov	x29, sp
   11690:	str	x0, [sp, #56]
   11694:	mov	v2.16b, v0.16b
   11698:	mov	v0.16b, v1.16b
   1169c:	str	q2, [sp, #16]
   116a0:	str	q0, [sp, #32]
   116a4:	str	w1, [sp, #52]
   116a8:	ldr	w0, [sp, #52]
   116ac:	cmp	w0, #0x7
   116b0:	b.eq	116c0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x784>  // b.none
   116b4:	mov	x1, #0x20                  	// #32
   116b8:	ldr	x0, [sp, #56]
   116bc:	bl	eeec <_ITM_beginTransaction@@LIBITM_1.0+0x1068>
   116c0:	ldr	x0, [sp, #56]
   116c4:	ldr	q0, [sp, #16]
   116c8:	str	q0, [x0]
   116cc:	ldr	q0, [sp, #32]
   116d0:	str	q0, [x0, #16]
   116d4:	nop
   116d8:	ldp	x29, x30, [sp], #64
   116dc:	ret
   116e0:	stp	x29, x30, [sp, #-32]!
   116e4:	mov	x29, sp
   116e8:	str	x0, [sp, #24]
   116ec:	strb	w1, [sp, #23]
   116f0:	str	w2, [sp, #16]
   116f4:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   116f8:	ldr	w2, [sp, #16]
   116fc:	ldrb	w1, [sp, #23]
   11700:	ldr	x0, [sp, #24]
   11704:	bl	10fa4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x68>
   11708:	nop
   1170c:	ldp	x29, x30, [sp], #32
   11710:	ret
   11714:	stp	x29, x30, [sp, #-32]!
   11718:	mov	x29, sp
   1171c:	str	x0, [sp, #24]
   11720:	strh	w1, [sp, #22]
   11724:	str	w2, [sp, #16]
   11728:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   1172c:	ldr	w2, [sp, #16]
   11730:	ldrh	w1, [sp, #22]
   11734:	ldr	x0, [sp, #24]
   11738:	bl	10fe8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xac>
   1173c:	nop
   11740:	ldp	x29, x30, [sp], #32
   11744:	ret
   11748:	stp	x29, x30, [sp, #-32]!
   1174c:	mov	x29, sp
   11750:	str	x0, [sp, #24]
   11754:	str	w1, [sp, #20]
   11758:	str	w2, [sp, #16]
   1175c:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   11760:	ldr	w2, [sp, #16]
   11764:	ldr	w1, [sp, #20]
   11768:	ldr	x0, [sp, #24]
   1176c:	bl	1102c <_ITM_changeTransactionMode@@LIBITM_1.0+0xf0>
   11770:	nop
   11774:	ldp	x29, x30, [sp], #32
   11778:	ret
   1177c:	stp	x29, x30, [sp, #-48]!
   11780:	mov	x29, sp
   11784:	str	x0, [sp, #40]
   11788:	str	x1, [sp, #32]
   1178c:	str	w2, [sp, #28]
   11790:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   11794:	ldr	w2, [sp, #28]
   11798:	ldr	x1, [sp, #32]
   1179c:	ldr	x0, [sp, #40]
   117a0:	bl	11070 <_ITM_changeTransactionMode@@LIBITM_1.0+0x134>
   117a4:	nop
   117a8:	ldp	x29, x30, [sp], #48
   117ac:	ret
   117b0:	stp	x29, x30, [sp, #-32]!
   117b4:	mov	x29, sp
   117b8:	str	x0, [sp, #24]
   117bc:	str	s0, [sp, #20]
   117c0:	str	w1, [sp, #16]
   117c4:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   117c8:	ldr	w1, [sp, #16]
   117cc:	ldr	s0, [sp, #20]
   117d0:	ldr	x0, [sp, #24]
   117d4:	bl	110b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x178>
   117d8:	nop
   117dc:	ldp	x29, x30, [sp], #32
   117e0:	ret
   117e4:	stp	x29, x30, [sp, #-48]!
   117e8:	mov	x29, sp
   117ec:	str	x0, [sp, #40]
   117f0:	str	d0, [sp, #32]
   117f4:	str	w1, [sp, #28]
   117f8:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   117fc:	ldr	w1, [sp, #28]
   11800:	ldr	d0, [sp, #32]
   11804:	ldr	x0, [sp, #40]
   11808:	bl	110f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1bc>
   1180c:	nop
   11810:	ldp	x29, x30, [sp], #48
   11814:	ret
   11818:	stp	x29, x30, [sp, #-48]!
   1181c:	mov	x29, sp
   11820:	str	x0, [sp, #40]
   11824:	str	q0, [sp, #16]
   11828:	str	w1, [sp, #36]
   1182c:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   11830:	ldr	w1, [sp, #36]
   11834:	ldr	q0, [sp, #16]
   11838:	ldr	x0, [sp, #40]
   1183c:	bl	1113c <_ITM_changeTransactionMode@@LIBITM_1.0+0x200>
   11840:	nop
   11844:	ldp	x29, x30, [sp], #48
   11848:	ret
   1184c:	stp	x29, x30, [sp, #-48]!
   11850:	mov	x29, sp
   11854:	str	x0, [sp, #40]
   11858:	fmov	s2, s0
   1185c:	fmov	s0, s1
   11860:	fmov	s1, s2
   11864:	str	s1, [sp, #32]
   11868:	str	s0, [sp, #36]
   1186c:	str	w1, [sp, #28]
   11870:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   11874:	ldr	s0, [sp, #32]
   11878:	ldr	s1, [sp, #36]
   1187c:	ldr	w1, [sp, #28]
   11880:	ldr	x0, [sp, #40]
   11884:	bl	11190 <_ITM_changeTransactionMode@@LIBITM_1.0+0x254>
   11888:	nop
   1188c:	ldp	x29, x30, [sp], #48
   11890:	ret
   11894:	stp	x29, x30, [sp, #-48]!
   11898:	mov	x29, sp
   1189c:	str	x0, [sp, #40]
   118a0:	fmov	d2, d0
   118a4:	fmov	d0, d1
   118a8:	fmov	d1, d2
   118ac:	str	d1, [sp, #24]
   118b0:	str	d0, [sp, #32]
   118b4:	str	w1, [sp, #20]
   118b8:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   118bc:	ldr	d0, [sp, #24]
   118c0:	ldr	d1, [sp, #32]
   118c4:	ldr	w1, [sp, #20]
   118c8:	ldr	x0, [sp, #40]
   118cc:	bl	111fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c0>
   118d0:	nop
   118d4:	ldp	x29, x30, [sp], #48
   118d8:	ret
   118dc:	stp	x29, x30, [sp, #-64]!
   118e0:	mov	x29, sp
   118e4:	str	x0, [sp, #56]
   118e8:	mov	v2.16b, v0.16b
   118ec:	mov	v0.16b, v1.16b
   118f0:	str	q2, [sp, #16]
   118f4:	str	q0, [sp, #32]
   118f8:	str	w1, [sp, #52]
   118fc:	bl	fe84 <_ITM_beginTransaction@@LIBITM_1.0+0x2000>
   11900:	ldr	q0, [sp, #16]
   11904:	ldr	q2, [sp, #32]
   11908:	ldr	w1, [sp, #52]
   1190c:	mov	v1.16b, v2.16b
   11910:	ldr	x0, [sp, #56]
   11914:	bl	1126c <_ITM_changeTransactionMode@@LIBITM_1.0+0x330>
   11918:	nop
   1191c:	ldp	x29, x30, [sp], #64
   11920:	ret
   11924:	stp	x29, x30, [sp, #-32]!
   11928:	mov	x29, sp
   1192c:	str	w0, [sp, #28]
   11930:	str	w1, [sp, #24]
   11934:	ldr	w0, [sp, #28]
   11938:	cmp	w0, #0x1
   1193c:	b.ne	11980 <_ITM_changeTransactionMode@@LIBITM_1.0+0xa44>  // b.any
   11940:	ldr	w1, [sp, #24]
   11944:	mov	w0, #0xffff                	// #65535
   11948:	cmp	w1, w0
   1194c:	b.ne	11980 <_ITM_changeTransactionMode@@LIBITM_1.0+0xa44>  // b.any
   11950:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11954:	add	x0, x0, #0x250
   11958:	bl	dfa4 <_ITM_beginTransaction@@LIBITM_1.0+0x120>
   1195c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11960:	add	x0, x0, #0x268
   11964:	bl	fde4 <_ITM_beginTransaction@@LIBITM_1.0+0x1f60>
   11968:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   1196c:	add	x0, x0, #0x280
   11970:	bl	fe34 <_ITM_beginTransaction@@LIBITM_1.0+0x1fb0>
   11974:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11978:	add	x0, x0, #0x298
   1197c:	bl	10d64 <_ITM_beginTransaction@@LIBITM_1.0+0x2ee0>
   11980:	nop
   11984:	ldp	x29, x30, [sp], #32
   11988:	ret
   1198c:	stp	x29, x30, [sp, #-16]!
   11990:	mov	x29, sp
   11994:	mov	w1, #0xffff                	// #65535
   11998:	mov	w0, #0x1                   	// #1
   1199c:	bl	11924 <_ITM_changeTransactionMode@@LIBITM_1.0+0x9e8>
   119a0:	ldp	x29, x30, [sp], #16
   119a4:	ret
   119a8:	sub	sp, sp, #0x20
   119ac:	str	x0, [sp, #8]
   119b0:	str	w1, [sp, #4]
   119b4:	ldr	x0, [sp, #8]
   119b8:	add	x0, x0, #0x4
   119bc:	str	x0, [sp, #24]
   119c0:	ldr	w0, [sp, #4]
   119c4:	str	w0, [sp, #20]
   119c8:	str	wzr, [sp, #16]
   119cc:	ldr	x0, [sp, #24]
   119d0:	ldr	w1, [sp, #20]
   119d4:	stlr	w1, [x0]
   119d8:	nop
   119dc:	nop
   119e0:	add	sp, sp, #0x20
   119e4:	ret
   119e8:	stp	x29, x30, [sp, #-32]!
   119ec:	mov	x29, sp
   119f0:	str	x0, [sp, #24]
   119f4:	ldr	x0, [sp, #24]
   119f8:	ldr	x0, [x0]
   119fc:	add	x0, x0, #0x8
   11a00:	ldr	x1, [x0]
   11a04:	ldr	x0, [sp, #24]
   11a08:	blr	x1
   11a0c:	ldr	x0, [sp, #24]
   11a10:	ldr	x0, [x0]
   11a14:	ldr	x1, [x0]
   11a18:	ldr	x0, [sp, #24]
   11a1c:	blr	x1
   11a20:	nop
   11a24:	ldp	x29, x30, [sp], #32
   11a28:	ret
   11a2c:	sub	sp, sp, #0x10
   11a30:	str	x0, [sp, #8]
   11a34:	mov	x0, #0x0                   	// #0
   11a38:	add	sp, sp, #0x10
   11a3c:	ret
   11a40:	sub	sp, sp, #0x10
   11a44:	str	x0, [sp, #8]
   11a48:	str	w1, [sp, #4]
   11a4c:	mov	w0, #0x1                   	// #1
   11a50:	add	sp, sp, #0x10
   11a54:	ret
   11a58:	sub	sp, sp, #0x20
   11a5c:	str	x0, [sp, #24]
   11a60:	strb	w1, [sp, #23]
   11a64:	strb	w2, [sp, #22]
   11a68:	strb	w3, [sp, #21]
   11a6c:	strb	w4, [sp, #20]
   11a70:	str	w5, [sp, #16]
   11a74:	str	x6, [sp, #8]
   11a78:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   11a7c:	add	x1, x0, #0xae0
   11a80:	ldr	x0, [sp, #24]
   11a84:	str	x1, [x0]
   11a88:	ldr	x0, [sp, #24]
   11a8c:	ldrb	w1, [sp, #23]
   11a90:	strb	w1, [x0, #8]
   11a94:	ldr	x0, [sp, #24]
   11a98:	ldrb	w1, [sp, #22]
   11a9c:	strb	w1, [x0, #9]
   11aa0:	ldr	x0, [sp, #24]
   11aa4:	ldrb	w1, [sp, #21]
   11aa8:	strb	w1, [x0, #10]
   11aac:	ldr	x0, [sp, #24]
   11ab0:	ldrb	w1, [sp, #20]
   11ab4:	strb	w1, [x0, #11]
   11ab8:	ldr	x0, [sp, #24]
   11abc:	ldr	w1, [sp, #16]
   11ac0:	str	w1, [x0, #12]
   11ac4:	ldr	x0, [sp, #24]
   11ac8:	ldr	x1, [sp, #8]
   11acc:	str	x1, [x0, #16]
   11ad0:	nop
   11ad4:	add	sp, sp, #0x20
   11ad8:	ret
   11adc:	nop
   11ae0:	ret
   11ae4:	mrs	x1, tpidr_el0
   11ae8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   11aec:	ldr	x0, [x0, #4064]
   11af0:	add	x0, x1, x0
   11af4:	ldr	x0, [x0]
   11af8:	ret
   11afc:	sub	sp, sp, #0x10
   11b00:	str	x0, [sp, #8]
   11b04:	ldr	x0, [sp, #8]
   11b08:	lsr	x0, x0, #63
   11b0c:	and	w0, w0, #0xff
   11b10:	add	sp, sp, #0x10
   11b14:	ret
   11b18:	sub	sp, sp, #0x10
   11b1c:	str	x0, [sp, #8]
   11b20:	ldr	x0, [sp, #8]
   11b24:	orr	x0, x0, #0x8000000000000000
   11b28:	add	sp, sp, #0x10
   11b2c:	ret
   11b30:	sub	sp, sp, #0x10
   11b34:	str	x0, [sp, #8]
   11b38:	ldr	x0, [sp, #8]
   11b3c:	and	x0, x0, #0x7fffffffffffffff
   11b40:	add	sp, sp, #0x10
   11b44:	ret
   11b48:	sub	sp, sp, #0x30
   11b4c:	str	x0, [sp, #8]
   11b50:	ldr	x0, [sp, #8]
   11b54:	add	x0, x0, #0x80
   11b58:	str	x0, [sp, #40]
   11b5c:	str	xzr, [sp, #32]
   11b60:	str	wzr, [sp, #28]
   11b64:	ldr	x0, [sp, #40]
   11b68:	ldr	x1, [sp, #32]
   11b6c:	stlr	x1, [x0]
   11b70:	nop
   11b74:	nop
   11b78:	add	sp, sp, #0x30
   11b7c:	ret
   11b80:	sub	sp, sp, #0x10
   11b84:	str	x0, [sp, #8]
   11b88:	nop
   11b8c:	add	sp, sp, #0x10
   11b90:	ret
   11b94:	stp	x29, x30, [sp, #-32]!
   11b98:	mov	x29, sp
   11b9c:	str	x0, [sp, #24]
   11ba0:	ldr	x0, [sp, #24]
   11ba4:	bl	13bc0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c84>
   11ba8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   11bac:	add	x1, x0, #0x810
   11bb0:	ldr	x0, [sp, #24]
   11bb4:	str	x1, [x0]
   11bb8:	nop
   11bbc:	ldp	x29, x30, [sp], #32
   11bc0:	ret
   11bc4:	stp	x29, x30, [sp, #-192]!
   11bc8:	mov	x29, sp
   11bcc:	str	x19, [sp, #16]
   11bd0:	str	x0, [sp, #56]
   11bd4:	str	x1, [sp, #48]
   11bd8:	str	x2, [sp, #40]
   11bdc:	ldr	x0, [sp, #40]
   11be0:	add	x0, x0, #0x208
   11be4:	str	x0, [sp, #176]
   11be8:	str	wzr, [sp, #172]
   11bec:	ldr	x0, [sp, #176]
   11bf0:	ldar	x0, [x0]
   11bf4:	nop
   11bf8:	str	x0, [sp, #184]
   11bfc:	ldr	x0, [sp, #184]
   11c00:	bl	11afc <_ITM_changeTransactionMode@@LIBITM_1.0+0xbc0>
   11c04:	and	w0, w0, #0xff
   11c08:	eor	w0, w0, #0x1
   11c0c:	and	w0, w0, #0xff
   11c10:	and	x0, x0, #0xff
   11c14:	cmp	x0, #0x0
   11c18:	cset	w0, ne  // ne = any
   11c1c:	and	w0, w0, #0xff
   11c20:	cmp	w0, #0x0
   11c24:	b.eq	11dcc <_ITM_changeTransactionMode@@LIBITM_1.0+0xe90>  // b.none
   11c28:	ldr	x1, [sp, #184]
   11c2c:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
   11c30:	cmp	x1, x0
   11c34:	cset	w0, cs  // cs = hs, nlast
   11c38:	and	w0, w0, #0xff
   11c3c:	and	x0, x0, #0xff
   11c40:	cmp	x0, #0x0
   11c44:	b.eq	11c58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd1c>  // b.none
   11c48:	mov	w2, #0x0                   	// #0
   11c4c:	mov	w1, #0x9                   	// #9
   11c50:	ldr	x0, [sp, #40]
   11c54:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   11c58:	str	wzr, [sp, #168]
   11c5c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11c60:	add	x0, x0, #0x380
   11c64:	ldar	x0, [x0]
   11c68:	nop
   11c6c:	str	x0, [sp, #72]
   11c70:	ldr	x0, [sp, #72]
   11c74:	ldr	x1, [sp, #184]
   11c78:	cmp	x1, x0
   11c7c:	b.eq	11c90 <_ITM_changeTransactionMode@@LIBITM_1.0+0xd54>  // b.none
   11c80:	mov	w2, #0x0                   	// #0
   11c84:	mov	w1, #0x4                   	// #4
   11c88:	ldr	x0, [sp, #40]
   11c8c:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   11c90:	ldr	x0, [sp, #72]
   11c94:	bl	11b18 <_ITM_changeTransactionMode@@LIBITM_1.0+0xbdc>
   11c98:	str	x0, [sp, #160]
   11c9c:	mov	w0, #0x2                   	// #2
   11ca0:	str	w0, [sp, #156]
   11ca4:	ldr	w0, [sp, #156]
   11ca8:	str	w0, [sp, #152]
   11cac:	ldr	w0, [sp, #152]
   11cb0:	cmp	w0, #0x3
   11cb4:	cset	w0, eq  // eq = none
   11cb8:	strb	w0, [sp, #151]
   11cbc:	ldr	w0, [sp, #152]
   11cc0:	cmp	w0, #0x4
   11cc4:	cset	w0, eq  // eq = none
   11cc8:	strb	w0, [sp, #150]
   11ccc:	ldrb	w0, [sp, #151]
   11cd0:	cmp	w0, #0x0
   11cd4:	b.eq	11ce0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xda4>  // b.none
   11cd8:	mov	w0, #0x0                   	// #0
   11cdc:	b	11ce4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xda8>
   11ce0:	ldr	w0, [sp, #152]
   11ce4:	str	w0, [sp, #144]
   11ce8:	ldrb	w0, [sp, #150]
   11cec:	cmp	w0, #0x0
   11cf0:	b.eq	11cfc <_ITM_changeTransactionMode@@LIBITM_1.0+0xdc0>  // b.none
   11cf4:	mov	w0, #0x2                   	// #2
   11cf8:	b	11d00 <_ITM_changeTransactionMode@@LIBITM_1.0+0xdc4>
   11cfc:	ldr	w0, [sp, #144]
   11d00:	str	w0, [sp, #140]
   11d04:	ldr	w0, [sp, #140]
   11d08:	adrp	x1, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11d0c:	add	x1, x1, #0x380
   11d10:	str	x1, [sp, #128]
   11d14:	add	x1, sp, #0x48
   11d18:	str	x1, [sp, #120]
   11d1c:	ldr	x1, [sp, #160]
   11d20:	str	x1, [sp, #112]
   11d24:	ldr	w1, [sp, #156]
   11d28:	str	w1, [sp, #108]
   11d2c:	str	w0, [sp, #104]
   11d30:	ldr	x0, [sp, #128]
   11d34:	ldr	x1, [sp, #120]
   11d38:	ldr	x1, [x1]
   11d3c:	ldr	x3, [sp, #112]
   11d40:	ldaxr	x2, [x0]
   11d44:	cmp	x2, x1
   11d48:	b.ne	11d54 <_ITM_changeTransactionMode@@LIBITM_1.0+0xe18>  // b.any
   11d4c:	stlxr	w4, x3, [x0]
   11d50:	cbnz	w4, 11d40 <_ITM_changeTransactionMode@@LIBITM_1.0+0xe04>
   11d54:	cset	w0, eq  // eq = none
   11d58:	cmp	w0, #0x0
   11d5c:	b.ne	11d68 <_ITM_changeTransactionMode@@LIBITM_1.0+0xe2c>  // b.any
   11d60:	ldr	x1, [sp, #120]
   11d64:	str	x2, [x1]
   11d68:	nop
   11d6c:	eor	w0, w0, #0x1
   11d70:	and	w0, w0, #0xff
   11d74:	cmp	w0, #0x0
   11d78:	b.eq	11d8c <_ITM_changeTransactionMode@@LIBITM_1.0+0xe50>  // b.none
   11d7c:	mov	w2, #0x0                   	// #0
   11d80:	mov	w1, #0x2                   	// #2
   11d84:	ldr	x0, [sp, #40]
   11d88:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   11d8c:	mov	w0, #0x3                   	// #3
   11d90:	str	w0, [sp, #80]
   11d94:	dmb	ish
   11d98:	nop
   11d9c:	ldr	x0, [sp, #40]
   11da0:	add	x19, x0, #0x208
   11da4:	ldr	x0, [sp, #72]
   11da8:	bl	11b18 <_ITM_changeTransactionMode@@LIBITM_1.0+0xbdc>
   11dac:	str	x19, [sp, #96]
   11db0:	str	x0, [sp, #88]
   11db4:	mov	w0, #0x3                   	// #3
   11db8:	str	w0, [sp, #84]
   11dbc:	ldr	x0, [sp, #96]
   11dc0:	ldr	x1, [sp, #88]
   11dc4:	stlr	x1, [x0]
   11dc8:	nop
   11dcc:	ldr	x0, [sp, #40]
   11dd0:	add	x0, x0, #0xa8
   11dd4:	ldr	x2, [sp, #48]
   11dd8:	ldr	x1, [sp, #56]
   11ddc:	bl	c22c <_ITM_LCE@@LIBITM_1.0+0x24>
   11de0:	nop
   11de4:	ldr	x19, [sp, #16]
   11de8:	ldp	x29, x30, [sp], #192
   11dec:	ret
   11df0:	stp	x29, x30, [sp, #-64]!
   11df4:	mov	x29, sp
   11df8:	str	x0, [sp, #24]
   11dfc:	str	wzr, [sp, #40]
   11e00:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11e04:	add	x0, x0, #0x380
   11e08:	ldar	x0, [x0]
   11e0c:	nop
   11e10:	str	x0, [sp, #56]
   11e14:	ldr	x0, [sp, #24]
   11e18:	add	x0, x0, #0x208
   11e1c:	str	x0, [sp, #48]
   11e20:	str	wzr, [sp, #44]
   11e24:	ldr	x0, [sp, #48]
   11e28:	ldar	x0, [x0]
   11e2c:	nop
   11e30:	ldr	x1, [sp, #56]
   11e34:	cmp	x1, x0
   11e38:	cset	w0, ne  // ne = any
   11e3c:	and	w0, w0, #0xff
   11e40:	cmp	w0, #0x0
   11e44:	b.eq	11e58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xf1c>  // b.none
   11e48:	mov	w2, #0x0                   	// #0
   11e4c:	mov	w1, #0x3                   	// #3
   11e50:	ldr	x0, [sp, #24]
   11e54:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   11e58:	nop
   11e5c:	ldp	x29, x30, [sp], #64
   11e60:	ret
   11e64:	stp	x29, x30, [sp, #-80]!
   11e68:	mov	x29, sp
   11e6c:	str	x0, [sp, #56]
   11e70:	str	x1, [sp, #48]
   11e74:	str	x2, [sp, #40]
   11e78:	strb	w3, [sp, #39]
   11e7c:	str	w4, [sp, #32]
   11e80:	str	w5, [sp, #28]
   11e84:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   11e88:	str	x0, [sp, #72]
   11e8c:	ldr	w0, [sp, #32]
   11e90:	cmp	w0, #0x7
   11e94:	b.eq	11eb4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xf78>  // b.none
   11e98:	ldr	w0, [sp, #32]
   11e9c:	cmp	w0, #0x0
   11ea0:	b.eq	11eb4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xf78>  // b.none
   11ea4:	ldr	x2, [sp, #72]
   11ea8:	ldr	x1, [sp, #40]
   11eac:	ldr	x0, [sp, #56]
   11eb0:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   11eb4:	ldr	w0, [sp, #28]
   11eb8:	cmp	w0, #0x4
   11ebc:	b.ne	11ed0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xf94>  // b.any
   11ec0:	ldr	x2, [sp, #72]
   11ec4:	ldr	x1, [sp, #40]
   11ec8:	ldr	x0, [sp, #48]
   11ecc:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   11ed0:	ldrb	w0, [sp, #39]
   11ed4:	eor	w0, w0, #0x1
   11ed8:	and	w0, w0, #0xff
   11edc:	cmp	w0, #0x0
   11ee0:	b.eq	11ef8 <_ITM_changeTransactionMode@@LIBITM_1.0+0xfbc>  // b.none
   11ee4:	ldr	x2, [sp, #40]
   11ee8:	ldr	x1, [sp, #48]
   11eec:	ldr	x0, [sp, #56]
   11ef0:	bl	6c10 <memcpy@plt>
   11ef4:	b	11f08 <_ITM_changeTransactionMode@@LIBITM_1.0+0xfcc>
   11ef8:	ldr	x2, [sp, #40]
   11efc:	ldr	x1, [sp, #48]
   11f00:	ldr	x0, [sp, #56]
   11f04:	bl	6c20 <memmove@plt>
   11f08:	ldr	w0, [sp, #28]
   11f0c:	cmp	w0, #0x4
   11f10:	b.eq	11f40 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1004>  // b.none
   11f14:	ldr	w0, [sp, #28]
   11f18:	cmp	w0, #0x3
   11f1c:	b.eq	11f40 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1004>  // b.none
   11f20:	ldr	w0, [sp, #28]
   11f24:	cmp	w0, #0x0
   11f28:	b.eq	11f40 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1004>  // b.none
   11f2c:	ldr	w0, [sp, #32]
   11f30:	cmp	w0, #0x7
   11f34:	b.eq	11f40 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1004>  // b.none
   11f38:	ldr	x0, [sp, #72]
   11f3c:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   11f40:	nop
   11f44:	ldp	x29, x30, [sp], #80
   11f48:	ret
   11f4c:	stp	x29, x30, [sp, #-48]!
   11f50:	mov	x29, sp
   11f54:	str	x0, [sp, #40]
   11f58:	str	w1, [sp, #36]
   11f5c:	str	x2, [sp, #24]
   11f60:	str	w3, [sp, #32]
   11f64:	ldr	w0, [sp, #32]
   11f68:	cmp	w0, #0x7
   11f6c:	b.eq	11f84 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1048>  // b.none
   11f70:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   11f74:	mov	x2, x0
   11f78:	ldr	x1, [sp, #24]
   11f7c:	ldr	x0, [sp, #40]
   11f80:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   11f84:	ldr	x2, [sp, #24]
   11f88:	ldr	w1, [sp, #36]
   11f8c:	ldr	x0, [sp, #40]
   11f90:	bl	6d00 <memset@plt>
   11f94:	nop
   11f98:	ldp	x29, x30, [sp], #48
   11f9c:	ret
   11fa0:	stp	x29, x30, [sp, #-96]!
   11fa4:	mov	x29, sp
   11fa8:	str	x0, [sp, #24]
   11fac:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   11fb0:	str	x0, [sp, #80]
   11fb4:	ldr	x0, [sp, #80]
   11fb8:	add	x0, x0, #0x150
   11fbc:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
   11fc0:	cmp	x0, #0x0
   11fc4:	cset	w0, ne  // ne = any
   11fc8:	and	w0, w0, #0xff
   11fcc:	cmp	w0, #0x0
   11fd0:	b.eq	11fdc <_ITM_changeTransactionMode@@LIBITM_1.0+0x10a0>  // b.none
   11fd4:	mov	w0, #0xa                   	// #10
   11fd8:	b	12088 <_ITM_changeTransactionMode@@LIBITM_1.0+0x114c>
   11fdc:	str	wzr, [sp, #92]
   11fe0:	mov	w0, #0x2                   	// #2
   11fe4:	str	w0, [sp, #68]
   11fe8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   11fec:	add	x0, x0, #0x380
   11ff0:	ldar	x0, [x0]
   11ff4:	nop
   11ff8:	str	x0, [sp, #72]
   11ffc:	ldr	x0, [sp, #72]
   12000:	bl	11afc <_ITM_changeTransactionMode@@LIBITM_1.0+0xbc0>
   12004:	and	w0, w0, #0xff
   12008:	eor	w0, w0, #0x1
   1200c:	and	w0, w0, #0xff
   12010:	cmp	w0, #0x0
   12014:	b.ne	12058 <_ITM_changeTransactionMode@@LIBITM_1.0+0x111c>  // b.any
   12018:	ldr	w0, [sp, #92]
   1201c:	add	w0, w0, #0x1
   12020:	str	w0, [sp, #92]
   12024:	ldr	w1, [sp, #92]
   12028:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   1202c:	add	x0, x0, #0x148
   12030:	ldr	x0, [x0]
   12034:	cmp	x1, x0
   12038:	cset	w0, hi  // hi = pmore
   1203c:	and	w0, w0, #0xff
   12040:	cmp	w0, #0x0
   12044:	b.eq	12050 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1114>  // b.none
   12048:	mov	w0, #0x3                   	// #3
   1204c:	b	12088 <_ITM_changeTransactionMode@@LIBITM_1.0+0x114c>
   12050:	bl	11adc <_ITM_changeTransactionMode@@LIBITM_1.0+0xba0>
   12054:	b	11fe0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x10a4>
   12058:	nop
   1205c:	ldr	x0, [sp, #80]
   12060:	add	x0, x0, #0x208
   12064:	str	x0, [sp, #56]
   12068:	ldr	x0, [sp, #72]
   1206c:	str	x0, [sp, #48]
   12070:	str	wzr, [sp, #44]
   12074:	ldr	x0, [sp, #56]
   12078:	ldr	x1, [sp, #48]
   1207c:	stlr	x1, [x0]
   12080:	nop
   12084:	mov	w0, #0xa                   	// #10
   12088:	ldp	x29, x30, [sp], #96
   1208c:	ret
   12090:	stp	x29, x30, [sp, #-80]!
   12094:	mov	x29, sp
   12098:	str	x0, [sp, #24]
   1209c:	str	x1, [sp, #16]
   120a0:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   120a4:	str	x0, [sp, #64]
   120a8:	ldr	x0, [sp, #64]
   120ac:	add	x0, x0, #0x208
   120b0:	str	x0, [sp, #56]
   120b4:	str	wzr, [sp, #52]
   120b8:	ldr	x0, [sp, #56]
   120bc:	ldar	x0, [x0]
   120c0:	nop
   120c4:	str	x0, [sp, #72]
   120c8:	ldr	x0, [sp, #72]
   120cc:	bl	11afc <_ITM_changeTransactionMode@@LIBITM_1.0+0xbc0>
   120d0:	and	w0, w0, #0xff
   120d4:	cmp	w0, #0x0
   120d8:	b.eq	12110 <_ITM_changeTransactionMode@@LIBITM_1.0+0x11d4>  // b.none
   120dc:	ldr	x0, [sp, #72]
   120e0:	bl	11b30 <_ITM_changeTransactionMode@@LIBITM_1.0+0xbf4>
   120e4:	add	x0, x0, #0x1
   120e8:	str	x0, [sp, #72]
   120ec:	ldr	x0, [sp, #72]
   120f0:	str	x0, [sp, #40]
   120f4:	mov	w0, #0x3                   	// #3
   120f8:	str	w0, [sp, #36]
   120fc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   12100:	add	x0, x0, #0x380
   12104:	ldr	x1, [sp, #40]
   12108:	stlr	x1, [x0]
   1210c:	nop
   12110:	ldr	x0, [sp, #16]
   12114:	ldr	x1, [sp, #72]
   12118:	str	x1, [x0]
   1211c:	mov	w0, #0x1                   	// #1
   12120:	ldp	x29, x30, [sp], #80
   12124:	ret
   12128:	stp	x29, x30, [sp, #-112]!
   1212c:	mov	x29, sp
   12130:	str	x0, [sp, #24]
   12134:	str	x1, [sp, #16]
   12138:	ldr	x0, [sp, #16]
   1213c:	cmp	x0, #0x0
   12140:	b.ne	121e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x12a4>  // b.any
   12144:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   12148:	str	x0, [sp, #104]
   1214c:	ldr	x0, [sp, #104]
   12150:	add	x0, x0, #0x208
   12154:	str	x0, [sp, #88]
   12158:	str	wzr, [sp, #84]
   1215c:	ldr	x0, [sp, #88]
   12160:	ldar	x0, [x0]
   12164:	nop
   12168:	str	x0, [sp, #96]
   1216c:	ldr	x0, [sp, #96]
   12170:	bl	11afc <_ITM_changeTransactionMode@@LIBITM_1.0+0xbc0>
   12174:	and	w0, w0, #0xff
   12178:	cmp	w0, #0x0
   1217c:	b.eq	121e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x12a8>  // b.none
   12180:	ldr	x0, [sp, #96]
   12184:	bl	11b30 <_ITM_changeTransactionMode@@LIBITM_1.0+0xbf4>
   12188:	add	x0, x0, #0x1
   1218c:	str	x0, [sp, #96]
   12190:	ldr	x0, [sp, #104]
   12194:	add	x0, x0, #0x208
   12198:	str	x0, [sp, #56]
   1219c:	ldr	x0, [sp, #96]
   121a0:	str	x0, [sp, #48]
   121a4:	mov	w0, #0x3                   	// #3
   121a8:	str	w0, [sp, #44]
   121ac:	ldr	x0, [sp, #56]
   121b0:	ldr	x1, [sp, #48]
   121b4:	stlr	x1, [x0]
   121b8:	nop
   121bc:	ldr	x0, [sp, #96]
   121c0:	str	x0, [sp, #72]
   121c4:	mov	w0, #0x3                   	// #3
   121c8:	str	w0, [sp, #68]
   121cc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   121d0:	add	x0, x0, #0x380
   121d4:	ldr	x1, [sp, #72]
   121d8:	stlr	x1, [x0]
   121dc:	b	121e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x12a8>
   121e0:	nop
   121e4:	ldp	x29, x30, [sp], #112
   121e8:	ret
   121ec:	stp	x29, x30, [sp, #-64]!
   121f0:	mov	x29, sp
   121f4:	str	x19, [sp, #16]
   121f8:	str	x0, [sp, #40]
   121fc:	str	wzr, [sp, #48]
   12200:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   12204:	add	x0, x0, #0x380
   12208:	ldar	x19, [x0]
   1220c:	nop
   12210:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   12214:	add	x0, x0, #0x208
   12218:	str	x0, [sp, #56]
   1221c:	str	wzr, [sp, #52]
   12220:	ldr	x0, [sp, #56]
   12224:	ldar	x0, [x0]
   12228:	nop
   1222c:	cmp	x19, x0
   12230:	cset	w0, eq  // eq = none
   12234:	and	w0, w0, #0xff
   12238:	ldr	x19, [sp, #16]
   1223c:	ldp	x29, x30, [sp], #64
   12240:	ret
   12244:	stp	x29, x30, [sp, #-32]!
   12248:	mov	x29, sp
   1224c:	str	x0, [sp, #24]
   12250:	str	x1, [sp, #16]
   12254:	mov	w1, #0x1                   	// #1
   12258:	ldr	x0, [sp, #16]
   1225c:	bl	13034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x20f8>
   12260:	and	w0, w0, #0xff
   12264:	ldp	x29, x30, [sp], #32
   12268:	ret
   1226c:	stp	x29, x30, [sp, #-32]!
   12270:	mov	x29, sp
   12274:	str	x0, [sp, #24]
   12278:	str	x1, [sp, #16]
   1227c:	mov	w1, #0x2                   	// #2
   12280:	ldr	x0, [sp, #16]
   12284:	bl	13034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x20f8>
   12288:	and	w0, w0, #0xff
   1228c:	ldp	x29, x30, [sp], #32
   12290:	ret
   12294:	stp	x29, x30, [sp, #-32]!
   12298:	mov	x29, sp
   1229c:	str	x0, [sp, #24]
   122a0:	str	x1, [sp, #16]
   122a4:	mov	w1, #0x3                   	// #3
   122a8:	ldr	x0, [sp, #16]
   122ac:	bl	13034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x20f8>
   122b0:	and	w0, w0, #0xff
   122b4:	ldp	x29, x30, [sp], #32
   122b8:	ret
   122bc:	stp	x29, x30, [sp, #-32]!
   122c0:	mov	x29, sp
   122c4:	str	x0, [sp, #24]
   122c8:	str	x1, [sp, #16]
   122cc:	mov	w1, #0x4                   	// #4
   122d0:	ldr	x0, [sp, #16]
   122d4:	bl	13034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x20f8>
   122d8:	and	w0, w0, #0xff
   122dc:	ldp	x29, x30, [sp], #32
   122e0:	ret
   122e4:	stp	x29, x30, [sp, #-48]!
   122e8:	mov	x29, sp
   122ec:	str	x0, [sp, #40]
   122f0:	str	x1, [sp, #32]
   122f4:	strb	w2, [sp, #31]
   122f8:	mov	w2, #0x5                   	// #5
   122fc:	ldrb	w1, [sp, #31]
   12300:	ldr	x0, [sp, #32]
   12304:	bl	130d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x219c>
   12308:	nop
   1230c:	ldp	x29, x30, [sp], #48
   12310:	ret
   12314:	stp	x29, x30, [sp, #-48]!
   12318:	mov	x29, sp
   1231c:	str	x0, [sp, #40]
   12320:	str	x1, [sp, #32]
   12324:	strb	w2, [sp, #31]
   12328:	mov	w2, #0x6                   	// #6
   1232c:	ldrb	w1, [sp, #31]
   12330:	ldr	x0, [sp, #32]
   12334:	bl	130d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x219c>
   12338:	nop
   1233c:	ldp	x29, x30, [sp], #48
   12340:	ret
   12344:	stp	x29, x30, [sp, #-48]!
   12348:	mov	x29, sp
   1234c:	str	x0, [sp, #40]
   12350:	str	x1, [sp, #32]
   12354:	strb	w2, [sp, #31]
   12358:	mov	w2, #0x7                   	// #7
   1235c:	ldrb	w1, [sp, #31]
   12360:	ldr	x0, [sp, #32]
   12364:	bl	130d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x219c>
   12368:	nop
   1236c:	ldp	x29, x30, [sp], #48
   12370:	ret
   12374:	stp	x29, x30, [sp, #-32]!
   12378:	mov	x29, sp
   1237c:	str	x0, [sp, #24]
   12380:	str	x1, [sp, #16]
   12384:	mov	w1, #0x1                   	// #1
   12388:	ldr	x0, [sp, #16]
   1238c:	bl	13140 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2204>
   12390:	and	w0, w0, #0xffff
   12394:	ldp	x29, x30, [sp], #32
   12398:	ret
   1239c:	stp	x29, x30, [sp, #-32]!
   123a0:	mov	x29, sp
   123a4:	str	x0, [sp, #24]
   123a8:	str	x1, [sp, #16]
   123ac:	mov	w1, #0x2                   	// #2
   123b0:	ldr	x0, [sp, #16]
   123b4:	bl	13140 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2204>
   123b8:	and	w0, w0, #0xffff
   123bc:	ldp	x29, x30, [sp], #32
   123c0:	ret
   123c4:	stp	x29, x30, [sp, #-32]!
   123c8:	mov	x29, sp
   123cc:	str	x0, [sp, #24]
   123d0:	str	x1, [sp, #16]
   123d4:	mov	w1, #0x3                   	// #3
   123d8:	ldr	x0, [sp, #16]
   123dc:	bl	13140 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2204>
   123e0:	and	w0, w0, #0xffff
   123e4:	ldp	x29, x30, [sp], #32
   123e8:	ret
   123ec:	stp	x29, x30, [sp, #-32]!
   123f0:	mov	x29, sp
   123f4:	str	x0, [sp, #24]
   123f8:	str	x1, [sp, #16]
   123fc:	mov	w1, #0x4                   	// #4
   12400:	ldr	x0, [sp, #16]
   12404:	bl	13140 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2204>
   12408:	and	w0, w0, #0xffff
   1240c:	ldp	x29, x30, [sp], #32
   12410:	ret
   12414:	stp	x29, x30, [sp, #-48]!
   12418:	mov	x29, sp
   1241c:	str	x0, [sp, #40]
   12420:	str	x1, [sp, #32]
   12424:	strh	w2, [sp, #30]
   12428:	mov	w2, #0x5                   	// #5
   1242c:	ldrh	w1, [sp, #30]
   12430:	ldr	x0, [sp, #32]
   12434:	bl	131e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x22a8>
   12438:	nop
   1243c:	ldp	x29, x30, [sp], #48
   12440:	ret
   12444:	stp	x29, x30, [sp, #-48]!
   12448:	mov	x29, sp
   1244c:	str	x0, [sp, #40]
   12450:	str	x1, [sp, #32]
   12454:	strh	w2, [sp, #30]
   12458:	mov	w2, #0x6                   	// #6
   1245c:	ldrh	w1, [sp, #30]
   12460:	ldr	x0, [sp, #32]
   12464:	bl	131e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x22a8>
   12468:	nop
   1246c:	ldp	x29, x30, [sp], #48
   12470:	ret
   12474:	stp	x29, x30, [sp, #-48]!
   12478:	mov	x29, sp
   1247c:	str	x0, [sp, #40]
   12480:	str	x1, [sp, #32]
   12484:	strh	w2, [sp, #30]
   12488:	mov	w2, #0x7                   	// #7
   1248c:	ldrh	w1, [sp, #30]
   12490:	ldr	x0, [sp, #32]
   12494:	bl	131e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x22a8>
   12498:	nop
   1249c:	ldp	x29, x30, [sp], #48
   124a0:	ret
   124a4:	stp	x29, x30, [sp, #-32]!
   124a8:	mov	x29, sp
   124ac:	str	x0, [sp, #24]
   124b0:	str	x1, [sp, #16]
   124b4:	mov	w1, #0x1                   	// #1
   124b8:	ldr	x0, [sp, #16]
   124bc:	bl	1324c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2310>
   124c0:	ldp	x29, x30, [sp], #32
   124c4:	ret
   124c8:	stp	x29, x30, [sp, #-32]!
   124cc:	mov	x29, sp
   124d0:	str	x0, [sp, #24]
   124d4:	str	x1, [sp, #16]
   124d8:	mov	w1, #0x2                   	// #2
   124dc:	ldr	x0, [sp, #16]
   124e0:	bl	1324c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2310>
   124e4:	ldp	x29, x30, [sp], #32
   124e8:	ret
   124ec:	stp	x29, x30, [sp, #-32]!
   124f0:	mov	x29, sp
   124f4:	str	x0, [sp, #24]
   124f8:	str	x1, [sp, #16]
   124fc:	mov	w1, #0x3                   	// #3
   12500:	ldr	x0, [sp, #16]
   12504:	bl	1324c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2310>
   12508:	ldp	x29, x30, [sp], #32
   1250c:	ret
   12510:	stp	x29, x30, [sp, #-32]!
   12514:	mov	x29, sp
   12518:	str	x0, [sp, #24]
   1251c:	str	x1, [sp, #16]
   12520:	mov	w1, #0x4                   	// #4
   12524:	ldr	x0, [sp, #16]
   12528:	bl	1324c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2310>
   1252c:	ldp	x29, x30, [sp], #32
   12530:	ret
   12534:	stp	x29, x30, [sp, #-48]!
   12538:	mov	x29, sp
   1253c:	str	x0, [sp, #40]
   12540:	str	x1, [sp, #32]
   12544:	str	w2, [sp, #28]
   12548:	mov	w2, #0x5                   	// #5
   1254c:	ldr	w1, [sp, #28]
   12550:	ldr	x0, [sp, #32]
   12554:	bl	132f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x23b4>
   12558:	nop
   1255c:	ldp	x29, x30, [sp], #48
   12560:	ret
   12564:	stp	x29, x30, [sp, #-48]!
   12568:	mov	x29, sp
   1256c:	str	x0, [sp, #40]
   12570:	str	x1, [sp, #32]
   12574:	str	w2, [sp, #28]
   12578:	mov	w2, #0x6                   	// #6
   1257c:	ldr	w1, [sp, #28]
   12580:	ldr	x0, [sp, #32]
   12584:	bl	132f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x23b4>
   12588:	nop
   1258c:	ldp	x29, x30, [sp], #48
   12590:	ret
   12594:	stp	x29, x30, [sp, #-48]!
   12598:	mov	x29, sp
   1259c:	str	x0, [sp, #40]
   125a0:	str	x1, [sp, #32]
   125a4:	str	w2, [sp, #28]
   125a8:	mov	w2, #0x7                   	// #7
   125ac:	ldr	w1, [sp, #28]
   125b0:	ldr	x0, [sp, #32]
   125b4:	bl	132f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x23b4>
   125b8:	nop
   125bc:	ldp	x29, x30, [sp], #48
   125c0:	ret
   125c4:	stp	x29, x30, [sp, #-32]!
   125c8:	mov	x29, sp
   125cc:	str	x0, [sp, #24]
   125d0:	str	x1, [sp, #16]
   125d4:	mov	w1, #0x1                   	// #1
   125d8:	ldr	x0, [sp, #16]
   125dc:	bl	13358 <_ITM_changeTransactionMode@@LIBITM_1.0+0x241c>
   125e0:	ldp	x29, x30, [sp], #32
   125e4:	ret
   125e8:	stp	x29, x30, [sp, #-32]!
   125ec:	mov	x29, sp
   125f0:	str	x0, [sp, #24]
   125f4:	str	x1, [sp, #16]
   125f8:	mov	w1, #0x2                   	// #2
   125fc:	ldr	x0, [sp, #16]
   12600:	bl	13358 <_ITM_changeTransactionMode@@LIBITM_1.0+0x241c>
   12604:	ldp	x29, x30, [sp], #32
   12608:	ret
   1260c:	stp	x29, x30, [sp, #-32]!
   12610:	mov	x29, sp
   12614:	str	x0, [sp, #24]
   12618:	str	x1, [sp, #16]
   1261c:	mov	w1, #0x3                   	// #3
   12620:	ldr	x0, [sp, #16]
   12624:	bl	13358 <_ITM_changeTransactionMode@@LIBITM_1.0+0x241c>
   12628:	ldp	x29, x30, [sp], #32
   1262c:	ret
   12630:	stp	x29, x30, [sp, #-32]!
   12634:	mov	x29, sp
   12638:	str	x0, [sp, #24]
   1263c:	str	x1, [sp, #16]
   12640:	mov	w1, #0x4                   	// #4
   12644:	ldr	x0, [sp, #16]
   12648:	bl	13358 <_ITM_changeTransactionMode@@LIBITM_1.0+0x241c>
   1264c:	ldp	x29, x30, [sp], #32
   12650:	ret
   12654:	stp	x29, x30, [sp, #-48]!
   12658:	mov	x29, sp
   1265c:	str	x0, [sp, #40]
   12660:	str	x1, [sp, #32]
   12664:	str	x2, [sp, #24]
   12668:	mov	w2, #0x5                   	// #5
   1266c:	ldr	x1, [sp, #24]
   12670:	ldr	x0, [sp, #32]
   12674:	bl	133fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x24c0>
   12678:	nop
   1267c:	ldp	x29, x30, [sp], #48
   12680:	ret
   12684:	stp	x29, x30, [sp, #-48]!
   12688:	mov	x29, sp
   1268c:	str	x0, [sp, #40]
   12690:	str	x1, [sp, #32]
   12694:	str	x2, [sp, #24]
   12698:	mov	w2, #0x6                   	// #6
   1269c:	ldr	x1, [sp, #24]
   126a0:	ldr	x0, [sp, #32]
   126a4:	bl	133fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x24c0>
   126a8:	nop
   126ac:	ldp	x29, x30, [sp], #48
   126b0:	ret
   126b4:	stp	x29, x30, [sp, #-48]!
   126b8:	mov	x29, sp
   126bc:	str	x0, [sp, #40]
   126c0:	str	x1, [sp, #32]
   126c4:	str	x2, [sp, #24]
   126c8:	mov	w2, #0x7                   	// #7
   126cc:	ldr	x1, [sp, #24]
   126d0:	ldr	x0, [sp, #32]
   126d4:	bl	133fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x24c0>
   126d8:	nop
   126dc:	ldp	x29, x30, [sp], #48
   126e0:	ret
   126e4:	stp	x29, x30, [sp, #-32]!
   126e8:	mov	x29, sp
   126ec:	str	x0, [sp, #24]
   126f0:	str	x1, [sp, #16]
   126f4:	mov	w1, #0x1                   	// #1
   126f8:	ldr	x0, [sp, #16]
   126fc:	bl	13464 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2528>
   12700:	ldp	x29, x30, [sp], #32
   12704:	ret
   12708:	stp	x29, x30, [sp, #-32]!
   1270c:	mov	x29, sp
   12710:	str	x0, [sp, #24]
   12714:	str	x1, [sp, #16]
   12718:	mov	w1, #0x2                   	// #2
   1271c:	ldr	x0, [sp, #16]
   12720:	bl	13464 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2528>
   12724:	ldp	x29, x30, [sp], #32
   12728:	ret
   1272c:	stp	x29, x30, [sp, #-32]!
   12730:	mov	x29, sp
   12734:	str	x0, [sp, #24]
   12738:	str	x1, [sp, #16]
   1273c:	mov	w1, #0x3                   	// #3
   12740:	ldr	x0, [sp, #16]
   12744:	bl	13464 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2528>
   12748:	ldp	x29, x30, [sp], #32
   1274c:	ret
   12750:	stp	x29, x30, [sp, #-32]!
   12754:	mov	x29, sp
   12758:	str	x0, [sp, #24]
   1275c:	str	x1, [sp, #16]
   12760:	mov	w1, #0x4                   	// #4
   12764:	ldr	x0, [sp, #16]
   12768:	bl	13464 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2528>
   1276c:	ldp	x29, x30, [sp], #32
   12770:	ret
   12774:	stp	x29, x30, [sp, #-48]!
   12778:	mov	x29, sp
   1277c:	str	x0, [sp, #40]
   12780:	str	x1, [sp, #32]
   12784:	str	s0, [sp, #28]
   12788:	mov	w1, #0x5                   	// #5
   1278c:	ldr	s0, [sp, #28]
   12790:	ldr	x0, [sp, #32]
   12794:	bl	13508 <_ITM_changeTransactionMode@@LIBITM_1.0+0x25cc>
   12798:	nop
   1279c:	ldp	x29, x30, [sp], #48
   127a0:	ret
   127a4:	stp	x29, x30, [sp, #-48]!
   127a8:	mov	x29, sp
   127ac:	str	x0, [sp, #40]
   127b0:	str	x1, [sp, #32]
   127b4:	str	s0, [sp, #28]
   127b8:	mov	w1, #0x6                   	// #6
   127bc:	ldr	s0, [sp, #28]
   127c0:	ldr	x0, [sp, #32]
   127c4:	bl	13508 <_ITM_changeTransactionMode@@LIBITM_1.0+0x25cc>
   127c8:	nop
   127cc:	ldp	x29, x30, [sp], #48
   127d0:	ret
   127d4:	stp	x29, x30, [sp, #-48]!
   127d8:	mov	x29, sp
   127dc:	str	x0, [sp, #40]
   127e0:	str	x1, [sp, #32]
   127e4:	str	s0, [sp, #28]
   127e8:	mov	w1, #0x7                   	// #7
   127ec:	ldr	s0, [sp, #28]
   127f0:	ldr	x0, [sp, #32]
   127f4:	bl	13508 <_ITM_changeTransactionMode@@LIBITM_1.0+0x25cc>
   127f8:	nop
   127fc:	ldp	x29, x30, [sp], #48
   12800:	ret
   12804:	stp	x29, x30, [sp, #-32]!
   12808:	mov	x29, sp
   1280c:	str	x0, [sp, #24]
   12810:	str	x1, [sp, #16]
   12814:	mov	w1, #0x1                   	// #1
   12818:	ldr	x0, [sp, #16]
   1281c:	bl	13570 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2634>
   12820:	ldp	x29, x30, [sp], #32
   12824:	ret
   12828:	stp	x29, x30, [sp, #-32]!
   1282c:	mov	x29, sp
   12830:	str	x0, [sp, #24]
   12834:	str	x1, [sp, #16]
   12838:	mov	w1, #0x2                   	// #2
   1283c:	ldr	x0, [sp, #16]
   12840:	bl	13570 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2634>
   12844:	ldp	x29, x30, [sp], #32
   12848:	ret
   1284c:	stp	x29, x30, [sp, #-32]!
   12850:	mov	x29, sp
   12854:	str	x0, [sp, #24]
   12858:	str	x1, [sp, #16]
   1285c:	mov	w1, #0x3                   	// #3
   12860:	ldr	x0, [sp, #16]
   12864:	bl	13570 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2634>
   12868:	ldp	x29, x30, [sp], #32
   1286c:	ret
   12870:	stp	x29, x30, [sp, #-32]!
   12874:	mov	x29, sp
   12878:	str	x0, [sp, #24]
   1287c:	str	x1, [sp, #16]
   12880:	mov	w1, #0x4                   	// #4
   12884:	ldr	x0, [sp, #16]
   12888:	bl	13570 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2634>
   1288c:	ldp	x29, x30, [sp], #32
   12890:	ret
   12894:	stp	x29, x30, [sp, #-48]!
   12898:	mov	x29, sp
   1289c:	str	x0, [sp, #40]
   128a0:	str	x1, [sp, #32]
   128a4:	str	d0, [sp, #24]
   128a8:	mov	w1, #0x5                   	// #5
   128ac:	ldr	d0, [sp, #24]
   128b0:	ldr	x0, [sp, #32]
   128b4:	bl	13614 <_ITM_changeTransactionMode@@LIBITM_1.0+0x26d8>
   128b8:	nop
   128bc:	ldp	x29, x30, [sp], #48
   128c0:	ret
   128c4:	stp	x29, x30, [sp, #-48]!
   128c8:	mov	x29, sp
   128cc:	str	x0, [sp, #40]
   128d0:	str	x1, [sp, #32]
   128d4:	str	d0, [sp, #24]
   128d8:	mov	w1, #0x6                   	// #6
   128dc:	ldr	d0, [sp, #24]
   128e0:	ldr	x0, [sp, #32]
   128e4:	bl	13614 <_ITM_changeTransactionMode@@LIBITM_1.0+0x26d8>
   128e8:	nop
   128ec:	ldp	x29, x30, [sp], #48
   128f0:	ret
   128f4:	stp	x29, x30, [sp, #-48]!
   128f8:	mov	x29, sp
   128fc:	str	x0, [sp, #40]
   12900:	str	x1, [sp, #32]
   12904:	str	d0, [sp, #24]
   12908:	mov	w1, #0x7                   	// #7
   1290c:	ldr	d0, [sp, #24]
   12910:	ldr	x0, [sp, #32]
   12914:	bl	13614 <_ITM_changeTransactionMode@@LIBITM_1.0+0x26d8>
   12918:	nop
   1291c:	ldp	x29, x30, [sp], #48
   12920:	ret
   12924:	stp	x29, x30, [sp, #-32]!
   12928:	mov	x29, sp
   1292c:	str	x0, [sp, #24]
   12930:	str	x1, [sp, #16]
   12934:	mov	w1, #0x1                   	// #1
   12938:	ldr	x0, [sp, #16]
   1293c:	bl	1367c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2740>
   12940:	ldp	x29, x30, [sp], #32
   12944:	ret
   12948:	stp	x29, x30, [sp, #-32]!
   1294c:	mov	x29, sp
   12950:	str	x0, [sp, #24]
   12954:	str	x1, [sp, #16]
   12958:	mov	w1, #0x2                   	// #2
   1295c:	ldr	x0, [sp, #16]
   12960:	bl	1367c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2740>
   12964:	ldp	x29, x30, [sp], #32
   12968:	ret
   1296c:	stp	x29, x30, [sp, #-32]!
   12970:	mov	x29, sp
   12974:	str	x0, [sp, #24]
   12978:	str	x1, [sp, #16]
   1297c:	mov	w1, #0x3                   	// #3
   12980:	ldr	x0, [sp, #16]
   12984:	bl	1367c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2740>
   12988:	ldp	x29, x30, [sp], #32
   1298c:	ret
   12990:	stp	x29, x30, [sp, #-32]!
   12994:	mov	x29, sp
   12998:	str	x0, [sp, #24]
   1299c:	str	x1, [sp, #16]
   129a0:	mov	w1, #0x4                   	// #4
   129a4:	ldr	x0, [sp, #16]
   129a8:	bl	1367c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2740>
   129ac:	ldp	x29, x30, [sp], #32
   129b0:	ret
   129b4:	stp	x29, x30, [sp, #-48]!
   129b8:	mov	x29, sp
   129bc:	str	x0, [sp, #40]
   129c0:	str	x1, [sp, #32]
   129c4:	str	q0, [sp, #16]
   129c8:	mov	w1, #0x5                   	// #5
   129cc:	ldr	q0, [sp, #16]
   129d0:	ldr	x0, [sp, #32]
   129d4:	bl	13720 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27e4>
   129d8:	nop
   129dc:	ldp	x29, x30, [sp], #48
   129e0:	ret
   129e4:	stp	x29, x30, [sp, #-48]!
   129e8:	mov	x29, sp
   129ec:	str	x0, [sp, #40]
   129f0:	str	x1, [sp, #32]
   129f4:	str	q0, [sp, #16]
   129f8:	mov	w1, #0x6                   	// #6
   129fc:	ldr	q0, [sp, #16]
   12a00:	ldr	x0, [sp, #32]
   12a04:	bl	13720 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27e4>
   12a08:	nop
   12a0c:	ldp	x29, x30, [sp], #48
   12a10:	ret
   12a14:	stp	x29, x30, [sp, #-48]!
   12a18:	mov	x29, sp
   12a1c:	str	x0, [sp, #40]
   12a20:	str	x1, [sp, #32]
   12a24:	str	q0, [sp, #16]
   12a28:	mov	w1, #0x7                   	// #7
   12a2c:	ldr	q0, [sp, #16]
   12a30:	ldr	x0, [sp, #32]
   12a34:	bl	13720 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27e4>
   12a38:	nop
   12a3c:	ldp	x29, x30, [sp], #48
   12a40:	ret
   12a44:	stp	x29, x30, [sp, #-32]!
   12a48:	mov	x29, sp
   12a4c:	str	x0, [sp, #24]
   12a50:	str	x1, [sp, #16]
   12a54:	mov	w1, #0x1                   	// #1
   12a58:	ldr	x0, [sp, #16]
   12a5c:	bl	13788 <_ITM_changeTransactionMode@@LIBITM_1.0+0x284c>
   12a60:	fmov	s2, s0
   12a64:	fmov	s0, s1
   12a68:	fmov	s1, s0
   12a6c:	fmov	s0, s2
   12a70:	ldp	x29, x30, [sp], #32
   12a74:	ret
   12a78:	stp	x29, x30, [sp, #-32]!
   12a7c:	mov	x29, sp
   12a80:	str	x0, [sp, #24]
   12a84:	str	x1, [sp, #16]
   12a88:	mov	w1, #0x2                   	// #2
   12a8c:	ldr	x0, [sp, #16]
   12a90:	bl	13788 <_ITM_changeTransactionMode@@LIBITM_1.0+0x284c>
   12a94:	fmov	s2, s0
   12a98:	fmov	s0, s1
   12a9c:	fmov	s1, s0
   12aa0:	fmov	s0, s2
   12aa4:	ldp	x29, x30, [sp], #32
   12aa8:	ret
   12aac:	stp	x29, x30, [sp, #-32]!
   12ab0:	mov	x29, sp
   12ab4:	str	x0, [sp, #24]
   12ab8:	str	x1, [sp, #16]
   12abc:	mov	w1, #0x3                   	// #3
   12ac0:	ldr	x0, [sp, #16]
   12ac4:	bl	13788 <_ITM_changeTransactionMode@@LIBITM_1.0+0x284c>
   12ac8:	fmov	s2, s0
   12acc:	fmov	s0, s1
   12ad0:	fmov	s1, s0
   12ad4:	fmov	s0, s2
   12ad8:	ldp	x29, x30, [sp], #32
   12adc:	ret
   12ae0:	stp	x29, x30, [sp, #-32]!
   12ae4:	mov	x29, sp
   12ae8:	str	x0, [sp, #24]
   12aec:	str	x1, [sp, #16]
   12af0:	mov	w1, #0x4                   	// #4
   12af4:	ldr	x0, [sp, #16]
   12af8:	bl	13788 <_ITM_changeTransactionMode@@LIBITM_1.0+0x284c>
   12afc:	fmov	s2, s0
   12b00:	fmov	s0, s1
   12b04:	fmov	s1, s0
   12b08:	fmov	s0, s2
   12b0c:	ldp	x29, x30, [sp], #32
   12b10:	ret
   12b14:	stp	x29, x30, [sp, #-48]!
   12b18:	mov	x29, sp
   12b1c:	str	x0, [sp, #40]
   12b20:	str	x1, [sp, #32]
   12b24:	fmov	s2, s0
   12b28:	fmov	s0, s1
   12b2c:	fmov	s1, s2
   12b30:	str	s1, [sp, #24]
   12b34:	str	s0, [sp, #28]
   12b38:	ldr	s0, [sp, #24]
   12b3c:	ldr	s1, [sp, #28]
   12b40:	mov	w1, #0x5                   	// #5
   12b44:	ldr	x0, [sp, #32]
   12b48:	bl	1384c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2910>
   12b4c:	nop
   12b50:	ldp	x29, x30, [sp], #48
   12b54:	ret
   12b58:	stp	x29, x30, [sp, #-48]!
   12b5c:	mov	x29, sp
   12b60:	str	x0, [sp, #40]
   12b64:	str	x1, [sp, #32]
   12b68:	fmov	s2, s0
   12b6c:	fmov	s0, s1
   12b70:	fmov	s1, s2
   12b74:	str	s1, [sp, #24]
   12b78:	str	s0, [sp, #28]
   12b7c:	ldr	s0, [sp, #24]
   12b80:	ldr	s1, [sp, #28]
   12b84:	mov	w1, #0x6                   	// #6
   12b88:	ldr	x0, [sp, #32]
   12b8c:	bl	1384c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2910>
   12b90:	nop
   12b94:	ldp	x29, x30, [sp], #48
   12b98:	ret
   12b9c:	stp	x29, x30, [sp, #-48]!
   12ba0:	mov	x29, sp
   12ba4:	str	x0, [sp, #40]
   12ba8:	str	x1, [sp, #32]
   12bac:	fmov	s2, s0
   12bb0:	fmov	s0, s1
   12bb4:	fmov	s1, s2
   12bb8:	str	s1, [sp, #24]
   12bbc:	str	s0, [sp, #28]
   12bc0:	ldr	s0, [sp, #24]
   12bc4:	ldr	s1, [sp, #28]
   12bc8:	mov	w1, #0x7                   	// #7
   12bcc:	ldr	x0, [sp, #32]
   12bd0:	bl	1384c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2910>
   12bd4:	nop
   12bd8:	ldp	x29, x30, [sp], #48
   12bdc:	ret
   12be0:	stp	x29, x30, [sp, #-32]!
   12be4:	mov	x29, sp
   12be8:	str	x0, [sp, #24]
   12bec:	str	x1, [sp, #16]
   12bf0:	mov	w1, #0x1                   	// #1
   12bf4:	ldr	x0, [sp, #16]
   12bf8:	bl	138cc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2990>
   12bfc:	fmov	d2, d0
   12c00:	fmov	d0, d1
   12c04:	fmov	d1, d0
   12c08:	fmov	d0, d2
   12c0c:	ldp	x29, x30, [sp], #32
   12c10:	ret
   12c14:	stp	x29, x30, [sp, #-32]!
   12c18:	mov	x29, sp
   12c1c:	str	x0, [sp, #24]
   12c20:	str	x1, [sp, #16]
   12c24:	mov	w1, #0x2                   	// #2
   12c28:	ldr	x0, [sp, #16]
   12c2c:	bl	138cc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2990>
   12c30:	fmov	d2, d0
   12c34:	fmov	d0, d1
   12c38:	fmov	d1, d0
   12c3c:	fmov	d0, d2
   12c40:	ldp	x29, x30, [sp], #32
   12c44:	ret
   12c48:	stp	x29, x30, [sp, #-32]!
   12c4c:	mov	x29, sp
   12c50:	str	x0, [sp, #24]
   12c54:	str	x1, [sp, #16]
   12c58:	mov	w1, #0x3                   	// #3
   12c5c:	ldr	x0, [sp, #16]
   12c60:	bl	138cc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2990>
   12c64:	fmov	d2, d0
   12c68:	fmov	d0, d1
   12c6c:	fmov	d1, d0
   12c70:	fmov	d0, d2
   12c74:	ldp	x29, x30, [sp], #32
   12c78:	ret
   12c7c:	stp	x29, x30, [sp, #-32]!
   12c80:	mov	x29, sp
   12c84:	str	x0, [sp, #24]
   12c88:	str	x1, [sp, #16]
   12c8c:	mov	w1, #0x4                   	// #4
   12c90:	ldr	x0, [sp, #16]
   12c94:	bl	138cc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2990>
   12c98:	fmov	d2, d0
   12c9c:	fmov	d0, d1
   12ca0:	fmov	d1, d0
   12ca4:	fmov	d0, d2
   12ca8:	ldp	x29, x30, [sp], #32
   12cac:	ret
   12cb0:	stp	x29, x30, [sp, #-48]!
   12cb4:	mov	x29, sp
   12cb8:	str	x0, [sp, #40]
   12cbc:	str	x1, [sp, #32]
   12cc0:	fmov	d2, d0
   12cc4:	fmov	d0, d1
   12cc8:	fmov	d1, d2
   12ccc:	str	d1, [sp, #16]
   12cd0:	str	d0, [sp, #24]
   12cd4:	ldr	d0, [sp, #16]
   12cd8:	ldr	d1, [sp, #24]
   12cdc:	mov	w1, #0x5                   	// #5
   12ce0:	ldr	x0, [sp, #32]
   12ce4:	bl	13990 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a54>
   12ce8:	nop
   12cec:	ldp	x29, x30, [sp], #48
   12cf0:	ret
   12cf4:	stp	x29, x30, [sp, #-48]!
   12cf8:	mov	x29, sp
   12cfc:	str	x0, [sp, #40]
   12d00:	str	x1, [sp, #32]
   12d04:	fmov	d2, d0
   12d08:	fmov	d0, d1
   12d0c:	fmov	d1, d2
   12d10:	str	d1, [sp, #16]
   12d14:	str	d0, [sp, #24]
   12d18:	ldr	d0, [sp, #16]
   12d1c:	ldr	d1, [sp, #24]
   12d20:	mov	w1, #0x6                   	// #6
   12d24:	ldr	x0, [sp, #32]
   12d28:	bl	13990 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a54>
   12d2c:	nop
   12d30:	ldp	x29, x30, [sp], #48
   12d34:	ret
   12d38:	stp	x29, x30, [sp, #-48]!
   12d3c:	mov	x29, sp
   12d40:	str	x0, [sp, #40]
   12d44:	str	x1, [sp, #32]
   12d48:	fmov	d2, d0
   12d4c:	fmov	d0, d1
   12d50:	fmov	d1, d2
   12d54:	str	d1, [sp, #16]
   12d58:	str	d0, [sp, #24]
   12d5c:	ldr	d0, [sp, #16]
   12d60:	ldr	d1, [sp, #24]
   12d64:	mov	w1, #0x7                   	// #7
   12d68:	ldr	x0, [sp, #32]
   12d6c:	bl	13990 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a54>
   12d70:	nop
   12d74:	ldp	x29, x30, [sp], #48
   12d78:	ret
   12d7c:	stp	x29, x30, [sp, #-32]!
   12d80:	mov	x29, sp
   12d84:	str	x0, [sp, #24]
   12d88:	str	x1, [sp, #16]
   12d8c:	mov	w1, #0x1                   	// #1
   12d90:	ldr	x0, [sp, #16]
   12d94:	bl	13a10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ad4>
   12d98:	mov	v2.16b, v0.16b
   12d9c:	mov	v0.16b, v1.16b
   12da0:	mov	v4.16b, v2.16b
   12da4:	mov	v2.16b, v0.16b
   12da8:	mov	v0.16b, v4.16b
   12dac:	mov	v1.16b, v2.16b
   12db0:	ldp	x29, x30, [sp], #32
   12db4:	ret
   12db8:	stp	x29, x30, [sp, #-32]!
   12dbc:	mov	x29, sp
   12dc0:	str	x0, [sp, #24]
   12dc4:	str	x1, [sp, #16]
   12dc8:	mov	w1, #0x2                   	// #2
   12dcc:	ldr	x0, [sp, #16]
   12dd0:	bl	13a10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ad4>
   12dd4:	mov	v2.16b, v0.16b
   12dd8:	mov	v0.16b, v1.16b
   12ddc:	mov	v4.16b, v2.16b
   12de0:	mov	v2.16b, v0.16b
   12de4:	mov	v0.16b, v4.16b
   12de8:	mov	v1.16b, v2.16b
   12dec:	ldp	x29, x30, [sp], #32
   12df0:	ret
   12df4:	stp	x29, x30, [sp, #-32]!
   12df8:	mov	x29, sp
   12dfc:	str	x0, [sp, #24]
   12e00:	str	x1, [sp, #16]
   12e04:	mov	w1, #0x3                   	// #3
   12e08:	ldr	x0, [sp, #16]
   12e0c:	bl	13a10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ad4>
   12e10:	mov	v2.16b, v0.16b
   12e14:	mov	v0.16b, v1.16b
   12e18:	mov	v4.16b, v2.16b
   12e1c:	mov	v2.16b, v0.16b
   12e20:	mov	v0.16b, v4.16b
   12e24:	mov	v1.16b, v2.16b
   12e28:	ldp	x29, x30, [sp], #32
   12e2c:	ret
   12e30:	stp	x29, x30, [sp, #-32]!
   12e34:	mov	x29, sp
   12e38:	str	x0, [sp, #24]
   12e3c:	str	x1, [sp, #16]
   12e40:	mov	w1, #0x4                   	// #4
   12e44:	ldr	x0, [sp, #16]
   12e48:	bl	13a10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ad4>
   12e4c:	mov	v2.16b, v0.16b
   12e50:	mov	v0.16b, v1.16b
   12e54:	mov	v4.16b, v2.16b
   12e58:	mov	v2.16b, v0.16b
   12e5c:	mov	v0.16b, v4.16b
   12e60:	mov	v1.16b, v2.16b
   12e64:	ldp	x29, x30, [sp], #32
   12e68:	ret
   12e6c:	stp	x29, x30, [sp, #-64]!
   12e70:	mov	x29, sp
   12e74:	str	x0, [sp, #56]
   12e78:	str	x1, [sp, #48]
   12e7c:	mov	v2.16b, v0.16b
   12e80:	mov	v0.16b, v1.16b
   12e84:	str	q2, [sp, #16]
   12e88:	str	q0, [sp, #32]
   12e8c:	ldr	q0, [sp, #16]
   12e90:	ldr	q2, [sp, #32]
   12e94:	mov	w1, #0x5                   	// #5
   12e98:	mov	v1.16b, v2.16b
   12e9c:	ldr	x0, [sp, #48]
   12ea0:	bl	13ad8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b9c>
   12ea4:	nop
   12ea8:	ldp	x29, x30, [sp], #64
   12eac:	ret
   12eb0:	stp	x29, x30, [sp, #-64]!
   12eb4:	mov	x29, sp
   12eb8:	str	x0, [sp, #56]
   12ebc:	str	x1, [sp, #48]
   12ec0:	mov	v2.16b, v0.16b
   12ec4:	mov	v0.16b, v1.16b
   12ec8:	str	q2, [sp, #16]
   12ecc:	str	q0, [sp, #32]
   12ed0:	ldr	q0, [sp, #16]
   12ed4:	ldr	q2, [sp, #32]
   12ed8:	mov	w1, #0x6                   	// #6
   12edc:	mov	v1.16b, v2.16b
   12ee0:	ldr	x0, [sp, #48]
   12ee4:	bl	13ad8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b9c>
   12ee8:	nop
   12eec:	ldp	x29, x30, [sp], #64
   12ef0:	ret
   12ef4:	stp	x29, x30, [sp, #-64]!
   12ef8:	mov	x29, sp
   12efc:	str	x0, [sp, #56]
   12f00:	str	x1, [sp, #48]
   12f04:	mov	v2.16b, v0.16b
   12f08:	mov	v0.16b, v1.16b
   12f0c:	str	q2, [sp, #16]
   12f10:	str	q0, [sp, #32]
   12f14:	ldr	q0, [sp, #16]
   12f18:	ldr	q2, [sp, #32]
   12f1c:	mov	w1, #0x7                   	// #7
   12f20:	mov	v1.16b, v2.16b
   12f24:	ldr	x0, [sp, #48]
   12f28:	bl	13ad8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b9c>
   12f2c:	nop
   12f30:	ldp	x29, x30, [sp], #64
   12f34:	ret
   12f38:	stp	x29, x30, [sp, #-64]!
   12f3c:	mov	x29, sp
   12f40:	str	x0, [sp, #56]
   12f44:	str	x1, [sp, #48]
   12f48:	str	x2, [sp, #40]
   12f4c:	str	x3, [sp, #32]
   12f50:	strb	w4, [sp, #31]
   12f54:	str	w5, [sp, #24]
   12f58:	str	w6, [sp, #20]
   12f5c:	ldr	x0, [sp, #32]
   12f60:	cmp	x0, #0x0
   12f64:	b.eq	12f84 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2048>  // b.none
   12f68:	ldr	w5, [sp, #20]
   12f6c:	ldr	w4, [sp, #24]
   12f70:	ldrb	w3, [sp, #31]
   12f74:	ldr	x2, [sp, #32]
   12f78:	ldr	x1, [sp, #40]
   12f7c:	ldr	x0, [sp, #48]
   12f80:	bl	11e64 <_ITM_changeTransactionMode@@LIBITM_1.0+0xf28>
   12f84:	nop
   12f88:	ldp	x29, x30, [sp], #64
   12f8c:	ret
   12f90:	stp	x29, x30, [sp, #-48]!
   12f94:	mov	x29, sp
   12f98:	str	x0, [sp, #40]
   12f9c:	str	x1, [sp, #32]
   12fa0:	str	w2, [sp, #28]
   12fa4:	str	x3, [sp, #16]
   12fa8:	str	w4, [sp, #24]
   12fac:	ldr	x0, [sp, #16]
   12fb0:	cmp	x0, #0x0
   12fb4:	b.eq	12fcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2090>  // b.none
   12fb8:	ldr	w3, [sp, #24]
   12fbc:	ldr	x2, [sp, #16]
   12fc0:	ldr	w1, [sp, #28]
   12fc4:	ldr	x0, [sp, #32]
   12fc8:	bl	11f4c <_ITM_changeTransactionMode@@LIBITM_1.0+0x1010>
   12fcc:	nop
   12fd0:	ldp	x29, x30, [sp], #48
   12fd4:	ret
   12fd8:	stp	x29, x30, [sp, #-32]!
   12fdc:	mov	x29, sp
   12fe0:	str	x0, [sp, #24]
   12fe4:	ldr	x7, [sp, #24]
   12fe8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   12fec:	add	x6, x0, #0x300
   12ff0:	mov	w5, #0x0                   	// #0
   12ff4:	mov	w4, #0x0                   	// #0
   12ff8:	mov	w3, #0x0                   	// #0
   12ffc:	mov	w2, #0x1                   	// #1
   13000:	mov	w1, #0x0                   	// #0
   13004:	mov	x0, x7
   13008:	bl	11a58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xb1c>
   1300c:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   13010:	add	x1, x0, #0x590
   13014:	ldr	x0, [sp, #24]
   13018:	str	x1, [x0]
   1301c:	nop
   13020:	ldp	x29, x30, [sp], #32
   13024:	ret
   13028:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   1302c:	add	x0, x0, #0x400
   13030:	ret
   13034:	stp	x29, x30, [sp, #-48]!
   13038:	mov	x29, sp
   1303c:	str	x0, [sp, #24]
   13040:	str	w1, [sp, #20]
   13044:	ldr	w0, [sp, #20]
   13048:	cmp	w0, #0x4
   1304c:	cset	w0, eq  // eq = none
   13050:	and	w0, w0, #0xff
   13054:	and	x0, x0, #0xff
   13058:	cmp	x0, #0x0
   1305c:	b.eq	13080 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2144>  // b.none
   13060:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13064:	mov	x2, x0
   13068:	mov	x1, #0x1                   	// #1
   1306c:	ldr	x0, [sp, #24]
   13070:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13074:	ldr	x0, [sp, #24]
   13078:	ldrb	w0, [x0]
   1307c:	b	130d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2194>
   13080:	ldr	w0, [sp, #20]
   13084:	cmp	w0, #0x3
   13088:	cset	w0, eq  // eq = none
   1308c:	and	w0, w0, #0xff
   13090:	and	x0, x0, #0xff
   13094:	cmp	x0, #0x0
   13098:	b.eq	130a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x216c>  // b.none
   1309c:	ldr	x0, [sp, #24]
   130a0:	ldrb	w0, [x0]
   130a4:	b	130d0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2194>
   130a8:	ldr	x0, [sp, #24]
   130ac:	ldrb	w0, [x0]
   130b0:	strb	w0, [sp, #47]
   130b4:	mov	w0, #0x2                   	// #2
   130b8:	str	w0, [sp, #40]
   130bc:	dmb	ish
   130c0:	nop
   130c4:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   130c8:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   130cc:	ldrb	w0, [sp, #47]
   130d0:	ldp	x29, x30, [sp], #48
   130d4:	ret
   130d8:	stp	x29, x30, [sp, #-32]!
   130dc:	mov	x29, sp
   130e0:	str	x0, [sp, #24]
   130e4:	strb	w1, [sp, #23]
   130e8:	str	w2, [sp, #16]
   130ec:	ldr	w0, [sp, #16]
   130f0:	cmp	w0, #0x7
   130f4:	cset	w0, ne  // ne = any
   130f8:	and	w0, w0, #0xff
   130fc:	cmp	w0, #0x0
   13100:	cset	w0, ne  // ne = any
   13104:	and	w0, w0, #0xff
   13108:	and	x0, x0, #0xff
   1310c:	cmp	x0, #0x0
   13110:	b.eq	13128 <_ITM_changeTransactionMode@@LIBITM_1.0+0x21ec>  // b.none
   13114:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13118:	mov	x2, x0
   1311c:	mov	x1, #0x1                   	// #1
   13120:	ldr	x0, [sp, #24]
   13124:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13128:	ldr	x0, [sp, #24]
   1312c:	ldrb	w1, [sp, #23]
   13130:	strb	w1, [x0]
   13134:	nop
   13138:	ldp	x29, x30, [sp], #32
   1313c:	ret
   13140:	stp	x29, x30, [sp, #-48]!
   13144:	mov	x29, sp
   13148:	str	x0, [sp, #24]
   1314c:	str	w1, [sp, #20]
   13150:	ldr	w0, [sp, #20]
   13154:	cmp	w0, #0x4
   13158:	cset	w0, eq  // eq = none
   1315c:	and	w0, w0, #0xff
   13160:	and	x0, x0, #0xff
   13164:	cmp	x0, #0x0
   13168:	b.eq	1318c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2250>  // b.none
   1316c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13170:	mov	x2, x0
   13174:	mov	x1, #0x2                   	// #2
   13178:	ldr	x0, [sp, #24]
   1317c:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13180:	ldr	x0, [sp, #24]
   13184:	ldrh	w0, [x0]
   13188:	b	131dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x22a0>
   1318c:	ldr	w0, [sp, #20]
   13190:	cmp	w0, #0x3
   13194:	cset	w0, eq  // eq = none
   13198:	and	w0, w0, #0xff
   1319c:	and	x0, x0, #0xff
   131a0:	cmp	x0, #0x0
   131a4:	b.eq	131b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2278>  // b.none
   131a8:	ldr	x0, [sp, #24]
   131ac:	ldrh	w0, [x0]
   131b0:	b	131dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x22a0>
   131b4:	ldr	x0, [sp, #24]
   131b8:	ldrh	w0, [x0]
   131bc:	strh	w0, [sp, #46]
   131c0:	mov	w0, #0x2                   	// #2
   131c4:	str	w0, [sp, #40]
   131c8:	dmb	ish
   131cc:	nop
   131d0:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   131d4:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   131d8:	ldrh	w0, [sp, #46]
   131dc:	ldp	x29, x30, [sp], #48
   131e0:	ret
   131e4:	stp	x29, x30, [sp, #-32]!
   131e8:	mov	x29, sp
   131ec:	str	x0, [sp, #24]
   131f0:	strh	w1, [sp, #22]
   131f4:	str	w2, [sp, #16]
   131f8:	ldr	w0, [sp, #16]
   131fc:	cmp	w0, #0x7
   13200:	cset	w0, ne  // ne = any
   13204:	and	w0, w0, #0xff
   13208:	cmp	w0, #0x0
   1320c:	cset	w0, ne  // ne = any
   13210:	and	w0, w0, #0xff
   13214:	and	x0, x0, #0xff
   13218:	cmp	x0, #0x0
   1321c:	b.eq	13234 <_ITM_changeTransactionMode@@LIBITM_1.0+0x22f8>  // b.none
   13220:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13224:	mov	x2, x0
   13228:	mov	x1, #0x2                   	// #2
   1322c:	ldr	x0, [sp, #24]
   13230:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13234:	ldr	x0, [sp, #24]
   13238:	ldrh	w1, [sp, #22]
   1323c:	strh	w1, [x0]
   13240:	nop
   13244:	ldp	x29, x30, [sp], #32
   13248:	ret
   1324c:	stp	x29, x30, [sp, #-48]!
   13250:	mov	x29, sp
   13254:	str	x0, [sp, #24]
   13258:	str	w1, [sp, #20]
   1325c:	ldr	w0, [sp, #20]
   13260:	cmp	w0, #0x4
   13264:	cset	w0, eq  // eq = none
   13268:	and	w0, w0, #0xff
   1326c:	and	x0, x0, #0xff
   13270:	cmp	x0, #0x0
   13274:	b.eq	13298 <_ITM_changeTransactionMode@@LIBITM_1.0+0x235c>  // b.none
   13278:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   1327c:	mov	x2, x0
   13280:	mov	x1, #0x4                   	// #4
   13284:	ldr	x0, [sp, #24]
   13288:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   1328c:	ldr	x0, [sp, #24]
   13290:	ldr	w0, [x0]
   13294:	b	132e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x23ac>
   13298:	ldr	w0, [sp, #20]
   1329c:	cmp	w0, #0x3
   132a0:	cset	w0, eq  // eq = none
   132a4:	and	w0, w0, #0xff
   132a8:	and	x0, x0, #0xff
   132ac:	cmp	x0, #0x0
   132b0:	b.eq	132c0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2384>  // b.none
   132b4:	ldr	x0, [sp, #24]
   132b8:	ldr	w0, [x0]
   132bc:	b	132e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x23ac>
   132c0:	ldr	x0, [sp, #24]
   132c4:	ldr	w0, [x0]
   132c8:	str	w0, [sp, #44]
   132cc:	mov	w0, #0x2                   	// #2
   132d0:	str	w0, [sp, #40]
   132d4:	dmb	ish
   132d8:	nop
   132dc:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   132e0:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   132e4:	ldr	w0, [sp, #44]
   132e8:	ldp	x29, x30, [sp], #48
   132ec:	ret
   132f0:	stp	x29, x30, [sp, #-32]!
   132f4:	mov	x29, sp
   132f8:	str	x0, [sp, #24]
   132fc:	str	w1, [sp, #20]
   13300:	str	w2, [sp, #16]
   13304:	ldr	w0, [sp, #16]
   13308:	cmp	w0, #0x7
   1330c:	cset	w0, ne  // ne = any
   13310:	and	w0, w0, #0xff
   13314:	cmp	w0, #0x0
   13318:	cset	w0, ne  // ne = any
   1331c:	and	w0, w0, #0xff
   13320:	and	x0, x0, #0xff
   13324:	cmp	x0, #0x0
   13328:	b.eq	13340 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2404>  // b.none
   1332c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13330:	mov	x2, x0
   13334:	mov	x1, #0x4                   	// #4
   13338:	ldr	x0, [sp, #24]
   1333c:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13340:	ldr	x0, [sp, #24]
   13344:	ldr	w1, [sp, #20]
   13348:	str	w1, [x0]
   1334c:	nop
   13350:	ldp	x29, x30, [sp], #32
   13354:	ret
   13358:	stp	x29, x30, [sp, #-48]!
   1335c:	mov	x29, sp
   13360:	str	x0, [sp, #24]
   13364:	str	w1, [sp, #20]
   13368:	ldr	w0, [sp, #20]
   1336c:	cmp	w0, #0x4
   13370:	cset	w0, eq  // eq = none
   13374:	and	w0, w0, #0xff
   13378:	and	x0, x0, #0xff
   1337c:	cmp	x0, #0x0
   13380:	b.eq	133a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2468>  // b.none
   13384:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13388:	mov	x2, x0
   1338c:	mov	x1, #0x8                   	// #8
   13390:	ldr	x0, [sp, #24]
   13394:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13398:	ldr	x0, [sp, #24]
   1339c:	ldr	x0, [x0]
   133a0:	b	133f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x24b8>
   133a4:	ldr	w0, [sp, #20]
   133a8:	cmp	w0, #0x3
   133ac:	cset	w0, eq  // eq = none
   133b0:	and	w0, w0, #0xff
   133b4:	and	x0, x0, #0xff
   133b8:	cmp	x0, #0x0
   133bc:	b.eq	133cc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2490>  // b.none
   133c0:	ldr	x0, [sp, #24]
   133c4:	ldr	x0, [x0]
   133c8:	b	133f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x24b8>
   133cc:	ldr	x0, [sp, #24]
   133d0:	ldr	x0, [x0]
   133d4:	str	x0, [sp, #40]
   133d8:	mov	w0, #0x2                   	// #2
   133dc:	str	w0, [sp, #36]
   133e0:	dmb	ish
   133e4:	nop
   133e8:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   133ec:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   133f0:	ldr	x0, [sp, #40]
   133f4:	ldp	x29, x30, [sp], #48
   133f8:	ret
   133fc:	stp	x29, x30, [sp, #-48]!
   13400:	mov	x29, sp
   13404:	str	x0, [sp, #40]
   13408:	str	x1, [sp, #32]
   1340c:	str	w2, [sp, #28]
   13410:	ldr	w0, [sp, #28]
   13414:	cmp	w0, #0x7
   13418:	cset	w0, ne  // ne = any
   1341c:	and	w0, w0, #0xff
   13420:	cmp	w0, #0x0
   13424:	cset	w0, ne  // ne = any
   13428:	and	w0, w0, #0xff
   1342c:	and	x0, x0, #0xff
   13430:	cmp	x0, #0x0
   13434:	b.eq	1344c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2510>  // b.none
   13438:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   1343c:	mov	x2, x0
   13440:	mov	x1, #0x8                   	// #8
   13444:	ldr	x0, [sp, #40]
   13448:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   1344c:	ldr	x0, [sp, #40]
   13450:	ldr	x1, [sp, #32]
   13454:	str	x1, [x0]
   13458:	nop
   1345c:	ldp	x29, x30, [sp], #48
   13460:	ret
   13464:	stp	x29, x30, [sp, #-48]!
   13468:	mov	x29, sp
   1346c:	str	x0, [sp, #24]
   13470:	str	w1, [sp, #20]
   13474:	ldr	w0, [sp, #20]
   13478:	cmp	w0, #0x4
   1347c:	cset	w0, eq  // eq = none
   13480:	and	w0, w0, #0xff
   13484:	and	x0, x0, #0xff
   13488:	cmp	x0, #0x0
   1348c:	b.eq	134b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2574>  // b.none
   13490:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13494:	mov	x2, x0
   13498:	mov	x1, #0x4                   	// #4
   1349c:	ldr	x0, [sp, #24]
   134a0:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   134a4:	ldr	x0, [sp, #24]
   134a8:	ldr	s0, [x0]
   134ac:	b	13500 <_ITM_changeTransactionMode@@LIBITM_1.0+0x25c4>
   134b0:	ldr	w0, [sp, #20]
   134b4:	cmp	w0, #0x3
   134b8:	cset	w0, eq  // eq = none
   134bc:	and	w0, w0, #0xff
   134c0:	and	x0, x0, #0xff
   134c4:	cmp	x0, #0x0
   134c8:	b.eq	134d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x259c>  // b.none
   134cc:	ldr	x0, [sp, #24]
   134d0:	ldr	s0, [x0]
   134d4:	b	13500 <_ITM_changeTransactionMode@@LIBITM_1.0+0x25c4>
   134d8:	ldr	x0, [sp, #24]
   134dc:	ldr	s0, [x0]
   134e0:	str	s0, [sp, #44]
   134e4:	mov	w0, #0x2                   	// #2
   134e8:	str	w0, [sp, #40]
   134ec:	dmb	ish
   134f0:	nop
   134f4:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   134f8:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   134fc:	ldr	s0, [sp, #44]
   13500:	ldp	x29, x30, [sp], #48
   13504:	ret
   13508:	stp	x29, x30, [sp, #-32]!
   1350c:	mov	x29, sp
   13510:	str	x0, [sp, #24]
   13514:	str	s0, [sp, #20]
   13518:	str	w1, [sp, #16]
   1351c:	ldr	w0, [sp, #16]
   13520:	cmp	w0, #0x7
   13524:	cset	w0, ne  // ne = any
   13528:	and	w0, w0, #0xff
   1352c:	cmp	w0, #0x0
   13530:	cset	w0, ne  // ne = any
   13534:	and	w0, w0, #0xff
   13538:	and	x0, x0, #0xff
   1353c:	cmp	x0, #0x0
   13540:	b.eq	13558 <_ITM_changeTransactionMode@@LIBITM_1.0+0x261c>  // b.none
   13544:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13548:	mov	x2, x0
   1354c:	mov	x1, #0x4                   	// #4
   13550:	ldr	x0, [sp, #24]
   13554:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13558:	ldr	x0, [sp, #24]
   1355c:	ldr	s0, [sp, #20]
   13560:	str	s0, [x0]
   13564:	nop
   13568:	ldp	x29, x30, [sp], #32
   1356c:	ret
   13570:	stp	x29, x30, [sp, #-48]!
   13574:	mov	x29, sp
   13578:	str	x0, [sp, #24]
   1357c:	str	w1, [sp, #20]
   13580:	ldr	w0, [sp, #20]
   13584:	cmp	w0, #0x4
   13588:	cset	w0, eq  // eq = none
   1358c:	and	w0, w0, #0xff
   13590:	and	x0, x0, #0xff
   13594:	cmp	x0, #0x0
   13598:	b.eq	135bc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2680>  // b.none
   1359c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   135a0:	mov	x2, x0
   135a4:	mov	x1, #0x8                   	// #8
   135a8:	ldr	x0, [sp, #24]
   135ac:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   135b0:	ldr	x0, [sp, #24]
   135b4:	ldr	d0, [x0]
   135b8:	b	1360c <_ITM_changeTransactionMode@@LIBITM_1.0+0x26d0>
   135bc:	ldr	w0, [sp, #20]
   135c0:	cmp	w0, #0x3
   135c4:	cset	w0, eq  // eq = none
   135c8:	and	w0, w0, #0xff
   135cc:	and	x0, x0, #0xff
   135d0:	cmp	x0, #0x0
   135d4:	b.eq	135e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x26a8>  // b.none
   135d8:	ldr	x0, [sp, #24]
   135dc:	ldr	d0, [x0]
   135e0:	b	1360c <_ITM_changeTransactionMode@@LIBITM_1.0+0x26d0>
   135e4:	ldr	x0, [sp, #24]
   135e8:	ldr	d0, [x0]
   135ec:	str	d0, [sp, #40]
   135f0:	mov	w0, #0x2                   	// #2
   135f4:	str	w0, [sp, #36]
   135f8:	dmb	ish
   135fc:	nop
   13600:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13604:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   13608:	ldr	d0, [sp, #40]
   1360c:	ldp	x29, x30, [sp], #48
   13610:	ret
   13614:	stp	x29, x30, [sp, #-48]!
   13618:	mov	x29, sp
   1361c:	str	x0, [sp, #40]
   13620:	str	d0, [sp, #32]
   13624:	str	w1, [sp, #28]
   13628:	ldr	w0, [sp, #28]
   1362c:	cmp	w0, #0x7
   13630:	cset	w0, ne  // ne = any
   13634:	and	w0, w0, #0xff
   13638:	cmp	w0, #0x0
   1363c:	cset	w0, ne  // ne = any
   13640:	and	w0, w0, #0xff
   13644:	and	x0, x0, #0xff
   13648:	cmp	x0, #0x0
   1364c:	b.eq	13664 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2728>  // b.none
   13650:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13654:	mov	x2, x0
   13658:	mov	x1, #0x8                   	// #8
   1365c:	ldr	x0, [sp, #40]
   13660:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13664:	ldr	x0, [sp, #40]
   13668:	ldr	d0, [sp, #32]
   1366c:	str	d0, [x0]
   13670:	nop
   13674:	ldp	x29, x30, [sp], #48
   13678:	ret
   1367c:	stp	x29, x30, [sp, #-64]!
   13680:	mov	x29, sp
   13684:	str	x0, [sp, #24]
   13688:	str	w1, [sp, #20]
   1368c:	ldr	w0, [sp, #20]
   13690:	cmp	w0, #0x4
   13694:	cset	w0, eq  // eq = none
   13698:	and	w0, w0, #0xff
   1369c:	and	x0, x0, #0xff
   136a0:	cmp	x0, #0x0
   136a4:	b.eq	136c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x278c>  // b.none
   136a8:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   136ac:	mov	x2, x0
   136b0:	mov	x1, #0x10                  	// #16
   136b4:	ldr	x0, [sp, #24]
   136b8:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   136bc:	ldr	x0, [sp, #24]
   136c0:	ldr	q0, [x0]
   136c4:	b	13718 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27dc>
   136c8:	ldr	w0, [sp, #20]
   136cc:	cmp	w0, #0x3
   136d0:	cset	w0, eq  // eq = none
   136d4:	and	w0, w0, #0xff
   136d8:	and	x0, x0, #0xff
   136dc:	cmp	x0, #0x0
   136e0:	b.eq	136f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27b4>  // b.none
   136e4:	ldr	x0, [sp, #24]
   136e8:	ldr	q0, [x0]
   136ec:	b	13718 <_ITM_changeTransactionMode@@LIBITM_1.0+0x27dc>
   136f0:	ldr	x0, [sp, #24]
   136f4:	ldr	q0, [x0]
   136f8:	str	q0, [sp, #48]
   136fc:	mov	w0, #0x2                   	// #2
   13700:	str	w0, [sp, #44]
   13704:	dmb	ish
   13708:	nop
   1370c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13710:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   13714:	ldr	q0, [sp, #48]
   13718:	ldp	x29, x30, [sp], #64
   1371c:	ret
   13720:	stp	x29, x30, [sp, #-48]!
   13724:	mov	x29, sp
   13728:	str	x0, [sp, #40]
   1372c:	str	q0, [sp, #16]
   13730:	str	w1, [sp, #36]
   13734:	ldr	w0, [sp, #36]
   13738:	cmp	w0, #0x7
   1373c:	cset	w0, ne  // ne = any
   13740:	and	w0, w0, #0xff
   13744:	cmp	w0, #0x0
   13748:	cset	w0, ne  // ne = any
   1374c:	and	w0, w0, #0xff
   13750:	and	x0, x0, #0xff
   13754:	cmp	x0, #0x0
   13758:	b.eq	13770 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2834>  // b.none
   1375c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13760:	mov	x2, x0
   13764:	mov	x1, #0x10                  	// #16
   13768:	ldr	x0, [sp, #40]
   1376c:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13770:	ldr	x0, [sp, #40]
   13774:	ldr	q0, [sp, #16]
   13778:	str	q0, [x0]
   1377c:	nop
   13780:	ldp	x29, x30, [sp], #48
   13784:	ret
   13788:	stp	x29, x30, [sp, #-48]!
   1378c:	mov	x29, sp
   13790:	str	x0, [sp, #24]
   13794:	str	w1, [sp, #20]
   13798:	ldr	w0, [sp, #20]
   1379c:	cmp	w0, #0x4
   137a0:	cset	w0, eq  // eq = none
   137a4:	and	w0, w0, #0xff
   137a8:	and	x0, x0, #0xff
   137ac:	cmp	x0, #0x0
   137b0:	b.eq	137d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x289c>  // b.none
   137b4:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   137b8:	mov	x2, x0
   137bc:	mov	x1, #0x8                   	// #8
   137c0:	ldr	x0, [sp, #24]
   137c4:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   137c8:	ldr	x0, [sp, #24]
   137cc:	ldr	s1, [x0]
   137d0:	ldr	s0, [x0, #4]
   137d4:	b	13838 <_ITM_changeTransactionMode@@LIBITM_1.0+0x28fc>
   137d8:	ldr	w0, [sp, #20]
   137dc:	cmp	w0, #0x3
   137e0:	cset	w0, eq  // eq = none
   137e4:	and	w0, w0, #0xff
   137e8:	and	x0, x0, #0xff
   137ec:	cmp	x0, #0x0
   137f0:	b.eq	13804 <_ITM_changeTransactionMode@@LIBITM_1.0+0x28c8>  // b.none
   137f4:	ldr	x0, [sp, #24]
   137f8:	ldr	s1, [x0]
   137fc:	ldr	s0, [x0, #4]
   13800:	b	13838 <_ITM_changeTransactionMode@@LIBITM_1.0+0x28fc>
   13804:	ldr	x0, [sp, #24]
   13808:	ldr	s0, [x0]
   1380c:	str	s0, [sp, #40]
   13810:	ldr	s0, [x0, #4]
   13814:	str	s0, [sp, #44]
   13818:	mov	w0, #0x2                   	// #2
   1381c:	str	w0, [sp, #36]
   13820:	dmb	ish
   13824:	nop
   13828:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   1382c:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   13830:	ldr	s1, [sp, #40]
   13834:	ldr	s0, [sp, #44]
   13838:	fmov	s2, s1
   1383c:	fmov	s1, s0
   13840:	fmov	s0, s2
   13844:	ldp	x29, x30, [sp], #48
   13848:	ret
   1384c:	stp	x29, x30, [sp, #-48]!
   13850:	mov	x29, sp
   13854:	str	x0, [sp, #40]
   13858:	fmov	s2, s0
   1385c:	fmov	s0, s1
   13860:	fmov	s1, s2
   13864:	str	s1, [sp, #32]
   13868:	str	s0, [sp, #36]
   1386c:	str	w1, [sp, #28]
   13870:	ldr	w0, [sp, #28]
   13874:	cmp	w0, #0x7
   13878:	cset	w0, ne  // ne = any
   1387c:	and	w0, w0, #0xff
   13880:	cmp	w0, #0x0
   13884:	cset	w0, ne  // ne = any
   13888:	and	w0, w0, #0xff
   1388c:	and	x0, x0, #0xff
   13890:	cmp	x0, #0x0
   13894:	b.eq	138ac <_ITM_changeTransactionMode@@LIBITM_1.0+0x2970>  // b.none
   13898:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   1389c:	mov	x2, x0
   138a0:	mov	x1, #0x8                   	// #8
   138a4:	ldr	x0, [sp, #40]
   138a8:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   138ac:	ldr	x0, [sp, #40]
   138b0:	ldr	s0, [sp, #32]
   138b4:	str	s0, [x0]
   138b8:	ldr	s0, [sp, #36]
   138bc:	str	s0, [x0, #4]
   138c0:	nop
   138c4:	ldp	x29, x30, [sp], #48
   138c8:	ret
   138cc:	stp	x29, x30, [sp, #-64]!
   138d0:	mov	x29, sp
   138d4:	str	x0, [sp, #24]
   138d8:	str	w1, [sp, #20]
   138dc:	ldr	w0, [sp, #20]
   138e0:	cmp	w0, #0x4
   138e4:	cset	w0, eq  // eq = none
   138e8:	and	w0, w0, #0xff
   138ec:	and	x0, x0, #0xff
   138f0:	cmp	x0, #0x0
   138f4:	b.eq	1391c <_ITM_changeTransactionMode@@LIBITM_1.0+0x29e0>  // b.none
   138f8:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   138fc:	mov	x2, x0
   13900:	mov	x1, #0x10                  	// #16
   13904:	ldr	x0, [sp, #24]
   13908:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   1390c:	ldr	x0, [sp, #24]
   13910:	ldr	d1, [x0]
   13914:	ldr	d0, [x0, #8]
   13918:	b	1397c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a40>
   1391c:	ldr	w0, [sp, #20]
   13920:	cmp	w0, #0x3
   13924:	cset	w0, eq  // eq = none
   13928:	and	w0, w0, #0xff
   1392c:	and	x0, x0, #0xff
   13930:	cmp	x0, #0x0
   13934:	b.eq	13948 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a0c>  // b.none
   13938:	ldr	x0, [sp, #24]
   1393c:	ldr	d1, [x0]
   13940:	ldr	d0, [x0, #8]
   13944:	b	1397c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2a40>
   13948:	ldr	x0, [sp, #24]
   1394c:	ldr	d0, [x0]
   13950:	str	d0, [sp, #48]
   13954:	ldr	d0, [x0, #8]
   13958:	str	d0, [sp, #56]
   1395c:	mov	w0, #0x2                   	// #2
   13960:	str	w0, [sp, #44]
   13964:	dmb	ish
   13968:	nop
   1396c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13970:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   13974:	ldr	d1, [sp, #48]
   13978:	ldr	d0, [sp, #56]
   1397c:	fmov	d2, d1
   13980:	fmov	d1, d0
   13984:	fmov	d0, d2
   13988:	ldp	x29, x30, [sp], #64
   1398c:	ret
   13990:	stp	x29, x30, [sp, #-48]!
   13994:	mov	x29, sp
   13998:	str	x0, [sp, #40]
   1399c:	fmov	d2, d0
   139a0:	fmov	d0, d1
   139a4:	fmov	d1, d2
   139a8:	str	d1, [sp, #24]
   139ac:	str	d0, [sp, #32]
   139b0:	str	w1, [sp, #20]
   139b4:	ldr	w0, [sp, #20]
   139b8:	cmp	w0, #0x7
   139bc:	cset	w0, ne  // ne = any
   139c0:	and	w0, w0, #0xff
   139c4:	cmp	w0, #0x0
   139c8:	cset	w0, ne  // ne = any
   139cc:	and	w0, w0, #0xff
   139d0:	and	x0, x0, #0xff
   139d4:	cmp	x0, #0x0
   139d8:	b.eq	139f0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ab4>  // b.none
   139dc:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   139e0:	mov	x2, x0
   139e4:	mov	x1, #0x10                  	// #16
   139e8:	ldr	x0, [sp, #40]
   139ec:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   139f0:	ldr	x0, [sp, #40]
   139f4:	ldr	d0, [sp, #24]
   139f8:	str	d0, [x0]
   139fc:	ldr	d0, [sp, #32]
   13a00:	str	d0, [x0, #8]
   13a04:	nop
   13a08:	ldp	x29, x30, [sp], #48
   13a0c:	ret
   13a10:	stp	x29, x30, [sp, #-80]!
   13a14:	mov	x29, sp
   13a18:	str	x0, [sp, #24]
   13a1c:	str	w1, [sp, #20]
   13a20:	ldr	w0, [sp, #20]
   13a24:	cmp	w0, #0x4
   13a28:	cset	w0, eq  // eq = none
   13a2c:	and	w0, w0, #0xff
   13a30:	and	x0, x0, #0xff
   13a34:	cmp	x0, #0x0
   13a38:	b.eq	13a60 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b24>  // b.none
   13a3c:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13a40:	mov	x2, x0
   13a44:	mov	x1, #0x20                  	// #32
   13a48:	ldr	x0, [sp, #24]
   13a4c:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13a50:	ldr	x0, [sp, #24]
   13a54:	ldr	q2, [x0]
   13a58:	ldr	q0, [x0, #16]
   13a5c:	b	13ac0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b84>
   13a60:	ldr	w0, [sp, #20]
   13a64:	cmp	w0, #0x3
   13a68:	cset	w0, eq  // eq = none
   13a6c:	and	w0, w0, #0xff
   13a70:	and	x0, x0, #0xff
   13a74:	cmp	x0, #0x0
   13a78:	b.eq	13a8c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b50>  // b.none
   13a7c:	ldr	x0, [sp, #24]
   13a80:	ldr	q2, [x0]
   13a84:	ldr	q0, [x0, #16]
   13a88:	b	13ac0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2b84>
   13a8c:	ldr	x0, [sp, #24]
   13a90:	ldr	q0, [x0]
   13a94:	str	q0, [sp, #48]
   13a98:	ldr	q0, [x0, #16]
   13a9c:	str	q0, [sp, #64]
   13aa0:	mov	w0, #0x2                   	// #2
   13aa4:	str	w0, [sp, #44]
   13aa8:	dmb	ish
   13aac:	nop
   13ab0:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13ab4:	bl	11df0 <_ITM_changeTransactionMode@@LIBITM_1.0+0xeb4>
   13ab8:	ldr	q2, [sp, #48]
   13abc:	ldr	q0, [sp, #64]
   13ac0:	mov	v4.16b, v2.16b
   13ac4:	mov	v2.16b, v0.16b
   13ac8:	mov	v0.16b, v4.16b
   13acc:	mov	v1.16b, v2.16b
   13ad0:	ldp	x29, x30, [sp], #80
   13ad4:	ret
   13ad8:	stp	x29, x30, [sp, #-64]!
   13adc:	mov	x29, sp
   13ae0:	str	x0, [sp, #56]
   13ae4:	mov	v2.16b, v0.16b
   13ae8:	mov	v0.16b, v1.16b
   13aec:	str	q2, [sp, #16]
   13af0:	str	q0, [sp, #32]
   13af4:	str	w1, [sp, #52]
   13af8:	ldr	w0, [sp, #52]
   13afc:	cmp	w0, #0x7
   13b00:	cset	w0, ne  // ne = any
   13b04:	and	w0, w0, #0xff
   13b08:	cmp	w0, #0x0
   13b0c:	cset	w0, ne  // ne = any
   13b10:	and	w0, w0, #0xff
   13b14:	and	x0, x0, #0xff
   13b18:	cmp	x0, #0x0
   13b1c:	b.eq	13b34 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2bf8>  // b.none
   13b20:	bl	11ae4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xba8>
   13b24:	mov	x2, x0
   13b28:	mov	x1, #0x20                  	// #32
   13b2c:	ldr	x0, [sp, #56]
   13b30:	bl	11bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc88>
   13b34:	ldr	x0, [sp, #56]
   13b38:	ldr	q0, [sp, #16]
   13b3c:	str	q0, [x0]
   13b40:	ldr	q0, [sp, #32]
   13b44:	str	q0, [x0, #16]
   13b48:	nop
   13b4c:	ldp	x29, x30, [sp], #64
   13b50:	ret
   13b54:	stp	x29, x30, [sp, #-32]!
   13b58:	mov	x29, sp
   13b5c:	str	w0, [sp, #28]
   13b60:	str	w1, [sp, #24]
   13b64:	ldr	w0, [sp, #28]
   13b68:	cmp	w0, #0x1
   13b6c:	b.ne	13b98 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c5c>  // b.any
   13b70:	ldr	w1, [sp, #24]
   13b74:	mov	w0, #0xffff                	// #65535
   13b78:	cmp	w1, w0
   13b7c:	b.ne	13b98 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c5c>  // b.any
   13b80:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   13b84:	add	x0, x0, #0x300
   13b88:	bl	11b94 <_ITM_changeTransactionMode@@LIBITM_1.0+0xc58>
   13b8c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   13b90:	add	x0, x0, #0x400
   13b94:	bl	12fd8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x209c>
   13b98:	nop
   13b9c:	ldp	x29, x30, [sp], #32
   13ba0:	ret
   13ba4:	stp	x29, x30, [sp, #-16]!
   13ba8:	mov	x29, sp
   13bac:	mov	w1, #0xffff                	// #65535
   13bb0:	mov	w0, #0x1                   	// #1
   13bb4:	bl	13b54 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c18>
   13bb8:	ldp	x29, x30, [sp], #16
   13bbc:	ret
   13bc0:	sub	sp, sp, #0x10
   13bc4:	str	x0, [sp, #8]
   13bc8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   13bcc:	add	x1, x0, #0xd60
   13bd0:	ldr	x0, [sp, #8]
   13bd4:	str	x1, [x0]
   13bd8:	nop
   13bdc:	add	sp, sp, #0x10
   13be0:	ret
   13be4:	mrs	x1, tpidr_el0
   13be8:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   13bec:	ldr	x0, [x0, #4064]
   13bf0:	add	x0, x1, x0
   13bf4:	ldr	x0, [x0]
   13bf8:	ret
   13bfc:	sub	sp, sp, #0x10
   13c00:	str	x0, [sp, #8]
   13c04:	ldr	x0, [sp, #8]
   13c08:	lsr	x0, x0, #63
   13c0c:	and	w0, w0, #0xff
   13c10:	add	sp, sp, #0x10
   13c14:	ret
   13c18:	sub	sp, sp, #0x10
   13c1c:	str	x0, [sp, #8]
   13c20:	ldr	x0, [sp, #8]
   13c24:	lsr	x0, x0, #1
   13c28:	orr	x0, x0, #0x8000000000000000
   13c2c:	add	sp, sp, #0x10
   13c30:	ret
   13c34:	sub	sp, sp, #0x10
   13c38:	str	x0, [sp, #8]
   13c3c:	ldr	x0, [sp, #8]
   13c40:	lsr	x0, x0, #3
   13c44:	add	sp, sp, #0x10
   13c48:	ret
   13c4c:	sub	sp, sp, #0x10
   13c50:	str	x0, [sp, #8]
   13c54:	ldr	x0, [sp, #8]
   13c58:	lsl	x0, x0, #3
   13c5c:	add	sp, sp, #0x10
   13c60:	ret
   13c64:	stp	x29, x30, [sp, #-32]!
   13c68:	mov	x29, sp
   13c6c:	str	x0, [sp, #24]
   13c70:	str	x1, [sp, #16]
   13c74:	ldr	x0, [sp, #24]
   13c78:	bl	13c34 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cf8>
   13c7c:	mov	x1, x0
   13c80:	ldr	x0, [sp, #16]
   13c84:	cmp	x0, x1
   13c88:	cset	w0, cc  // cc = lo, ul, last
   13c8c:	and	w0, w0, #0xff
   13c90:	ldp	x29, x30, [sp], #32
   13c94:	ret
   13c98:	sub	sp, sp, #0x10
   13c9c:	str	x0, [sp, #8]
   13ca0:	ldr	x0, [sp, #8]
   13ca4:	and	x0, x0, #0x7
   13ca8:	cmp	x0, #0x6
   13cac:	cset	w0, ls  // ls = plast
   13cb0:	and	w0, w0, #0xff
   13cb4:	add	sp, sp, #0x10
   13cb8:	ret
   13cbc:	sub	sp, sp, #0x10
   13cc0:	str	x0, [sp, #8]
   13cc4:	ldr	x0, [sp, #8]
   13cc8:	add	x0, x0, #0x1
   13ccc:	add	sp, sp, #0x10
   13cd0:	ret
   13cd4:	sub	sp, sp, #0x30
   13cd8:	str	x0, [sp, #24]
   13cdc:	str	x1, [sp, #16]
   13ce0:	str	x2, [sp, #8]
   13ce4:	ldr	x0, [sp, #16]
   13ce8:	lsr	x0, x0, #5
   13cec:	str	w0, [sp, #44]
   13cf0:	ldr	x1, [sp, #16]
   13cf4:	ldr	x0, [sp, #8]
   13cf8:	add	x0, x1, x0
   13cfc:	add	x0, x0, #0x1f
   13d00:	lsr	x0, x0, #5
   13d04:	str	w0, [sp, #40]
   13d08:	ldr	w1, [sp, #44]
   13d0c:	mov	w0, #0x3c6f                	// #15471
   13d10:	movk	w0, #0x1, lsl #16
   13d14:	mul	w1, w1, w0
   13d18:	ldr	x0, [sp, #24]
   13d1c:	str	w1, [x0]
   13d20:	ldr	x0, [sp, #24]
   13d24:	ldr	w0, [x0]
   13d28:	lsr	w0, w0, #16
   13d2c:	mov	w1, w0
   13d30:	ldr	x0, [sp, #24]
   13d34:	str	x1, [x0, #8]
   13d38:	ldr	w1, [sp, #40]
   13d3c:	mov	w0, #0x3c6f                	// #15471
   13d40:	movk	w0, #0x1, lsl #16
   13d44:	mul	w0, w1, w0
   13d48:	lsr	w0, w0, #16
   13d4c:	mov	w1, w0
   13d50:	ldr	x0, [sp, #24]
   13d54:	str	x1, [x0, #16]
   13d58:	nop
   13d5c:	add	sp, sp, #0x30
   13d60:	ret
   13d64:	sub	sp, sp, #0x10
   13d68:	str	x0, [sp, #8]
   13d6c:	ldr	x0, [sp, #8]
   13d70:	ldr	x0, [x0, #8]
   13d74:	add	sp, sp, #0x10
   13d78:	ret
   13d7c:	sub	sp, sp, #0x10
   13d80:	str	x0, [sp, #8]
   13d84:	ldr	x0, [sp, #8]
   13d88:	ldr	w1, [x0]
   13d8c:	mov	w0, #0x3c6f                	// #15471
   13d90:	movk	w0, #0x1, lsl #16
   13d94:	add	w1, w1, w0
   13d98:	ldr	x0, [sp, #8]
   13d9c:	str	w1, [x0]
   13da0:	ldr	x0, [sp, #8]
   13da4:	ldr	w0, [x0]
   13da8:	lsr	w0, w0, #16
   13dac:	mov	w1, w0
   13db0:	ldr	x0, [sp, #8]
   13db4:	str	x1, [x0, #8]
   13db8:	nop
   13dbc:	add	sp, sp, #0x10
   13dc0:	ret
   13dc4:	sub	sp, sp, #0x10
   13dc8:	str	x0, [sp, #8]
   13dcc:	ldr	x0, [sp, #8]
   13dd0:	ldr	x1, [x0, #8]
   13dd4:	ldr	x0, [sp, #8]
   13dd8:	ldr	x0, [x0, #16]
   13ddc:	cmp	x1, x0
   13de0:	cset	w0, eq  // eq = none
   13de4:	and	w0, w0, #0xff
   13de8:	add	sp, sp, #0x10
   13dec:	ret
   13df0:	stp	x29, x30, [sp, #-64]!
   13df4:	mov	x29, sp
   13df8:	str	x0, [sp, #24]
   13dfc:	mov	w1, #0x1                   	// #1
   13e00:	mov	x0, #0x80000               	// #524288
   13e04:	bl	ddf0 <_ITM_addUserUndoAction@@LIBITM_1.0+0x4d8>
   13e08:	mov	x1, x0
   13e0c:	ldr	x0, [sp, #24]
   13e10:	str	x1, [x0, #256]
   13e14:	ldr	x0, [sp, #24]
   13e18:	add	x0, x0, #0x80
   13e1c:	str	x0, [sp, #56]
   13e20:	str	xzr, [sp, #48]
   13e24:	str	wzr, [sp, #44]
   13e28:	ldr	x0, [sp, #56]
   13e2c:	ldr	x1, [sp, #48]
   13e30:	stlr	x1, [x0]
   13e34:	nop
   13e38:	nop
   13e3c:	ldp	x29, x30, [sp], #64
   13e40:	ret
   13e44:	stp	x29, x30, [sp, #-32]!
   13e48:	mov	x29, sp
   13e4c:	str	x0, [sp, #24]
   13e50:	ldr	x0, [sp, #24]
   13e54:	ldr	x0, [x0, #256]
   13e58:	bl	6d90 <free@plt>
   13e5c:	nop
   13e60:	ldp	x29, x30, [sp], #32
   13e64:	ret
   13e68:	stp	x29, x30, [sp, #-64]!
   13e6c:	mov	x29, sp
   13e70:	str	x0, [sp, #24]
   13e74:	ldr	x0, [sp, #24]
   13e78:	add	x0, x0, #0x80
   13e7c:	str	x0, [sp, #48]
   13e80:	str	xzr, [sp, #40]
   13e84:	str	wzr, [sp, #36]
   13e88:	ldr	x0, [sp, #48]
   13e8c:	ldr	x1, [sp, #40]
   13e90:	stlr	x1, [x0]
   13e94:	nop
   13e98:	ldr	x0, [sp, #24]
   13e9c:	ldr	x0, [x0, #256]
   13ea0:	str	x0, [sp, #56]
   13ea4:	mov	x2, #0x80000               	// #524288
   13ea8:	mov	w1, #0x0                   	// #0
   13eac:	ldr	x0, [sp, #56]
   13eb0:	bl	6d00 <memset@plt>
   13eb4:	nop
   13eb8:	ldp	x29, x30, [sp], #64
   13ebc:	ret
   13ec0:	stp	x29, x30, [sp, #-32]!
   13ec4:	mov	x29, sp
   13ec8:	str	x0, [sp, #24]
   13ecc:	ldr	x0, [sp, #24]
   13ed0:	bl	13bc0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2c84>
   13ed4:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   13ed8:	add	x1, x0, #0xab8
   13edc:	ldr	x0, [sp, #24]
   13ee0:	str	x1, [x0]
   13ee4:	nop
   13ee8:	ldp	x29, x30, [sp], #32
   13eec:	ret
   13ef0:	stp	x29, x30, [sp, #-240]!
   13ef4:	mov	x29, sp
   13ef8:	str	x19, [sp, #16]
   13efc:	str	x0, [sp, #56]
   13f00:	str	x1, [sp, #48]
   13f04:	str	x2, [sp, #40]
   13f08:	ldr	x0, [sp, #56]
   13f0c:	add	x0, x0, #0x208
   13f10:	str	x0, [sp, #208]
   13f14:	str	wzr, [sp, #204]
   13f18:	ldr	x0, [sp, #208]
   13f1c:	ldar	x0, [x0]
   13f20:	nop
   13f24:	str	x0, [sp, #232]
   13f28:	ldr	x0, [sp, #56]
   13f2c:	bl	13c18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cdc>
   13f30:	str	x0, [sp, #224]
   13f34:	add	x0, sp, #0x50
   13f38:	ldr	x2, [sp, #40]
   13f3c:	ldr	x1, [sp, #48]
   13f40:	bl	13cd4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d98>
   13f44:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   13f48:	add	x0, x0, #0x480
   13f4c:	ldr	x19, [x0, #256]
   13f50:	add	x0, sp, #0x50
   13f54:	bl	13d64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e28>
   13f58:	lsl	x0, x0, #3
   13f5c:	add	x0, x19, x0
   13f60:	str	x0, [sp, #192]
   13f64:	str	wzr, [sp, #188]
   13f68:	ldr	x0, [sp, #192]
   13f6c:	ldar	x0, [x0]
   13f70:	nop
   13f74:	str	x0, [sp, #72]
   13f78:	ldr	x0, [sp, #72]
   13f7c:	ldr	x1, [sp, #224]
   13f80:	cmp	x1, x0
   13f84:	cset	w0, ne  // ne = any
   13f88:	and	w0, w0, #0xff
   13f8c:	cmp	w0, #0x0
   13f90:	cset	w0, ne  // ne = any
   13f94:	and	w0, w0, #0xff
   13f98:	and	x0, x0, #0xff
   13f9c:	cmp	x0, #0x0
   13fa0:	b.eq	1418c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3250>  // b.none
   13fa4:	ldr	x0, [sp, #72]
   13fa8:	bl	13bfc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cc0>
   13fac:	and	w0, w0, #0xff
   13fb0:	and	x0, x0, #0xff
   13fb4:	cmp	x0, #0x0
   13fb8:	cset	w0, ne  // ne = any
   13fbc:	and	w0, w0, #0xff
   13fc0:	cmp	w0, #0x0
   13fc4:	b.eq	13fd8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x309c>  // b.none
   13fc8:	mov	w2, #0x0                   	// #0
   13fcc:	mov	w1, #0x2                   	// #2
   13fd0:	ldr	x0, [sp, #56]
   13fd4:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   13fd8:	ldr	x0, [sp, #72]
   13fdc:	bl	13c34 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cf8>
   13fe0:	mov	x1, x0
   13fe4:	ldr	x0, [sp, #232]
   13fe8:	cmp	x0, x1
   13fec:	cset	w0, cc  // cc = lo, ul, last
   13ff0:	and	w0, w0, #0xff
   13ff4:	and	x0, x0, #0xff
   13ff8:	cmp	x0, #0x0
   13ffc:	cset	w0, ne  // ne = any
   14000:	and	w0, w0, #0xff
   14004:	cmp	w0, #0x0
   14008:	b.eq	14018 <_ITM_changeTransactionMode@@LIBITM_1.0+0x30dc>  // b.none
   1400c:	ldr	x0, [sp, #56]
   14010:	bl	142e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x33a8>
   14014:	str	x0, [sp, #232]
   14018:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   1401c:	add	x0, x0, #0x480
   14020:	ldr	x19, [x0, #256]
   14024:	add	x0, sp, #0x50
   14028:	bl	13d64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e28>
   1402c:	lsl	x0, x0, #3
   14030:	add	x0, x19, x0
   14034:	str	x0, [sp, #176]
   14038:	ldr	x0, [sp, #224]
   1403c:	str	x0, [sp, #168]
   14040:	mov	w0, #0x2                   	// #2
   14044:	str	w0, [sp, #164]
   14048:	ldr	w0, [sp, #164]
   1404c:	str	w0, [sp, #160]
   14050:	ldr	w0, [sp, #160]
   14054:	cmp	w0, #0x3
   14058:	cset	w0, eq  // eq = none
   1405c:	strb	w0, [sp, #159]
   14060:	ldr	w0, [sp, #160]
   14064:	cmp	w0, #0x4
   14068:	cset	w0, eq  // eq = none
   1406c:	strb	w0, [sp, #158]
   14070:	ldrb	w0, [sp, #159]
   14074:	cmp	w0, #0x0
   14078:	b.eq	14084 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3148>  // b.none
   1407c:	mov	w0, #0x0                   	// #0
   14080:	b	14088 <_ITM_changeTransactionMode@@LIBITM_1.0+0x314c>
   14084:	ldr	w0, [sp, #160]
   14088:	str	w0, [sp, #152]
   1408c:	ldrb	w0, [sp, #158]
   14090:	cmp	w0, #0x0
   14094:	b.eq	140a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3164>  // b.none
   14098:	mov	w0, #0x2                   	// #2
   1409c:	b	140a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3168>
   140a0:	ldr	w0, [sp, #152]
   140a4:	str	w0, [sp, #148]
   140a8:	ldr	w0, [sp, #148]
   140ac:	ldr	x1, [sp, #176]
   140b0:	str	x1, [sp, #136]
   140b4:	add	x1, sp, #0x48
   140b8:	str	x1, [sp, #128]
   140bc:	ldr	x1, [sp, #168]
   140c0:	str	x1, [sp, #120]
   140c4:	ldr	w1, [sp, #164]
   140c8:	str	w1, [sp, #116]
   140cc:	str	w0, [sp, #112]
   140d0:	ldr	x0, [sp, #136]
   140d4:	ldr	x1, [sp, #128]
   140d8:	ldr	x1, [x1]
   140dc:	ldr	x3, [sp, #120]
   140e0:	ldaxr	x2, [x0]
   140e4:	cmp	x2, x1
   140e8:	b.ne	140f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x31b8>  // b.any
   140ec:	stlxr	w4, x3, [x0]
   140f0:	cbnz	w4, 140e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x31a4>
   140f4:	cset	w0, eq  // eq = none
   140f8:	cmp	w0, #0x0
   140fc:	b.ne	14108 <_ITM_changeTransactionMode@@LIBITM_1.0+0x31cc>  // b.any
   14100:	ldr	x1, [sp, #128]
   14104:	str	x2, [x1]
   14108:	nop
   1410c:	eor	w0, w0, #0x1
   14110:	and	w0, w0, #0xff
   14114:	and	x0, x0, #0xff
   14118:	cmp	x0, #0x0
   1411c:	cset	w0, ne  // ne = any
   14120:	and	w0, w0, #0xff
   14124:	cmp	w0, #0x0
   14128:	b.eq	1413c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3200>  // b.none
   1412c:	mov	w2, #0x0                   	// #0
   14130:	mov	w1, #0x2                   	// #2
   14134:	ldr	x0, [sp, #56]
   14138:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   1413c:	mov	w0, #0x3                   	// #3
   14140:	str	w0, [sp, #108]
   14144:	dmb	ish
   14148:	nop
   1414c:	ldr	x0, [sp, #56]
   14150:	add	x0, x0, #0xd8
   14154:	bl	16620 <_ITM_changeTransactionMode@@LIBITM_1.0+0x56e4>
   14158:	str	x0, [sp, #216]
   1415c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   14160:	add	x0, x0, #0x480
   14164:	ldr	x19, [x0, #256]
   14168:	add	x0, sp, #0x50
   1416c:	bl	13d64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e28>
   14170:	lsl	x0, x0, #3
   14174:	add	x1, x19, x0
   14178:	ldr	x0, [sp, #216]
   1417c:	str	x1, [x0]
   14180:	ldr	x1, [sp, #72]
   14184:	ldr	x0, [sp, #216]
   14188:	str	x1, [x0, #8]
   1418c:	add	x0, sp, #0x50
   14190:	bl	13d7c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e40>
   14194:	add	x0, sp, #0x50
   14198:	bl	13dc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e88>
   1419c:	and	w0, w0, #0xff
   141a0:	eor	w0, w0, #0x1
   141a4:	and	w0, w0, #0xff
   141a8:	cmp	w0, #0x0
   141ac:	b.eq	141b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3278>  // b.none
   141b0:	b	13f44 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3008>
   141b4:	ldr	x0, [sp, #56]
   141b8:	add	x0, x0, #0xa8
   141bc:	ldr	x2, [sp, #40]
   141c0:	ldr	x1, [sp, #48]
   141c4:	bl	c22c <_ITM_LCE@@LIBITM_1.0+0x24>
   141c8:	nop
   141cc:	ldr	x19, [sp, #16]
   141d0:	ldp	x29, x30, [sp], #240
   141d4:	ret
   141d8:	stp	x29, x30, [sp, #-48]!
   141dc:	mov	x29, sp
   141e0:	str	x0, [sp, #24]
   141e4:	str	x1, [sp, #16]
   141e8:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   141ec:	str	x0, [sp, #40]
   141f0:	ldr	x2, [sp, #16]
   141f4:	ldr	x1, [sp, #24]
   141f8:	ldr	x0, [sp, #40]
   141fc:	bl	13ef0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2fb4>
   14200:	nop
   14204:	ldp	x29, x30, [sp], #48
   14208:	ret
   1420c:	stp	x29, x30, [sp, #-96]!
   14210:	mov	x29, sp
   14214:	str	x19, [sp, #16]
   14218:	str	x0, [sp, #40]
   1421c:	ldr	x0, [sp, #40]
   14220:	bl	13c18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cdc>
   14224:	str	x0, [sp, #80]
   14228:	ldr	x0, [sp, #40]
   1422c:	add	x0, x0, #0xc0
   14230:	bl	16688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x574c>
   14234:	str	x0, [sp, #88]
   14238:	ldr	x0, [sp, #40]
   1423c:	add	x0, x0, #0xc0
   14240:	bl	166a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5764>
   14244:	str	x0, [sp, #72]
   14248:	ldr	x1, [sp, #88]
   1424c:	ldr	x0, [sp, #72]
   14250:	cmp	x1, x0
   14254:	b.eq	142d4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3398>  // b.none
   14258:	ldr	x0, [sp, #88]
   1425c:	ldr	x0, [x0]
   14260:	str	x0, [sp, #56]
   14264:	str	wzr, [sp, #52]
   14268:	ldr	x0, [sp, #56]
   1426c:	ldar	x0, [x0]
   14270:	nop
   14274:	str	x0, [sp, #64]
   14278:	ldr	x0, [sp, #64]
   1427c:	bl	13c34 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cf8>
   14280:	mov	x19, x0
   14284:	ldr	x0, [sp, #88]
   14288:	ldr	x0, [x0, #8]
   1428c:	bl	13c34 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cf8>
   14290:	cmp	x19, x0
   14294:	b.eq	142b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3374>  // b.none
   14298:	ldr	x1, [sp, #64]
   1429c:	ldr	x0, [sp, #80]
   142a0:	cmp	x1, x0
   142a4:	b.eq	142b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3374>  // b.none
   142a8:	mov	w0, #0x1                   	// #1
   142ac:	b	142b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3378>
   142b0:	mov	w0, #0x0                   	// #0
   142b4:	cmp	w0, #0x0
   142b8:	b.eq	142c4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3388>  // b.none
   142bc:	mov	w0, #0x0                   	// #0
   142c0:	b	142d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x339c>
   142c4:	ldr	x0, [sp, #88]
   142c8:	add	x0, x0, #0x10
   142cc:	str	x0, [sp, #88]
   142d0:	b	14248 <_ITM_changeTransactionMode@@LIBITM_1.0+0x330c>
   142d4:	mov	w0, #0x1                   	// #1
   142d8:	ldr	x19, [sp, #16]
   142dc:	ldp	x29, x30, [sp], #96
   142e0:	ret
   142e4:	stp	x29, x30, [sp, #-80]!
   142e8:	mov	x29, sp
   142ec:	str	x0, [sp, #24]
   142f0:	mov	w0, #0x2                   	// #2
   142f4:	str	w0, [sp, #68]
   142f8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   142fc:	add	x0, x0, #0x500
   14300:	ldar	x0, [x0]
   14304:	nop
   14308:	str	x0, [sp, #72]
   1430c:	ldr	x0, [sp, #24]
   14310:	bl	1420c <_ITM_changeTransactionMode@@LIBITM_1.0+0x32d0>
   14314:	and	w0, w0, #0xff
   14318:	eor	w0, w0, #0x1
   1431c:	and	w0, w0, #0xff
   14320:	cmp	w0, #0x0
   14324:	b.eq	14338 <_ITM_changeTransactionMode@@LIBITM_1.0+0x33fc>  // b.none
   14328:	mov	w2, #0x0                   	// #0
   1432c:	mov	w1, #0x3                   	// #3
   14330:	ldr	x0, [sp, #24]
   14334:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   14338:	ldr	x0, [sp, #24]
   1433c:	add	x0, x0, #0x208
   14340:	str	x0, [sp, #56]
   14344:	ldr	x0, [sp, #72]
   14348:	str	x0, [sp, #48]
   1434c:	mov	w0, #0x3                   	// #3
   14350:	str	w0, [sp, #44]
   14354:	ldr	x0, [sp, #56]
   14358:	ldr	x1, [sp, #48]
   1435c:	stlr	x1, [x0]
   14360:	nop
   14364:	ldr	x0, [sp, #72]
   14368:	ldp	x29, x30, [sp], #80
   1436c:	ret
   14370:	stp	x29, x30, [sp, #-160]!
   14374:	mov	x29, sp
   14378:	str	x19, [sp, #16]
   1437c:	str	x0, [sp, #56]
   14380:	str	x1, [sp, #48]
   14384:	str	x2, [sp, #40]
   14388:	ldr	x0, [sp, #56]
   1438c:	add	x0, x0, #0xc0
   14390:	bl	166c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x578c>
   14394:	str	x0, [sp, #144]
   14398:	ldr	x0, [sp, #56]
   1439c:	add	x0, x0, #0x208
   143a0:	str	x0, [sp, #112]
   143a4:	str	wzr, [sp, #108]
   143a8:	ldr	x0, [sp, #112]
   143ac:	ldar	x0, [x0]
   143b0:	nop
   143b4:	str	x0, [sp, #152]
   143b8:	ldr	x0, [sp, #56]
   143bc:	bl	13c18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cdc>
   143c0:	str	x0, [sp, #136]
   143c4:	add	x0, sp, #0x40
   143c8:	ldr	x2, [sp, #40]
   143cc:	ldr	x1, [sp, #48]
   143d0:	bl	13cd4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d98>
   143d4:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   143d8:	add	x0, x0, #0x480
   143dc:	ldr	x19, [x0, #256]
   143e0:	add	x0, sp, #0x40
   143e4:	bl	13d64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e28>
   143e8:	lsl	x0, x0, #3
   143ec:	add	x0, x19, x0
   143f0:	str	x0, [sp, #96]
   143f4:	mov	w0, #0x2                   	// #2
   143f8:	str	w0, [sp, #92]
   143fc:	ldr	x0, [sp, #96]
   14400:	ldar	x0, [x0]
   14404:	nop
   14408:	str	x0, [sp, #128]
   1440c:	ldr	x1, [sp, #152]
   14410:	ldr	x0, [sp, #128]
   14414:	bl	13c64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d28>
   14418:	and	w0, w0, #0xff
   1441c:	eor	w0, w0, #0x1
   14420:	and	w0, w0, #0xff
   14424:	cmp	w0, #0x0
   14428:	cset	w0, ne  // ne = any
   1442c:	and	w0, w0, #0xff
   14430:	and	x0, x0, #0xff
   14434:	cmp	x0, #0x0
   14438:	cset	w0, ne  // ne = any
   1443c:	and	w0, w0, #0xff
   14440:	cmp	w0, #0x0
   14444:	b.eq	14490 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3554>  // b.none
   14448:	nop
   1444c:	ldr	x0, [sp, #56]
   14450:	add	x0, x0, #0xc0
   14454:	bl	16620 <_ITM_changeTransactionMode@@LIBITM_1.0+0x56e4>
   14458:	str	x0, [sp, #120]
   1445c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   14460:	add	x0, x0, #0x480
   14464:	ldr	x19, [x0, #256]
   14468:	add	x0, sp, #0x40
   1446c:	bl	13d64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e28>
   14470:	lsl	x0, x0, #3
   14474:	add	x1, x19, x0
   14478:	ldr	x0, [sp, #120]
   1447c:	str	x1, [x0]
   14480:	ldr	x0, [sp, #120]
   14484:	ldr	x1, [sp, #128]
   14488:	str	x1, [x0, #8]
   1448c:	b	144dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x35a0>
   14490:	ldr	x0, [sp, #128]
   14494:	bl	13bfc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2cc0>
   14498:	and	w0, w0, #0xff
   1449c:	eor	w0, w0, #0x1
   144a0:	and	w0, w0, #0xff
   144a4:	cmp	w0, #0x0
   144a8:	b.eq	144bc <_ITM_changeTransactionMode@@LIBITM_1.0+0x3580>  // b.none
   144ac:	ldr	x0, [sp, #56]
   144b0:	bl	142e4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x33a8>
   144b4:	str	x0, [sp, #152]
   144b8:	b	1444c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3510>
   144bc:	ldr	x1, [sp, #128]
   144c0:	ldr	x0, [sp, #136]
   144c4:	cmp	x1, x0
   144c8:	b.eq	144dc <_ITM_changeTransactionMode@@LIBITM_1.0+0x35a0>  // b.none
   144cc:	mov	w2, #0x0                   	// #0
   144d0:	mov	w1, #0x1                   	// #1
   144d4:	ldr	x0, [sp, #56]
   144d8:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   144dc:	add	x0, sp, #0x40
   144e0:	bl	13d7c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e40>
   144e4:	add	x0, sp, #0x40
   144e8:	bl	13dc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2e88>
   144ec:	and	w0, w0, #0xff
   144f0:	eor	w0, w0, #0x1
   144f4:	and	w0, w0, #0xff
   144f8:	cmp	w0, #0x0
   144fc:	b.eq	14504 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35c8>  // b.none
   14500:	b	143d4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3498>
   14504:	ldr	x0, [sp, #56]
   14508:	add	x0, x0, #0xc0
   1450c:	ldr	x1, [sp, #144]
   14510:	bl	166e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57a4>
   14514:	ldr	x19, [sp, #16]
   14518:	ldp	x29, x30, [sp], #160
   1451c:	ret
   14520:	stp	x29, x30, [sp, #-64]!
   14524:	mov	x29, sp
   14528:	str	x0, [sp, #24]
   1452c:	str	x1, [sp, #16]
   14530:	ldr	x0, [sp, #24]
   14534:	add	x0, x0, #0xc0
   14538:	bl	166a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5764>
   1453c:	str	x0, [sp, #56]
   14540:	ldr	x1, [sp, #16]
   14544:	ldr	x0, [sp, #56]
   14548:	cmp	x1, x0
   1454c:	b.eq	145a4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3668>  // b.none
   14550:	ldr	x0, [sp, #16]
   14554:	ldr	x0, [x0]
   14558:	str	x0, [sp, #40]
   1455c:	str	wzr, [sp, #36]
   14560:	ldr	x0, [sp, #40]
   14564:	ldar	x0, [x0]
   14568:	nop
   1456c:	str	x0, [sp, #48]
   14570:	ldr	x0, [sp, #16]
   14574:	ldr	x0, [x0, #8]
   14578:	ldr	x1, [sp, #48]
   1457c:	cmp	x1, x0
   14580:	b.eq	14594 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3658>  // b.none
   14584:	mov	w2, #0x0                   	// #0
   14588:	mov	w1, #0x3                   	// #3
   1458c:	ldr	x0, [sp, #24]
   14590:	bl	ae48 <_ITM_abortTransaction@@LIBITM_1.0+0x484>
   14594:	ldr	x0, [sp, #16]
   14598:	add	x0, x0, #0x10
   1459c:	str	x0, [sp, #16]
   145a0:	b	14540 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3604>
   145a4:	nop
   145a8:	ldp	x29, x30, [sp], #64
   145ac:	ret
   145b0:	stp	x29, x30, [sp, #-96]!
   145b4:	mov	x29, sp
   145b8:	str	x0, [sp, #56]
   145bc:	str	x1, [sp, #48]
   145c0:	str	x2, [sp, #40]
   145c4:	strb	w3, [sp, #39]
   145c8:	str	w4, [sp, #32]
   145cc:	str	w5, [sp, #28]
   145d0:	str	xzr, [sp, #88]
   145d4:	str	xzr, [sp, #80]
   145d8:	ldr	w0, [sp, #28]
   145dc:	cmp	w0, #0x4
   145e0:	b.ne	14600 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36c4>  // b.any
   145e4:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   145e8:	str	x0, [sp, #80]
   145ec:	ldr	x2, [sp, #40]
   145f0:	ldr	x1, [sp, #48]
   145f4:	ldr	x0, [sp, #80]
   145f8:	bl	13ef0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2fb4>
   145fc:	b	14634 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36f8>
   14600:	ldr	w0, [sp, #28]
   14604:	cmp	w0, #0x3
   14608:	b.eq	14634 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36f8>  // b.none
   1460c:	ldr	w0, [sp, #28]
   14610:	cmp	w0, #0x0
   14614:	b.eq	14634 <_ITM_changeTransactionMode@@LIBITM_1.0+0x36f8>  // b.none
   14618:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   1461c:	str	x0, [sp, #80]
   14620:	ldr	x2, [sp, #40]
   14624:	ldr	x1, [sp, #48]
   14628:	ldr	x0, [sp, #80]
   1462c:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   14630:	str	x0, [sp, #88]
   14634:	ldr	w0, [sp, #32]
   14638:	cmp	w0, #0x0
   1463c:	b.eq	14688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x374c>  // b.none
   14640:	ldr	w0, [sp, #32]
   14644:	cmp	w0, #0x7
   14648:	b.eq	14688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x374c>  // b.none
   1464c:	ldr	w0, [sp, #28]
   14650:	cmp	w0, #0x4
   14654:	b.eq	14678 <_ITM_changeTransactionMode@@LIBITM_1.0+0x373c>  // b.none
   14658:	ldr	w0, [sp, #28]
   1465c:	cmp	w0, #0x3
   14660:	b.eq	14670 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3734>  // b.none
   14664:	ldr	w0, [sp, #28]
   14668:	cmp	w0, #0x0
   1466c:	b.ne	14678 <_ITM_changeTransactionMode@@LIBITM_1.0+0x373c>  // b.any
   14670:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   14674:	str	x0, [sp, #80]
   14678:	ldr	x2, [sp, #40]
   1467c:	ldr	x1, [sp, #56]
   14680:	ldr	x0, [sp, #80]
   14684:	bl	13ef0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2fb4>
   14688:	ldrb	w0, [sp, #39]
   1468c:	eor	w0, w0, #0x1
   14690:	and	w0, w0, #0xff
   14694:	cmp	w0, #0x0
   14698:	b.eq	146b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3774>  // b.none
   1469c:	ldr	x2, [sp, #40]
   146a0:	ldr	x1, [sp, #48]
   146a4:	ldr	x0, [sp, #56]
   146a8:	bl	6c10 <memcpy@plt>
   146ac:	b	146c0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3784>
   146b0:	ldr	x2, [sp, #40]
   146b4:	ldr	x1, [sp, #48]
   146b8:	ldr	x0, [sp, #56]
   146bc:	bl	6c20 <memmove@plt>
   146c0:	ldr	w0, [sp, #28]
   146c4:	cmp	w0, #0x4
   146c8:	b.eq	14700 <_ITM_changeTransactionMode@@LIBITM_1.0+0x37c4>  // b.none
   146cc:	ldr	w0, [sp, #28]
   146d0:	cmp	w0, #0x3
   146d4:	b.eq	14700 <_ITM_changeTransactionMode@@LIBITM_1.0+0x37c4>  // b.none
   146d8:	ldr	w0, [sp, #28]
   146dc:	cmp	w0, #0x0
   146e0:	b.eq	14700 <_ITM_changeTransactionMode@@LIBITM_1.0+0x37c4>  // b.none
   146e4:	mov	w0, #0x2                   	// #2
   146e8:	str	w0, [sp, #76]
   146ec:	dmb	ish
   146f0:	nop
   146f4:	ldr	x1, [sp, #88]
   146f8:	ldr	x0, [sp, #80]
   146fc:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   14700:	nop
   14704:	ldp	x29, x30, [sp], #96
   14708:	ret
   1470c:	stp	x29, x30, [sp, #-48]!
   14710:	mov	x29, sp
   14714:	str	x0, [sp, #40]
   14718:	str	w1, [sp, #36]
   1471c:	str	x2, [sp, #24]
   14720:	str	w3, [sp, #32]
   14724:	ldr	w0, [sp, #32]
   14728:	cmp	w0, #0x7
   1472c:	b.eq	1473c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3800>  // b.none
   14730:	ldr	x1, [sp, #24]
   14734:	ldr	x0, [sp, #40]
   14738:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   1473c:	ldr	x2, [sp, #24]
   14740:	ldr	w1, [sp, #36]
   14744:	ldr	x0, [sp, #40]
   14748:	bl	6d00 <memset@plt>
   1474c:	nop
   14750:	ldp	x29, x30, [sp], #48
   14754:	ret
   14758:	stp	x29, x30, [sp, #-80]!
   1475c:	mov	x29, sp
   14760:	str	x0, [sp, #24]
   14764:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   14768:	str	x0, [sp, #72]
   1476c:	ldr	x0, [sp, #72]
   14770:	add	x0, x0, #0x150
   14774:	bl	b5ac <_ITM_commitTransactionEH@@LIBITM_1.0+0x654>
   14778:	cmp	x0, #0x0
   1477c:	cset	w0, ne  // ne = any
   14780:	and	w0, w0, #0xff
   14784:	cmp	w0, #0x0
   14788:	b.eq	14794 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3858>  // b.none
   1478c:	mov	w0, #0xa                   	// #10
   14790:	b	147f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x38b8>
   14794:	mov	w0, #0x2                   	// #2
   14798:	str	w0, [sp, #60]
   1479c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   147a0:	add	x0, x0, #0x500
   147a4:	ldar	x0, [x0]
   147a8:	nop
   147ac:	str	x0, [sp, #64]
   147b0:	ldr	x1, [sp, #64]
   147b4:	mov	x0, #0x7fffffffffffffe     	// #576460752303423486
   147b8:	cmp	x1, x0
   147bc:	b.ls	147c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x388c>  // b.plast
   147c0:	mov	w0, #0x9                   	// #9
   147c4:	b	147f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x38b8>
   147c8:	ldr	x0, [sp, #72]
   147cc:	add	x0, x0, #0x208
   147d0:	str	x0, [sp, #48]
   147d4:	ldr	x0, [sp, #64]
   147d8:	str	x0, [sp, #40]
   147dc:	str	wzr, [sp, #36]
   147e0:	ldr	x0, [sp, #48]
   147e4:	ldr	x1, [sp, #40]
   147e8:	stlr	x1, [x0]
   147ec:	nop
   147f0:	mov	w0, #0xa                   	// #10
   147f4:	ldp	x29, x30, [sp], #80
   147f8:	ret
   147fc:	stp	x29, x30, [sp, #-160]!
   14800:	mov	x29, sp
   14804:	str	x0, [sp, #24]
   14808:	str	x1, [sp, #16]
   1480c:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   14810:	str	x0, [sp, #144]
   14814:	ldr	x0, [sp, #144]
   14818:	add	x0, x0, #0xd8
   1481c:	bl	166c8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x578c>
   14820:	cmp	x0, #0x0
   14824:	cset	w0, eq  // eq = none
   14828:	and	w0, w0, #0xff
   1482c:	cmp	w0, #0x0
   14830:	b.eq	1486c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3930>  // b.none
   14834:	ldr	x0, [sp, #144]
   14838:	add	x0, x0, #0xc0
   1483c:	bl	16708 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57cc>
   14840:	ldr	x0, [sp, #144]
   14844:	add	x0, x0, #0x208
   14848:	str	x0, [sp, #104]
   1484c:	str	wzr, [sp, #100]
   14850:	ldr	x0, [sp, #104]
   14854:	ldar	x1, [x0]
   14858:	nop
   1485c:	ldr	x0, [sp, #16]
   14860:	str	x1, [x0]
   14864:	mov	w0, #0x1                   	// #1
   14868:	b	149b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3a74>
   1486c:	mov	x0, #0x1                   	// #1
   14870:	str	x0, [sp, #72]
   14874:	mov	w0, #0x4                   	// #4
   14878:	str	w0, [sp, #68]
   1487c:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   14880:	add	x0, x0, #0x500
   14884:	ldr	x2, [sp, #72]
   14888:	ldaxr	x1, [x0]
   1488c:	add	x3, x1, x2
   14890:	stlxr	w4, x3, [x0]
   14894:	cbnz	w4, 14888 <_ITM_changeTransactionMode@@LIBITM_1.0+0x394c>
   14898:	nop
   1489c:	add	x0, x1, #0x1
   148a0:	str	x0, [sp, #136]
   148a4:	ldr	x0, [sp, #144]
   148a8:	add	x0, x0, #0x208
   148ac:	str	x0, [sp, #88]
   148b0:	str	wzr, [sp, #84]
   148b4:	ldr	x0, [sp, #88]
   148b8:	ldar	x0, [x0]
   148bc:	nop
   148c0:	str	x0, [sp, #128]
   148c4:	ldr	x0, [sp, #136]
   148c8:	sub	x0, x0, #0x1
   148cc:	ldr	x1, [sp, #128]
   148d0:	cmp	x1, x0
   148d4:	b.cs	148fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x39c0>  // b.hs, b.nlast
   148d8:	ldr	x0, [sp, #144]
   148dc:	bl	1420c <_ITM_changeTransactionMode@@LIBITM_1.0+0x32d0>
   148e0:	and	w0, w0, #0xff
   148e4:	eor	w0, w0, #0x1
   148e8:	and	w0, w0, #0xff
   148ec:	cmp	w0, #0x0
   148f0:	b.eq	148fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x39c0>  // b.none
   148f4:	mov	w0, #0x1                   	// #1
   148f8:	b	14900 <_ITM_changeTransactionMode@@LIBITM_1.0+0x39c4>
   148fc:	mov	w0, #0x0                   	// #0
   14900:	cmp	w0, #0x0
   14904:	b.eq	14910 <_ITM_changeTransactionMode@@LIBITM_1.0+0x39d4>  // b.none
   14908:	mov	w0, #0x0                   	// #0
   1490c:	b	149b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3a74>
   14910:	ldr	x0, [sp, #136]
   14914:	bl	13c4c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d10>
   14918:	str	x0, [sp, #120]
   1491c:	ldr	x0, [sp, #144]
   14920:	add	x0, x0, #0xd8
   14924:	bl	16688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x574c>
   14928:	str	x0, [sp, #152]
   1492c:	ldr	x0, [sp, #144]
   14930:	add	x0, x0, #0xd8
   14934:	bl	166a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5764>
   14938:	str	x0, [sp, #112]
   1493c:	ldr	x1, [sp, #152]
   14940:	ldr	x0, [sp, #112]
   14944:	cmp	x1, x0
   14948:	b.eq	14988 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3a4c>  // b.none
   1494c:	ldr	x0, [sp, #152]
   14950:	ldr	x0, [x0]
   14954:	str	x0, [sp, #56]
   14958:	ldr	x0, [sp, #120]
   1495c:	str	x0, [sp, #48]
   14960:	mov	w0, #0x3                   	// #3
   14964:	str	w0, [sp, #44]
   14968:	ldr	x0, [sp, #56]
   1496c:	ldr	x1, [sp, #48]
   14970:	stlr	x1, [x0]
   14974:	nop
   14978:	ldr	x0, [sp, #152]
   1497c:	add	x0, x0, #0x10
   14980:	str	x0, [sp, #152]
   14984:	b	1493c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3a00>
   14988:	ldr	x0, [sp, #144]
   1498c:	add	x0, x0, #0xd8
   14990:	bl	16708 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57cc>
   14994:	ldr	x0, [sp, #144]
   14998:	add	x0, x0, #0xc0
   1499c:	bl	16708 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57cc>
   149a0:	ldr	x0, [sp, #16]
   149a4:	ldr	x1, [sp, #136]
   149a8:	str	x1, [x0]
   149ac:	mov	w0, #0x1                   	// #1
   149b0:	ldp	x29, x30, [sp], #160
   149b4:	ret
   149b8:	stp	x29, x30, [sp, #-144]!
   149bc:	mov	x29, sp
   149c0:	str	x19, [sp, #16]
   149c4:	str	x0, [sp, #40]
   149c8:	str	x1, [sp, #32]
   149cc:	ldr	x0, [sp, #32]
   149d0:	cmp	x0, #0x0
   149d4:	b.ne	14b14 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3bd8>  // b.any
   149d8:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   149dc:	str	x0, [sp, #120]
   149e0:	str	xzr, [sp, #136]
   149e4:	ldr	x0, [sp, #120]
   149e8:	add	x0, x0, #0xd8
   149ec:	bl	16688 <_ITM_changeTransactionMode@@LIBITM_1.0+0x574c>
   149f0:	str	x0, [sp, #128]
   149f4:	ldr	x0, [sp, #120]
   149f8:	add	x0, x0, #0xd8
   149fc:	bl	166a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5764>
   14a00:	str	x0, [sp, #112]
   14a04:	ldr	x1, [sp, #128]
   14a08:	ldr	x0, [sp, #112]
   14a0c:	cmp	x1, x0
   14a10:	b.eq	14ae8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3bac>  // b.none
   14a14:	ldr	x0, [sp, #128]
   14a18:	ldr	x0, [x0, #8]
   14a1c:	bl	13c98 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d5c>
   14a20:	and	w0, w0, #0xff
   14a24:	cmp	w0, #0x0
   14a28:	b.eq	14a64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3b28>  // b.none
   14a2c:	ldr	x0, [sp, #128]
   14a30:	ldr	x0, [x0]
   14a34:	mov	x19, x0
   14a38:	ldr	x0, [sp, #128]
   14a3c:	ldr	x0, [x0, #8]
   14a40:	bl	13cbc <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d80>
   14a44:	str	x19, [sp, #104]
   14a48:	str	x0, [sp, #96]
   14a4c:	mov	w0, #0x3                   	// #3
   14a50:	str	w0, [sp, #92]
   14a54:	ldr	x0, [sp, #104]
   14a58:	ldr	x1, [sp, #96]
   14a5c:	stlr	x1, [x0]
   14a60:	b	14ad8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3b9c>
   14a64:	ldr	x0, [sp, #136]
   14a68:	cmp	x0, #0x0
   14a6c:	b.ne	14aac <_ITM_changeTransactionMode@@LIBITM_1.0+0x3b70>  // b.any
   14a70:	mov	x0, #0x1                   	// #1
   14a74:	str	x0, [sp, #80]
   14a78:	mov	w0, #0x3                   	// #3
   14a7c:	str	w0, [sp, #76]
   14a80:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   14a84:	add	x0, x0, #0x500
   14a88:	ldr	x2, [sp, #80]
   14a8c:	ldaxr	x1, [x0]
   14a90:	add	x3, x1, x2
   14a94:	stlxr	w4, x3, [x0]
   14a98:	cbnz	w4, 14a8c <_ITM_changeTransactionMode@@LIBITM_1.0+0x3b50>
   14a9c:	nop
   14aa0:	add	x0, x1, #0x1
   14aa4:	bl	13c4c <_ITM_changeTransactionMode@@LIBITM_1.0+0x2d10>
   14aa8:	str	x0, [sp, #136]
   14aac:	ldr	x0, [sp, #128]
   14ab0:	ldr	x0, [x0]
   14ab4:	str	x0, [sp, #64]
   14ab8:	ldr	x0, [sp, #136]
   14abc:	str	x0, [sp, #56]
   14ac0:	mov	w0, #0x3                   	// #3
   14ac4:	str	w0, [sp, #52]
   14ac8:	ldr	x0, [sp, #64]
   14acc:	ldr	x1, [sp, #56]
   14ad0:	stlr	x1, [x0]
   14ad4:	nop
   14ad8:	ldr	x0, [sp, #128]
   14adc:	add	x0, x0, #0x10
   14ae0:	str	x0, [sp, #128]
   14ae4:	b	14a04 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3ac8>
   14ae8:	mov	w0, #0x3                   	// #3
   14aec:	str	w0, [sp, #48]
   14af0:	dmb	ish
   14af4:	nop
   14af8:	ldr	x0, [sp, #120]
   14afc:	add	x0, x0, #0xd8
   14b00:	bl	16708 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57cc>
   14b04:	ldr	x0, [sp, #120]
   14b08:	add	x0, x0, #0xc0
   14b0c:	bl	16708 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57cc>
   14b10:	b	14b18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3bdc>
   14b14:	nop
   14b18:	ldr	x19, [sp, #16]
   14b1c:	ldp	x29, x30, [sp], #144
   14b20:	ret
   14b24:	stp	x29, x30, [sp, #-96]!
   14b28:	mov	x29, sp
   14b2c:	str	x0, [sp, #24]
   14b30:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   14b34:	str	x0, [sp, #88]
   14b38:	mov	w0, #0x2                   	// #2
   14b3c:	str	w0, [sp, #64]
   14b40:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   14b44:	add	x0, x0, #0x500
   14b48:	ldar	x0, [x0]
   14b4c:	nop
   14b50:	str	x0, [sp, #80]
   14b54:	ldr	x0, [sp, #88]
   14b58:	add	x0, x0, #0x208
   14b5c:	str	x0, [sp, #72]
   14b60:	str	wzr, [sp, #68]
   14b64:	ldr	x0, [sp, #72]
   14b68:	ldar	x0, [x0]
   14b6c:	nop
   14b70:	ldr	x1, [sp, #80]
   14b74:	cmp	x1, x0
   14b78:	cset	w0, eq  // eq = none
   14b7c:	and	w0, w0, #0xff
   14b80:	cmp	w0, #0x0
   14b84:	b.eq	14b90 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3c54>  // b.none
   14b88:	mov	w0, #0x1                   	// #1
   14b8c:	b	14be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3ca8>
   14b90:	ldr	x0, [sp, #88]
   14b94:	bl	1420c <_ITM_changeTransactionMode@@LIBITM_1.0+0x32d0>
   14b98:	and	w0, w0, #0xff
   14b9c:	eor	w0, w0, #0x1
   14ba0:	and	w0, w0, #0xff
   14ba4:	cmp	w0, #0x0
   14ba8:	b.eq	14bb4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3c78>  // b.none
   14bac:	mov	w0, #0x0                   	// #0
   14bb0:	b	14be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3ca8>
   14bb4:	ldr	x0, [sp, #88]
   14bb8:	add	x0, x0, #0x208
   14bbc:	str	x0, [sp, #56]
   14bc0:	ldr	x0, [sp, #80]
   14bc4:	str	x0, [sp, #48]
   14bc8:	mov	w0, #0x3                   	// #3
   14bcc:	str	w0, [sp, #44]
   14bd0:	ldr	x0, [sp, #56]
   14bd4:	ldr	x1, [sp, #48]
   14bd8:	stlr	x1, [x0]
   14bdc:	nop
   14be0:	mov	w0, #0x1                   	// #1
   14be4:	ldp	x29, x30, [sp], #96
   14be8:	ret
   14bec:	sub	sp, sp, #0x10
   14bf0:	str	x0, [sp, #8]
   14bf4:	str	w1, [sp, #4]
   14bf8:	mov	w0, #0x1                   	// #1
   14bfc:	add	sp, sp, #0x10
   14c00:	ret
   14c04:	stp	x29, x30, [sp, #-32]!
   14c08:	mov	x29, sp
   14c0c:	str	x0, [sp, #24]
   14c10:	str	x1, [sp, #16]
   14c14:	mov	w1, #0x1                   	// #1
   14c18:	ldr	x0, [sp, #16]
   14c1c:	bl	159f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ab8>
   14c20:	and	w0, w0, #0xff
   14c24:	ldp	x29, x30, [sp], #32
   14c28:	ret
   14c2c:	stp	x29, x30, [sp, #-32]!
   14c30:	mov	x29, sp
   14c34:	str	x0, [sp, #24]
   14c38:	str	x1, [sp, #16]
   14c3c:	mov	w1, #0x2                   	// #2
   14c40:	ldr	x0, [sp, #16]
   14c44:	bl	159f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ab8>
   14c48:	and	w0, w0, #0xff
   14c4c:	ldp	x29, x30, [sp], #32
   14c50:	ret
   14c54:	stp	x29, x30, [sp, #-32]!
   14c58:	mov	x29, sp
   14c5c:	str	x0, [sp, #24]
   14c60:	str	x1, [sp, #16]
   14c64:	mov	w1, #0x3                   	// #3
   14c68:	ldr	x0, [sp, #16]
   14c6c:	bl	159f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ab8>
   14c70:	and	w0, w0, #0xff
   14c74:	ldp	x29, x30, [sp], #32
   14c78:	ret
   14c7c:	stp	x29, x30, [sp, #-32]!
   14c80:	mov	x29, sp
   14c84:	str	x0, [sp, #24]
   14c88:	str	x1, [sp, #16]
   14c8c:	mov	w1, #0x4                   	// #4
   14c90:	ldr	x0, [sp, #16]
   14c94:	bl	159f4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ab8>
   14c98:	and	w0, w0, #0xff
   14c9c:	ldp	x29, x30, [sp], #32
   14ca0:	ret
   14ca4:	stp	x29, x30, [sp, #-48]!
   14ca8:	mov	x29, sp
   14cac:	str	x0, [sp, #40]
   14cb0:	str	x1, [sp, #32]
   14cb4:	strb	w2, [sp, #31]
   14cb8:	mov	w2, #0x5                   	// #5
   14cbc:	ldrb	w1, [sp, #31]
   14cc0:	ldr	x0, [sp, #32]
   14cc4:	bl	15ab0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b74>
   14cc8:	nop
   14ccc:	ldp	x29, x30, [sp], #48
   14cd0:	ret
   14cd4:	stp	x29, x30, [sp, #-48]!
   14cd8:	mov	x29, sp
   14cdc:	str	x0, [sp, #40]
   14ce0:	str	x1, [sp, #32]
   14ce4:	strb	w2, [sp, #31]
   14ce8:	mov	w2, #0x6                   	// #6
   14cec:	ldrb	w1, [sp, #31]
   14cf0:	ldr	x0, [sp, #32]
   14cf4:	bl	15ab0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b74>
   14cf8:	nop
   14cfc:	ldp	x29, x30, [sp], #48
   14d00:	ret
   14d04:	stp	x29, x30, [sp, #-48]!
   14d08:	mov	x29, sp
   14d0c:	str	x0, [sp, #40]
   14d10:	str	x1, [sp, #32]
   14d14:	strb	w2, [sp, #31]
   14d18:	mov	w2, #0x7                   	// #7
   14d1c:	ldrb	w1, [sp, #31]
   14d20:	ldr	x0, [sp, #32]
   14d24:	bl	15ab0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b74>
   14d28:	nop
   14d2c:	ldp	x29, x30, [sp], #48
   14d30:	ret
   14d34:	stp	x29, x30, [sp, #-32]!
   14d38:	mov	x29, sp
   14d3c:	str	x0, [sp, #24]
   14d40:	str	x1, [sp, #16]
   14d44:	mov	w1, #0x1                   	// #1
   14d48:	ldr	x0, [sp, #16]
   14d4c:	bl	15b10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4bd4>
   14d50:	and	w0, w0, #0xffff
   14d54:	ldp	x29, x30, [sp], #32
   14d58:	ret
   14d5c:	stp	x29, x30, [sp, #-32]!
   14d60:	mov	x29, sp
   14d64:	str	x0, [sp, #24]
   14d68:	str	x1, [sp, #16]
   14d6c:	mov	w1, #0x2                   	// #2
   14d70:	ldr	x0, [sp, #16]
   14d74:	bl	15b10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4bd4>
   14d78:	and	w0, w0, #0xffff
   14d7c:	ldp	x29, x30, [sp], #32
   14d80:	ret
   14d84:	stp	x29, x30, [sp, #-32]!
   14d88:	mov	x29, sp
   14d8c:	str	x0, [sp, #24]
   14d90:	str	x1, [sp, #16]
   14d94:	mov	w1, #0x3                   	// #3
   14d98:	ldr	x0, [sp, #16]
   14d9c:	bl	15b10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4bd4>
   14da0:	and	w0, w0, #0xffff
   14da4:	ldp	x29, x30, [sp], #32
   14da8:	ret
   14dac:	stp	x29, x30, [sp, #-32]!
   14db0:	mov	x29, sp
   14db4:	str	x0, [sp, #24]
   14db8:	str	x1, [sp, #16]
   14dbc:	mov	w1, #0x4                   	// #4
   14dc0:	ldr	x0, [sp, #16]
   14dc4:	bl	15b10 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4bd4>
   14dc8:	and	w0, w0, #0xffff
   14dcc:	ldp	x29, x30, [sp], #32
   14dd0:	ret
   14dd4:	stp	x29, x30, [sp, #-48]!
   14dd8:	mov	x29, sp
   14ddc:	str	x0, [sp, #40]
   14de0:	str	x1, [sp, #32]
   14de4:	strh	w2, [sp, #30]
   14de8:	mov	w2, #0x5                   	// #5
   14dec:	ldrh	w1, [sp, #30]
   14df0:	ldr	x0, [sp, #32]
   14df4:	bl	15bcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c90>
   14df8:	nop
   14dfc:	ldp	x29, x30, [sp], #48
   14e00:	ret
   14e04:	stp	x29, x30, [sp, #-48]!
   14e08:	mov	x29, sp
   14e0c:	str	x0, [sp, #40]
   14e10:	str	x1, [sp, #32]
   14e14:	strh	w2, [sp, #30]
   14e18:	mov	w2, #0x6                   	// #6
   14e1c:	ldrh	w1, [sp, #30]
   14e20:	ldr	x0, [sp, #32]
   14e24:	bl	15bcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c90>
   14e28:	nop
   14e2c:	ldp	x29, x30, [sp], #48
   14e30:	ret
   14e34:	stp	x29, x30, [sp, #-48]!
   14e38:	mov	x29, sp
   14e3c:	str	x0, [sp, #40]
   14e40:	str	x1, [sp, #32]
   14e44:	strh	w2, [sp, #30]
   14e48:	mov	w2, #0x7                   	// #7
   14e4c:	ldrh	w1, [sp, #30]
   14e50:	ldr	x0, [sp, #32]
   14e54:	bl	15bcc <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c90>
   14e58:	nop
   14e5c:	ldp	x29, x30, [sp], #48
   14e60:	ret
   14e64:	stp	x29, x30, [sp, #-32]!
   14e68:	mov	x29, sp
   14e6c:	str	x0, [sp, #24]
   14e70:	str	x1, [sp, #16]
   14e74:	mov	w1, #0x1                   	// #1
   14e78:	ldr	x0, [sp, #16]
   14e7c:	bl	15c2c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4cf0>
   14e80:	ldp	x29, x30, [sp], #32
   14e84:	ret
   14e88:	stp	x29, x30, [sp, #-32]!
   14e8c:	mov	x29, sp
   14e90:	str	x0, [sp, #24]
   14e94:	str	x1, [sp, #16]
   14e98:	mov	w1, #0x2                   	// #2
   14e9c:	ldr	x0, [sp, #16]
   14ea0:	bl	15c2c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4cf0>
   14ea4:	ldp	x29, x30, [sp], #32
   14ea8:	ret
   14eac:	stp	x29, x30, [sp, #-32]!
   14eb0:	mov	x29, sp
   14eb4:	str	x0, [sp, #24]
   14eb8:	str	x1, [sp, #16]
   14ebc:	mov	w1, #0x3                   	// #3
   14ec0:	ldr	x0, [sp, #16]
   14ec4:	bl	15c2c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4cf0>
   14ec8:	ldp	x29, x30, [sp], #32
   14ecc:	ret
   14ed0:	stp	x29, x30, [sp, #-32]!
   14ed4:	mov	x29, sp
   14ed8:	str	x0, [sp, #24]
   14edc:	str	x1, [sp, #16]
   14ee0:	mov	w1, #0x4                   	// #4
   14ee4:	ldr	x0, [sp, #16]
   14ee8:	bl	15c2c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4cf0>
   14eec:	ldp	x29, x30, [sp], #32
   14ef0:	ret
   14ef4:	stp	x29, x30, [sp, #-48]!
   14ef8:	mov	x29, sp
   14efc:	str	x0, [sp, #40]
   14f00:	str	x1, [sp, #32]
   14f04:	str	w2, [sp, #28]
   14f08:	mov	w2, #0x5                   	// #5
   14f0c:	ldr	w1, [sp, #28]
   14f10:	ldr	x0, [sp, #32]
   14f14:	bl	15ce8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4dac>
   14f18:	nop
   14f1c:	ldp	x29, x30, [sp], #48
   14f20:	ret
   14f24:	stp	x29, x30, [sp, #-48]!
   14f28:	mov	x29, sp
   14f2c:	str	x0, [sp, #40]
   14f30:	str	x1, [sp, #32]
   14f34:	str	w2, [sp, #28]
   14f38:	mov	w2, #0x6                   	// #6
   14f3c:	ldr	w1, [sp, #28]
   14f40:	ldr	x0, [sp, #32]
   14f44:	bl	15ce8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4dac>
   14f48:	nop
   14f4c:	ldp	x29, x30, [sp], #48
   14f50:	ret
   14f54:	stp	x29, x30, [sp, #-48]!
   14f58:	mov	x29, sp
   14f5c:	str	x0, [sp, #40]
   14f60:	str	x1, [sp, #32]
   14f64:	str	w2, [sp, #28]
   14f68:	mov	w2, #0x7                   	// #7
   14f6c:	ldr	w1, [sp, #28]
   14f70:	ldr	x0, [sp, #32]
   14f74:	bl	15ce8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4dac>
   14f78:	nop
   14f7c:	ldp	x29, x30, [sp], #48
   14f80:	ret
   14f84:	stp	x29, x30, [sp, #-32]!
   14f88:	mov	x29, sp
   14f8c:	str	x0, [sp, #24]
   14f90:	str	x1, [sp, #16]
   14f94:	mov	w1, #0x1                   	// #1
   14f98:	ldr	x0, [sp, #16]
   14f9c:	bl	15d48 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e0c>
   14fa0:	ldp	x29, x30, [sp], #32
   14fa4:	ret
   14fa8:	stp	x29, x30, [sp, #-32]!
   14fac:	mov	x29, sp
   14fb0:	str	x0, [sp, #24]
   14fb4:	str	x1, [sp, #16]
   14fb8:	mov	w1, #0x2                   	// #2
   14fbc:	ldr	x0, [sp, #16]
   14fc0:	bl	15d48 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e0c>
   14fc4:	ldp	x29, x30, [sp], #32
   14fc8:	ret
   14fcc:	stp	x29, x30, [sp, #-32]!
   14fd0:	mov	x29, sp
   14fd4:	str	x0, [sp, #24]
   14fd8:	str	x1, [sp, #16]
   14fdc:	mov	w1, #0x3                   	// #3
   14fe0:	ldr	x0, [sp, #16]
   14fe4:	bl	15d48 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e0c>
   14fe8:	ldp	x29, x30, [sp], #32
   14fec:	ret
   14ff0:	stp	x29, x30, [sp, #-32]!
   14ff4:	mov	x29, sp
   14ff8:	str	x0, [sp, #24]
   14ffc:	str	x1, [sp, #16]
   15000:	mov	w1, #0x4                   	// #4
   15004:	ldr	x0, [sp, #16]
   15008:	bl	15d48 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e0c>
   1500c:	ldp	x29, x30, [sp], #32
   15010:	ret
   15014:	stp	x29, x30, [sp, #-48]!
   15018:	mov	x29, sp
   1501c:	str	x0, [sp, #40]
   15020:	str	x1, [sp, #32]
   15024:	str	x2, [sp, #24]
   15028:	mov	w2, #0x5                   	// #5
   1502c:	ldr	x1, [sp, #24]
   15030:	ldr	x0, [sp, #32]
   15034:	bl	15e04 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec8>
   15038:	nop
   1503c:	ldp	x29, x30, [sp], #48
   15040:	ret
   15044:	stp	x29, x30, [sp, #-48]!
   15048:	mov	x29, sp
   1504c:	str	x0, [sp, #40]
   15050:	str	x1, [sp, #32]
   15054:	str	x2, [sp, #24]
   15058:	mov	w2, #0x6                   	// #6
   1505c:	ldr	x1, [sp, #24]
   15060:	ldr	x0, [sp, #32]
   15064:	bl	15e04 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec8>
   15068:	nop
   1506c:	ldp	x29, x30, [sp], #48
   15070:	ret
   15074:	stp	x29, x30, [sp, #-48]!
   15078:	mov	x29, sp
   1507c:	str	x0, [sp, #40]
   15080:	str	x1, [sp, #32]
   15084:	str	x2, [sp, #24]
   15088:	mov	w2, #0x7                   	// #7
   1508c:	ldr	x1, [sp, #24]
   15090:	ldr	x0, [sp, #32]
   15094:	bl	15e04 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec8>
   15098:	nop
   1509c:	ldp	x29, x30, [sp], #48
   150a0:	ret
   150a4:	stp	x29, x30, [sp, #-32]!
   150a8:	mov	x29, sp
   150ac:	str	x0, [sp, #24]
   150b0:	str	x1, [sp, #16]
   150b4:	mov	w1, #0x1                   	// #1
   150b8:	ldr	x0, [sp, #16]
   150bc:	bl	15e64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f28>
   150c0:	ldp	x29, x30, [sp], #32
   150c4:	ret
   150c8:	stp	x29, x30, [sp, #-32]!
   150cc:	mov	x29, sp
   150d0:	str	x0, [sp, #24]
   150d4:	str	x1, [sp, #16]
   150d8:	mov	w1, #0x2                   	// #2
   150dc:	ldr	x0, [sp, #16]
   150e0:	bl	15e64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f28>
   150e4:	ldp	x29, x30, [sp], #32
   150e8:	ret
   150ec:	stp	x29, x30, [sp, #-32]!
   150f0:	mov	x29, sp
   150f4:	str	x0, [sp, #24]
   150f8:	str	x1, [sp, #16]
   150fc:	mov	w1, #0x3                   	// #3
   15100:	ldr	x0, [sp, #16]
   15104:	bl	15e64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f28>
   15108:	ldp	x29, x30, [sp], #32
   1510c:	ret
   15110:	stp	x29, x30, [sp, #-32]!
   15114:	mov	x29, sp
   15118:	str	x0, [sp, #24]
   1511c:	str	x1, [sp, #16]
   15120:	mov	w1, #0x4                   	// #4
   15124:	ldr	x0, [sp, #16]
   15128:	bl	15e64 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f28>
   1512c:	ldp	x29, x30, [sp], #32
   15130:	ret
   15134:	stp	x29, x30, [sp, #-48]!
   15138:	mov	x29, sp
   1513c:	str	x0, [sp, #40]
   15140:	str	x1, [sp, #32]
   15144:	str	s0, [sp, #28]
   15148:	mov	w1, #0x5                   	// #5
   1514c:	ldr	s0, [sp, #28]
   15150:	ldr	x0, [sp, #32]
   15154:	bl	15f20 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4fe4>
   15158:	nop
   1515c:	ldp	x29, x30, [sp], #48
   15160:	ret
   15164:	stp	x29, x30, [sp, #-48]!
   15168:	mov	x29, sp
   1516c:	str	x0, [sp, #40]
   15170:	str	x1, [sp, #32]
   15174:	str	s0, [sp, #28]
   15178:	mov	w1, #0x6                   	// #6
   1517c:	ldr	s0, [sp, #28]
   15180:	ldr	x0, [sp, #32]
   15184:	bl	15f20 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4fe4>
   15188:	nop
   1518c:	ldp	x29, x30, [sp], #48
   15190:	ret
   15194:	stp	x29, x30, [sp, #-48]!
   15198:	mov	x29, sp
   1519c:	str	x0, [sp, #40]
   151a0:	str	x1, [sp, #32]
   151a4:	str	s0, [sp, #28]
   151a8:	mov	w1, #0x7                   	// #7
   151ac:	ldr	s0, [sp, #28]
   151b0:	ldr	x0, [sp, #32]
   151b4:	bl	15f20 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4fe4>
   151b8:	nop
   151bc:	ldp	x29, x30, [sp], #48
   151c0:	ret
   151c4:	stp	x29, x30, [sp, #-32]!
   151c8:	mov	x29, sp
   151cc:	str	x0, [sp, #24]
   151d0:	str	x1, [sp, #16]
   151d4:	mov	w1, #0x1                   	// #1
   151d8:	ldr	x0, [sp, #16]
   151dc:	bl	15f80 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5044>
   151e0:	ldp	x29, x30, [sp], #32
   151e4:	ret
   151e8:	stp	x29, x30, [sp, #-32]!
   151ec:	mov	x29, sp
   151f0:	str	x0, [sp, #24]
   151f4:	str	x1, [sp, #16]
   151f8:	mov	w1, #0x2                   	// #2
   151fc:	ldr	x0, [sp, #16]
   15200:	bl	15f80 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5044>
   15204:	ldp	x29, x30, [sp], #32
   15208:	ret
   1520c:	stp	x29, x30, [sp, #-32]!
   15210:	mov	x29, sp
   15214:	str	x0, [sp, #24]
   15218:	str	x1, [sp, #16]
   1521c:	mov	w1, #0x3                   	// #3
   15220:	ldr	x0, [sp, #16]
   15224:	bl	15f80 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5044>
   15228:	ldp	x29, x30, [sp], #32
   1522c:	ret
   15230:	stp	x29, x30, [sp, #-32]!
   15234:	mov	x29, sp
   15238:	str	x0, [sp, #24]
   1523c:	str	x1, [sp, #16]
   15240:	mov	w1, #0x4                   	// #4
   15244:	ldr	x0, [sp, #16]
   15248:	bl	15f80 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5044>
   1524c:	ldp	x29, x30, [sp], #32
   15250:	ret
   15254:	stp	x29, x30, [sp, #-48]!
   15258:	mov	x29, sp
   1525c:	str	x0, [sp, #40]
   15260:	str	x1, [sp, #32]
   15264:	str	d0, [sp, #24]
   15268:	mov	w1, #0x5                   	// #5
   1526c:	ldr	d0, [sp, #24]
   15270:	ldr	x0, [sp, #32]
   15274:	bl	1603c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5100>
   15278:	nop
   1527c:	ldp	x29, x30, [sp], #48
   15280:	ret
   15284:	stp	x29, x30, [sp, #-48]!
   15288:	mov	x29, sp
   1528c:	str	x0, [sp, #40]
   15290:	str	x1, [sp, #32]
   15294:	str	d0, [sp, #24]
   15298:	mov	w1, #0x6                   	// #6
   1529c:	ldr	d0, [sp, #24]
   152a0:	ldr	x0, [sp, #32]
   152a4:	bl	1603c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5100>
   152a8:	nop
   152ac:	ldp	x29, x30, [sp], #48
   152b0:	ret
   152b4:	stp	x29, x30, [sp, #-48]!
   152b8:	mov	x29, sp
   152bc:	str	x0, [sp, #40]
   152c0:	str	x1, [sp, #32]
   152c4:	str	d0, [sp, #24]
   152c8:	mov	w1, #0x7                   	// #7
   152cc:	ldr	d0, [sp, #24]
   152d0:	ldr	x0, [sp, #32]
   152d4:	bl	1603c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5100>
   152d8:	nop
   152dc:	ldp	x29, x30, [sp], #48
   152e0:	ret
   152e4:	stp	x29, x30, [sp, #-32]!
   152e8:	mov	x29, sp
   152ec:	str	x0, [sp, #24]
   152f0:	str	x1, [sp, #16]
   152f4:	mov	w1, #0x1                   	// #1
   152f8:	ldr	x0, [sp, #16]
   152fc:	bl	1609c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5160>
   15300:	ldp	x29, x30, [sp], #32
   15304:	ret
   15308:	stp	x29, x30, [sp, #-32]!
   1530c:	mov	x29, sp
   15310:	str	x0, [sp, #24]
   15314:	str	x1, [sp, #16]
   15318:	mov	w1, #0x2                   	// #2
   1531c:	ldr	x0, [sp, #16]
   15320:	bl	1609c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5160>
   15324:	ldp	x29, x30, [sp], #32
   15328:	ret
   1532c:	stp	x29, x30, [sp, #-32]!
   15330:	mov	x29, sp
   15334:	str	x0, [sp, #24]
   15338:	str	x1, [sp, #16]
   1533c:	mov	w1, #0x3                   	// #3
   15340:	ldr	x0, [sp, #16]
   15344:	bl	1609c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5160>
   15348:	ldp	x29, x30, [sp], #32
   1534c:	ret
   15350:	stp	x29, x30, [sp, #-32]!
   15354:	mov	x29, sp
   15358:	str	x0, [sp, #24]
   1535c:	str	x1, [sp, #16]
   15360:	mov	w1, #0x4                   	// #4
   15364:	ldr	x0, [sp, #16]
   15368:	bl	1609c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5160>
   1536c:	ldp	x29, x30, [sp], #32
   15370:	ret
   15374:	stp	x29, x30, [sp, #-48]!
   15378:	mov	x29, sp
   1537c:	str	x0, [sp, #40]
   15380:	str	x1, [sp, #32]
   15384:	str	q0, [sp, #16]
   15388:	mov	w1, #0x5                   	// #5
   1538c:	ldr	q0, [sp, #16]
   15390:	ldr	x0, [sp, #32]
   15394:	bl	16158 <_ITM_changeTransactionMode@@LIBITM_1.0+0x521c>
   15398:	nop
   1539c:	ldp	x29, x30, [sp], #48
   153a0:	ret
   153a4:	stp	x29, x30, [sp, #-48]!
   153a8:	mov	x29, sp
   153ac:	str	x0, [sp, #40]
   153b0:	str	x1, [sp, #32]
   153b4:	str	q0, [sp, #16]
   153b8:	mov	w1, #0x6                   	// #6
   153bc:	ldr	q0, [sp, #16]
   153c0:	ldr	x0, [sp, #32]
   153c4:	bl	16158 <_ITM_changeTransactionMode@@LIBITM_1.0+0x521c>
   153c8:	nop
   153cc:	ldp	x29, x30, [sp], #48
   153d0:	ret
   153d4:	stp	x29, x30, [sp, #-48]!
   153d8:	mov	x29, sp
   153dc:	str	x0, [sp, #40]
   153e0:	str	x1, [sp, #32]
   153e4:	str	q0, [sp, #16]
   153e8:	mov	w1, #0x7                   	// #7
   153ec:	ldr	q0, [sp, #16]
   153f0:	ldr	x0, [sp, #32]
   153f4:	bl	16158 <_ITM_changeTransactionMode@@LIBITM_1.0+0x521c>
   153f8:	nop
   153fc:	ldp	x29, x30, [sp], #48
   15400:	ret
   15404:	stp	x29, x30, [sp, #-32]!
   15408:	mov	x29, sp
   1540c:	str	x0, [sp, #24]
   15410:	str	x1, [sp, #16]
   15414:	mov	w1, #0x1                   	// #1
   15418:	ldr	x0, [sp, #16]
   1541c:	bl	161b8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x527c>
   15420:	fmov	s2, s0
   15424:	fmov	s0, s1
   15428:	fmov	s1, s0
   1542c:	fmov	s0, s2
   15430:	ldp	x29, x30, [sp], #32
   15434:	ret
   15438:	stp	x29, x30, [sp, #-32]!
   1543c:	mov	x29, sp
   15440:	str	x0, [sp, #24]
   15444:	str	x1, [sp, #16]
   15448:	mov	w1, #0x2                   	// #2
   1544c:	ldr	x0, [sp, #16]
   15450:	bl	161b8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x527c>
   15454:	fmov	s2, s0
   15458:	fmov	s0, s1
   1545c:	fmov	s1, s0
   15460:	fmov	s0, s2
   15464:	ldp	x29, x30, [sp], #32
   15468:	ret
   1546c:	stp	x29, x30, [sp, #-32]!
   15470:	mov	x29, sp
   15474:	str	x0, [sp, #24]
   15478:	str	x1, [sp, #16]
   1547c:	mov	w1, #0x3                   	// #3
   15480:	ldr	x0, [sp, #16]
   15484:	bl	161b8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x527c>
   15488:	fmov	s2, s0
   1548c:	fmov	s0, s1
   15490:	fmov	s1, s0
   15494:	fmov	s0, s2
   15498:	ldp	x29, x30, [sp], #32
   1549c:	ret
   154a0:	stp	x29, x30, [sp, #-32]!
   154a4:	mov	x29, sp
   154a8:	str	x0, [sp, #24]
   154ac:	str	x1, [sp, #16]
   154b0:	mov	w1, #0x4                   	// #4
   154b4:	ldr	x0, [sp, #16]
   154b8:	bl	161b8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x527c>
   154bc:	fmov	s2, s0
   154c0:	fmov	s0, s1
   154c4:	fmov	s1, s0
   154c8:	fmov	s0, s2
   154cc:	ldp	x29, x30, [sp], #32
   154d0:	ret
   154d4:	stp	x29, x30, [sp, #-48]!
   154d8:	mov	x29, sp
   154dc:	str	x0, [sp, #40]
   154e0:	str	x1, [sp, #32]
   154e4:	fmov	s2, s0
   154e8:	fmov	s0, s1
   154ec:	fmov	s1, s2
   154f0:	str	s1, [sp, #24]
   154f4:	str	s0, [sp, #28]
   154f8:	ldr	s0, [sp, #24]
   154fc:	ldr	s1, [sp, #28]
   15500:	mov	w1, #0x5                   	// #5
   15504:	ldr	x0, [sp, #32]
   15508:	bl	16294 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5358>
   1550c:	nop
   15510:	ldp	x29, x30, [sp], #48
   15514:	ret
   15518:	stp	x29, x30, [sp, #-48]!
   1551c:	mov	x29, sp
   15520:	str	x0, [sp, #40]
   15524:	str	x1, [sp, #32]
   15528:	fmov	s2, s0
   1552c:	fmov	s0, s1
   15530:	fmov	s1, s2
   15534:	str	s1, [sp, #24]
   15538:	str	s0, [sp, #28]
   1553c:	ldr	s0, [sp, #24]
   15540:	ldr	s1, [sp, #28]
   15544:	mov	w1, #0x6                   	// #6
   15548:	ldr	x0, [sp, #32]
   1554c:	bl	16294 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5358>
   15550:	nop
   15554:	ldp	x29, x30, [sp], #48
   15558:	ret
   1555c:	stp	x29, x30, [sp, #-48]!
   15560:	mov	x29, sp
   15564:	str	x0, [sp, #40]
   15568:	str	x1, [sp, #32]
   1556c:	fmov	s2, s0
   15570:	fmov	s0, s1
   15574:	fmov	s1, s2
   15578:	str	s1, [sp, #24]
   1557c:	str	s0, [sp, #28]
   15580:	ldr	s0, [sp, #24]
   15584:	ldr	s1, [sp, #28]
   15588:	mov	w1, #0x7                   	// #7
   1558c:	ldr	x0, [sp, #32]
   15590:	bl	16294 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5358>
   15594:	nop
   15598:	ldp	x29, x30, [sp], #48
   1559c:	ret
   155a0:	stp	x29, x30, [sp, #-32]!
   155a4:	mov	x29, sp
   155a8:	str	x0, [sp, #24]
   155ac:	str	x1, [sp, #16]
   155b0:	mov	w1, #0x1                   	// #1
   155b4:	ldr	x0, [sp, #16]
   155b8:	bl	1630c <_ITM_changeTransactionMode@@LIBITM_1.0+0x53d0>
   155bc:	fmov	d2, d0
   155c0:	fmov	d0, d1
   155c4:	fmov	d1, d0
   155c8:	fmov	d0, d2
   155cc:	ldp	x29, x30, [sp], #32
   155d0:	ret
   155d4:	stp	x29, x30, [sp, #-32]!
   155d8:	mov	x29, sp
   155dc:	str	x0, [sp, #24]
   155e0:	str	x1, [sp, #16]
   155e4:	mov	w1, #0x2                   	// #2
   155e8:	ldr	x0, [sp, #16]
   155ec:	bl	1630c <_ITM_changeTransactionMode@@LIBITM_1.0+0x53d0>
   155f0:	fmov	d2, d0
   155f4:	fmov	d0, d1
   155f8:	fmov	d1, d0
   155fc:	fmov	d0, d2
   15600:	ldp	x29, x30, [sp], #32
   15604:	ret
   15608:	stp	x29, x30, [sp, #-32]!
   1560c:	mov	x29, sp
   15610:	str	x0, [sp, #24]
   15614:	str	x1, [sp, #16]
   15618:	mov	w1, #0x3                   	// #3
   1561c:	ldr	x0, [sp, #16]
   15620:	bl	1630c <_ITM_changeTransactionMode@@LIBITM_1.0+0x53d0>
   15624:	fmov	d2, d0
   15628:	fmov	d0, d1
   1562c:	fmov	d1, d0
   15630:	fmov	d0, d2
   15634:	ldp	x29, x30, [sp], #32
   15638:	ret
   1563c:	stp	x29, x30, [sp, #-32]!
   15640:	mov	x29, sp
   15644:	str	x0, [sp, #24]
   15648:	str	x1, [sp, #16]
   1564c:	mov	w1, #0x4                   	// #4
   15650:	ldr	x0, [sp, #16]
   15654:	bl	1630c <_ITM_changeTransactionMode@@LIBITM_1.0+0x53d0>
   15658:	fmov	d2, d0
   1565c:	fmov	d0, d1
   15660:	fmov	d1, d0
   15664:	fmov	d0, d2
   15668:	ldp	x29, x30, [sp], #32
   1566c:	ret
   15670:	stp	x29, x30, [sp, #-48]!
   15674:	mov	x29, sp
   15678:	str	x0, [sp, #40]
   1567c:	str	x1, [sp, #32]
   15680:	fmov	d2, d0
   15684:	fmov	d0, d1
   15688:	fmov	d1, d2
   1568c:	str	d1, [sp, #16]
   15690:	str	d0, [sp, #24]
   15694:	ldr	d0, [sp, #16]
   15698:	ldr	d1, [sp, #24]
   1569c:	mov	w1, #0x5                   	// #5
   156a0:	ldr	x0, [sp, #32]
   156a4:	bl	163e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54ac>
   156a8:	nop
   156ac:	ldp	x29, x30, [sp], #48
   156b0:	ret
   156b4:	stp	x29, x30, [sp, #-48]!
   156b8:	mov	x29, sp
   156bc:	str	x0, [sp, #40]
   156c0:	str	x1, [sp, #32]
   156c4:	fmov	d2, d0
   156c8:	fmov	d0, d1
   156cc:	fmov	d1, d2
   156d0:	str	d1, [sp, #16]
   156d4:	str	d0, [sp, #24]
   156d8:	ldr	d0, [sp, #16]
   156dc:	ldr	d1, [sp, #24]
   156e0:	mov	w1, #0x6                   	// #6
   156e4:	ldr	x0, [sp, #32]
   156e8:	bl	163e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54ac>
   156ec:	nop
   156f0:	ldp	x29, x30, [sp], #48
   156f4:	ret
   156f8:	stp	x29, x30, [sp, #-48]!
   156fc:	mov	x29, sp
   15700:	str	x0, [sp, #40]
   15704:	str	x1, [sp, #32]
   15708:	fmov	d2, d0
   1570c:	fmov	d0, d1
   15710:	fmov	d1, d2
   15714:	str	d1, [sp, #16]
   15718:	str	d0, [sp, #24]
   1571c:	ldr	d0, [sp, #16]
   15720:	ldr	d1, [sp, #24]
   15724:	mov	w1, #0x7                   	// #7
   15728:	ldr	x0, [sp, #32]
   1572c:	bl	163e8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x54ac>
   15730:	nop
   15734:	ldp	x29, x30, [sp], #48
   15738:	ret
   1573c:	stp	x29, x30, [sp, #-32]!
   15740:	mov	x29, sp
   15744:	str	x0, [sp, #24]
   15748:	str	x1, [sp, #16]
   1574c:	mov	w1, #0x1                   	// #1
   15750:	ldr	x0, [sp, #16]
   15754:	bl	16460 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5524>
   15758:	mov	v2.16b, v0.16b
   1575c:	mov	v0.16b, v1.16b
   15760:	mov	v4.16b, v2.16b
   15764:	mov	v2.16b, v0.16b
   15768:	mov	v0.16b, v4.16b
   1576c:	mov	v1.16b, v2.16b
   15770:	ldp	x29, x30, [sp], #32
   15774:	ret
   15778:	stp	x29, x30, [sp, #-32]!
   1577c:	mov	x29, sp
   15780:	str	x0, [sp, #24]
   15784:	str	x1, [sp, #16]
   15788:	mov	w1, #0x2                   	// #2
   1578c:	ldr	x0, [sp, #16]
   15790:	bl	16460 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5524>
   15794:	mov	v2.16b, v0.16b
   15798:	mov	v0.16b, v1.16b
   1579c:	mov	v4.16b, v2.16b
   157a0:	mov	v2.16b, v0.16b
   157a4:	mov	v0.16b, v4.16b
   157a8:	mov	v1.16b, v2.16b
   157ac:	ldp	x29, x30, [sp], #32
   157b0:	ret
   157b4:	stp	x29, x30, [sp, #-32]!
   157b8:	mov	x29, sp
   157bc:	str	x0, [sp, #24]
   157c0:	str	x1, [sp, #16]
   157c4:	mov	w1, #0x3                   	// #3
   157c8:	ldr	x0, [sp, #16]
   157cc:	bl	16460 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5524>
   157d0:	mov	v2.16b, v0.16b
   157d4:	mov	v0.16b, v1.16b
   157d8:	mov	v4.16b, v2.16b
   157dc:	mov	v2.16b, v0.16b
   157e0:	mov	v0.16b, v4.16b
   157e4:	mov	v1.16b, v2.16b
   157e8:	ldp	x29, x30, [sp], #32
   157ec:	ret
   157f0:	stp	x29, x30, [sp, #-32]!
   157f4:	mov	x29, sp
   157f8:	str	x0, [sp, #24]
   157fc:	str	x1, [sp, #16]
   15800:	mov	w1, #0x4                   	// #4
   15804:	ldr	x0, [sp, #16]
   15808:	bl	16460 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5524>
   1580c:	mov	v2.16b, v0.16b
   15810:	mov	v0.16b, v1.16b
   15814:	mov	v4.16b, v2.16b
   15818:	mov	v2.16b, v0.16b
   1581c:	mov	v0.16b, v4.16b
   15820:	mov	v1.16b, v2.16b
   15824:	ldp	x29, x30, [sp], #32
   15828:	ret
   1582c:	stp	x29, x30, [sp, #-64]!
   15830:	mov	x29, sp
   15834:	str	x0, [sp, #56]
   15838:	str	x1, [sp, #48]
   1583c:	mov	v2.16b, v0.16b
   15840:	mov	v0.16b, v1.16b
   15844:	str	q2, [sp, #16]
   15848:	str	q0, [sp, #32]
   1584c:	ldr	q0, [sp, #16]
   15850:	ldr	q2, [sp, #32]
   15854:	mov	w1, #0x5                   	// #5
   15858:	mov	v1.16b, v2.16b
   1585c:	ldr	x0, [sp, #48]
   15860:	bl	16540 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5604>
   15864:	nop
   15868:	ldp	x29, x30, [sp], #64
   1586c:	ret
   15870:	stp	x29, x30, [sp, #-64]!
   15874:	mov	x29, sp
   15878:	str	x0, [sp, #56]
   1587c:	str	x1, [sp, #48]
   15880:	mov	v2.16b, v0.16b
   15884:	mov	v0.16b, v1.16b
   15888:	str	q2, [sp, #16]
   1588c:	str	q0, [sp, #32]
   15890:	ldr	q0, [sp, #16]
   15894:	ldr	q2, [sp, #32]
   15898:	mov	w1, #0x6                   	// #6
   1589c:	mov	v1.16b, v2.16b
   158a0:	ldr	x0, [sp, #48]
   158a4:	bl	16540 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5604>
   158a8:	nop
   158ac:	ldp	x29, x30, [sp], #64
   158b0:	ret
   158b4:	stp	x29, x30, [sp, #-64]!
   158b8:	mov	x29, sp
   158bc:	str	x0, [sp, #56]
   158c0:	str	x1, [sp, #48]
   158c4:	mov	v2.16b, v0.16b
   158c8:	mov	v0.16b, v1.16b
   158cc:	str	q2, [sp, #16]
   158d0:	str	q0, [sp, #32]
   158d4:	ldr	q0, [sp, #16]
   158d8:	ldr	q2, [sp, #32]
   158dc:	mov	w1, #0x7                   	// #7
   158e0:	mov	v1.16b, v2.16b
   158e4:	ldr	x0, [sp, #48]
   158e8:	bl	16540 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5604>
   158ec:	nop
   158f0:	ldp	x29, x30, [sp], #64
   158f4:	ret
   158f8:	stp	x29, x30, [sp, #-64]!
   158fc:	mov	x29, sp
   15900:	str	x0, [sp, #56]
   15904:	str	x1, [sp, #48]
   15908:	str	x2, [sp, #40]
   1590c:	str	x3, [sp, #32]
   15910:	strb	w4, [sp, #31]
   15914:	str	w5, [sp, #24]
   15918:	str	w6, [sp, #20]
   1591c:	ldr	x0, [sp, #32]
   15920:	cmp	x0, #0x0
   15924:	b.eq	15944 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a08>  // b.none
   15928:	ldr	w5, [sp, #20]
   1592c:	ldr	w4, [sp, #24]
   15930:	ldrb	w3, [sp, #31]
   15934:	ldr	x2, [sp, #32]
   15938:	ldr	x1, [sp, #40]
   1593c:	ldr	x0, [sp, #48]
   15940:	bl	145b0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3674>
   15944:	nop
   15948:	ldp	x29, x30, [sp], #64
   1594c:	ret
   15950:	stp	x29, x30, [sp, #-48]!
   15954:	mov	x29, sp
   15958:	str	x0, [sp, #40]
   1595c:	str	x1, [sp, #32]
   15960:	str	w2, [sp, #28]
   15964:	str	x3, [sp, #16]
   15968:	str	w4, [sp, #24]
   1596c:	ldr	x0, [sp, #16]
   15970:	cmp	x0, #0x0
   15974:	b.eq	1598c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a50>  // b.none
   15978:	ldr	w3, [sp, #24]
   1597c:	ldr	x2, [sp, #16]
   15980:	ldr	w1, [sp, #28]
   15984:	ldr	x0, [sp, #32]
   15988:	bl	1470c <_ITM_changeTransactionMode@@LIBITM_1.0+0x37d0>
   1598c:	nop
   15990:	ldp	x29, x30, [sp], #48
   15994:	ret
   15998:	stp	x29, x30, [sp, #-32]!
   1599c:	mov	x29, sp
   159a0:	str	x0, [sp, #24]
   159a4:	ldr	x7, [sp, #24]
   159a8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   159ac:	add	x6, x0, #0x480
   159b0:	mov	w5, #0x0                   	// #0
   159b4:	mov	w4, #0x0                   	// #0
   159b8:	mov	w3, #0x0                   	// #0
   159bc:	mov	w2, #0x1                   	// #1
   159c0:	mov	w1, #0x0                   	// #0
   159c4:	mov	x0, x7
   159c8:	bl	11a58 <_ITM_changeTransactionMode@@LIBITM_1.0+0xb1c>
   159cc:	adrp	x0, 30000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x1f0c4>
   159d0:	add	x1, x0, #0x838
   159d4:	ldr	x0, [sp, #24]
   159d8:	str	x1, [x0]
   159dc:	nop
   159e0:	ldp	x29, x30, [sp], #32
   159e4:	ret
   159e8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   159ec:	add	x0, x0, #0x600
   159f0:	ret
   159f4:	stp	x29, x30, [sp, #-64]!
   159f8:	mov	x29, sp
   159fc:	str	x0, [sp, #24]
   15a00:	str	w1, [sp, #20]
   15a04:	ldr	w0, [sp, #20]
   15a08:	cmp	w0, #0x4
   15a0c:	cset	w0, eq  // eq = none
   15a10:	and	w0, w0, #0xff
   15a14:	and	x0, x0, #0xff
   15a18:	cmp	x0, #0x0
   15a1c:	b.eq	15a38 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4afc>  // b.none
   15a20:	mov	x1, #0x1                   	// #1
   15a24:	ldr	x0, [sp, #24]
   15a28:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15a2c:	ldr	x0, [sp, #24]
   15a30:	ldrb	w0, [x0]
   15a34:	b	15aa8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b6c>
   15a38:	ldr	w0, [sp, #20]
   15a3c:	cmp	w0, #0x3
   15a40:	cset	w0, eq  // eq = none
   15a44:	and	w0, w0, #0xff
   15a48:	and	x0, x0, #0xff
   15a4c:	cmp	x0, #0x0
   15a50:	b.eq	15a60 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b24>  // b.none
   15a54:	ldr	x0, [sp, #24]
   15a58:	ldrb	w0, [x0]
   15a5c:	b	15aa8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4b6c>
   15a60:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15a64:	str	x0, [sp, #56]
   15a68:	mov	x2, #0x1                   	// #1
   15a6c:	ldr	x1, [sp, #24]
   15a70:	ldr	x0, [sp, #56]
   15a74:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   15a78:	str	x0, [sp, #48]
   15a7c:	ldr	x0, [sp, #24]
   15a80:	ldrb	w0, [x0]
   15a84:	strb	w0, [sp, #47]
   15a88:	mov	w0, #0x2                   	// #2
   15a8c:	str	w0, [sp, #40]
   15a90:	dmb	ish
   15a94:	nop
   15a98:	ldr	x1, [sp, #48]
   15a9c:	ldr	x0, [sp, #56]
   15aa0:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   15aa4:	ldrb	w0, [sp, #47]
   15aa8:	ldp	x29, x30, [sp], #64
   15aac:	ret
   15ab0:	stp	x29, x30, [sp, #-32]!
   15ab4:	mov	x29, sp
   15ab8:	str	x0, [sp, #24]
   15abc:	strb	w1, [sp, #23]
   15ac0:	str	w2, [sp, #16]
   15ac4:	ldr	w0, [sp, #16]
   15ac8:	cmp	w0, #0x7
   15acc:	cset	w0, ne  // ne = any
   15ad0:	and	w0, w0, #0xff
   15ad4:	cmp	w0, #0x0
   15ad8:	cset	w0, ne  // ne = any
   15adc:	and	w0, w0, #0xff
   15ae0:	and	x0, x0, #0xff
   15ae4:	cmp	x0, #0x0
   15ae8:	b.eq	15af8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4bbc>  // b.none
   15aec:	mov	x1, #0x1                   	// #1
   15af0:	ldr	x0, [sp, #24]
   15af4:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15af8:	ldr	x0, [sp, #24]
   15afc:	ldrb	w1, [sp, #23]
   15b00:	strb	w1, [x0]
   15b04:	nop
   15b08:	ldp	x29, x30, [sp], #32
   15b0c:	ret
   15b10:	stp	x29, x30, [sp, #-64]!
   15b14:	mov	x29, sp
   15b18:	str	x0, [sp, #24]
   15b1c:	str	w1, [sp, #20]
   15b20:	ldr	w0, [sp, #20]
   15b24:	cmp	w0, #0x4
   15b28:	cset	w0, eq  // eq = none
   15b2c:	and	w0, w0, #0xff
   15b30:	and	x0, x0, #0xff
   15b34:	cmp	x0, #0x0
   15b38:	b.eq	15b54 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c18>  // b.none
   15b3c:	mov	x1, #0x2                   	// #2
   15b40:	ldr	x0, [sp, #24]
   15b44:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15b48:	ldr	x0, [sp, #24]
   15b4c:	ldrh	w0, [x0]
   15b50:	b	15bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c88>
   15b54:	ldr	w0, [sp, #20]
   15b58:	cmp	w0, #0x3
   15b5c:	cset	w0, eq  // eq = none
   15b60:	and	w0, w0, #0xff
   15b64:	and	x0, x0, #0xff
   15b68:	cmp	x0, #0x0
   15b6c:	b.eq	15b7c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c40>  // b.none
   15b70:	ldr	x0, [sp, #24]
   15b74:	ldrh	w0, [x0]
   15b78:	b	15bc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4c88>
   15b7c:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15b80:	str	x0, [sp, #56]
   15b84:	mov	x2, #0x2                   	// #2
   15b88:	ldr	x1, [sp, #24]
   15b8c:	ldr	x0, [sp, #56]
   15b90:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   15b94:	str	x0, [sp, #48]
   15b98:	ldr	x0, [sp, #24]
   15b9c:	ldrh	w0, [x0]
   15ba0:	strh	w0, [sp, #46]
   15ba4:	mov	w0, #0x2                   	// #2
   15ba8:	str	w0, [sp, #40]
   15bac:	dmb	ish
   15bb0:	nop
   15bb4:	ldr	x1, [sp, #48]
   15bb8:	ldr	x0, [sp, #56]
   15bbc:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   15bc0:	ldrh	w0, [sp, #46]
   15bc4:	ldp	x29, x30, [sp], #64
   15bc8:	ret
   15bcc:	stp	x29, x30, [sp, #-32]!
   15bd0:	mov	x29, sp
   15bd4:	str	x0, [sp, #24]
   15bd8:	strh	w1, [sp, #22]
   15bdc:	str	w2, [sp, #16]
   15be0:	ldr	w0, [sp, #16]
   15be4:	cmp	w0, #0x7
   15be8:	cset	w0, ne  // ne = any
   15bec:	and	w0, w0, #0xff
   15bf0:	cmp	w0, #0x0
   15bf4:	cset	w0, ne  // ne = any
   15bf8:	and	w0, w0, #0xff
   15bfc:	and	x0, x0, #0xff
   15c00:	cmp	x0, #0x0
   15c04:	b.eq	15c14 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4cd8>  // b.none
   15c08:	mov	x1, #0x2                   	// #2
   15c0c:	ldr	x0, [sp, #24]
   15c10:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15c14:	ldr	x0, [sp, #24]
   15c18:	ldrh	w1, [sp, #22]
   15c1c:	strh	w1, [x0]
   15c20:	nop
   15c24:	ldp	x29, x30, [sp], #32
   15c28:	ret
   15c2c:	stp	x29, x30, [sp, #-64]!
   15c30:	mov	x29, sp
   15c34:	str	x0, [sp, #24]
   15c38:	str	w1, [sp, #20]
   15c3c:	ldr	w0, [sp, #20]
   15c40:	cmp	w0, #0x4
   15c44:	cset	w0, eq  // eq = none
   15c48:	and	w0, w0, #0xff
   15c4c:	and	x0, x0, #0xff
   15c50:	cmp	x0, #0x0
   15c54:	b.eq	15c70 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4d34>  // b.none
   15c58:	mov	x1, #0x4                   	// #4
   15c5c:	ldr	x0, [sp, #24]
   15c60:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15c64:	ldr	x0, [sp, #24]
   15c68:	ldr	w0, [x0]
   15c6c:	b	15ce0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4da4>
   15c70:	ldr	w0, [sp, #20]
   15c74:	cmp	w0, #0x3
   15c78:	cset	w0, eq  // eq = none
   15c7c:	and	w0, w0, #0xff
   15c80:	and	x0, x0, #0xff
   15c84:	cmp	x0, #0x0
   15c88:	b.eq	15c98 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4d5c>  // b.none
   15c8c:	ldr	x0, [sp, #24]
   15c90:	ldr	w0, [x0]
   15c94:	b	15ce0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4da4>
   15c98:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15c9c:	str	x0, [sp, #56]
   15ca0:	mov	x2, #0x4                   	// #4
   15ca4:	ldr	x1, [sp, #24]
   15ca8:	ldr	x0, [sp, #56]
   15cac:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   15cb0:	str	x0, [sp, #48]
   15cb4:	ldr	x0, [sp, #24]
   15cb8:	ldr	w0, [x0]
   15cbc:	str	w0, [sp, #44]
   15cc0:	mov	w0, #0x2                   	// #2
   15cc4:	str	w0, [sp, #40]
   15cc8:	dmb	ish
   15ccc:	nop
   15cd0:	ldr	x1, [sp, #48]
   15cd4:	ldr	x0, [sp, #56]
   15cd8:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   15cdc:	ldr	w0, [sp, #44]
   15ce0:	ldp	x29, x30, [sp], #64
   15ce4:	ret
   15ce8:	stp	x29, x30, [sp, #-32]!
   15cec:	mov	x29, sp
   15cf0:	str	x0, [sp, #24]
   15cf4:	str	w1, [sp, #20]
   15cf8:	str	w2, [sp, #16]
   15cfc:	ldr	w0, [sp, #16]
   15d00:	cmp	w0, #0x7
   15d04:	cset	w0, ne  // ne = any
   15d08:	and	w0, w0, #0xff
   15d0c:	cmp	w0, #0x0
   15d10:	cset	w0, ne  // ne = any
   15d14:	and	w0, w0, #0xff
   15d18:	and	x0, x0, #0xff
   15d1c:	cmp	x0, #0x0
   15d20:	b.eq	15d30 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4df4>  // b.none
   15d24:	mov	x1, #0x4                   	// #4
   15d28:	ldr	x0, [sp, #24]
   15d2c:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15d30:	ldr	x0, [sp, #24]
   15d34:	ldr	w1, [sp, #20]
   15d38:	str	w1, [x0]
   15d3c:	nop
   15d40:	ldp	x29, x30, [sp], #32
   15d44:	ret
   15d48:	stp	x29, x30, [sp, #-64]!
   15d4c:	mov	x29, sp
   15d50:	str	x0, [sp, #24]
   15d54:	str	w1, [sp, #20]
   15d58:	ldr	w0, [sp, #20]
   15d5c:	cmp	w0, #0x4
   15d60:	cset	w0, eq  // eq = none
   15d64:	and	w0, w0, #0xff
   15d68:	and	x0, x0, #0xff
   15d6c:	cmp	x0, #0x0
   15d70:	b.eq	15d8c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e50>  // b.none
   15d74:	mov	x1, #0x8                   	// #8
   15d78:	ldr	x0, [sp, #24]
   15d7c:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15d80:	ldr	x0, [sp, #24]
   15d84:	ldr	x0, [x0]
   15d88:	b	15dfc <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec0>
   15d8c:	ldr	w0, [sp, #20]
   15d90:	cmp	w0, #0x3
   15d94:	cset	w0, eq  // eq = none
   15d98:	and	w0, w0, #0xff
   15d9c:	and	x0, x0, #0xff
   15da0:	cmp	x0, #0x0
   15da4:	b.eq	15db4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4e78>  // b.none
   15da8:	ldr	x0, [sp, #24]
   15dac:	ldr	x0, [x0]
   15db0:	b	15dfc <_ITM_changeTransactionMode@@LIBITM_1.0+0x4ec0>
   15db4:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15db8:	str	x0, [sp, #56]
   15dbc:	mov	x2, #0x8                   	// #8
   15dc0:	ldr	x1, [sp, #24]
   15dc4:	ldr	x0, [sp, #56]
   15dc8:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   15dcc:	str	x0, [sp, #48]
   15dd0:	ldr	x0, [sp, #24]
   15dd4:	ldr	x0, [x0]
   15dd8:	str	x0, [sp, #40]
   15ddc:	mov	w0, #0x2                   	// #2
   15de0:	str	w0, [sp, #36]
   15de4:	dmb	ish
   15de8:	nop
   15dec:	ldr	x1, [sp, #48]
   15df0:	ldr	x0, [sp, #56]
   15df4:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   15df8:	ldr	x0, [sp, #40]
   15dfc:	ldp	x29, x30, [sp], #64
   15e00:	ret
   15e04:	stp	x29, x30, [sp, #-48]!
   15e08:	mov	x29, sp
   15e0c:	str	x0, [sp, #40]
   15e10:	str	x1, [sp, #32]
   15e14:	str	w2, [sp, #28]
   15e18:	ldr	w0, [sp, #28]
   15e1c:	cmp	w0, #0x7
   15e20:	cset	w0, ne  // ne = any
   15e24:	and	w0, w0, #0xff
   15e28:	cmp	w0, #0x0
   15e2c:	cset	w0, ne  // ne = any
   15e30:	and	w0, w0, #0xff
   15e34:	and	x0, x0, #0xff
   15e38:	cmp	x0, #0x0
   15e3c:	b.eq	15e4c <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f10>  // b.none
   15e40:	mov	x1, #0x8                   	// #8
   15e44:	ldr	x0, [sp, #40]
   15e48:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15e4c:	ldr	x0, [sp, #40]
   15e50:	ldr	x1, [sp, #32]
   15e54:	str	x1, [x0]
   15e58:	nop
   15e5c:	ldp	x29, x30, [sp], #48
   15e60:	ret
   15e64:	stp	x29, x30, [sp, #-64]!
   15e68:	mov	x29, sp
   15e6c:	str	x0, [sp, #24]
   15e70:	str	w1, [sp, #20]
   15e74:	ldr	w0, [sp, #20]
   15e78:	cmp	w0, #0x4
   15e7c:	cset	w0, eq  // eq = none
   15e80:	and	w0, w0, #0xff
   15e84:	and	x0, x0, #0xff
   15e88:	cmp	x0, #0x0
   15e8c:	b.eq	15ea8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f6c>  // b.none
   15e90:	mov	x1, #0x4                   	// #4
   15e94:	ldr	x0, [sp, #24]
   15e98:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15e9c:	ldr	x0, [sp, #24]
   15ea0:	ldr	s0, [x0]
   15ea4:	b	15f18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4fdc>
   15ea8:	ldr	w0, [sp, #20]
   15eac:	cmp	w0, #0x3
   15eb0:	cset	w0, eq  // eq = none
   15eb4:	and	w0, w0, #0xff
   15eb8:	and	x0, x0, #0xff
   15ebc:	cmp	x0, #0x0
   15ec0:	b.eq	15ed0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4f94>  // b.none
   15ec4:	ldr	x0, [sp, #24]
   15ec8:	ldr	s0, [x0]
   15ecc:	b	15f18 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4fdc>
   15ed0:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15ed4:	str	x0, [sp, #56]
   15ed8:	mov	x2, #0x4                   	// #4
   15edc:	ldr	x1, [sp, #24]
   15ee0:	ldr	x0, [sp, #56]
   15ee4:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   15ee8:	str	x0, [sp, #48]
   15eec:	ldr	x0, [sp, #24]
   15ef0:	ldr	s0, [x0]
   15ef4:	str	s0, [sp, #44]
   15ef8:	mov	w0, #0x2                   	// #2
   15efc:	str	w0, [sp, #40]
   15f00:	dmb	ish
   15f04:	nop
   15f08:	ldr	x1, [sp, #48]
   15f0c:	ldr	x0, [sp, #56]
   15f10:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   15f14:	ldr	s0, [sp, #44]
   15f18:	ldp	x29, x30, [sp], #64
   15f1c:	ret
   15f20:	stp	x29, x30, [sp, #-32]!
   15f24:	mov	x29, sp
   15f28:	str	x0, [sp, #24]
   15f2c:	str	s0, [sp, #20]
   15f30:	str	w1, [sp, #16]
   15f34:	ldr	w0, [sp, #16]
   15f38:	cmp	w0, #0x7
   15f3c:	cset	w0, ne  // ne = any
   15f40:	and	w0, w0, #0xff
   15f44:	cmp	w0, #0x0
   15f48:	cset	w0, ne  // ne = any
   15f4c:	and	w0, w0, #0xff
   15f50:	and	x0, x0, #0xff
   15f54:	cmp	x0, #0x0
   15f58:	b.eq	15f68 <_ITM_changeTransactionMode@@LIBITM_1.0+0x502c>  // b.none
   15f5c:	mov	x1, #0x4                   	// #4
   15f60:	ldr	x0, [sp, #24]
   15f64:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15f68:	ldr	x0, [sp, #24]
   15f6c:	ldr	s0, [sp, #20]
   15f70:	str	s0, [x0]
   15f74:	nop
   15f78:	ldp	x29, x30, [sp], #32
   15f7c:	ret
   15f80:	stp	x29, x30, [sp, #-64]!
   15f84:	mov	x29, sp
   15f88:	str	x0, [sp, #24]
   15f8c:	str	w1, [sp, #20]
   15f90:	ldr	w0, [sp, #20]
   15f94:	cmp	w0, #0x4
   15f98:	cset	w0, eq  // eq = none
   15f9c:	and	w0, w0, #0xff
   15fa0:	and	x0, x0, #0xff
   15fa4:	cmp	x0, #0x0
   15fa8:	b.eq	15fc4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5088>  // b.none
   15fac:	mov	x1, #0x8                   	// #8
   15fb0:	ldr	x0, [sp, #24]
   15fb4:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   15fb8:	ldr	x0, [sp, #24]
   15fbc:	ldr	d0, [x0]
   15fc0:	b	16034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50f8>
   15fc4:	ldr	w0, [sp, #20]
   15fc8:	cmp	w0, #0x3
   15fcc:	cset	w0, eq  // eq = none
   15fd0:	and	w0, w0, #0xff
   15fd4:	and	x0, x0, #0xff
   15fd8:	cmp	x0, #0x0
   15fdc:	b.eq	15fec <_ITM_changeTransactionMode@@LIBITM_1.0+0x50b0>  // b.none
   15fe0:	ldr	x0, [sp, #24]
   15fe4:	ldr	d0, [x0]
   15fe8:	b	16034 <_ITM_changeTransactionMode@@LIBITM_1.0+0x50f8>
   15fec:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   15ff0:	str	x0, [sp, #56]
   15ff4:	mov	x2, #0x8                   	// #8
   15ff8:	ldr	x1, [sp, #24]
   15ffc:	ldr	x0, [sp, #56]
   16000:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   16004:	str	x0, [sp, #48]
   16008:	ldr	x0, [sp, #24]
   1600c:	ldr	d0, [x0]
   16010:	str	d0, [sp, #40]
   16014:	mov	w0, #0x2                   	// #2
   16018:	str	w0, [sp, #36]
   1601c:	dmb	ish
   16020:	nop
   16024:	ldr	x1, [sp, #48]
   16028:	ldr	x0, [sp, #56]
   1602c:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   16030:	ldr	d0, [sp, #40]
   16034:	ldp	x29, x30, [sp], #64
   16038:	ret
   1603c:	stp	x29, x30, [sp, #-48]!
   16040:	mov	x29, sp
   16044:	str	x0, [sp, #40]
   16048:	str	d0, [sp, #32]
   1604c:	str	w1, [sp, #28]
   16050:	ldr	w0, [sp, #28]
   16054:	cmp	w0, #0x7
   16058:	cset	w0, ne  // ne = any
   1605c:	and	w0, w0, #0xff
   16060:	cmp	w0, #0x0
   16064:	cset	w0, ne  // ne = any
   16068:	and	w0, w0, #0xff
   1606c:	and	x0, x0, #0xff
   16070:	cmp	x0, #0x0
   16074:	b.eq	16084 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5148>  // b.none
   16078:	mov	x1, #0x8                   	// #8
   1607c:	ldr	x0, [sp, #40]
   16080:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   16084:	ldr	x0, [sp, #40]
   16088:	ldr	d0, [sp, #32]
   1608c:	str	d0, [x0]
   16090:	nop
   16094:	ldp	x29, x30, [sp], #48
   16098:	ret
   1609c:	stp	x29, x30, [sp, #-80]!
   160a0:	mov	x29, sp
   160a4:	str	x0, [sp, #24]
   160a8:	str	w1, [sp, #20]
   160ac:	ldr	w0, [sp, #20]
   160b0:	cmp	w0, #0x4
   160b4:	cset	w0, eq  // eq = none
   160b8:	and	w0, w0, #0xff
   160bc:	and	x0, x0, #0xff
   160c0:	cmp	x0, #0x0
   160c4:	b.eq	160e0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x51a4>  // b.none
   160c8:	mov	x1, #0x10                  	// #16
   160cc:	ldr	x0, [sp, #24]
   160d0:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   160d4:	ldr	x0, [sp, #24]
   160d8:	ldr	q0, [x0]
   160dc:	b	16150 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5214>
   160e0:	ldr	w0, [sp, #20]
   160e4:	cmp	w0, #0x3
   160e8:	cset	w0, eq  // eq = none
   160ec:	and	w0, w0, #0xff
   160f0:	and	x0, x0, #0xff
   160f4:	cmp	x0, #0x0
   160f8:	b.eq	16108 <_ITM_changeTransactionMode@@LIBITM_1.0+0x51cc>  // b.none
   160fc:	ldr	x0, [sp, #24]
   16100:	ldr	q0, [x0]
   16104:	b	16150 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5214>
   16108:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   1610c:	str	x0, [sp, #72]
   16110:	mov	x2, #0x10                  	// #16
   16114:	ldr	x1, [sp, #24]
   16118:	ldr	x0, [sp, #72]
   1611c:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   16120:	str	x0, [sp, #64]
   16124:	ldr	x0, [sp, #24]
   16128:	ldr	q0, [x0]
   1612c:	str	q0, [sp, #48]
   16130:	mov	w0, #0x2                   	// #2
   16134:	str	w0, [sp, #44]
   16138:	dmb	ish
   1613c:	nop
   16140:	ldr	x1, [sp, #64]
   16144:	ldr	x0, [sp, #72]
   16148:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   1614c:	ldr	q0, [sp, #48]
   16150:	ldp	x29, x30, [sp], #80
   16154:	ret
   16158:	stp	x29, x30, [sp, #-48]!
   1615c:	mov	x29, sp
   16160:	str	x0, [sp, #40]
   16164:	str	q0, [sp, #16]
   16168:	str	w1, [sp, #36]
   1616c:	ldr	w0, [sp, #36]
   16170:	cmp	w0, #0x7
   16174:	cset	w0, ne  // ne = any
   16178:	and	w0, w0, #0xff
   1617c:	cmp	w0, #0x0
   16180:	cset	w0, ne  // ne = any
   16184:	and	w0, w0, #0xff
   16188:	and	x0, x0, #0xff
   1618c:	cmp	x0, #0x0
   16190:	b.eq	161a0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5264>  // b.none
   16194:	mov	x1, #0x10                  	// #16
   16198:	ldr	x0, [sp, #40]
   1619c:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   161a0:	ldr	x0, [sp, #40]
   161a4:	ldr	q0, [sp, #16]
   161a8:	str	q0, [x0]
   161ac:	nop
   161b0:	ldp	x29, x30, [sp], #48
   161b4:	ret
   161b8:	stp	x29, x30, [sp, #-64]!
   161bc:	mov	x29, sp
   161c0:	str	x0, [sp, #24]
   161c4:	str	w1, [sp, #20]
   161c8:	ldr	w0, [sp, #20]
   161cc:	cmp	w0, #0x4
   161d0:	cset	w0, eq  // eq = none
   161d4:	and	w0, w0, #0xff
   161d8:	and	x0, x0, #0xff
   161dc:	cmp	x0, #0x0
   161e0:	b.eq	16200 <_ITM_changeTransactionMode@@LIBITM_1.0+0x52c4>  // b.none
   161e4:	mov	x1, #0x8                   	// #8
   161e8:	ldr	x0, [sp, #24]
   161ec:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   161f0:	ldr	x0, [sp, #24]
   161f4:	ldr	s1, [x0]
   161f8:	ldr	s0, [x0, #4]
   161fc:	b	16280 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5344>
   16200:	ldr	w0, [sp, #20]
   16204:	cmp	w0, #0x3
   16208:	cset	w0, eq  // eq = none
   1620c:	and	w0, w0, #0xff
   16210:	and	x0, x0, #0xff
   16214:	cmp	x0, #0x0
   16218:	b.eq	1622c <_ITM_changeTransactionMode@@LIBITM_1.0+0x52f0>  // b.none
   1621c:	ldr	x0, [sp, #24]
   16220:	ldr	s1, [x0]
   16224:	ldr	s0, [x0, #4]
   16228:	b	16280 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5344>
   1622c:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   16230:	str	x0, [sp, #56]
   16234:	mov	x2, #0x8                   	// #8
   16238:	ldr	x1, [sp, #24]
   1623c:	ldr	x0, [sp, #56]
   16240:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   16244:	str	x0, [sp, #48]
   16248:	ldr	x0, [sp, #24]
   1624c:	ldr	s0, [x0]
   16250:	str	s0, [sp, #40]
   16254:	ldr	s0, [x0, #4]
   16258:	str	s0, [sp, #44]
   1625c:	mov	w0, #0x2                   	// #2
   16260:	str	w0, [sp, #36]
   16264:	dmb	ish
   16268:	nop
   1626c:	ldr	x1, [sp, #48]
   16270:	ldr	x0, [sp, #56]
   16274:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   16278:	ldr	s1, [sp, #40]
   1627c:	ldr	s0, [sp, #44]
   16280:	fmov	s2, s1
   16284:	fmov	s1, s0
   16288:	fmov	s0, s2
   1628c:	ldp	x29, x30, [sp], #64
   16290:	ret
   16294:	stp	x29, x30, [sp, #-48]!
   16298:	mov	x29, sp
   1629c:	str	x0, [sp, #40]
   162a0:	fmov	s2, s0
   162a4:	fmov	s0, s1
   162a8:	fmov	s1, s2
   162ac:	str	s1, [sp, #32]
   162b0:	str	s0, [sp, #36]
   162b4:	str	w1, [sp, #28]
   162b8:	ldr	w0, [sp, #28]
   162bc:	cmp	w0, #0x7
   162c0:	cset	w0, ne  // ne = any
   162c4:	and	w0, w0, #0xff
   162c8:	cmp	w0, #0x0
   162cc:	cset	w0, ne  // ne = any
   162d0:	and	w0, w0, #0xff
   162d4:	and	x0, x0, #0xff
   162d8:	cmp	x0, #0x0
   162dc:	b.eq	162ec <_ITM_changeTransactionMode@@LIBITM_1.0+0x53b0>  // b.none
   162e0:	mov	x1, #0x8                   	// #8
   162e4:	ldr	x0, [sp, #40]
   162e8:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   162ec:	ldr	x0, [sp, #40]
   162f0:	ldr	s0, [sp, #32]
   162f4:	str	s0, [x0]
   162f8:	ldr	s0, [sp, #36]
   162fc:	str	s0, [x0, #4]
   16300:	nop
   16304:	ldp	x29, x30, [sp], #48
   16308:	ret
   1630c:	stp	x29, x30, [sp, #-80]!
   16310:	mov	x29, sp
   16314:	str	x0, [sp, #24]
   16318:	str	w1, [sp, #20]
   1631c:	ldr	w0, [sp, #20]
   16320:	cmp	w0, #0x4
   16324:	cset	w0, eq  // eq = none
   16328:	and	w0, w0, #0xff
   1632c:	and	x0, x0, #0xff
   16330:	cmp	x0, #0x0
   16334:	b.eq	16354 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5418>  // b.none
   16338:	mov	x1, #0x10                  	// #16
   1633c:	ldr	x0, [sp, #24]
   16340:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   16344:	ldr	x0, [sp, #24]
   16348:	ldr	d1, [x0]
   1634c:	ldr	d0, [x0, #8]
   16350:	b	163d4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5498>
   16354:	ldr	w0, [sp, #20]
   16358:	cmp	w0, #0x3
   1635c:	cset	w0, eq  // eq = none
   16360:	and	w0, w0, #0xff
   16364:	and	x0, x0, #0xff
   16368:	cmp	x0, #0x0
   1636c:	b.eq	16380 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5444>  // b.none
   16370:	ldr	x0, [sp, #24]
   16374:	ldr	d1, [x0]
   16378:	ldr	d0, [x0, #8]
   1637c:	b	163d4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5498>
   16380:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   16384:	str	x0, [sp, #72]
   16388:	mov	x2, #0x10                  	// #16
   1638c:	ldr	x1, [sp, #24]
   16390:	ldr	x0, [sp, #72]
   16394:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   16398:	str	x0, [sp, #64]
   1639c:	ldr	x0, [sp, #24]
   163a0:	ldr	d0, [x0]
   163a4:	str	d0, [sp, #48]
   163a8:	ldr	d0, [x0, #8]
   163ac:	str	d0, [sp, #56]
   163b0:	mov	w0, #0x2                   	// #2
   163b4:	str	w0, [sp, #44]
   163b8:	dmb	ish
   163bc:	nop
   163c0:	ldr	x1, [sp, #64]
   163c4:	ldr	x0, [sp, #72]
   163c8:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   163cc:	ldr	d1, [sp, #48]
   163d0:	ldr	d0, [sp, #56]
   163d4:	fmov	d2, d1
   163d8:	fmov	d1, d0
   163dc:	fmov	d0, d2
   163e0:	ldp	x29, x30, [sp], #80
   163e4:	ret
   163e8:	stp	x29, x30, [sp, #-48]!
   163ec:	mov	x29, sp
   163f0:	str	x0, [sp, #40]
   163f4:	fmov	d2, d0
   163f8:	fmov	d0, d1
   163fc:	fmov	d1, d2
   16400:	str	d1, [sp, #24]
   16404:	str	d0, [sp, #32]
   16408:	str	w1, [sp, #20]
   1640c:	ldr	w0, [sp, #20]
   16410:	cmp	w0, #0x7
   16414:	cset	w0, ne  // ne = any
   16418:	and	w0, w0, #0xff
   1641c:	cmp	w0, #0x0
   16420:	cset	w0, ne  // ne = any
   16424:	and	w0, w0, #0xff
   16428:	and	x0, x0, #0xff
   1642c:	cmp	x0, #0x0
   16430:	b.eq	16440 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5504>  // b.none
   16434:	mov	x1, #0x10                  	// #16
   16438:	ldr	x0, [sp, #40]
   1643c:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   16440:	ldr	x0, [sp, #40]
   16444:	ldr	d0, [sp, #24]
   16448:	str	d0, [x0]
   1644c:	ldr	d0, [sp, #32]
   16450:	str	d0, [x0, #8]
   16454:	nop
   16458:	ldp	x29, x30, [sp], #48
   1645c:	ret
   16460:	stp	x29, x30, [sp, #-96]!
   16464:	mov	x29, sp
   16468:	str	x0, [sp, #24]
   1646c:	str	w1, [sp, #20]
   16470:	ldr	w0, [sp, #20]
   16474:	cmp	w0, #0x4
   16478:	cset	w0, eq  // eq = none
   1647c:	and	w0, w0, #0xff
   16480:	and	x0, x0, #0xff
   16484:	cmp	x0, #0x0
   16488:	b.eq	164a8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x556c>  // b.none
   1648c:	mov	x1, #0x20                  	// #32
   16490:	ldr	x0, [sp, #24]
   16494:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   16498:	ldr	x0, [sp, #24]
   1649c:	ldr	q2, [x0]
   164a0:	ldr	q0, [x0, #16]
   164a4:	b	16528 <_ITM_changeTransactionMode@@LIBITM_1.0+0x55ec>
   164a8:	ldr	w0, [sp, #20]
   164ac:	cmp	w0, #0x3
   164b0:	cset	w0, eq  // eq = none
   164b4:	and	w0, w0, #0xff
   164b8:	and	x0, x0, #0xff
   164bc:	cmp	x0, #0x0
   164c0:	b.eq	164d4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5598>  // b.none
   164c4:	ldr	x0, [sp, #24]
   164c8:	ldr	q2, [x0]
   164cc:	ldr	q0, [x0, #16]
   164d0:	b	16528 <_ITM_changeTransactionMode@@LIBITM_1.0+0x55ec>
   164d4:	bl	13be4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2ca8>
   164d8:	str	x0, [sp, #88]
   164dc:	mov	x2, #0x20                  	// #32
   164e0:	ldr	x1, [sp, #24]
   164e4:	ldr	x0, [sp, #88]
   164e8:	bl	14370 <_ITM_changeTransactionMode@@LIBITM_1.0+0x3434>
   164ec:	str	x0, [sp, #80]
   164f0:	ldr	x0, [sp, #24]
   164f4:	ldr	q0, [x0]
   164f8:	str	q0, [sp, #48]
   164fc:	ldr	q0, [x0, #16]
   16500:	str	q0, [sp, #64]
   16504:	mov	w0, #0x2                   	// #2
   16508:	str	w0, [sp, #44]
   1650c:	dmb	ish
   16510:	nop
   16514:	ldr	x1, [sp, #80]
   16518:	ldr	x0, [sp, #88]
   1651c:	bl	14520 <_ITM_changeTransactionMode@@LIBITM_1.0+0x35e4>
   16520:	ldr	q2, [sp, #48]
   16524:	ldr	q0, [sp, #64]
   16528:	mov	v4.16b, v2.16b
   1652c:	mov	v2.16b, v0.16b
   16530:	mov	v0.16b, v4.16b
   16534:	mov	v1.16b, v2.16b
   16538:	ldp	x29, x30, [sp], #96
   1653c:	ret
   16540:	stp	x29, x30, [sp, #-64]!
   16544:	mov	x29, sp
   16548:	str	x0, [sp, #56]
   1654c:	mov	v2.16b, v0.16b
   16550:	mov	v0.16b, v1.16b
   16554:	str	q2, [sp, #16]
   16558:	str	q0, [sp, #32]
   1655c:	str	w1, [sp, #52]
   16560:	ldr	w0, [sp, #52]
   16564:	cmp	w0, #0x7
   16568:	cset	w0, ne  // ne = any
   1656c:	and	w0, w0, #0xff
   16570:	cmp	w0, #0x0
   16574:	cset	w0, ne  // ne = any
   16578:	and	w0, w0, #0xff
   1657c:	and	x0, x0, #0xff
   16580:	cmp	x0, #0x0
   16584:	b.eq	16594 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5658>  // b.none
   16588:	mov	x1, #0x20                  	// #32
   1658c:	ldr	x0, [sp, #56]
   16590:	bl	141d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x329c>
   16594:	ldr	x0, [sp, #56]
   16598:	ldr	q0, [sp, #16]
   1659c:	str	q0, [x0]
   165a0:	ldr	q0, [sp, #32]
   165a4:	str	q0, [x0, #16]
   165a8:	nop
   165ac:	ldp	x29, x30, [sp], #64
   165b0:	ret
   165b4:	stp	x29, x30, [sp, #-32]!
   165b8:	mov	x29, sp
   165bc:	str	w0, [sp, #28]
   165c0:	str	w1, [sp, #24]
   165c4:	ldr	w0, [sp, #28]
   165c8:	cmp	w0, #0x1
   165cc:	b.ne	165f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x56bc>  // b.any
   165d0:	ldr	w1, [sp, #24]
   165d4:	mov	w0, #0xffff                	// #65535
   165d8:	cmp	w1, w0
   165dc:	b.ne	165f8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x56bc>  // b.any
   165e0:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   165e4:	add	x0, x0, #0x480
   165e8:	bl	13ec0 <_ITM_changeTransactionMode@@LIBITM_1.0+0x2f84>
   165ec:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   165f0:	add	x0, x0, #0x600
   165f4:	bl	15998 <_ITM_changeTransactionMode@@LIBITM_1.0+0x4a5c>
   165f8:	nop
   165fc:	ldp	x29, x30, [sp], #32
   16600:	ret
   16604:	stp	x29, x30, [sp, #-16]!
   16608:	mov	x29, sp
   1660c:	mov	w1, #0xffff                	// #65535
   16610:	mov	w0, #0x1                   	// #1
   16614:	bl	165b4 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5678>
   16618:	ldp	x29, x30, [sp], #16
   1661c:	ret
   16620:	stp	x29, x30, [sp, #-32]!
   16624:	mov	x29, sp
   16628:	str	x0, [sp, #24]
   1662c:	ldr	x0, [sp, #24]
   16630:	ldr	x1, [x0, #8]
   16634:	ldr	x0, [sp, #24]
   16638:	ldr	x0, [x0]
   1663c:	cmp	x1, x0
   16640:	cset	w0, eq  // eq = none
   16644:	and	w0, w0, #0xff
   16648:	and	x0, x0, #0xff
   1664c:	cmp	x0, #0x0
   16650:	b.eq	1665c <_ITM_changeTransactionMode@@LIBITM_1.0+0x5720>  // b.none
   16654:	ldr	x0, [sp, #24]
   16658:	bl	16724 <_ITM_changeTransactionMode@@LIBITM_1.0+0x57e8>
   1665c:	ldr	x0, [sp, #24]
   16660:	ldr	x1, [x0, #16]
   16664:	ldr	x0, [sp, #24]
   16668:	ldr	x0, [x0, #8]
   1666c:	add	x3, x0, #0x1
   16670:	ldr	x2, [sp, #24]
   16674:	str	x3, [x2, #8]
   16678:	lsl	x0, x0, #4
   1667c:	add	x0, x1, x0
   16680:	ldp	x29, x30, [sp], #32
   16684:	ret
   16688:	sub	sp, sp, #0x10
   1668c:	str	x0, [sp, #8]
   16690:	ldr	x0, [sp, #8]
   16694:	ldr	x0, [x0, #16]
   16698:	add	sp, sp, #0x10
   1669c:	ret
   166a0:	sub	sp, sp, #0x10
   166a4:	str	x0, [sp, #8]
   166a8:	ldr	x0, [sp, #8]
   166ac:	ldr	x1, [x0, #16]
   166b0:	ldr	x0, [sp, #8]
   166b4:	ldr	x0, [x0, #8]
   166b8:	lsl	x0, x0, #4
   166bc:	add	x0, x1, x0
   166c0:	add	sp, sp, #0x10
   166c4:	ret
   166c8:	sub	sp, sp, #0x10
   166cc:	str	x0, [sp, #8]
   166d0:	ldr	x0, [sp, #8]
   166d4:	ldr	x0, [x0, #8]
   166d8:	add	sp, sp, #0x10
   166dc:	ret
   166e0:	sub	sp, sp, #0x10
   166e4:	str	x0, [sp, #8]
   166e8:	str	x1, [sp]
   166ec:	ldr	x0, [sp, #8]
   166f0:	ldr	x1, [x0, #16]
   166f4:	ldr	x0, [sp]
   166f8:	lsl	x0, x0, #4
   166fc:	add	x0, x1, x0
   16700:	add	sp, sp, #0x10
   16704:	ret
   16708:	sub	sp, sp, #0x10
   1670c:	str	x0, [sp, #8]
   16710:	ldr	x0, [sp, #8]
   16714:	str	xzr, [x0, #8]
   16718:	nop
   1671c:	add	sp, sp, #0x10
   16720:	ret
   16724:	stp	x29, x30, [sp, #-32]!
   16728:	mov	x29, sp
   1672c:	str	x0, [sp, #24]
   16730:	mov	x1, #0x1                   	// #1
   16734:	ldr	x0, [sp, #24]
   16738:	bl	16748 <_ITM_changeTransactionMode@@LIBITM_1.0+0x580c>
   1673c:	nop
   16740:	ldp	x29, x30, [sp], #32
   16744:	ret
   16748:	stp	x29, x30, [sp, #-48]!
   1674c:	mov	x29, sp
   16750:	str	x0, [sp, #24]
   16754:	str	x1, [sp, #16]
   16758:	ldr	x0, [sp, #24]
   1675c:	ldr	x0, [x0]
   16760:	ldr	x1, [sp, #16]
   16764:	add	x0, x1, x0
   16768:	str	x0, [sp, #40]
   1676c:	ldr	x0, [sp, #40]
   16770:	cmp	x0, #0x800
   16774:	b.ls	16790 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5854>  // b.plast
   16778:	ldr	x0, [sp, #40]
   1677c:	add	x0, x0, #0x7ff
   16780:	and	x1, x0, #0xfffffffffffff800
   16784:	ldr	x0, [sp, #24]
   16788:	str	x1, [x0]
   1678c:	b	167bc <_ITM_changeTransactionMode@@LIBITM_1.0+0x5880>
   16790:	ldr	x0, [sp, #24]
   16794:	ldr	x0, [x0]
   16798:	ldr	x1, [sp, #40]
   1679c:	cmp	x1, x0
   167a0:	b.ls	167bc <_ITM_changeTransactionMode@@LIBITM_1.0+0x5880>  // b.plast
   167a4:	ldr	x0, [sp, #24]
   167a8:	ldr	x0, [x0]
   167ac:	lsl	x1, x0, #1
   167b0:	ldr	x0, [sp, #24]
   167b4:	str	x1, [x0]
   167b8:	b	16790 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5854>
   167bc:	ldr	x0, [sp, #24]
   167c0:	ldr	x0, [x0]
   167c4:	cmp	x0, #0x1f
   167c8:	b.hi	167d8 <_ITM_changeTransactionMode@@LIBITM_1.0+0x589c>  // b.pmore
   167cc:	ldr	x0, [sp, #24]
   167d0:	mov	x1, #0x20                  	// #32
   167d4:	str	x1, [x0]
   167d8:	ldr	x0, [sp, #24]
   167dc:	ldr	x3, [x0, #16]
   167e0:	ldr	x0, [sp, #24]
   167e4:	ldr	x0, [x0]
   167e8:	lsl	x0, x0, #4
   167ec:	mov	w2, #0x1                   	// #1
   167f0:	mov	x1, x0
   167f4:	mov	x0, x3
   167f8:	bl	de38 <_ITM_addUserUndoAction@@LIBITM_1.0+0x520>
   167fc:	mov	x1, x0
   16800:	ldr	x0, [sp, #24]
   16804:	str	x1, [x0, #16]
   16808:	nop
   1680c:	ldp	x29, x30, [sp], #48
   16810:	ret
   16814:	stp	x29, x30, [sp, #-48]!
   16818:	mov	x29, sp
   1681c:	str	x0, [sp, #24]
   16820:	str	w1, [sp, #20]
   16824:	str	w2, [sp, #16]
   16828:	mov	w4, #0x0                   	// #0
   1682c:	ldr	w3, [sp, #16]
   16830:	ldr	w2, [sp, #20]
   16834:	ldr	x1, [sp, #24]
   16838:	mov	x0, #0x62                  	// #98
   1683c:	bl	6e70 <syscall@plt>
   16840:	str	x0, [sp, #40]
   16844:	ldr	x0, [sp, #40]
   16848:	cmn	x0, #0x1
   1684c:	cset	w0, eq  // eq = none
   16850:	and	w0, w0, #0xff
   16854:	and	x0, x0, #0xff
   16858:	cmp	x0, #0x0
   1685c:	b.eq	16874 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5938>  // b.none
   16860:	bl	6e50 <__errno_location@plt>
   16864:	ldr	w0, [x0]
   16868:	neg	w0, w0
   1686c:	sxtw	x0, w0
   16870:	b	16878 <_ITM_changeTransactionMode@@LIBITM_1.0+0x593c>
   16874:	ldr	x0, [sp, #40]
   16878:	ldp	x29, x30, [sp], #48
   1687c:	ret
   16880:	stp	x29, x30, [sp, #-48]!
   16884:	mov	x29, sp
   16888:	str	x0, [sp, #24]
   1688c:	str	w1, [sp, #20]
   16890:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   16894:	add	x0, x0, #0x160
   16898:	ldr	w0, [x0]
   1689c:	ldr	w2, [sp, #20]
   168a0:	mov	w1, w0
   168a4:	ldr	x0, [sp, #24]
   168a8:	bl	16814 <_ITM_changeTransactionMode@@LIBITM_1.0+0x58d8>
   168ac:	str	x0, [sp, #40]
   168b0:	ldr	x0, [sp, #40]
   168b4:	cmn	x0, #0x26
   168b8:	cset	w0, eq  // eq = none
   168bc:	and	w0, w0, #0xff
   168c0:	and	x0, x0, #0xff
   168c4:	cmp	x0, #0x0
   168c8:	b.eq	168fc <_ITM_changeTransactionMode@@LIBITM_1.0+0x59c0>  // b.none
   168cc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   168d0:	add	x0, x0, #0x160
   168d4:	str	wzr, [x0]
   168d8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   168dc:	add	x0, x0, #0x164
   168e0:	mov	w1, #0x1                   	// #1
   168e4:	str	w1, [x0]
   168e8:	ldr	w2, [sp, #20]
   168ec:	mov	w1, #0x0                   	// #0
   168f0:	ldr	x0, [sp, #24]
   168f4:	bl	16814 <_ITM_changeTransactionMode@@LIBITM_1.0+0x58d8>
   168f8:	str	x0, [sp, #40]
   168fc:	ldr	x0, [sp, #40]
   16900:	lsr	x0, x0, #63
   16904:	and	w0, w0, #0xff
   16908:	and	x0, x0, #0xff
   1690c:	cmp	x0, #0x0
   16910:	b.eq	16964 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a28>  // b.none
   16914:	ldr	x0, [sp, #40]
   16918:	cmn	x0, #0xb
   1691c:	b.eq	16964 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a28>  // b.none
   16920:	ldr	x0, [sp, #40]
   16924:	cmn	x0, #0x6e
   16928:	b.eq	16964 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a28>  // b.none
   1692c:	ldr	x0, [sp, #40]
   16930:	cmn	x0, #0xe
   16934:	b.ne	16948 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5a0c>  // b.any
   16938:	ldr	x1, [sp, #24]
   1693c:	adrp	x0, 17000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c4>
   16940:	add	x0, x0, #0x8
   16944:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
   16948:	ldr	x0, [sp, #40]
   1694c:	neg	w0, w0
   16950:	bl	6d50 <strerror@plt>
   16954:	mov	x1, x0
   16958:	adrp	x0, 17000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c4>
   1695c:	add	x0, x0, #0x28
   16960:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
   16964:	nop
   16968:	ldp	x29, x30, [sp], #48
   1696c:	ret
   16970:	stp	x29, x30, [sp, #-48]!
   16974:	mov	x29, sp
   16978:	str	x0, [sp, #24]
   1697c:	str	w1, [sp, #20]
   16980:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   16984:	add	x0, x0, #0x164
   16988:	ldr	w0, [x0]
   1698c:	ldr	w2, [sp, #20]
   16990:	mov	w1, w0
   16994:	ldr	x0, [sp, #24]
   16998:	bl	16814 <_ITM_changeTransactionMode@@LIBITM_1.0+0x58d8>
   1699c:	str	x0, [sp, #40]
   169a0:	ldr	x0, [sp, #40]
   169a4:	cmn	x0, #0x26
   169a8:	cset	w0, eq  // eq = none
   169ac:	and	w0, w0, #0xff
   169b0:	and	x0, x0, #0xff
   169b4:	cmp	x0, #0x0
   169b8:	b.eq	169ec <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ab0>  // b.none
   169bc:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   169c0:	add	x0, x0, #0x160
   169c4:	str	wzr, [x0]
   169c8:	adrp	x0, 31000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x200c4>
   169cc:	add	x0, x0, #0x164
   169d0:	mov	w1, #0x1                   	// #1
   169d4:	str	w1, [x0]
   169d8:	ldr	w2, [sp, #20]
   169dc:	mov	w1, #0x1                   	// #1
   169e0:	ldr	x0, [sp, #24]
   169e4:	bl	16814 <_ITM_changeTransactionMode@@LIBITM_1.0+0x58d8>
   169e8:	str	x0, [sp, #40]
   169ec:	ldr	x0, [sp, #40]
   169f0:	lsr	x0, x0, #63
   169f4:	and	w0, w0, #0xff
   169f8:	and	x0, x0, #0xff
   169fc:	cmp	x0, #0x0
   16a00:	b.eq	16a20 <_ITM_changeTransactionMode@@LIBITM_1.0+0x5ae4>  // b.none
   16a04:	ldr	x0, [sp, #40]
   16a08:	neg	w0, w0
   16a0c:	bl	6d50 <strerror@plt>
   16a10:	mov	x1, x0
   16a14:	adrp	x0, 17000 <_ITM_changeTransactionMode@@LIBITM_1.0+0x60c4>
   16a18:	add	x0, x0, #0x28
   16a1c:	bl	dccc <_ITM_addUserUndoAction@@LIBITM_1.0+0x3b4>
   16a20:	ldr	x0, [sp, #40]
   16a24:	ldp	x29, x30, [sp], #48
   16a28:	ret

Disassembly of section .fini:

0000000000016a2c <.fini>:
   16a2c:	stp	x29, x30, [sp, #-16]!
   16a30:	mov	x29, sp
   16a34:	ldp	x29, x30, [sp], #16
   16a38:	ret
