|full_traffic_light
clk_27 => clk_10.CLK
clk_27 => counter_10[0].CLK
clk_27 => counter_10[1].CLK
clk_27 => counter_10[2].CLK
clk_27 => counter_10[3].CLK
clk_27 => counter_10[4].CLK
clk_27 => counter_10[5].CLK
clk_27 => counter_10[6].CLK
clk_27 => counter_10[7].CLK
clk_27 => counter_10[8].CLK
clk_27 => counter_10[9].CLK
clk_27 => counter_10[10].CLK
clk_27 => counter_10[11].CLK
clk_27 => counter_10[12].CLK
clk_27 => counter_10[13].CLK
clk_27 => counter_10[14].CLK
clk_27 => counter_10[15].CLK
clk_27 => counter_10[16].CLK
clk_27 => counter_10[17].CLK
clk_27 => counter_10[18].CLK
clk_27 => counter_10[19].CLK
clk_27 => counter_10[20].CLK
clk_27 => counter_10[21].CLK
clk_27 => counter_10[22].CLK
clk_27 => counter_10[23].CLK
clk_27 => counter_10[24].CLK
clk_27 => counter_10[25].CLK
clk_27 => counter_10[26].CLK
clk_27 => counter_10[27].CLK
clk_27 => counter_10[28].CLK
clk_27 => counter_10[29].CLK
clk_27 => counter_10[30].CLK
clk_27 => counter_10[31].CLK
clk_27 => clk1.CLK
clk_27 => counter[0].CLK
clk_27 => counter[1].CLK
clk_27 => counter[2].CLK
clk_27 => counter[3].CLK
clk_27 => counter[4].CLK
clk_27 => counter[5].CLK
clk_27 => counter[6].CLK
clk_27 => counter[7].CLK
clk_27 => counter[8].CLK
clk_27 => counter[9].CLK
clk_27 => counter[10].CLK
clk_27 => counter[11].CLK
clk_27 => counter[12].CLK
clk_27 => counter[13].CLK
clk_27 => counter[14].CLK
clk_27 => counter[15].CLK
clk_27 => counter[16].CLK
clk_27 => counter[17].CLK
clk_27 => counter[18].CLK
clk_27 => counter[19].CLK
clk_27 => counter[20].CLK
clk_27 => counter[21].CLK
clk_27 => counter[22].CLK
clk_27 => counter[23].CLK
clk_27 => counter[24].CLK
clk_27 => counter[25].CLK
clk_27 => counter[26].CLK
clk_27 => counter[27].CLK
clk_27 => counter[28].CLK
clk_27 => counter[29].CLK
clk_27 => counter[30].CLK
clk_27 => counter[31].CLK
clk_27 => clk0_05.CLK
clk_27 => counter0_05[0].CLK
clk_27 => counter0_05[1].CLK
clk_27 => counter0_05[2].CLK
clk_27 => counter0_05[3].CLK
clk_27 => counter0_05[4].CLK
clk_27 => counter0_05[5].CLK
clk_27 => counter0_05[6].CLK
clk_27 => counter0_05[7].CLK
clk_27 => counter0_05[8].CLK
clk_27 => counter0_05[9].CLK
clk_27 => counter0_05[10].CLK
clk_27 => counter0_05[11].CLK
clk_27 => counter0_05[12].CLK
clk_27 => counter0_05[13].CLK
clk_27 => counter0_05[14].CLK
clk_27 => counter0_05[15].CLK
clk_27 => counter0_05[16].CLK
clk_27 => counter0_05[17].CLK
clk_27 => counter0_05[18].CLK
clk_27 => counter0_05[19].CLK
clk_27 => counter0_05[20].CLK
clk_27 => counter0_05[21].CLK
clk_27 => counter0_05[22].CLK
clk_27 => counter0_05[23].CLK
clk_27 => counter0_05[24].CLK
clk_27 => counter0_05[25].CLK
clk_27 => counter0_05[26].CLK
clk_27 => counter0_05[27].CLK
clk_27 => counter0_05[28].CLK
clk_27 => counter0_05[29].CLK
clk_27 => counter0_05[30].CLK
clk_27 => counter0_05[31].CLK
clk_27 => clk0_5.CLK
clk_27 => counter0_5[0].CLK
clk_27 => counter0_5[1].CLK
clk_27 => counter0_5[2].CLK
clk_27 => counter0_5[3].CLK
clk_27 => counter0_5[4].CLK
clk_27 => counter0_5[5].CLK
clk_27 => counter0_5[6].CLK
clk_27 => counter0_5[7].CLK
clk_27 => counter0_5[8].CLK
clk_27 => counter0_5[9].CLK
clk_27 => counter0_5[10].CLK
clk_27 => counter0_5[11].CLK
clk_27 => counter0_5[12].CLK
clk_27 => counter0_5[13].CLK
clk_27 => counter0_5[14].CLK
clk_27 => counter0_5[15].CLK
clk_27 => counter0_5[16].CLK
clk_27 => counter0_5[17].CLK
clk_27 => counter0_5[18].CLK
clk_27 => counter0_5[19].CLK
clk_27 => counter0_5[20].CLK
clk_27 => counter0_5[21].CLK
clk_27 => counter0_5[22].CLK
clk_27 => counter0_5[23].CLK
clk_27 => counter0_5[24].CLK
clk_27 => counter0_5[25].CLK
clk_27 => counter0_5[26].CLK
clk_27 => counter0_5[27].CLK
clk_27 => counter0_5[28].CLK
clk_27 => counter0_5[29].CLK
clk_27 => counter0_5[30].CLK
clk_27 => counter0_5[31].CLK
reset => walk_request.IN0
reset => state_6.ACLR
reset => state_5.ACLR
reset => state_4.ACLR
reset => state_4d.ACLR
reset => state_4fd.ACLR
reset => state_4w.ACLR
reset => state_4a.ACLR
reset => state_3.ACLR
reset => state_2s.ACLR
reset => state_2.ACLR
reset => state_1.PRESET
reset => state_1d.ACLR
reset => state_1fd.ACLR
reset => state_1w.ACLR
reset => walk_request.ACLR
reset => timer[0].ACLR
reset => timer[1].ACLR
reset => timer[2].PRESET
reset => timer[3].PRESET
reset => timer[4].PRESET
reset => timer[5].PRESET
de_bug => clk.OUTPUTSELECT
de_bug => clk_d.OUTPUTSELECT
left_turn_request => always7.IN1
left_turn_request => always53.IN1
left_turn_request => always37.IN1
push_button[0] => always33.IN1
push_button[0] => always29.IN1
push_button[1] => walk_request.IN1
northbound_green <= always69.DB_MAX_OUTPUT_PORT_TYPE
northbound_amber <= state_5.DB_MAX_OUTPUT_PORT_TYPE
northbound_red <= northbound_red~reg0.DB_MAX_OUTPUT_PORT_TYPE
southbound_green <= always69.DB_MAX_OUTPUT_PORT_TYPE
southbound_amber <= always71.DB_MAX_OUTPUT_PORT_TYPE
southbound_red <= southbound_red~reg0.DB_MAX_OUTPUT_PORT_TYPE
southbound_arrow[0] <= state_4a.DB_MAX_OUTPUT_PORT_TYPE
southbound_arrow[1] <= state_4a.DB_MAX_OUTPUT_PORT_TYPE
eastbound_green <= always66.DB_MAX_OUTPUT_PORT_TYPE
eastbound_amber <= state_2.DB_MAX_OUTPUT_PORT_TYPE
eastbound_red <= eastbound_red~reg0.DB_MAX_OUTPUT_PORT_TYPE
westbound_green <= always66.DB_MAX_OUTPUT_PORT_TYPE
westbound_amber <= state_2.DB_MAX_OUTPUT_PORT_TYPE
westbound_red <= westbound_red~reg0.DB_MAX_OUTPUT_PORT_TYPE
NBnd_D[0] <= always77.DB_MAX_OUTPUT_PORT_TYPE
NBnd_D[1] <= always77.DB_MAX_OUTPUT_PORT_TYPE
NBnd_D[2] <= always77.DB_MAX_OUTPUT_PORT_TYPE
NBnd_D[3] <= always77.DB_MAX_OUTPUT_PORT_TYPE
NBnd_D[4] <= always77.DB_MAX_OUTPUT_PORT_TYPE
SBnd_D[0] <= always77.DB_MAX_OUTPUT_PORT_TYPE
SBnd_D[1] <= always77.DB_MAX_OUTPUT_PORT_TYPE
SBnd_D[2] <= always77.DB_MAX_OUTPUT_PORT_TYPE
SBnd_D[3] <= always77.DB_MAX_OUTPUT_PORT_TYPE
SBnd_D[4] <= always77.DB_MAX_OUTPUT_PORT_TYPE
EBnd_D[0] <= always83.DB_MAX_OUTPUT_PORT_TYPE
EBnd_D[1] <= always83.DB_MAX_OUTPUT_PORT_TYPE
EBnd_D[2] <= always83.DB_MAX_OUTPUT_PORT_TYPE
EBnd_D[3] <= always83.DB_MAX_OUTPUT_PORT_TYPE
EBnd_D[4] <= always83.DB_MAX_OUTPUT_PORT_TYPE
WBnd_D[0] <= always83.DB_MAX_OUTPUT_PORT_TYPE
WBnd_D[1] <= always83.DB_MAX_OUTPUT_PORT_TYPE
WBnd_D[2] <= always83.DB_MAX_OUTPUT_PORT_TYPE
WBnd_D[3] <= always83.DB_MAX_OUTPUT_PORT_TYPE
WBnd_D[4] <= always83.DB_MAX_OUTPUT_PORT_TYPE
northbound[1] <= NBnd_FD[0].DB_MAX_OUTPUT_PORT_TYPE
northbound[2] <= NBnd_FD[1].DB_MAX_OUTPUT_PORT_TYPE
northbound[3] <= NBnd_FD[2].DB_MAX_OUTPUT_PORT_TYPE
northbound[4] <= NBnd_FD[3].DB_MAX_OUTPUT_PORT_TYPE
northbound[5] <= NBnd_FD[4].DB_MAX_OUTPUT_PORT_TYPE
northbound[6] <= NBnd_W.DB_MAX_OUTPUT_PORT_TYPE
southbound[1] <= SBnd_FD[0].DB_MAX_OUTPUT_PORT_TYPE
southbound[2] <= SBnd_FD[1].DB_MAX_OUTPUT_PORT_TYPE
southbound[3] <= SBnd_FD[2].DB_MAX_OUTPUT_PORT_TYPE
southbound[4] <= SBnd_FD[3].DB_MAX_OUTPUT_PORT_TYPE
southbound[5] <= SBnd_FD[4].DB_MAX_OUTPUT_PORT_TYPE
southbound[6] <= SBnd_W.DB_MAX_OUTPUT_PORT_TYPE
eastbound[1] <= EBnd_FD[0].DB_MAX_OUTPUT_PORT_TYPE
eastbound[2] <= EBnd_FD[1].DB_MAX_OUTPUT_PORT_TYPE
eastbound[3] <= EBnd_FD[2].DB_MAX_OUTPUT_PORT_TYPE
eastbound[4] <= EBnd_FD[3].DB_MAX_OUTPUT_PORT_TYPE
eastbound[5] <= EBnd_FD[4].DB_MAX_OUTPUT_PORT_TYPE
eastbound[6] <= EBnd_W.DB_MAX_OUTPUT_PORT_TYPE
westbound[1] <= WBnd_FD[0].DB_MAX_OUTPUT_PORT_TYPE
westbound[2] <= WBnd_FD[1].DB_MAX_OUTPUT_PORT_TYPE
westbound[3] <= WBnd_FD[2].DB_MAX_OUTPUT_PORT_TYPE
westbound[4] <= WBnd_FD[3].DB_MAX_OUTPUT_PORT_TYPE
westbound[5] <= WBnd_FD[4].DB_MAX_OUTPUT_PORT_TYPE
westbound[6] <= WBnd_W.DB_MAX_OUTPUT_PORT_TYPE


