Analysis & Synthesis report for projNiosII
Fri Jul 13 17:06:48 2018
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. State Machine - |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_v9h1:auto_generated
 22. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated
 23. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ig91:auto_generated
 25. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 30. Source assignments for projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 31. Source assignments for projNiosII_new_sdram_controller_0:new_sdram_controller_0
 32. Source assignments for projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated
 33. Source assignments for projNiosII_altpll_0:altpll_0
 34. Source assignments for projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2|projNiosII_altpll_0_dffpipe_l2c:dffpipe3
 35. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 36. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 37. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 38. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001
 39. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002
 40. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003
 41. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004
 42. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005
 43. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_006
 44. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_007
 45. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_008
 46. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_009
 47. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_010
 48. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_011
 49. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 50. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 51. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for altera_reset_controller:rst_controller
 54. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated
 59. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a
 60. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b
 62. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram
 65. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 68. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 69. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 70. Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy
 71. Parameter Settings for User Entity Instance: projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo
 72. Parameter Settings for User Entity Instance: projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo
 73. Parameter Settings for User Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0
 74. Parameter Settings for User Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 76. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 77. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 78. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 79. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 80. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 81. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator
 82. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 83. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 84. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 85. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator
 86. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator
 87. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator
 88. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator
 89. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 90. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 91. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 92. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 95. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
 98. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
101. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent
104. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
107. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
110. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
111. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent
114. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
117. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent
118. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent
124. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|projNiosII_mm_interconnect_0_addr_router_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|projNiosII_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router|projNiosII_mm_interconnect_0_id_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_002|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_003|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_004|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005|projNiosII_mm_interconnect_0_id_router_005_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006|projNiosII_mm_interconnect_0_id_router_006_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_007|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_008|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_009|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_010|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_011|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
144. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
145. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
146. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
147. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
156. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
158. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002
160. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003
161. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
162. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
163. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
164. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
165. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
166. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
167. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
168. Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
169. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
170. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
171. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
172. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
173. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
174. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
175. Parameter Settings for Inferred Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0
176. altsyncram Parameter Settings by Entity Instance
177. scfifo Parameter Settings by Entity Instance
178. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
179. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
180. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
181. Port Connectivity Checks: "altera_reset_controller:rst_controller"
182. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
183. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
184. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"
185. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
186. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
187. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
188. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
189. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
190. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
191. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
192. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
193. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006|projNiosII_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
194. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005|projNiosII_mm_interconnect_0_id_router_005_default_decode:the_default_decode"
195. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
196. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router|projNiosII_mm_interconnect_0_id_router_default_decode:the_default_decode"
197. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|projNiosII_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
198. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|projNiosII_mm_interconnect_0_addr_router_default_decode:the_default_decode"
199. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
200. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent"
201. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
202. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent"
203. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
204. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent"
205. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
206. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent"
207. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
208. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
209. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent"
210. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
211. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
212. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
213. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
214. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
215. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
216. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent"
217. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
218. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
219. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
220. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent"
221. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
222. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
223. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
224. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
225. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
226. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
227. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator"
228. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator"
229. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator"
230. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator"
231. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
232. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
233. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
234. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator"
235. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
236. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
237. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
238. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
239. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
240. Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
241. Port Connectivity Checks: "projNiosII_spi_slave:spi_slave"
242. Port Connectivity Checks: "projNiosII_spi_master:spi_master"
243. Port Connectivity Checks: "projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_altpll_mna2:sd1"
244. Port Connectivity Checks: "projNiosII_altpll_0:altpll_0"
245. Port Connectivity Checks: "projNiosII_new_sdram_controller_0:new_sdram_controller_0|projNiosII_new_sdram_controller_0_input_efifo_module:the_projNiosII_new_sdram_controller_0_input_efifo_module"
246. Port Connectivity Checks: "projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic"
247. Port Connectivity Checks: "projNiosII_jtag_uart_0:jtag_uart_0"
248. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy"
249. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
250. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
251. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_pib:the_projNiosII_nios2_qsys_0_nios2_oci_pib"
252. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
253. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dtrace:the_projNiosII_nios2_qsys_0_nios2_oci_dtrace|projNiosII_nios2_qsys_0_nios2_oci_td_mode:projNiosII_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
254. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_itrace:the_projNiosII_nios2_qsys_0_nios2_oci_itrace"
255. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk"
256. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_xbrk:the_projNiosII_nios2_qsys_0_nios2_oci_xbrk"
257. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug"
258. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci"
259. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_test_bench:the_projNiosII_nios2_qsys_0_test_bench"
260. Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0"
261. Elapsed Time Per Partition
262. Analysis & Synthesis Messages
263. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 13 17:06:48 2018      ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; projNiosII                                 ;
; Top-level Entity Name              ; projNiosII                                 ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,860                                      ;
;     Total combinational functions  ; 3,175                                      ;
;     Dedicated logic registers      ; 2,064                                      ;
; Total registers                    ; 2064                                       ;
; Total pins                         ; 72                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 420,864                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; projNiosII         ; projNiosII         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                                                                                  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                      ; Library    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/projniosii.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/projniosii.v                                                   ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                             ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                             ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_clock_crosser.v                    ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_clock_crosser.v                    ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_handshake_clock_crosser.v          ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_handshake_clock_crosser.v          ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_arbitrator.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_arbitrator.sv                         ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_burst_adapter.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_burst_adapter.sv                      ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_burst_uncompressor.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_burst_uncompressor.sv                 ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_agent.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_agent.sv                       ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_translator.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_translator.sv                  ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                        ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                   ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                      ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_controller.v                           ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_controller.v                           ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_synchronizer.v                         ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_synchronizer.v                         ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_altpll_0.v                               ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_altpll_0.v                               ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_irq_mapper.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_irq_mapper.sv                            ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_jtag_uart_0.v                            ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_jtag_uart_0.v                            ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0.v                      ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0.v                      ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router.sv         ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router.sv         ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router_001.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router_001.sv     ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux.sv      ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux_001.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux_001.sv  ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv        ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv    ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router.sv           ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv       ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_005.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_005.sv       ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_006.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_006.sv       ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv      ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv  ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux.sv        ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux_001.sv    ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_new_sdram_controller_0.v                 ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_new_sdram_controller_0.v                 ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0.v                           ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0.v                           ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_sysclk.v  ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_tck.v     ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_wrapper.v ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_oci_test_bench.v            ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0_test_bench.v                ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_onchip_memory2_0.v                       ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_onchip_memory2_0.v                       ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_led.v                                ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_led.v                                ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_switches.v                           ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_switches.v                           ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_master.v                             ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_master.v                             ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_slave.v                              ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_slave.v                              ; projNiosII ;
; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_timer_0.v                                ; yes             ; Auto-Found Verilog HDL File        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_timer_0.v                                ; projNiosII ;
; altsyncram.tdf                                                                                                                                                    ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                     ;            ;
; stratix_ram_block.inc                                                                                                                                             ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                              ;            ;
; lpm_mux.inc                                                                                                                                                       ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                        ;            ;
; lpm_decode.inc                                                                                                                                                    ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                     ;            ;
; aglobal131.inc                                                                                                                                                    ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                                     ;            ;
; a_rdenreg.inc                                                                                                                                                     ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                      ;            ;
; altrom.inc                                                                                                                                                        ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                                         ;            ;
; altram.inc                                                                                                                                                        ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                                         ;            ;
; altdpram.inc                                                                                                                                                      ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                       ;            ;
; db/altsyncram_v9h1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_v9h1.tdf                                                          ;            ;
; db/altsyncram_0ah1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_0ah1.tdf                                                          ;            ;
; altera_std_synchronizer.v                                                                                                                                         ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                          ;            ;
; db/altsyncram_ig91.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_ig91.tdf                                                          ;            ;
; sld_virtual_jtag_basic.v                                                                                                                                          ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                           ;            ;
; scfifo.tdf                                                                                                                                                        ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                         ;            ;
; a_regfifo.inc                                                                                                                                                     ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                      ;            ;
; a_dpfifo.inc                                                                                                                                                      ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                       ;            ;
; a_i2fifo.inc                                                                                                                                                      ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                       ;            ;
; a_fffifo.inc                                                                                                                                                      ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                       ;            ;
; a_f2fifo.inc                                                                                                                                                      ; yes             ; Megafunction                       ; o:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                       ;            ;
; db/scfifo_aq21.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/scfifo_aq21.tdf                                                              ;            ;
; db/a_dpfifo_h031.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/a_dpfifo_h031.tdf                                                            ;            ;
; db/a_fefifo_7cf.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/a_fefifo_7cf.tdf                                                             ;            ;
; db/cntr_4n7.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/cntr_4n7.tdf                                                                 ;            ;
; db/dpram_ek21.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/dpram_ek21.tdf                                                               ;            ;
; db/altsyncram_i0m1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_i0m1.tdf                                                          ;            ;
; db/cntr_omb.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/cntr_omb.tdf                                                                 ;            ;
; alt_jtag_atlantic.v                                                                                                                                               ; yes             ; Encrypted Megafunction             ; o:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                ;            ;
; db/altsyncram_fcd1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_fcd1.tdf                                                          ;            ;
; sld_hub.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction             ; o:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                        ;            ;
; sld_jtag_hub.vhd                                                                                                                                                  ; yes             ; Encrypted Megafunction             ; o:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                   ;            ;
; sld_rom_sr.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction             ; o:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                     ;            ;
; db/altsyncram_eed3.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/altsyncram_eed3.tdf                                                          ;            ;
; db/decode_hra.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/decode_hra.tdf                                                               ;            ;
; db/mux_jnb.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction        ; O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/mux_jnb.tdf                                                                  ;            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,860                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 3175                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 1804                                                                              ;
;     -- 3 input functions                    ; 966                                                                               ;
;     -- <=2 input functions                  ; 405                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 2986                                                                              ;
;     -- arithmetic mode                      ; 189                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 2064                                                                              ;
;     -- Dedicated logic registers            ; 2064                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 72                                                                                ;
; Total memory bits                           ; 420864                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_altpll_mna2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2387                                                                              ;
; Total fan-out                               ; 26348                                                                             ;
; Average fan-out                             ; 4.41                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |projNiosII                                                                                                           ; 3175 (1)          ; 2064 (0)     ; 420864      ; 0            ; 0       ; 0         ; 72   ; 0            ; |projNiosII                                                                                                                                                                                                                                                                                                                                                                                 ; projNiosII   ;
;    |altera_reset_controller:rst_controller_001|                                                                       ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; projNiosII   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; projNiosII   ;
;    |altera_reset_controller:rst_controller|                                                                           ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; projNiosII   ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; projNiosII   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; projNiosII   ;
;    |projNiosII_altpll_0:altpll_0|                                                                                     ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                    ; projNiosII   ;
;       |projNiosII_altpll_0_altpll_mna2:sd1|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_altpll_mna2:sd1                                                                                                                                                                                                                                                                                                                ; projNiosII   ;
;       |projNiosII_altpll_0_stdsync_sv6:stdsync2|                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                           ; projNiosII   ;
;          |projNiosII_altpll_0_dffpipe_l2c:dffpipe3|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2|projNiosII_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                  ; projNiosII   ;
;    |projNiosII_jtag_uart_0:jtag_uart_0|                                                                               ; 143 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                              ; projNiosII   ;
;       |alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|                                                    ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                   ; work         ;
;       |projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                          ; projNiosII   ;
;          |scfifo:rfifo|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                             ; work         ;
;             |scfifo_aq21:auto_generated|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                     ; work         ;
;                      |cntr_4n7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                       ; work         ;
;                   |cntr_omb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                             ; work         ;
;                   |dpram_ek21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                          ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                              ; work         ;
;       |projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                          ; projNiosII   ;
;          |scfifo:wfifo|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                             ; work         ;
;             |scfifo_aq21:auto_generated|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                     ; work         ;
;                      |cntr_4n7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                       ; work         ;
;                   |cntr_omb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                             ; work         ;
;                   |dpram_ek21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                          ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                              ; work         ;
;    |projNiosII_mm_interconnect_0:mm_interconnect_0|                                                                   ; 974 (0)           ; 737 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; projNiosII   ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                    ; projNiosII   ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; projNiosII   ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                           ; projNiosII   ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|          ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                             ; projNiosII   ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 89 (89)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; projNiosII   ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                          ; projNiosII   ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 17 (17)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; projNiosII   ;
;       |altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; projNiosII   ;
;       |altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; projNiosII   ;
;       |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                              ; projNiosII   ;
;       |altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 8 (8)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; projNiosII   ;
;       |altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; projNiosII   ;
;       |altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; projNiosII   ;
;       |altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                              ; projNiosII   ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                          ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                             ; projNiosII   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; projNiosII   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                     ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                              ; 5 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                 ; projNiosII   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; projNiosII   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                         ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                   ; projNiosII   ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                            ; projNiosII   ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                              ; projNiosII   ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                    ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                       ; projNiosII   ;
;       |altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|                        ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ; projNiosII   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; projNiosII   ;
;       |altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                 ; 17 (9)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                    ; projNiosII   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; projNiosII   ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                               ; projNiosII   ;
;       |altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                              ; projNiosII   ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                  ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                     ; projNiosII   ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                       ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                          ; projNiosII   ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                         ; projNiosII   ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                    ; projNiosII   ;
;       |altera_merlin_slave_translator:pio_lcd_control_s1_translator|                                                  ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator                                                                                                                                                                                                                                                                     ; projNiosII   ;
;       |altera_merlin_slave_translator:pio_lcd_data_s1_translator|                                                     ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator                                                                                                                                                                                                                                                                        ; projNiosII   ;
;       |altera_merlin_slave_translator:pio_led_s1_translator|                                                          ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                             ; projNiosII   ;
;       |altera_merlin_slave_translator:pio_switches_s1_translator|                                                     ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator                                                                                                                                                                                                                                                                        ; projNiosII   ;
;       |altera_merlin_slave_translator:spi_master_spi_control_port_translator|                                         ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator                                                                                                                                                                                                                                                            ; projNiosII   ;
;       |altera_merlin_slave_translator:spi_slave_spi_control_port_translator|                                          ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator                                                                                                                                                                                                                                                             ; projNiosII   ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                             ; projNiosII   ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                 ; 25 (25)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                    ; projNiosII   ;
;       |altera_merlin_width_adapter:width_adapter_003|                                                                 ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                                                                                    ; projNiosII   ;
;       |altera_merlin_width_adapter:width_adapter|                                                                     ; 117 (117)         ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                        ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_addr_router:addr_router|                                                          ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                             ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                     ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                       ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                               ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|                                                    ; 53 (49)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                                                                                                                       ; projNiosII   ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|                                                    ; 23 (19)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                                                                                                                       ; projNiosII   ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                        ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                           ; projNiosII   ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005|                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                                                                                                                   ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_006|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                                                                                                                   ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                       ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                        ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                           ; projNiosII   ;
;       |projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                   ; projNiosII   ;
;    |projNiosII_new_sdram_controller_0:new_sdram_controller_0|                                                         ; 259 (208)         ; 236 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                        ; projNiosII   ;
;       |projNiosII_new_sdram_controller_0_input_efifo_module:the_projNiosII_new_sdram_controller_0_input_efifo_module| ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|projNiosII_new_sdram_controller_0_input_efifo_module:the_projNiosII_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                          ; projNiosII   ;
;    |projNiosII_nios2_qsys_0:nios2_qsys_0|                                                                             ; 1022 (725)        ; 593 (321)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                            ; projNiosII   ;
;       |projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|                                       ; 297 (42)          ; 272 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                    ; projNiosII   ;
;          |projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|    ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                            ; projNiosII   ;
;             |projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|   ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; projNiosII   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|         ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck                                                            ; projNiosII   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy|                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy                                                                                       ; work         ;
;          |projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|                      ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                              ; projNiosII   ;
;          |projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                ; projNiosII   ;
;          |projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|                        ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                ; projNiosII   ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; work         ;
;          |projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|                              ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                      ; projNiosII   ;
;             |projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram                                                                                                   ; projNiosII   ;
;                |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_ig91:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ig91:auto_generated                                          ; work         ;
;       |projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                     ; projNiosII   ;
;          |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_v9h1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_v9h1:auto_generated                                                                                                                                                                                            ; work         ;
;       |projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                     ; projNiosII   ;
;          |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_0ah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated                                                                                                                                                                                            ; work         ;
;    |projNiosII_onchip_memory2_0:onchip_memory2_0|                                                                     ; 328 (0)           ; 3 (0)        ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                    ; projNiosII   ;
;       |altsyncram:the_altsyncram|                                                                                     ; 328 (0)           ; 3 (0)        ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_fcd1:auto_generated|                                                                             ; 328 (0)           ; 3 (0)        ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram:ram_block1a0|                                                                                 ; 328 (0)           ; 3 (0)        ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_eed3:auto_generated|                                                                       ; 328 (0)           ; 3 (3)        ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated                                                                                                                                                                                                                    ; work         ;
;                   |decode_hra:decode3|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated|decode_hra:decode3                                                                                                                                                                                                 ; work         ;
;                   |mux_jnb:mux2|                                                                                      ; 320 (320)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated|mux_jnb:mux2                                                                                                                                                                                                       ; work         ;
;    |projNiosII_pio_LED:pio_lcd_control|                                                                               ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_pio_LED:pio_lcd_control                                                                                                                                                                                                                                                                                                                                              ; projNiosII   ;
;    |projNiosII_pio_LED:pio_lcd_data|                                                                                  ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_pio_LED:pio_lcd_data                                                                                                                                                                                                                                                                                                                                                 ; projNiosII   ;
;    |projNiosII_pio_LED:pio_led|                                                                                       ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_pio_LED:pio_led                                                                                                                                                                                                                                                                                                                                                      ; projNiosII   ;
;    |projNiosII_pio_Switches:pio_switches|                                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_pio_Switches:pio_switches                                                                                                                                                                                                                                                                                                                                            ; projNiosII   ;
;    |projNiosII_spi_master:spi_master|                                                                                 ; 120 (120)         ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_spi_master:spi_master                                                                                                                                                                                                                                                                                                                                                ; projNiosII   ;
;    |projNiosII_spi_slave:spi_slave|                                                                                   ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_spi_slave:spi_slave                                                                                                                                                                                                                                                                                                                                                  ; projNiosII   ;
;    |projNiosII_timer_0:timer_0|                                                                                       ; 35 (35)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|projNiosII_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                      ; projNiosII   ;
;    |sld_hub:auto_hub|                                                                                                 ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                  ; 158 (116)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                    ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ig91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; projNiosII_nios2_qsys_0_ociram_default_contents.mif ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_v9h1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; projNiosII_nios2_qsys_0_rf_ram_a.mif                ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; projNiosII_nios2_qsys_0_rf_ram_b.mif                ;
; projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Single Port      ; 6400         ; 64           ; --           ; --           ; 409600 ; projNiosII_onchip_memory2_0.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File                                                                                                                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.1    ; N/A          ; N/A          ; |projNiosII                                                                                                                                                        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/projniosii.v                                                  ;
; Altera ; altpll                                   ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_altpll_0:altpll_0                                                                                                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_altpll_0.v                              ;
; Altera ; altera_irq_mapper                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_irq_mapper:irq_mapper                                                                                                                       ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_irq_mapper.sv                           ;
; Altera ; altera_avalon_jtag_uart                  ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0                                                                                                                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_jtag_uart_0.v                           ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0                                                                                                         ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0.v                     ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router                                                    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router.sv        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001                                            ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router_001.sv    ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                            ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent                  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo             ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_burst_adapter              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                               ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_burst_adapter.sv                     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                              ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_004                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                              ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006                                              ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_007                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_008                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_009                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_010                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_011                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_handshake_clock_crosser.v         ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_st_handshake_clock_crosser.v         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router                                                        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_002                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_003                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_004                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_005.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_007                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_008                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_009                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_010                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_011                                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                 ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent       ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_translator.sv                 ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_agent.sv                      ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                              ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_translator.sv                 ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent   ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_master_agent.sv                      ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                 ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo            ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator                                            ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent                  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo             ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator                                               ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator                                               ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                              ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_006                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_007                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_008                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_009                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_010                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_011                                      ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                  ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux_001.sv   ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator                                   ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent         ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator                                    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                    ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent                          ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                               ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0                                                                                               ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_new_sdram_controller_0.v                ;
; Altera ; altera_nios2_qsys                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0                                                                                                                   ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_nios2_qsys_0.v                          ;
; Altera ; altera_avalon_onchip_memory2             ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_onchip_memory2_0:onchip_memory2_0                                                                                                           ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_onchip_memory2_0.v                      ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_pio_LED:pio_lcd_control                                                                                                                     ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_led.v                               ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_pio_LED:pio_lcd_data                                                                                                                        ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_led.v                               ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_pio_LED:pio_led                                                                                                                             ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_led.v                               ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_pio_Switches:pio_switches                                                                                                                   ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_pio_switches.v                          ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |projNiosII|altera_reset_controller:rst_controller                                                                                                                 ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_controller.v                          ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |projNiosII|altera_reset_controller:rst_controller_001                                                                                                             ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/altera_reset_controller.v                          ;
; Altera ; altera_avalon_spi                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_spi_master:spi_master                                                                                                                       ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_master.v                            ;
; Altera ; altera_avalon_spi                        ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_spi_slave:spi_slave                                                                                                                         ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_spi_slave.v                             ;
; Altera ; altera_avalon_timer                      ; 13.1    ; N/A          ; N/A          ; |projNiosII|projNiosII_timer_0:timer_0                                                                                                                             ; o:/sotononedrive/onedrive - university of southampton/3rd year/projgit/projniosii/db/ip/projniosii/submodules/projniosii_timer_0.v                               ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                              ;
+------------+------------+------------+------------+-----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                       ;
+------------+------------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_state    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,70,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,70,83..86]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_addr[5]                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_pio_Switches:pio_switches|readdata[8..31]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_timer_0:timer_0|readdata[2..15]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[4..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_im:the_projNiosII_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_im:the_projNiosII_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_xbrk:the_projNiosII_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[0,1]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..3]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[27]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                               ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                               ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                               ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                               ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                               ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                               ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                              ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                              ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                      ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                     ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                     ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0,1,3]                                                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[48..50]                                                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[26]                                                                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[27]                                                                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                               ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..4,6..10]                                                                                                                                                                                                                                                     ; Merged with projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                                                                                                                                             ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                       ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][120]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][121]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                  ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                           ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                               ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][121]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][120]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][122]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][120]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                              ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                   ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][122]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][121]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                           ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                         ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                          ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..15]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2..24]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[27,28,47]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..24]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..4]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][121]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][120]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                    ; Merged with projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][140]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][140]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1286                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byteen_field[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[27],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                                     ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[31],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[30],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[29],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[27],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[25],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[24],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[13],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[1],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[47],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][140],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][140]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][121],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][120]                                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                 ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                      ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                    ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                     ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                ;
; projNiosII_pio_Switches:pio_switches|readdata[20]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[19]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[18]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[17]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[16]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[15]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[14]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[13]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[12]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[11]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[10]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[9]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[8]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[15]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[14]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[13]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[12]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[11]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[10]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[9]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[8]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[7]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[6]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[5]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[4]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[3]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_timer_0:timer_0|readdata[2]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                  ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                         ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                            ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                              ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                              ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[0]                                                                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                   ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[31]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[30]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[29]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[28]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[27]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[26]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[25]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[24]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[23]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[22]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_pio_Switches:pio_switches|readdata[21]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                           ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                             ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                           ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                               ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                           ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                        ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                            ; Stuck at GND                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts                   ; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2064  ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 207   ;
; Number of registers using Asynchronous Clear ; 1459  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1138  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; projNiosII_timer_0:timer_0|internal_counter[16]                                                                                                                                                                   ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[17]                                                                                                                                                                   ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[18]                                                                                                                                                                   ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[0]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[1]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[2]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[3]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[4]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[8]                                                                                                                                                                    ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[13]                                                                                                                                                                   ; 2       ;
; projNiosII_timer_0:timer_0|internal_counter[15]                                                                                                                                                                   ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                 ; 1       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                               ; 11      ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                 ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                        ; 1       ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ; 22      ;
; projNiosII_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                 ; 6       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                                                                                                                                     ; 2       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                       ; 6       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                      ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                       ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                       ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                       ; 2       ;
; projNiosII_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                       ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                     ; 54      ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                            ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                     ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                     ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                        ; 2       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; 2       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; 2       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; 2       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                            ; 4       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                      ; 1       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                               ; 9       ;
; projNiosII_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                        ; 1       ;
; projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                         ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                      ; 1       ;
; projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                ; 3       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; 1       ;
; projNiosII_spi_master:spi_master|spi_slave_select_reg[0]                                                                                                                                                          ; 2       ;
; projNiosII_spi_slave:spi_slave|TRDY                                                                                                                                                                               ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                         ; 1       ;
; projNiosII_spi_master:spi_master|stateZero                                                                                                                                                                        ; 1       ;
; projNiosII_spi_slave:spi_slave|ds3_SS_n                                                                                                                                                                           ; 2       ;
; projNiosII_spi_slave:spi_slave|ds2_SS_n                                                                                                                                                                           ; 5       ;
; projNiosII_spi_master:spi_master|spi_slave_select_holding_reg[0]                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                          ; 1       ;
; projNiosII_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                           ; 2       ;
; projNiosII_spi_slave:spi_slave|shiftStateZero                                                                                                                                                                     ; 10      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                      ; 3       ;
; Total number of inverted registers = 66                                                                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[2]                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |projNiosII|projNiosII_spi_master:spi_master|data_to_cpu[12]                                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_master:spi_master|data_to_cpu[8]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_master:spi_master|data_to_cpu[2]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_master:spi_master|data_to_cpu[4]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_src2[28]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|MonDReg[6]                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|MonDReg[29]                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|readdata[2]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_master:spi_master|shift_reg[0]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_slave:spi_slave|shift_reg[0]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|d_writedata[24]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|sr[18] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|MonAReg[8]                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_slave:spi_slave|data_to_cpu[0]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_slave:spi_slave|data_to_cpu[8]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_spi_slave:spi_slave|data_to_cpu[7]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break|break_readreg[20]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |projNiosII|projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                   ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|E_logic_result[13]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[7]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[2]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |projNiosII|projNiosII_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[2]                                                                                                                                                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |projNiosII|projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|src_channel[6]                                                                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|Selector32                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |projNiosII|projNiosII_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |projNiosII|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_v9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ig91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for projNiosII_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+------------------------------------+
; Assignment                  ; Value ; From ; To                                 ;
+-----------------------------+-------+------+------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                    ;
+-----------------------------+-------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for projNiosII_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2|projNiosII_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0|altsyncram_eed3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                             ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; projNiosII_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                           ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                   ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; INIT_FILE                          ; projNiosII_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                          ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_v9h1                      ; Untyped                                                                                                                ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                             ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; projNiosII_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                           ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                   ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; INIT_FILE                          ; projNiosII_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                          ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0ah1                      ; Untyped                                                                                                                ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                               ; Type                                                                                                                                                                                                                                                ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; projNiosII_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                              ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                                         ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                                                  ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                                                 ; Signed Integer                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; projNiosII_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III                                         ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ig91                                     ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+----------------------------------------+
; Parameter Name ; Value                           ; Type                                   ;
+----------------+---------------------------------+----------------------------------------+
; INIT_FILE      ; projNiosII_onchip_memory2_0.hex ; String                                 ;
+----------------+---------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                         ;
+------------------------------------+---------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                      ;
; WIDTH_A                            ; 64                              ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                               ;
; NUMWORDS_A                         ; 6400                            ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 8                               ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                      ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                      ;
; INIT_FILE                          ; projNiosII_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 6400                            ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_fcd1                 ; Untyped                                      ;
+------------------------------------+---------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 117   ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 122   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 119   ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 126   ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 123   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 109   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 107   ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 106   ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 130   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 128   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 136   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 135   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 112   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 110   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 137   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 139   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 140   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 141   ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 141   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 141   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|projNiosII_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|projNiosII_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router|projNiosII_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_002|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_003|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_004|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005|projNiosII_mm_interconnect_0_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006|projNiosII_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_007|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_008|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_009|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_010|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_011|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                    ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                    ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                    ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                    ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                ;
; OUT_PKT_ADDR_H                ; 96    ; Signed Integer                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 97    ; Signed Integer                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 103   ; Signed Integer                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 106   ; Signed Integer                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 110   ; Signed Integer                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 112   ; Signed Integer                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 135   ; Signed Integer                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 136   ; Signed Integer                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 102   ; Signed Integer                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 113   ; Signed Integer                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 114   ; Signed Integer                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 137   ; Signed Integer                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 139   ; Signed Integer                                                                                ;
; OUT_ST_DATA_W                 ; 140   ; Signed Integer                                                                                ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                    ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                    ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                    ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                    ;
; IN_PKT_ADDR_H                 ; 96    ; Signed Integer                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                    ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 97    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 103   ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 106   ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 107   ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 109   ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 110   ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 112   ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 135   ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 136   ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 102   ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 113   ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 114   ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 137   ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 139   ; Signed Integer                                                                                    ;
; IN_ST_DATA_W                  ; 140   ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                    ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                    ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                    ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                    ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                                                                 ;
; WIDTH_A                            ; 64                              ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 13                              ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 6400                            ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 8                               ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ          ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ          ; Untyped                                                                                                 ;
; INIT_FILE                          ; projNiosII_onchip_memory2_0.hex ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 1024                            ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                          ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                          ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_eed3                 ; Untyped                                                                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 6400                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 6400                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                    ;
+----------------------+-------+----------+----------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                               ;
+----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006|projNiosII_mm_interconnect_0_id_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005|projNiosII_mm_interconnect_0_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router|projNiosII_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|projNiosII_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|projNiosII_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_control_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_lcd_data_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_slave_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_control_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                               ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                          ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_slave_spi_control_port_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                               ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                          ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_spi_slave:spi_slave"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_spi_master:spi_master"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_altpll_mna2:sd1"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_altpll_0:altpll_0" ;
+-----------+--------+----------+--------------------------+
; Port      ; Type   ; Severity ; Details                  ;
+-----------+--------+----------+--------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected   ;
; locked    ; Output ; Info     ; Explicitly unconnected   ;
; phasedone ; Output ; Info     ; Explicitly unconnected   ;
+-----------+--------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_new_sdram_controller_0:new_sdram_controller_0|projNiosII_new_sdram_controller_0_input_efifo_module:the_projNiosII_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic"                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_jtag_uart_0:jtag_uart_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_pib:the_projNiosII_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dtrace:the_projNiosII_nios2_qsys_0_nios2_oci_dtrace|projNiosII_nios2_qsys_0_nios2_oci_td_mode:projNiosII_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_itrace:the_projNiosII_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_xbrk:the_projNiosII_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_test_bench:the_projNiosII_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                               ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                          ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "projNiosII_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-------------------------------+
; Port         ; Type   ; Severity ; Details                       ;
+--------------+--------+----------+-------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected        ;
+--------------+--------+----------+-------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Fri Jul 13 17:06:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projNiosII -c projNiosII
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "projNiosII.qsys"
Info (12250): 2018.07.13.17:06:02 Progress: Loading projNiosII/projNiosII.qsys
Info (12250): 2018.07.13.17:06:02 Progress: Reading input file
Info (12250): 2018.07.13.17:06:02 Progress: Adding clk_0 [clock_source 13.1]
Info (12250): 2018.07.13.17:06:02 Progress: Parameterizing module clk_0
Info (12250): 2018.07.13.17:06:02 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Info (12250): 2018.07.13.17:06:02 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2018.07.13.17:06:02 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Info (12250): 2018.07.13.17:06:02 Progress: Parameterizing module jtag_uart_0
Info (12250): 2018.07.13.17:06:02 Progress: Adding timer_0 [altera_avalon_timer 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module timer_0
Info (12250): 2018.07.13.17:06:03 Progress: Adding pio_LED [altera_avalon_pio 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module pio_LED
Info (12250): 2018.07.13.17:06:03 Progress: Adding pio_Switches [altera_avalon_pio 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module pio_Switches
Info (12250): 2018.07.13.17:06:03 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2018.07.13.17:06:03 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.07.13.17:06:03 Progress: Adding altpll_0 [altpll 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module altpll_0
Info (12250): 2018.07.13.17:06:03 Progress: Adding spi_master [altera_avalon_spi 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module spi_master
Info (12250): 2018.07.13.17:06:03 Progress: Adding spi_slave [altera_avalon_spi 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module spi_slave
Info (12250): 2018.07.13.17:06:03 Progress: Adding pio_LCD_data [altera_avalon_pio 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module pio_LCD_data
Info (12250): 2018.07.13.17:06:03 Progress: Adding pio_LCD_control [altera_avalon_pio 13.1]
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing module pio_LCD_control
Info (12250): 2018.07.13.17:06:03 Progress: Building connections
Info (12250): 2018.07.13.17:06:03 Progress: Parameterizing connections
Info (12250): 2018.07.13.17:06:03 Progress: Validating
Info (12250): 2018.07.13.17:06:04 Progress: Done reading input file
Info (12250): ProjNiosII.pio_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): ProjNiosII.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): ProjNiosII.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): ProjNiosII.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): ProjNiosII: Generating projNiosII "projNiosII" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 13 modules, 56 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 13 modules, 51 connections
Info (12250): Merlin_translator_transform: After transform: 27 modules, 107 connections
Info (12250): Merlin_domain_transform: After transform: 56 modules, 298 connections
Info (12250): Merlin_router_transform: After transform: 70 modules, 354 connections
Info (12250): Merlin_burst_transform: After transform: 71 modules, 358 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 98 modules, 430 connections
Info (12250): Merlin_width_transform: After transform: 102 modules, 446 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux.src7 and cmd_xbar_mux_007.sink0
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux.sink7
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 104 modules, 460 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 108 modules, 569 connections
Info (12250): Merlin_hierarchy_transform: After transform: 14 modules, 61 connections
Info (12250): Merlin_mm_transform: After transform: 14 modules, 61 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 15 modules, 65 connections
Info (12250): Reset_adaptation_transform: After transform: 18 modules, 68 connections
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'projNiosII_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec O:/altera/13.1/quartus/bin/eperlcmd.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I O:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I O:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I O:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- O:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=projNiosII_nios2_qsys_0 --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0001_nios2_qsys_0_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0001_nios2_qsys_0_gen//projNiosII_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:11 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:11 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   Couldn't query license setup in Quartus directory O:/altera/13.1/quartus
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:12 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:14 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:14 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2018.07.13 17:06:16 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'projNiosII_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "projNiosII" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'projNiosII_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projNiosII_jtag_uart_0 --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0002_jtag_uart_0_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0002_jtag_uart_0_gen//projNiosII_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'projNiosII_jtag_uart_0'
Info (12250): Jtag_uart_0: "projNiosII" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Timer_0: Starting RTL generation for module 'projNiosII_timer_0'
Info (12250): Timer_0:   Generation command is [exec O:/Altera/13.1/quartus/bin//perl/bin/perl.exe -I O:/Altera/13.1/quartus/bin//perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=projNiosII_timer_0 --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0003_timer_0_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0003_timer_0_gen//projNiosII_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'projNiosII_timer_0'
Info (12250): Timer_0: "projNiosII" instantiated altera_avalon_timer "timer_0"
Info (12250): Pio_LED: Starting RTL generation for module 'projNiosII_pio_LED'
Info (12250): Pio_LED:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projNiosII_pio_LED --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0004_pio_LED_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0004_pio_LED_gen//projNiosII_pio_LED_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_LED: Done RTL generation for module 'projNiosII_pio_LED'
Info (12250): Pio_LED: "projNiosII" instantiated altera_avalon_pio "pio_LED"
Info (12250): Pio_Switches: Starting RTL generation for module 'projNiosII_pio_Switches'
Info (12250): Pio_Switches:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projNiosII_pio_Switches --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0005_pio_Switches_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0005_pio_Switches_gen//projNiosII_pio_Switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_Switches: Done RTL generation for module 'projNiosII_pio_Switches'
Info (12250): Pio_Switches: "projNiosII" instantiated altera_avalon_pio "pio_Switches"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'projNiosII_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=projNiosII_new_sdram_controller_0 --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0006_new_sdram_controller_0_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0006_new_sdram_controller_0_gen//projNiosII_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'projNiosII_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "projNiosII" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'projNiosII_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=projNiosII_onchip_memory2_0 --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0007_onchip_memory2_0_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0007_onchip_memory2_0_gen//projNiosII_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'projNiosII_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "projNiosII" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Altpll_0: "projNiosII" instantiated altpll "altpll_0"
Info (12250): Spi_master: Starting RTL generation for module 'projNiosII_spi_master'
Info (12250): Spi_master:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=projNiosII_spi_master --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0010_spi_master_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0010_spi_master_gen//projNiosII_spi_master_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_master: Done RTL generation for module 'projNiosII_spi_master'
Info (12250): Spi_master: "projNiosII" instantiated altera_avalon_spi "spi_master"
Info (12250): Spi_slave: Starting RTL generation for module 'projNiosII_spi_slave'
Info (12250): Spi_slave:   Generation command is [exec O:/altera/13.1/quartus/bin/perl/bin/perl.exe -I O:/altera/13.1/quartus/bin/perl/lib -I O:/altera/13.1/quartus/sopc_builder/bin/europa -I O:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I O:/altera/13.1/quartus/sopc_builder/bin -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- O:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=projNiosII_spi_slave --dir=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0011_spi_slave_gen/ --quartus_dir=O:/altera/13.1/quartus --verilog --config=C:/Users/natha/AppData/Local/Temp/alt7725_8662627337168559419.dir/0011_spi_slave_gen//projNiosII_spi_slave_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_slave: Done RTL generation for module 'projNiosII_spi_slave'
Info (12250): Spi_slave: "projNiosII" instantiated altera_avalon_spi "spi_slave"
Info (12250): Pipeline_bridge_swap_transform: After transform: 95 modules, 319 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 95 modules, 319 connections
Info (12250): Mm_interconnect_0: "projNiosII" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Irq_mapper: "projNiosII" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "projNiosII" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info (12250): Id_router_005: "mm_interconnect_0" instantiated altera_merlin_router "id_router_005"
Info (12250): Id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info (12250): Burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info (12250): Reusing file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/ip/projNiosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/ip/projNiosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/ip/projNiosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/ip/projNiosII/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/db/ip/projNiosII/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): ProjNiosII: Done "projNiosII" with 36 modules, 53 files, 1557352 bytes
Info (12249): Finished elaborating Qsys system entity "projNiosII.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/projniosii.v
    Info (12023): Found entity 1: projNiosII
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/projniosii/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/projniosii/submodules/projniosii_altpll_0.v
    Info (12023): Found entity 1: projNiosII_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: projNiosII_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: projNiosII_altpll_0_altpll_mna2
    Info (12023): Found entity 4: projNiosII_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_irq_mapper.sv
    Info (12023): Found entity 1: projNiosII_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/projniosii/submodules/projniosii_jtag_uart_0.v
    Info (12023): Found entity 1: projNiosII_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: projNiosII_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: projNiosII_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: projNiosII_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: projNiosII_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0.v
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_005.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_id_router_005_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_id_router_006.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_id_router_006_default_decode
    Info (12023): Found entity 2: projNiosII_mm_interconnect_0_id_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: projNiosII_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/projniosii/submodules/projniosii_new_sdram_controller_0.v
    Info (12023): Found entity 1: projNiosII_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: projNiosII_new_sdram_controller_0
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: projNiosII_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: projNiosII_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: projNiosII_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: projNiosII_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: projNiosII_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: projNiosII_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: projNiosII_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: projNiosII_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: projNiosII_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: projNiosII_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: projNiosII_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: projNiosII_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: projNiosII_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: projNiosII_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: projNiosII_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: projNiosII_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: projNiosII_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: projNiosII_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: projNiosII_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: projNiosII_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_onchip_memory2_0.v
    Info (12023): Found entity 1: projNiosII_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_pio_led.v
    Info (12023): Found entity 1: projNiosII_pio_LED
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_pio_switches.v
    Info (12023): Found entity 1: projNiosII_pio_Switches
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_spi_master.v
    Info (12023): Found entity 1: projNiosII_spi_master
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_spi_slave.v
    Info (12023): Found entity 1: projNiosII_spi_slave
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/projniosii/submodules/projniosii_timer_0.v
    Info (12023): Found entity 1: projNiosII_timer_0
Info (12127): Elaborating entity "projNiosII" for the top level hierarchy
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_test_bench" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_test_bench:the_projNiosII_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_register_bank_a_module" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "projNiosII_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v9h1.tdf
    Info (12023): Found entity 1: altsyncram_v9h1
Info (12128): Elaborating entity "altsyncram_v9h1" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_a_module:projNiosII_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_v9h1:auto_generated"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_register_bank_b_module" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "projNiosII_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ah1.tdf
    Info (12023): Found entity 1: altsyncram_0ah1
Info (12128): Elaborating entity "altsyncram_0ah1" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_register_bank_b_module:projNiosII_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_debug" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_debug:the_projNiosII_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_ocimem" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "projNiosII_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ig91.tdf
    Info (12023): Found entity 1: altsyncram_ig91
Info (12128): Elaborating entity "altsyncram_ig91" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_ocimem:the_projNiosII_nios2_qsys_0_nios2_ocimem|projNiosII_nios2_qsys_0_ociram_sp_ram_module:projNiosII_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ig91:auto_generated"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_avalon_reg" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_avalon_reg:the_projNiosII_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_break" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_break:the_projNiosII_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_xbrk:the_projNiosII_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dbrk:the_projNiosII_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_itrace" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_itrace:the_projNiosII_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dtrace:the_projNiosII_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_dtrace:the_projNiosII_nios2_qsys_0_nios2_oci_dtrace|projNiosII_nios2_qsys_0_nios2_oci_td_mode:projNiosII_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_fifo" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projNiosII_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projNiosII_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projNiosII_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_oci_test_bench" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_fifo:the_projNiosII_nios2_qsys_0_nios2_oci_fifo|projNiosII_nios2_qsys_0_oci_test_bench:the_projNiosII_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_pib" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_pib:the_projNiosII_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_nios2_oci_im" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_nios2_oci_im:the_projNiosII_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_tck:the_projNiosII_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "projNiosII_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|projNiosII_nios2_qsys_0_jtag_debug_module_sysclk:the_projNiosII_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "projNiosII_nios2_qsys_0:nios2_qsys_0|projNiosII_nios2_qsys_0_nios2_oci:the_projNiosII_nios2_qsys_0_nios2_oci|projNiosII_nios2_qsys_0_jtag_debug_module_wrapper:the_projNiosII_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:projNiosII_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "projNiosII_jtag_uart_0" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "projNiosII_jtag_uart_0_scfifo_w" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_w:the_projNiosII_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "projNiosII_jtag_uart_0_scfifo_r" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|projNiosII_jtag_uart_0_scfifo_r:the_projNiosII_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "projNiosII_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:projNiosII_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "projNiosII_timer_0" for hierarchy "projNiosII_timer_0:timer_0"
Info (12128): Elaborating entity "projNiosII_pio_LED" for hierarchy "projNiosII_pio_LED:pio_led"
Info (12128): Elaborating entity "projNiosII_pio_Switches" for hierarchy "projNiosII_pio_Switches:pio_switches"
Info (12128): Elaborating entity "projNiosII_new_sdram_controller_0" for hierarchy "projNiosII_new_sdram_controller_0:new_sdram_controller_0"
Info (12128): Elaborating entity "projNiosII_new_sdram_controller_0_input_efifo_module" for hierarchy "projNiosII_new_sdram_controller_0:new_sdram_controller_0|projNiosII_new_sdram_controller_0_input_efifo_module:the_projNiosII_new_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "projNiosII_onchip_memory2_0" for hierarchy "projNiosII_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "projNiosII_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "6400"
    Info (12134): Parameter "numwords_a" = "6400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fcd1.tdf
    Info (12023): Found entity 1: altsyncram_fcd1
Info (12128): Elaborating entity "altsyncram_fcd1" for hierarchy "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated"
Info (12128): Elaborating entity "projNiosII_altpll_0" for hierarchy "projNiosII_altpll_0:altpll_0"
Info (12128): Elaborating entity "projNiosII_altpll_0_stdsync_sv6" for hierarchy "projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "projNiosII_altpll_0_dffpipe_l2c" for hierarchy "projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_stdsync_sv6:stdsync2|projNiosII_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "projNiosII_altpll_0_altpll_mna2" for hierarchy "projNiosII_altpll_0:altpll_0|projNiosII_altpll_0_altpll_mna2:sd1"
Info (12128): Elaborating entity "projNiosII_spi_master" for hierarchy "projNiosII_spi_master:spi_master"
Info (12128): Elaborating entity "projNiosII_spi_slave" for hierarchy "projNiosII_spi_slave:spi_slave"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_addr_router" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_addr_router_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router:addr_router|projNiosII_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_addr_router_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_addr_router_001:addr_router_001|projNiosII_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router:id_router|projNiosII_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_001_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_001:id_router_001|projNiosII_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_005" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_005_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_005:id_router_005|projNiosII_mm_interconnect_0_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_006" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_id_router_006_default_decode" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_id_router_006:id_router_006|projNiosII_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_cmd_xbar_demux" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_cmd_xbar_mux" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_cmd_xbar_mux_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_rsp_xbar_demux" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_rsp_xbar_demux_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_rsp_xbar_mux" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "projNiosII_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|projNiosII_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "projNiosII_irq_mapper" for hierarchy "projNiosII_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "projNiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a32"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a54"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a55"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a24"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a56"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a25"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a57"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a26"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a58"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a34"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a1"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a33"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a36"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a35"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a37"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a48"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a47"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a46"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a45"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a44"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a43"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a28"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a60"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a53"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a27"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a59"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a42"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a41"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a40"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a39"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a52"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a38"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a51"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a50"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a49"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a29"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a61"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a30"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a62"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a31"
        Info (270019): RAM block slice "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|ram_block1a63"
Info (12130): Elaborated megafunction instantiation "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "projNiosII_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fcd1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6400"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "8"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "projNiosII_onchip_memory2_0.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eed3.tdf
    Info (12023): Found entity 1: altsyncram_eed3
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hra.tdf
    Info (12023): Found entity 1: decode_hra
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jnb.tdf
    Info (12023): Found entity 1: mux_jnb
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_external_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 348 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "proj_qsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity proj_qsys -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity proj_qsys -section_id Top was ignored
Info (144001): Generated suppressed messages file O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/output_files/projNiosII.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4754 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4116 logic cells
    Info (21064): Implemented 560 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 722 megabytes
    Info: Processing ended: Fri Jul 13 17:06:48 2018
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in O:/SotonOneDrive/OneDrive - University of Southampton/3rd year/ProjGit/projNiosII/output_files/projNiosII.map.smsg.


