#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 28 17:28:33 2021
# Process ID: 14128
# Current directory: D:/CG4002/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8288 D:\CG4002\project_1\project_1.xpr
# Log file: D:/CG4002/project_1/vivado.log
# Journal file: D:/CG4002/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CG4002/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CG4002/week7/mlphls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1007.391 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.391 ; gain = 0.000
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mlp_nn_0/S_AXIS_V(8) and /axi_dma_0/M_AXIS_MM2S(4)
Wrote  : <D:\CG4002\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mlp_nn_0/S_AXIS_V_TDATA'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mlp_nn_0/S_AXIS_V_TDATA'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
export_ip_user_files -of_objects [get_files D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/CG4002/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CG4002/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CG4002/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CG4002/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CG4002/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CG4002/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CG4002/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mlp_nn_0/S_AXIS_V_TDATA'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mlp_nn_0/S_AXIS_V_TDATA'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mlp_nn_0 .
Exporting to file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_bias_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom.dat'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
