# Language 
[English](#english-version) | [中文](#中文版本)

# <a id="english-version"></a>
# Sequence Detector - Detect 15 Zeros & 17 Ones
A VHDL Mealy FSM that detects a sequence of 15 consecutive '0's followed by a sequence of 17 consecutive '1's.
## How It Works
The mealy FSM has three states:
- **S0 (UNIT)** : The state of waiting for the first '0'.
- **S1 (FIRST)**: The state of 

  
# <a id="中文版本"></a>
## 序列检测器 - 识别 15 个连续 0 + 17 个连续 1
