;buildInfoPackage: chisel3, version: 3.3.0, scalaVersion: 2.11.12, sbtVersion: 1.3.8
circuit Top : 
  module DebugModule : 
    input clock : Clock
    input reset : Reset
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, dcpath : {halt : UInt<1>}, debugmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, resetcore : UInt<1>}
    
    io.resetcore is invalid @[debug.scala 112:6]
    io.debugmem.resp.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.resp.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.typ is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.fcn is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.addr is invalid @[debug.scala 112:6]
    io.debugmem.req.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.ready is invalid @[debug.scala 112:6]
    io.dcpath.halt is invalid @[debug.scala 112:6]
    io.ddpath.resetpc is invalid @[debug.scala 112:6]
    io.ddpath.rdata is invalid @[debug.scala 112:6]
    io.ddpath.validreq is invalid @[debug.scala 112:6]
    io.ddpath.wdata is invalid @[debug.scala 112:6]
    io.ddpath.addr is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.resp is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.data is invalid @[debug.scala 112:6]
    io.dmi.resp.valid is invalid @[debug.scala 112:6]
    io.dmi.resp.ready is invalid @[debug.scala 112:6]
    io.dmi.req.bits.data is invalid @[debug.scala 112:6]
    io.dmi.req.bits.addr is invalid @[debug.scala 112:6]
    io.dmi.req.bits.op is invalid @[debug.scala 112:6]
    io.dmi.req.valid is invalid @[debug.scala 112:6]
    io.dmi.req.ready is invalid @[debug.scala 112:6]
    io.dmi.req.ready <= io.dmi.req.valid @[debug.scala 114:20]
    io.dmi.resp.bits.resp <= UInt<1>("h00") @[debug.scala 116:25]
    wire dmstatusReset : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>} @[debug.scala 117:28]
    dmstatusReset.versionlo is invalid @[debug.scala 118:17]
    dmstatusReset.versionhi is invalid @[debug.scala 118:17]
    dmstatusReset.cfgstrvalid is invalid @[debug.scala 118:17]
    dmstatusReset.reserved1 is invalid @[debug.scala 118:17]
    dmstatusReset.authbusy is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated is invalid @[debug.scala 118:17]
    dmstatusReset.anyhalted is invalid @[debug.scala 118:17]
    dmstatusReset.allhalted is invalid @[debug.scala 118:17]
    dmstatusReset.anyrunning is invalid @[debug.scala 118:17]
    dmstatusReset.allrunning is invalid @[debug.scala 118:17]
    dmstatusReset.anyunavail is invalid @[debug.scala 118:17]
    dmstatusReset.allunavail is invalid @[debug.scala 118:17]
    dmstatusReset.anynonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.allnonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.anyresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.allresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.reserved0 is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated <= UInt<1>("h01") @[debug.scala 119:31]
    dmstatusReset.versionlo <= UInt<2>("h02") @[debug.scala 120:27]
    reg dmstatus : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>}, clock with : (reset => (reset, dmstatusReset)) @[debug.scala 121:25]
    wire sbcsreset : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 122:23]
    sbcsreset.sbaccess8 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess16 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess32 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess64 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess128 is invalid @[debug.scala 123:13]
    sbcsreset.sbasize is invalid @[debug.scala 123:13]
    sbcsreset.sberror is invalid @[debug.scala 123:13]
    sbcsreset.sbautoread is invalid @[debug.scala 123:13]
    sbcsreset.sbautoincrement is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess is invalid @[debug.scala 123:13]
    sbcsreset.sbsingleread is invalid @[debug.scala 123:13]
    sbcsreset.reserved0 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess <= UInt<2>("h02") @[debug.scala 124:22]
    sbcsreset.sbasize <= UInt<6>("h020") @[debug.scala 125:21]
    sbcsreset.sbaccess32 <= UInt<1>("h01") @[debug.scala 126:24]
    sbcsreset.sbaccess16 <= UInt<1>("h00") @[debug.scala 127:24]
    sbcsreset.sbaccess8 <= UInt<1>("h00") @[debug.scala 128:23]
    reg sbcs : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>}, clock with : (reset => (reset, sbcsreset)) @[debug.scala 129:21]
    wire abstractcsReset : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 130:29]
    abstractcsReset.datacount is invalid @[debug.scala 131:19]
    abstractcsReset.reserved3 is invalid @[debug.scala 131:19]
    abstractcsReset.cmderr is invalid @[debug.scala 131:19]
    abstractcsReset.reserved2 is invalid @[debug.scala 131:19]
    abstractcsReset.busy is invalid @[debug.scala 131:19]
    abstractcsReset.reserved1 is invalid @[debug.scala 131:19]
    abstractcsReset.progsize is invalid @[debug.scala 131:19]
    abstractcsReset.reserved0 is invalid @[debug.scala 131:19]
    abstractcsReset.datacount <= UInt<1>("h01") @[debug.scala 132:29]
    abstractcsReset.progsize <= UInt<3>("h04") @[debug.scala 133:28]
    reg abstractcs : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>}, clock with : (reset => (reset, abstractcsReset)) @[debug.scala 134:27]
    reg command : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>}, clock @[debug.scala 135:20]
    reg dmcontrol : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>}, clock @[debug.scala 136:22]
    reg progbuf : UInt<32>[4], clock @[debug.scala 137:20]
    reg data0 : UInt<32>, clock @[debug.scala 138:18]
    reg data1 : UInt<32>, clock @[debug.scala 139:18]
    reg data2 : UInt<32>, clock @[debug.scala 140:18]
    reg sbaddr : UInt<32>, clock @[debug.scala 141:19]
    reg sbdata : UInt<32>, clock @[debug.scala 142:19]
    reg memreadfire : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[debug.scala 143:28]
    reg coreresetval : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[debug.scala 144:29]
    node _T = cat(abstractcs.reserved3, abstractcs.datacount) @[debug.scala 147:47]
    node _T_1 = cat(abstractcs.reserved2, abstractcs.cmderr) @[debug.scala 147:47]
    node _T_2 = cat(_T_1, _T) @[debug.scala 147:47]
    node _T_3 = cat(abstractcs.reserved1, abstractcs.busy) @[debug.scala 147:47]
    node _T_4 = cat(abstractcs.reserved0, abstractcs.progsize) @[debug.scala 147:47]
    node _T_5 = cat(_T_4, _T_3) @[debug.scala 147:47]
    node _T_6 = cat(_T_5, _T_2) @[debug.scala 147:47]
    node _T_7 = cat(dmcontrol.ndmreset, dmcontrol.dmactive) @[debug.scala 148:45]
    node _T_8 = cat(dmcontrol.hartsel, dmcontrol.reserved1) @[debug.scala 148:45]
    node _T_9 = cat(_T_8, _T_7) @[debug.scala 148:45]
    node _T_10 = cat(dmcontrol.reserved0, dmcontrol.hasel) @[debug.scala 148:45]
    node _T_11 = cat(dmcontrol.haltreq, dmcontrol.resumereq) @[debug.scala 148:45]
    node _T_12 = cat(_T_11, dmcontrol.hartreset) @[debug.scala 148:45]
    node _T_13 = cat(_T_12, _T_10) @[debug.scala 148:45]
    node _T_14 = cat(_T_13, _T_9) @[debug.scala 148:45]
    node _T_15 = cat(dmstatus.versionhi, dmstatus.versionlo) @[debug.scala 149:44]
    node _T_16 = cat(dmstatus.reserved1, dmstatus.cfgstrvalid) @[debug.scala 149:44]
    node _T_17 = cat(_T_16, _T_15) @[debug.scala 149:44]
    node _T_18 = cat(dmstatus.authenticated, dmstatus.authbusy) @[debug.scala 149:44]
    node _T_19 = cat(dmstatus.allhalted, dmstatus.anyhalted) @[debug.scala 149:44]
    node _T_20 = cat(_T_19, _T_18) @[debug.scala 149:44]
    node _T_21 = cat(_T_20, _T_17) @[debug.scala 149:44]
    node _T_22 = cat(dmstatus.allrunning, dmstatus.anyrunning) @[debug.scala 149:44]
    node _T_23 = cat(dmstatus.allunavail, dmstatus.anyunavail) @[debug.scala 149:44]
    node _T_24 = cat(_T_23, _T_22) @[debug.scala 149:44]
    node _T_25 = cat(dmstatus.allnonexistent, dmstatus.anynonexistent) @[debug.scala 149:44]
    node _T_26 = cat(dmstatus.reserved0, dmstatus.allresumeack) @[debug.scala 149:44]
    node _T_27 = cat(_T_26, dmstatus.anyresumeack) @[debug.scala 149:44]
    node _T_28 = cat(_T_27, _T_25) @[debug.scala 149:44]
    node _T_29 = cat(_T_28, _T_24) @[debug.scala 149:44]
    node _T_30 = cat(_T_29, _T_21) @[debug.scala 149:44]
    node _T_31 = cat(command.write, command.regno) @[debug.scala 150:41]
    node _T_32 = cat(command.postexec, command.transfer) @[debug.scala 150:41]
    node _T_33 = cat(_T_32, _T_31) @[debug.scala 150:41]
    node _T_34 = cat(command.size, command.reserved1) @[debug.scala 150:41]
    node _T_35 = cat(command.cmdtype, command.reserved0) @[debug.scala 150:41]
    node _T_36 = cat(_T_35, _T_34) @[debug.scala 150:41]
    node _T_37 = cat(_T_36, _T_33) @[debug.scala 150:41]
    node _T_38 = cat(sbcs.sbaccess32, sbcs.sbaccess16) @[debug.scala 163:35]
    node _T_39 = cat(_T_38, sbcs.sbaccess8) @[debug.scala 163:35]
    node _T_40 = cat(sbcs.sbasize, sbcs.sbaccess128) @[debug.scala 163:35]
    node _T_41 = cat(_T_40, sbcs.sbaccess64) @[debug.scala 163:35]
    node _T_42 = cat(_T_41, _T_39) @[debug.scala 163:35]
    node _T_43 = cat(sbcs.sbautoincrement, sbcs.sbautoread) @[debug.scala 163:35]
    node _T_44 = cat(_T_43, sbcs.sberror) @[debug.scala 163:35]
    node _T_45 = cat(sbcs.reserved0, sbcs.sbsingleread) @[debug.scala 163:35]
    node _T_46 = cat(_T_45, sbcs.sbaccess) @[debug.scala 163:35]
    node _T_47 = cat(_T_46, _T_44) @[debug.scala 163:35]
    node _T_48 = cat(_T_47, _T_42) @[debug.scala 163:35]
    node _T_49 = eq(io.dmi.req.bits.addr, UInt<5>("h016")) @[debug.scala 166:79]
    node _T_50 = eq(io.dmi.req.bits.addr, UInt<5>("h010")) @[debug.scala 166:79]
    node _T_51 = eq(io.dmi.req.bits.addr, UInt<5>("h011")) @[debug.scala 166:79]
    node _T_52 = eq(io.dmi.req.bits.addr, UInt<5>("h017")) @[debug.scala 166:79]
    node _T_53 = eq(io.dmi.req.bits.addr, UInt<5>("h012")) @[debug.scala 166:79]
    node _T_54 = eq(io.dmi.req.bits.addr, UInt<5>("h018")) @[debug.scala 166:79]
    node _T_55 = eq(io.dmi.req.bits.addr, UInt<5>("h019")) @[debug.scala 166:79]
    node _T_56 = eq(io.dmi.req.bits.addr, UInt<3>("h04")) @[debug.scala 166:79]
    node _T_57 = eq(io.dmi.req.bits.addr, UInt<3>("h05")) @[debug.scala 166:79]
    node _T_58 = eq(io.dmi.req.bits.addr, UInt<3>("h06")) @[debug.scala 166:79]
    node _T_59 = eq(io.dmi.req.bits.addr, UInt<6>("h020")) @[debug.scala 166:79]
    node _T_60 = eq(io.dmi.req.bits.addr, UInt<6>("h021")) @[debug.scala 166:79]
    node _T_61 = eq(io.dmi.req.bits.addr, UInt<6>("h022")) @[debug.scala 166:79]
    node _T_62 = eq(io.dmi.req.bits.addr, UInt<6>("h023")) @[debug.scala 166:79]
    node _T_63 = eq(io.dmi.req.bits.addr, UInt<6>("h030")) @[debug.scala 166:79]
    node _T_64 = eq(io.dmi.req.bits.addr, UInt<6>("h034")) @[debug.scala 166:79]
    node _T_65 = eq(io.dmi.req.bits.addr, UInt<6>("h038")) @[debug.scala 166:79]
    node _T_66 = eq(io.dmi.req.bits.addr, UInt<6>("h039")) @[debug.scala 166:79]
    node _T_67 = eq(io.dmi.req.bits.addr, UInt<6>("h03c")) @[debug.scala 166:79]
    node _T_68 = mux(_T_49, _T_6, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_69 = mux(_T_50, _T_14, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_70 = mux(_T_51, _T_30, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_71 = mux(_T_52, _T_37, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_72 = mux(_T_53, UInt<21>("h0111bc0"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_73 = mux(_T_54, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_74 = mux(_T_55, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_75 = mux(_T_56, data0, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_76 = mux(_T_57, data1, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_77 = mux(_T_58, data2, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_78 = mux(_T_59, progbuf[0], UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_79 = mux(_T_60, progbuf[1], UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_80 = mux(_T_61, progbuf[2], UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_81 = mux(_T_62, progbuf[3], UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_82 = mux(_T_63, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_83 = mux(_T_64, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_84 = mux(_T_65, _T_48, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_85 = mux(_T_66, sbaddr, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_86 = mux(_T_67, sbdata, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_87 = or(_T_68, _T_69) @[Mux.scala 27:72]
    node _T_88 = or(_T_87, _T_70) @[Mux.scala 27:72]
    node _T_89 = or(_T_88, _T_71) @[Mux.scala 27:72]
    node _T_90 = or(_T_89, _T_72) @[Mux.scala 27:72]
    node _T_91 = or(_T_90, _T_73) @[Mux.scala 27:72]
    node _T_92 = or(_T_91, _T_74) @[Mux.scala 27:72]
    node _T_93 = or(_T_92, _T_75) @[Mux.scala 27:72]
    node _T_94 = or(_T_93, _T_76) @[Mux.scala 27:72]
    node _T_95 = or(_T_94, _T_77) @[Mux.scala 27:72]
    node _T_96 = or(_T_95, _T_78) @[Mux.scala 27:72]
    node _T_97 = or(_T_96, _T_79) @[Mux.scala 27:72]
    node _T_98 = or(_T_97, _T_80) @[Mux.scala 27:72]
    node _T_99 = or(_T_98, _T_81) @[Mux.scala 27:72]
    node _T_100 = or(_T_99, _T_82) @[Mux.scala 27:72]
    node _T_101 = or(_T_100, _T_83) @[Mux.scala 27:72]
    node _T_102 = or(_T_101, _T_84) @[Mux.scala 27:72]
    node _T_103 = or(_T_102, _T_85) @[Mux.scala 27:72]
    node _T_104 = or(_T_103, _T_86) @[Mux.scala 27:72]
    wire _T_105 : UInt<32> @[Mux.scala 27:72]
    _T_105 <= _T_104 @[Mux.scala 27:72]
    io.dmi.resp.bits.data <= _T_105 @[debug.scala 167:25]
    dmstatus.allhalted <= dmcontrol.haltreq @[debug.scala 169:22]
    dmstatus.allrunning <= dmcontrol.resumereq @[debug.scala 170:23]
    node _T_106 = eq(dmstatus.allrunning, UInt<1>("h00")) @[debug.scala 171:43]
    node _T_107 = and(dmstatus.allhalted, _T_106) @[debug.scala 171:40]
    io.dcpath.halt <= _T_107 @[debug.scala 171:18]
    node _T_108 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 172:28]
    when _T_108 : @[debug.scala 172:54]
      node _T_109 = and(_T_49, io.dmi.req.valid) @[debug.scala 173:54]
      when _T_109 : @[debug.scala 173:75]
        wire _T_110 : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 174:42]
        wire _T_111 : UInt<32>
        _T_111 <= io.dmi.req.bits.data
        node _T_112 = bits(_T_111, 4, 0) @[debug.scala 174:42]
        _T_110.datacount <= _T_112 @[debug.scala 174:42]
        node _T_113 = bits(_T_111, 7, 5) @[debug.scala 174:42]
        _T_110.reserved3 <= _T_113 @[debug.scala 174:42]
        node _T_114 = bits(_T_111, 10, 8) @[debug.scala 174:42]
        _T_110.cmderr <= _T_114 @[debug.scala 174:42]
        node _T_115 = bits(_T_111, 11, 11) @[debug.scala 174:42]
        _T_110.reserved2 <= _T_115 @[debug.scala 174:42]
        node _T_116 = bits(_T_111, 12, 12) @[debug.scala 174:42]
        _T_110.busy <= _T_116 @[debug.scala 174:42]
        node _T_117 = bits(_T_111, 23, 13) @[debug.scala 174:42]
        _T_110.reserved1 <= _T_117 @[debug.scala 174:42]
        node _T_118 = bits(_T_111, 28, 24) @[debug.scala 174:42]
        _T_110.progsize <= _T_118 @[debug.scala 174:42]
        node _T_119 = bits(_T_111, 31, 29) @[debug.scala 174:42]
        _T_110.reserved0 <= _T_119 @[debug.scala 174:42]
        abstractcs.cmderr <= _T_110.cmderr @[debug.scala 175:25]
        skip @[debug.scala 173:75]
      when _T_52 : @[debug.scala 177:50]
        wire _T_120 : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>} @[debug.scala 178:39]
        wire _T_121 : UInt<32>
        _T_121 <= io.dmi.req.bits.data
        node _T_122 = bits(_T_121, 15, 0) @[debug.scala 178:39]
        _T_120.regno <= _T_122 @[debug.scala 178:39]
        node _T_123 = bits(_T_121, 16, 16) @[debug.scala 178:39]
        _T_120.write <= _T_123 @[debug.scala 178:39]
        node _T_124 = bits(_T_121, 17, 17) @[debug.scala 178:39]
        _T_120.transfer <= _T_124 @[debug.scala 178:39]
        node _T_125 = bits(_T_121, 18, 18) @[debug.scala 178:39]
        _T_120.postexec <= _T_125 @[debug.scala 178:39]
        node _T_126 = bits(_T_121, 19, 19) @[debug.scala 178:39]
        _T_120.reserved1 <= _T_126 @[debug.scala 178:39]
        node _T_127 = bits(_T_121, 22, 20) @[debug.scala 178:39]
        _T_120.size <= _T_127 @[debug.scala 178:39]
        node _T_128 = bits(_T_121, 23, 23) @[debug.scala 178:39]
        _T_120.reserved0 <= _T_128 @[debug.scala 178:39]
        node _T_129 = bits(_T_121, 31, 24) @[debug.scala 178:39]
        _T_120.cmdtype <= _T_129 @[debug.scala 178:39]
        node _T_130 = eq(_T_120.size, UInt<2>("h02")) @[debug.scala 179:29]
        when _T_130 : @[debug.scala 179:37]
          command.postexec <= _T_120.postexec @[debug.scala 180:26]
          command.regno <= _T_120.regno @[debug.scala 181:23]
          command.transfer <= _T_120.transfer @[debug.scala 182:26]
          command.write <= _T_120.write @[debug.scala 183:23]
          abstractcs.cmderr <= UInt<1>("h01") @[debug.scala 184:27]
          skip @[debug.scala 179:37]
        else : @[debug.scala 185:20]
          abstractcs.cmderr <= UInt<2>("h02") @[debug.scala 186:27]
          skip @[debug.scala 185:20]
        skip @[debug.scala 177:50]
      when _T_50 : @[debug.scala 189:52]
        wire _T_131 : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>} @[debug.scala 190:39]
        wire _T_132 : UInt<32>
        _T_132 <= io.dmi.req.bits.data
        node _T_133 = bits(_T_132, 0, 0) @[debug.scala 190:39]
        _T_131.dmactive <= _T_133 @[debug.scala 190:39]
        node _T_134 = bits(_T_132, 1, 1) @[debug.scala 190:39]
        _T_131.ndmreset <= _T_134 @[debug.scala 190:39]
        node _T_135 = bits(_T_132, 15, 2) @[debug.scala 190:39]
        _T_131.reserved1 <= _T_135 @[debug.scala 190:39]
        node _T_136 = bits(_T_132, 25, 16) @[debug.scala 190:39]
        _T_131.hartsel <= _T_136 @[debug.scala 190:39]
        node _T_137 = bits(_T_132, 26, 26) @[debug.scala 190:39]
        _T_131.hasel <= _T_137 @[debug.scala 190:39]
        node _T_138 = bits(_T_132, 28, 27) @[debug.scala 190:39]
        _T_131.reserved0 <= _T_138 @[debug.scala 190:39]
        node _T_139 = bits(_T_132, 29, 29) @[debug.scala 190:39]
        _T_131.hartreset <= _T_139 @[debug.scala 190:39]
        node _T_140 = bits(_T_132, 30, 30) @[debug.scala 190:39]
        _T_131.resumereq <= _T_140 @[debug.scala 190:39]
        node _T_141 = bits(_T_132, 31, 31) @[debug.scala 190:39]
        _T_131.haltreq <= _T_141 @[debug.scala 190:39]
        dmcontrol.haltreq <= _T_131.haltreq @[debug.scala 191:25]
        dmcontrol.resumereq <= _T_131.resumereq @[debug.scala 192:27]
        dmcontrol.hartreset <= _T_131.hartreset @[debug.scala 193:27]
        dmcontrol.ndmreset <= _T_131.ndmreset @[debug.scala 194:26]
        dmcontrol.dmactive <= _T_131.dmactive @[debug.scala 195:26]
        skip @[debug.scala 189:52]
      when _T_65 : @[debug.scala 197:46]
        wire _T_142 : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 198:36]
        wire _T_143 : UInt<32>
        _T_143 <= io.dmi.req.bits.data
        node _T_144 = bits(_T_143, 0, 0) @[debug.scala 198:36]
        _T_142.sbaccess8 <= _T_144 @[debug.scala 198:36]
        node _T_145 = bits(_T_143, 1, 1) @[debug.scala 198:36]
        _T_142.sbaccess16 <= _T_145 @[debug.scala 198:36]
        node _T_146 = bits(_T_143, 2, 2) @[debug.scala 198:36]
        _T_142.sbaccess32 <= _T_146 @[debug.scala 198:36]
        node _T_147 = bits(_T_143, 3, 3) @[debug.scala 198:36]
        _T_142.sbaccess64 <= _T_147 @[debug.scala 198:36]
        node _T_148 = bits(_T_143, 4, 4) @[debug.scala 198:36]
        _T_142.sbaccess128 <= _T_148 @[debug.scala 198:36]
        node _T_149 = bits(_T_143, 11, 5) @[debug.scala 198:36]
        _T_142.sbasize <= _T_149 @[debug.scala 198:36]
        node _T_150 = bits(_T_143, 14, 12) @[debug.scala 198:36]
        _T_142.sberror <= _T_150 @[debug.scala 198:36]
        node _T_151 = bits(_T_143, 15, 15) @[debug.scala 198:36]
        _T_142.sbautoread <= _T_151 @[debug.scala 198:36]
        node _T_152 = bits(_T_143, 16, 16) @[debug.scala 198:36]
        _T_142.sbautoincrement <= _T_152 @[debug.scala 198:36]
        node _T_153 = bits(_T_143, 19, 17) @[debug.scala 198:36]
        _T_142.sbaccess <= _T_153 @[debug.scala 198:36]
        node _T_154 = bits(_T_143, 20, 20) @[debug.scala 198:36]
        _T_142.sbsingleread <= _T_154 @[debug.scala 198:36]
        node _T_155 = bits(_T_143, 31, 21) @[debug.scala 198:36]
        _T_142.reserved0 <= _T_155 @[debug.scala 198:36]
        sbcs.sbsingleread <= _T_142.sbsingleread @[debug.scala 199:25]
        sbcs.sbaccess <= _T_142.sbaccess @[debug.scala 200:21]
        sbcs.sbautoincrement <= _T_142.sbautoincrement @[debug.scala 201:28]
        sbcs.sbautoread <= _T_142.sbautoread @[debug.scala 202:23]
        sbcs.sberror <= _T_142.sberror @[debug.scala 203:20]
        skip @[debug.scala 197:46]
      when _T_66 : @[debug.scala 205:53]
        sbaddr <= io.dmi.req.bits.data @[debug.scala 205:62]
        skip @[debug.scala 205:53]
      when _T_67 : @[debug.scala 206:50]
        sbdata <= io.dmi.req.bits.data @[debug.scala 207:14]
        io.debugmem.req.bits.addr <= sbaddr @[debug.scala 208:33]
        io.debugmem.req.bits.data <= sbdata @[debug.scala 209:33]
        io.debugmem.req.bits.fcn <= UInt<1>("h01") @[debug.scala 210:32]
        io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 211:29]
        node _T_156 = and(sbcs.sbautoincrement, io.dmi.req.valid) @[debug.scala 212:33]
        when _T_156 : @[debug.scala 213:7]
          node _T_157 = add(sbaddr, UInt<3>("h04")) @[debug.scala 214:26]
          node _T_158 = tail(_T_157, 1) @[debug.scala 214:26]
          sbaddr <= _T_158 @[debug.scala 214:16]
          skip @[debug.scala 213:7]
        skip @[debug.scala 206:50]
      when _T_56 : @[debug.scala 217:48]
        data0 <= io.dmi.req.bits.data @[debug.scala 217:56]
        skip @[debug.scala 217:48]
      when _T_57 : @[debug.scala 218:50]
        data1 <= io.dmi.req.bits.data @[debug.scala 218:58]
        skip @[debug.scala 218:50]
      when _T_58 : @[debug.scala 219:50]
        data2 <= io.dmi.req.bits.data @[debug.scala 219:58]
        skip @[debug.scala 219:50]
      skip @[debug.scala 172:54]
    node _T_159 = and(command.regno, UInt<12>("h0fff")) @[debug.scala 223:35]
    io.ddpath.addr <= _T_159 @[debug.scala 223:18]
    node _T_160 = neq(abstractcs.cmderr, UInt<1>("h00")) @[debug.scala 224:46]
    node _T_161 = and(command.transfer, _T_160) @[debug.scala 224:25]
    when _T_161 : @[debug.scala 224:54]
      when command.write : @[debug.scala 225:24]
        io.ddpath.wdata <= data0 @[debug.scala 226:23]
        io.ddpath.validreq <= UInt<1>("h01") @[debug.scala 227:26]
        skip @[debug.scala 225:24]
      else : @[debug.scala 228:18]
        data0 <= io.ddpath.rdata @[debug.scala 229:13]
        skip @[debug.scala 228:18]
      abstractcs.cmderr <= UInt<1>("h00") @[debug.scala 231:23]
      skip @[debug.scala 224:54]
    node _T_162 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 234:71]
    node _T_163 = and(_T_67, _T_162) @[debug.scala 234:49]
    node _T_164 = eq(_T_163, UInt<1>("h00")) @[debug.scala 234:8]
    when _T_164 : @[debug.scala 234:98]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 235:30]
      skip @[debug.scala 234:98]
    reg firstreaddone : UInt<1>, clock @[debug.scala 239:26]
    reg _T_165 : UInt<1>, clock @[debug.scala 241:50]
    _T_165 <= io.debugmem.resp.valid @[debug.scala 241:50]
    node _T_166 = mux(firstreaddone, _T_165, io.dmi.req.valid) @[debug.scala 241:27]
    io.dmi.resp.valid <= _T_166 @[debug.scala 241:21]
    node _T_167 = eq(io.dmi.req.bits.op, UInt<1>("h01")) @[debug.scala 243:72]
    node _T_168 = and(_T_67, _T_167) @[debug.scala 243:49]
    node _T_169 = and(sbcs.sbautoread, firstreaddone) @[debug.scala 243:119]
    node _T_170 = or(_T_168, _T_169) @[debug.scala 243:99]
    when _T_170 : @[debug.scala 243:137]
      io.debugmem.req.bits.addr <= sbaddr @[debug.scala 244:31]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 245:30]
      io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 246:27]
      when io.debugmem.resp.valid : @[debug.scala 249:33]
        sbdata <= io.debugmem.resp.bits.data @[debug.scala 250:14]
        skip @[debug.scala 249:33]
      memreadfire <= UInt<1>("h01") @[debug.scala 252:17]
      firstreaddone <= UInt<1>("h01") @[debug.scala 253:19]
      skip @[debug.scala 243:137]
    node _T_171 = and(memreadfire, io.debugmem.resp.valid) @[debug.scala 256:20]
    when _T_171 : @[debug.scala 257:3]
      sbdata <= io.debugmem.resp.bits.data @[debug.scala 260:12]
      memreadfire <= UInt<1>("h00") @[debug.scala 261:17]
      when sbcs.sbautoincrement : @[debug.scala 263:5]
        node _T_172 = add(sbaddr, UInt<3>("h04")) @[debug.scala 264:24]
        node _T_173 = tail(_T_172, 1) @[debug.scala 264:24]
        sbaddr <= _T_173 @[debug.scala 264:14]
        skip @[debug.scala 263:5]
      skip @[debug.scala 257:3]
    node _T_174 = eq(_T_67, UInt<1>("h00")) @[debug.scala 268:8]
    when _T_174 : @[debug.scala 268:48]
      firstreaddone <= UInt<1>("h00") @[debug.scala 269:19]
      skip @[debug.scala 268:48]
    io.resetcore <= coreresetval @[debug.scala 272:16]
    node _T_175 = eq(io.dmi.req.bits.addr, UInt<7>("h044")) @[debug.scala 274:30]
    node _T_176 = and(_T_175, io.dmi.req.valid) @[debug.scala 274:43]
    when _T_176 : @[debug.scala 274:63]
      coreresetval <= UInt<1>("h00") @[debug.scala 275:18]
      skip @[debug.scala 274:63]
    
  module CtlPath : 
    input clock : Clock
    input reset : Reset
    output io : {flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip dat : {inst : UInt<32>, br_eq : UInt<1>, br_lt : UInt<1>, br_ltu : UInt<1>, csr_eret : UInt<1>}, ctl : {stall : UInt<1>, pc_sel : UInt<3>, op1_sel : UInt<2>, op2_sel : UInt<2>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, csr_cmd : UInt<3>, exception : UInt<1>}}
    
    io.ctl.exception is invalid @[cpath.scala 45:6]
    io.ctl.csr_cmd is invalid @[cpath.scala 45:6]
    io.ctl.rf_wen is invalid @[cpath.scala 45:6]
    io.ctl.wb_sel is invalid @[cpath.scala 45:6]
    io.ctl.alu_fun is invalid @[cpath.scala 45:6]
    io.ctl.op2_sel is invalid @[cpath.scala 45:6]
    io.ctl.op1_sel is invalid @[cpath.scala 45:6]
    io.ctl.pc_sel is invalid @[cpath.scala 45:6]
    io.ctl.stall is invalid @[cpath.scala 45:6]
    io.dat.csr_eret is invalid @[cpath.scala 45:6]
    io.dat.br_ltu is invalid @[cpath.scala 45:6]
    io.dat.br_lt is invalid @[cpath.scala 45:6]
    io.dat.br_eq is invalid @[cpath.scala 45:6]
    io.dat.inst is invalid @[cpath.scala 45:6]
    io.dmem.resp.bits.data is invalid @[cpath.scala 45:6]
    io.dmem.resp.valid is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.typ is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.fcn is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.data is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.addr is invalid @[cpath.scala 45:6]
    io.dmem.req.valid is invalid @[cpath.scala 45:6]
    io.dmem.req.ready is invalid @[cpath.scala 45:6]
    io.imem.resp.bits.data is invalid @[cpath.scala 45:6]
    io.imem.resp.valid is invalid @[cpath.scala 45:6]
    io.imem.req.bits.typ is invalid @[cpath.scala 45:6]
    io.imem.req.bits.fcn is invalid @[cpath.scala 45:6]
    io.imem.req.bits.data is invalid @[cpath.scala 45:6]
    io.imem.req.bits.addr is invalid @[cpath.scala 45:6]
    io.imem.req.valid is invalid @[cpath.scala 45:6]
    io.imem.req.ready is invalid @[cpath.scala 45:6]
    io.dcpath.halt is invalid @[cpath.scala 45:6]
    node _T = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<14>("h02003"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<2>("h03"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<15>("h04003"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<13>("h01003"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h05003"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<14>("h02023"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<6>("h023"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<13>("h01023"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<5>("h017"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<6>("h037"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<5>("h013"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h07013"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h06013"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h04013"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<14>("h02013"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<14>("h03013"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<13>("h01013"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<31>("h040005013"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<15>("h05013"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<13>("h01033"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<6>("h033"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<31>("h040000033"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<14>("h02033"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<14>("h03033"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<15>("h07033"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<15>("h06033"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<15>("h04033"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<31>("h040005033"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h05033"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<7>("h06f"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<7>("h067"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<7>("h063"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<13>("h01063"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<15>("h05063"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<15>("h07063"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<15>("h04063"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_73 = eq(UInt<15>("h06063"), _T_72) @[Lookup.scala 31:38]
    node _T_74 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_75 = eq(UInt<15>("h05073"), _T_74) @[Lookup.scala 31:38]
    node _T_76 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_77 = eq(UInt<15>("h06073"), _T_76) @[Lookup.scala 31:38]
    node _T_78 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_79 = eq(UInt<15>("h07073"), _T_78) @[Lookup.scala 31:38]
    node _T_80 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_81 = eq(UInt<13>("h01073"), _T_80) @[Lookup.scala 31:38]
    node _T_82 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_83 = eq(UInt<14>("h02073"), _T_82) @[Lookup.scala 31:38]
    node _T_84 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_85 = eq(UInt<14>("h03073"), _T_84) @[Lookup.scala 31:38]
    node _T_86 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_87 = eq(UInt<7>("h073"), _T_86) @[Lookup.scala 31:38]
    node _T_88 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_89 = eq(UInt<30>("h030200073"), _T_88) @[Lookup.scala 31:38]
    node _T_90 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_91 = eq(UInt<31>("h07b200073"), _T_90) @[Lookup.scala 31:38]
    node _T_92 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_93 = eq(UInt<21>("h0100073"), _T_92) @[Lookup.scala 31:38]
    node _T_94 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_95 = eq(UInt<29>("h010500073"), _T_94) @[Lookup.scala 31:38]
    node _T_96 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_97 = eq(UInt<13>("h0100f"), _T_96) @[Lookup.scala 31:38]
    node _T_98 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_99 = eq(UInt<4>("h0f"), _T_98) @[Lookup.scala 31:38]
    node _T_100 = mux(_T_99, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_97, UInt<1>("h01"), _T_100) @[Lookup.scala 33:37]
    node _T_102 = mux(_T_95, UInt<1>("h01"), _T_101) @[Lookup.scala 33:37]
    node _T_103 = mux(_T_93, UInt<1>("h01"), _T_102) @[Lookup.scala 33:37]
    node _T_104 = mux(_T_91, UInt<1>("h01"), _T_103) @[Lookup.scala 33:37]
    node _T_105 = mux(_T_89, UInt<1>("h01"), _T_104) @[Lookup.scala 33:37]
    node _T_106 = mux(_T_87, UInt<1>("h01"), _T_105) @[Lookup.scala 33:37]
    node _T_107 = mux(_T_85, UInt<1>("h01"), _T_106) @[Lookup.scala 33:37]
    node _T_108 = mux(_T_83, UInt<1>("h01"), _T_107) @[Lookup.scala 33:37]
    node _T_109 = mux(_T_81, UInt<1>("h01"), _T_108) @[Lookup.scala 33:37]
    node _T_110 = mux(_T_79, UInt<1>("h01"), _T_109) @[Lookup.scala 33:37]
    node _T_111 = mux(_T_77, UInt<1>("h01"), _T_110) @[Lookup.scala 33:37]
    node _T_112 = mux(_T_75, UInt<1>("h01"), _T_111) @[Lookup.scala 33:37]
    node _T_113 = mux(_T_73, UInt<1>("h01"), _T_112) @[Lookup.scala 33:37]
    node _T_114 = mux(_T_71, UInt<1>("h01"), _T_113) @[Lookup.scala 33:37]
    node _T_115 = mux(_T_69, UInt<1>("h01"), _T_114) @[Lookup.scala 33:37]
    node _T_116 = mux(_T_67, UInt<1>("h01"), _T_115) @[Lookup.scala 33:37]
    node _T_117 = mux(_T_65, UInt<1>("h01"), _T_116) @[Lookup.scala 33:37]
    node _T_118 = mux(_T_63, UInt<1>("h01"), _T_117) @[Lookup.scala 33:37]
    node _T_119 = mux(_T_61, UInt<1>("h01"), _T_118) @[Lookup.scala 33:37]
    node _T_120 = mux(_T_59, UInt<1>("h01"), _T_119) @[Lookup.scala 33:37]
    node _T_121 = mux(_T_57, UInt<1>("h01"), _T_120) @[Lookup.scala 33:37]
    node _T_122 = mux(_T_55, UInt<1>("h01"), _T_121) @[Lookup.scala 33:37]
    node _T_123 = mux(_T_53, UInt<1>("h01"), _T_122) @[Lookup.scala 33:37]
    node _T_124 = mux(_T_51, UInt<1>("h01"), _T_123) @[Lookup.scala 33:37]
    node _T_125 = mux(_T_49, UInt<1>("h01"), _T_124) @[Lookup.scala 33:37]
    node _T_126 = mux(_T_47, UInt<1>("h01"), _T_125) @[Lookup.scala 33:37]
    node _T_127 = mux(_T_45, UInt<1>("h01"), _T_126) @[Lookup.scala 33:37]
    node _T_128 = mux(_T_43, UInt<1>("h01"), _T_127) @[Lookup.scala 33:37]
    node _T_129 = mux(_T_41, UInt<1>("h01"), _T_128) @[Lookup.scala 33:37]
    node _T_130 = mux(_T_39, UInt<1>("h01"), _T_129) @[Lookup.scala 33:37]
    node _T_131 = mux(_T_37, UInt<1>("h01"), _T_130) @[Lookup.scala 33:37]
    node _T_132 = mux(_T_35, UInt<1>("h01"), _T_131) @[Lookup.scala 33:37]
    node _T_133 = mux(_T_33, UInt<1>("h01"), _T_132) @[Lookup.scala 33:37]
    node _T_134 = mux(_T_31, UInt<1>("h01"), _T_133) @[Lookup.scala 33:37]
    node _T_135 = mux(_T_29, UInt<1>("h01"), _T_134) @[Lookup.scala 33:37]
    node _T_136 = mux(_T_27, UInt<1>("h01"), _T_135) @[Lookup.scala 33:37]
    node _T_137 = mux(_T_25, UInt<1>("h01"), _T_136) @[Lookup.scala 33:37]
    node _T_138 = mux(_T_23, UInt<1>("h01"), _T_137) @[Lookup.scala 33:37]
    node _T_139 = mux(_T_21, UInt<1>("h01"), _T_138) @[Lookup.scala 33:37]
    node _T_140 = mux(_T_19, UInt<1>("h01"), _T_139) @[Lookup.scala 33:37]
    node _T_141 = mux(_T_17, UInt<1>("h01"), _T_140) @[Lookup.scala 33:37]
    node _T_142 = mux(_T_15, UInt<1>("h01"), _T_141) @[Lookup.scala 33:37]
    node _T_143 = mux(_T_13, UInt<1>("h01"), _T_142) @[Lookup.scala 33:37]
    node _T_144 = mux(_T_11, UInt<1>("h01"), _T_143) @[Lookup.scala 33:37]
    node _T_145 = mux(_T_9, UInt<1>("h01"), _T_144) @[Lookup.scala 33:37]
    node _T_146 = mux(_T_7, UInt<1>("h01"), _T_145) @[Lookup.scala 33:37]
    node _T_147 = mux(_T_5, UInt<1>("h01"), _T_146) @[Lookup.scala 33:37]
    node _T_148 = mux(_T_3, UInt<1>("h01"), _T_147) @[Lookup.scala 33:37]
    node cs_val_inst = mux(_T_1, UInt<1>("h01"), _T_148) @[Lookup.scala 33:37]
    node _T_149 = mux(_T_99, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_150 = mux(_T_97, UInt<4>("h00"), _T_149) @[Lookup.scala 33:37]
    node _T_151 = mux(_T_95, UInt<4>("h00"), _T_150) @[Lookup.scala 33:37]
    node _T_152 = mux(_T_93, UInt<4>("h00"), _T_151) @[Lookup.scala 33:37]
    node _T_153 = mux(_T_91, UInt<4>("h00"), _T_152) @[Lookup.scala 33:37]
    node _T_154 = mux(_T_89, UInt<4>("h00"), _T_153) @[Lookup.scala 33:37]
    node _T_155 = mux(_T_87, UInt<4>("h00"), _T_154) @[Lookup.scala 33:37]
    node _T_156 = mux(_T_85, UInt<4>("h00"), _T_155) @[Lookup.scala 33:37]
    node _T_157 = mux(_T_83, UInt<4>("h00"), _T_156) @[Lookup.scala 33:37]
    node _T_158 = mux(_T_81, UInt<4>("h00"), _T_157) @[Lookup.scala 33:37]
    node _T_159 = mux(_T_79, UInt<4>("h00"), _T_158) @[Lookup.scala 33:37]
    node _T_160 = mux(_T_77, UInt<4>("h00"), _T_159) @[Lookup.scala 33:37]
    node _T_161 = mux(_T_75, UInt<4>("h00"), _T_160) @[Lookup.scala 33:37]
    node _T_162 = mux(_T_73, UInt<4>("h06"), _T_161) @[Lookup.scala 33:37]
    node _T_163 = mux(_T_71, UInt<4>("h05"), _T_162) @[Lookup.scala 33:37]
    node _T_164 = mux(_T_69, UInt<4>("h04"), _T_163) @[Lookup.scala 33:37]
    node _T_165 = mux(_T_67, UInt<4>("h03"), _T_164) @[Lookup.scala 33:37]
    node _T_166 = mux(_T_65, UInt<4>("h01"), _T_165) @[Lookup.scala 33:37]
    node _T_167 = mux(_T_63, UInt<4>("h02"), _T_166) @[Lookup.scala 33:37]
    node _T_168 = mux(_T_61, UInt<4>("h08"), _T_167) @[Lookup.scala 33:37]
    node _T_169 = mux(_T_59, UInt<4>("h07"), _T_168) @[Lookup.scala 33:37]
    node _T_170 = mux(_T_57, UInt<4>("h00"), _T_169) @[Lookup.scala 33:37]
    node _T_171 = mux(_T_55, UInt<4>("h00"), _T_170) @[Lookup.scala 33:37]
    node _T_172 = mux(_T_53, UInt<4>("h00"), _T_171) @[Lookup.scala 33:37]
    node _T_173 = mux(_T_51, UInt<4>("h00"), _T_172) @[Lookup.scala 33:37]
    node _T_174 = mux(_T_49, UInt<4>("h00"), _T_173) @[Lookup.scala 33:37]
    node _T_175 = mux(_T_47, UInt<4>("h00"), _T_174) @[Lookup.scala 33:37]
    node _T_176 = mux(_T_45, UInt<4>("h00"), _T_175) @[Lookup.scala 33:37]
    node _T_177 = mux(_T_43, UInt<4>("h00"), _T_176) @[Lookup.scala 33:37]
    node _T_178 = mux(_T_41, UInt<4>("h00"), _T_177) @[Lookup.scala 33:37]
    node _T_179 = mux(_T_39, UInt<4>("h00"), _T_178) @[Lookup.scala 33:37]
    node _T_180 = mux(_T_37, UInt<4>("h00"), _T_179) @[Lookup.scala 33:37]
    node _T_181 = mux(_T_35, UInt<4>("h00"), _T_180) @[Lookup.scala 33:37]
    node _T_182 = mux(_T_33, UInt<4>("h00"), _T_181) @[Lookup.scala 33:37]
    node _T_183 = mux(_T_31, UInt<4>("h00"), _T_182) @[Lookup.scala 33:37]
    node _T_184 = mux(_T_29, UInt<4>("h00"), _T_183) @[Lookup.scala 33:37]
    node _T_185 = mux(_T_27, UInt<4>("h00"), _T_184) @[Lookup.scala 33:37]
    node _T_186 = mux(_T_25, UInt<4>("h00"), _T_185) @[Lookup.scala 33:37]
    node _T_187 = mux(_T_23, UInt<4>("h00"), _T_186) @[Lookup.scala 33:37]
    node _T_188 = mux(_T_21, UInt<4>("h00"), _T_187) @[Lookup.scala 33:37]
    node _T_189 = mux(_T_19, UInt<4>("h00"), _T_188) @[Lookup.scala 33:37]
    node _T_190 = mux(_T_17, UInt<4>("h00"), _T_189) @[Lookup.scala 33:37]
    node _T_191 = mux(_T_15, UInt<4>("h00"), _T_190) @[Lookup.scala 33:37]
    node _T_192 = mux(_T_13, UInt<4>("h00"), _T_191) @[Lookup.scala 33:37]
    node _T_193 = mux(_T_11, UInt<4>("h00"), _T_192) @[Lookup.scala 33:37]
    node _T_194 = mux(_T_9, UInt<4>("h00"), _T_193) @[Lookup.scala 33:37]
    node _T_195 = mux(_T_7, UInt<4>("h00"), _T_194) @[Lookup.scala 33:37]
    node _T_196 = mux(_T_5, UInt<4>("h00"), _T_195) @[Lookup.scala 33:37]
    node _T_197 = mux(_T_3, UInt<4>("h00"), _T_196) @[Lookup.scala 33:37]
    node cs_br_type = mux(_T_1, UInt<4>("h00"), _T_197) @[Lookup.scala 33:37]
    node _T_198 = mux(_T_99, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_199 = mux(_T_97, UInt<2>("h00"), _T_198) @[Lookup.scala 33:37]
    node _T_200 = mux(_T_95, UInt<2>("h00"), _T_199) @[Lookup.scala 33:37]
    node _T_201 = mux(_T_93, UInt<2>("h00"), _T_200) @[Lookup.scala 33:37]
    node _T_202 = mux(_T_91, UInt<2>("h00"), _T_201) @[Lookup.scala 33:37]
    node _T_203 = mux(_T_89, UInt<2>("h00"), _T_202) @[Lookup.scala 33:37]
    node _T_204 = mux(_T_87, UInt<2>("h00"), _T_203) @[Lookup.scala 33:37]
    node _T_205 = mux(_T_85, UInt<2>("h00"), _T_204) @[Lookup.scala 33:37]
    node _T_206 = mux(_T_83, UInt<2>("h00"), _T_205) @[Lookup.scala 33:37]
    node _T_207 = mux(_T_81, UInt<2>("h00"), _T_206) @[Lookup.scala 33:37]
    node _T_208 = mux(_T_79, UInt<2>("h02"), _T_207) @[Lookup.scala 33:37]
    node _T_209 = mux(_T_77, UInt<2>("h02"), _T_208) @[Lookup.scala 33:37]
    node _T_210 = mux(_T_75, UInt<2>("h02"), _T_209) @[Lookup.scala 33:37]
    node _T_211 = mux(_T_73, UInt<2>("h00"), _T_210) @[Lookup.scala 33:37]
    node _T_212 = mux(_T_71, UInt<2>("h00"), _T_211) @[Lookup.scala 33:37]
    node _T_213 = mux(_T_69, UInt<2>("h00"), _T_212) @[Lookup.scala 33:37]
    node _T_214 = mux(_T_67, UInt<2>("h00"), _T_213) @[Lookup.scala 33:37]
    node _T_215 = mux(_T_65, UInt<2>("h00"), _T_214) @[Lookup.scala 33:37]
    node _T_216 = mux(_T_63, UInt<2>("h00"), _T_215) @[Lookup.scala 33:37]
    node _T_217 = mux(_T_61, UInt<2>("h00"), _T_216) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_59, UInt<2>("h00"), _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_57, UInt<2>("h00"), _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_55, UInt<2>("h00"), _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_53, UInt<2>("h00"), _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_51, UInt<2>("h00"), _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_49, UInt<2>("h00"), _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_47, UInt<2>("h00"), _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_45, UInt<2>("h00"), _T_224) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_43, UInt<2>("h00"), _T_225) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_41, UInt<2>("h00"), _T_226) @[Lookup.scala 33:37]
    node _T_228 = mux(_T_39, UInt<2>("h00"), _T_227) @[Lookup.scala 33:37]
    node _T_229 = mux(_T_37, UInt<2>("h00"), _T_228) @[Lookup.scala 33:37]
    node _T_230 = mux(_T_35, UInt<2>("h00"), _T_229) @[Lookup.scala 33:37]
    node _T_231 = mux(_T_33, UInt<2>("h00"), _T_230) @[Lookup.scala 33:37]
    node _T_232 = mux(_T_31, UInt<2>("h00"), _T_231) @[Lookup.scala 33:37]
    node _T_233 = mux(_T_29, UInt<2>("h00"), _T_232) @[Lookup.scala 33:37]
    node _T_234 = mux(_T_27, UInt<2>("h00"), _T_233) @[Lookup.scala 33:37]
    node _T_235 = mux(_T_25, UInt<2>("h00"), _T_234) @[Lookup.scala 33:37]
    node _T_236 = mux(_T_23, UInt<2>("h00"), _T_235) @[Lookup.scala 33:37]
    node _T_237 = mux(_T_21, UInt<2>("h00"), _T_236) @[Lookup.scala 33:37]
    node _T_238 = mux(_T_19, UInt<2>("h01"), _T_237) @[Lookup.scala 33:37]
    node _T_239 = mux(_T_17, UInt<2>("h01"), _T_238) @[Lookup.scala 33:37]
    node _T_240 = mux(_T_15, UInt<2>("h00"), _T_239) @[Lookup.scala 33:37]
    node _T_241 = mux(_T_13, UInt<2>("h00"), _T_240) @[Lookup.scala 33:37]
    node _T_242 = mux(_T_11, UInt<2>("h00"), _T_241) @[Lookup.scala 33:37]
    node _T_243 = mux(_T_9, UInt<2>("h00"), _T_242) @[Lookup.scala 33:37]
    node _T_244 = mux(_T_7, UInt<2>("h00"), _T_243) @[Lookup.scala 33:37]
    node _T_245 = mux(_T_5, UInt<2>("h00"), _T_244) @[Lookup.scala 33:37]
    node _T_246 = mux(_T_3, UInt<2>("h00"), _T_245) @[Lookup.scala 33:37]
    node cs_op1_sel = mux(_T_1, UInt<2>("h00"), _T_246) @[Lookup.scala 33:37]
    node _T_247 = mux(_T_99, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_248 = mux(_T_97, UInt<2>("h00"), _T_247) @[Lookup.scala 33:37]
    node _T_249 = mux(_T_95, UInt<2>("h00"), _T_248) @[Lookup.scala 33:37]
    node _T_250 = mux(_T_93, UInt<2>("h00"), _T_249) @[Lookup.scala 33:37]
    node _T_251 = mux(_T_91, UInt<2>("h00"), _T_250) @[Lookup.scala 33:37]
    node _T_252 = mux(_T_89, UInt<2>("h00"), _T_251) @[Lookup.scala 33:37]
    node _T_253 = mux(_T_87, UInt<2>("h00"), _T_252) @[Lookup.scala 33:37]
    node _T_254 = mux(_T_85, UInt<2>("h00"), _T_253) @[Lookup.scala 33:37]
    node _T_255 = mux(_T_83, UInt<2>("h00"), _T_254) @[Lookup.scala 33:37]
    node _T_256 = mux(_T_81, UInt<2>("h00"), _T_255) @[Lookup.scala 33:37]
    node _T_257 = mux(_T_79, UInt<2>("h00"), _T_256) @[Lookup.scala 33:37]
    node _T_258 = mux(_T_77, UInt<2>("h00"), _T_257) @[Lookup.scala 33:37]
    node _T_259 = mux(_T_75, UInt<2>("h00"), _T_258) @[Lookup.scala 33:37]
    node _T_260 = mux(_T_73, UInt<2>("h00"), _T_259) @[Lookup.scala 33:37]
    node _T_261 = mux(_T_71, UInt<2>("h00"), _T_260) @[Lookup.scala 33:37]
    node _T_262 = mux(_T_69, UInt<2>("h00"), _T_261) @[Lookup.scala 33:37]
    node _T_263 = mux(_T_67, UInt<2>("h00"), _T_262) @[Lookup.scala 33:37]
    node _T_264 = mux(_T_65, UInt<2>("h00"), _T_263) @[Lookup.scala 33:37]
    node _T_265 = mux(_T_63, UInt<2>("h00"), _T_264) @[Lookup.scala 33:37]
    node _T_266 = mux(_T_61, UInt<2>("h01"), _T_265) @[Lookup.scala 33:37]
    node _T_267 = mux(_T_59, UInt<2>("h00"), _T_266) @[Lookup.scala 33:37]
    node _T_268 = mux(_T_57, UInt<2>("h00"), _T_267) @[Lookup.scala 33:37]
    node _T_269 = mux(_T_55, UInt<2>("h00"), _T_268) @[Lookup.scala 33:37]
    node _T_270 = mux(_T_53, UInt<2>("h00"), _T_269) @[Lookup.scala 33:37]
    node _T_271 = mux(_T_51, UInt<2>("h00"), _T_270) @[Lookup.scala 33:37]
    node _T_272 = mux(_T_49, UInt<2>("h00"), _T_271) @[Lookup.scala 33:37]
    node _T_273 = mux(_T_47, UInt<2>("h00"), _T_272) @[Lookup.scala 33:37]
    node _T_274 = mux(_T_45, UInt<2>("h00"), _T_273) @[Lookup.scala 33:37]
    node _T_275 = mux(_T_43, UInt<2>("h00"), _T_274) @[Lookup.scala 33:37]
    node _T_276 = mux(_T_41, UInt<2>("h00"), _T_275) @[Lookup.scala 33:37]
    node _T_277 = mux(_T_39, UInt<2>("h00"), _T_276) @[Lookup.scala 33:37]
    node _T_278 = mux(_T_37, UInt<2>("h01"), _T_277) @[Lookup.scala 33:37]
    node _T_279 = mux(_T_35, UInt<2>("h01"), _T_278) @[Lookup.scala 33:37]
    node _T_280 = mux(_T_33, UInt<2>("h01"), _T_279) @[Lookup.scala 33:37]
    node _T_281 = mux(_T_31, UInt<2>("h01"), _T_280) @[Lookup.scala 33:37]
    node _T_282 = mux(_T_29, UInt<2>("h01"), _T_281) @[Lookup.scala 33:37]
    node _T_283 = mux(_T_27, UInt<2>("h01"), _T_282) @[Lookup.scala 33:37]
    node _T_284 = mux(_T_25, UInt<2>("h01"), _T_283) @[Lookup.scala 33:37]
    node _T_285 = mux(_T_23, UInt<2>("h01"), _T_284) @[Lookup.scala 33:37]
    node _T_286 = mux(_T_21, UInt<2>("h01"), _T_285) @[Lookup.scala 33:37]
    node _T_287 = mux(_T_19, UInt<2>("h00"), _T_286) @[Lookup.scala 33:37]
    node _T_288 = mux(_T_17, UInt<2>("h03"), _T_287) @[Lookup.scala 33:37]
    node _T_289 = mux(_T_15, UInt<2>("h02"), _T_288) @[Lookup.scala 33:37]
    node _T_290 = mux(_T_13, UInt<2>("h02"), _T_289) @[Lookup.scala 33:37]
    node _T_291 = mux(_T_11, UInt<2>("h02"), _T_290) @[Lookup.scala 33:37]
    node _T_292 = mux(_T_9, UInt<2>("h01"), _T_291) @[Lookup.scala 33:37]
    node _T_293 = mux(_T_7, UInt<2>("h01"), _T_292) @[Lookup.scala 33:37]
    node _T_294 = mux(_T_5, UInt<2>("h01"), _T_293) @[Lookup.scala 33:37]
    node _T_295 = mux(_T_3, UInt<2>("h01"), _T_294) @[Lookup.scala 33:37]
    node cs_op2_sel = mux(_T_1, UInt<2>("h01"), _T_295) @[Lookup.scala 33:37]
    node _T_296 = mux(_T_99, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_297 = mux(_T_97, UInt<4>("h00"), _T_296) @[Lookup.scala 33:37]
    node _T_298 = mux(_T_95, UInt<4>("h00"), _T_297) @[Lookup.scala 33:37]
    node _T_299 = mux(_T_93, UInt<4>("h00"), _T_298) @[Lookup.scala 33:37]
    node _T_300 = mux(_T_91, UInt<4>("h00"), _T_299) @[Lookup.scala 33:37]
    node _T_301 = mux(_T_89, UInt<4>("h00"), _T_300) @[Lookup.scala 33:37]
    node _T_302 = mux(_T_87, UInt<4>("h00"), _T_301) @[Lookup.scala 33:37]
    node _T_303 = mux(_T_85, UInt<4>("h0b"), _T_302) @[Lookup.scala 33:37]
    node _T_304 = mux(_T_83, UInt<4>("h0b"), _T_303) @[Lookup.scala 33:37]
    node _T_305 = mux(_T_81, UInt<4>("h0b"), _T_304) @[Lookup.scala 33:37]
    node _T_306 = mux(_T_79, UInt<4>("h0b"), _T_305) @[Lookup.scala 33:37]
    node _T_307 = mux(_T_77, UInt<4>("h0b"), _T_306) @[Lookup.scala 33:37]
    node _T_308 = mux(_T_75, UInt<4>("h0b"), _T_307) @[Lookup.scala 33:37]
    node _T_309 = mux(_T_73, UInt<4>("h00"), _T_308) @[Lookup.scala 33:37]
    node _T_310 = mux(_T_71, UInt<4>("h00"), _T_309) @[Lookup.scala 33:37]
    node _T_311 = mux(_T_69, UInt<4>("h00"), _T_310) @[Lookup.scala 33:37]
    node _T_312 = mux(_T_67, UInt<4>("h00"), _T_311) @[Lookup.scala 33:37]
    node _T_313 = mux(_T_65, UInt<4>("h00"), _T_312) @[Lookup.scala 33:37]
    node _T_314 = mux(_T_63, UInt<4>("h00"), _T_313) @[Lookup.scala 33:37]
    node _T_315 = mux(_T_61, UInt<4>("h00"), _T_314) @[Lookup.scala 33:37]
    node _T_316 = mux(_T_59, UInt<4>("h00"), _T_315) @[Lookup.scala 33:37]
    node _T_317 = mux(_T_57, UInt<4>("h04"), _T_316) @[Lookup.scala 33:37]
    node _T_318 = mux(_T_55, UInt<4>("h05"), _T_317) @[Lookup.scala 33:37]
    node _T_319 = mux(_T_53, UInt<4>("h08"), _T_318) @[Lookup.scala 33:37]
    node _T_320 = mux(_T_51, UInt<4>("h07"), _T_319) @[Lookup.scala 33:37]
    node _T_321 = mux(_T_49, UInt<4>("h06"), _T_320) @[Lookup.scala 33:37]
    node _T_322 = mux(_T_47, UInt<4>("h0a"), _T_321) @[Lookup.scala 33:37]
    node _T_323 = mux(_T_45, UInt<4>("h09"), _T_322) @[Lookup.scala 33:37]
    node _T_324 = mux(_T_43, UInt<4>("h02"), _T_323) @[Lookup.scala 33:37]
    node _T_325 = mux(_T_41, UInt<4>("h01"), _T_324) @[Lookup.scala 33:37]
    node _T_326 = mux(_T_39, UInt<4>("h03"), _T_325) @[Lookup.scala 33:37]
    node _T_327 = mux(_T_37, UInt<4>("h04"), _T_326) @[Lookup.scala 33:37]
    node _T_328 = mux(_T_35, UInt<4>("h05"), _T_327) @[Lookup.scala 33:37]
    node _T_329 = mux(_T_33, UInt<4>("h03"), _T_328) @[Lookup.scala 33:37]
    node _T_330 = mux(_T_31, UInt<4>("h0a"), _T_329) @[Lookup.scala 33:37]
    node _T_331 = mux(_T_29, UInt<4>("h09"), _T_330) @[Lookup.scala 33:37]
    node _T_332 = mux(_T_27, UInt<4>("h08"), _T_331) @[Lookup.scala 33:37]
    node _T_333 = mux(_T_25, UInt<4>("h07"), _T_332) @[Lookup.scala 33:37]
    node _T_334 = mux(_T_23, UInt<4>("h06"), _T_333) @[Lookup.scala 33:37]
    node _T_335 = mux(_T_21, UInt<4>("h01"), _T_334) @[Lookup.scala 33:37]
    node _T_336 = mux(_T_19, UInt<4>("h0b"), _T_335) @[Lookup.scala 33:37]
    node _T_337 = mux(_T_17, UInt<4>("h01"), _T_336) @[Lookup.scala 33:37]
    node _T_338 = mux(_T_15, UInt<4>("h01"), _T_337) @[Lookup.scala 33:37]
    node _T_339 = mux(_T_13, UInt<4>("h01"), _T_338) @[Lookup.scala 33:37]
    node _T_340 = mux(_T_11, UInt<4>("h01"), _T_339) @[Lookup.scala 33:37]
    node _T_341 = mux(_T_9, UInt<4>("h01"), _T_340) @[Lookup.scala 33:37]
    node _T_342 = mux(_T_7, UInt<4>("h01"), _T_341) @[Lookup.scala 33:37]
    node _T_343 = mux(_T_5, UInt<4>("h01"), _T_342) @[Lookup.scala 33:37]
    node _T_344 = mux(_T_3, UInt<4>("h01"), _T_343) @[Lookup.scala 33:37]
    node cs0_0 = mux(_T_1, UInt<4>("h01"), _T_344) @[Lookup.scala 33:37]
    node _T_345 = mux(_T_99, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_346 = mux(_T_97, UInt<2>("h00"), _T_345) @[Lookup.scala 33:37]
    node _T_347 = mux(_T_95, UInt<2>("h00"), _T_346) @[Lookup.scala 33:37]
    node _T_348 = mux(_T_93, UInt<2>("h00"), _T_347) @[Lookup.scala 33:37]
    node _T_349 = mux(_T_91, UInt<2>("h00"), _T_348) @[Lookup.scala 33:37]
    node _T_350 = mux(_T_89, UInt<2>("h00"), _T_349) @[Lookup.scala 33:37]
    node _T_351 = mux(_T_87, UInt<2>("h00"), _T_350) @[Lookup.scala 33:37]
    node _T_352 = mux(_T_85, UInt<2>("h03"), _T_351) @[Lookup.scala 33:37]
    node _T_353 = mux(_T_83, UInt<2>("h03"), _T_352) @[Lookup.scala 33:37]
    node _T_354 = mux(_T_81, UInt<2>("h03"), _T_353) @[Lookup.scala 33:37]
    node _T_355 = mux(_T_79, UInt<2>("h03"), _T_354) @[Lookup.scala 33:37]
    node _T_356 = mux(_T_77, UInt<2>("h03"), _T_355) @[Lookup.scala 33:37]
    node _T_357 = mux(_T_75, UInt<2>("h03"), _T_356) @[Lookup.scala 33:37]
    node _T_358 = mux(_T_73, UInt<2>("h00"), _T_357) @[Lookup.scala 33:37]
    node _T_359 = mux(_T_71, UInt<2>("h00"), _T_358) @[Lookup.scala 33:37]
    node _T_360 = mux(_T_69, UInt<2>("h00"), _T_359) @[Lookup.scala 33:37]
    node _T_361 = mux(_T_67, UInt<2>("h00"), _T_360) @[Lookup.scala 33:37]
    node _T_362 = mux(_T_65, UInt<2>("h00"), _T_361) @[Lookup.scala 33:37]
    node _T_363 = mux(_T_63, UInt<2>("h00"), _T_362) @[Lookup.scala 33:37]
    node _T_364 = mux(_T_61, UInt<2>("h02"), _T_363) @[Lookup.scala 33:37]
    node _T_365 = mux(_T_59, UInt<2>("h02"), _T_364) @[Lookup.scala 33:37]
    node _T_366 = mux(_T_57, UInt<2>("h00"), _T_365) @[Lookup.scala 33:37]
    node _T_367 = mux(_T_55, UInt<2>("h00"), _T_366) @[Lookup.scala 33:37]
    node _T_368 = mux(_T_53, UInt<2>("h00"), _T_367) @[Lookup.scala 33:37]
    node _T_369 = mux(_T_51, UInt<2>("h00"), _T_368) @[Lookup.scala 33:37]
    node _T_370 = mux(_T_49, UInt<2>("h00"), _T_369) @[Lookup.scala 33:37]
    node _T_371 = mux(_T_47, UInt<2>("h00"), _T_370) @[Lookup.scala 33:37]
    node _T_372 = mux(_T_45, UInt<2>("h00"), _T_371) @[Lookup.scala 33:37]
    node _T_373 = mux(_T_43, UInt<2>("h00"), _T_372) @[Lookup.scala 33:37]
    node _T_374 = mux(_T_41, UInt<2>("h00"), _T_373) @[Lookup.scala 33:37]
    node _T_375 = mux(_T_39, UInt<2>("h00"), _T_374) @[Lookup.scala 33:37]
    node _T_376 = mux(_T_37, UInt<2>("h00"), _T_375) @[Lookup.scala 33:37]
    node _T_377 = mux(_T_35, UInt<2>("h00"), _T_376) @[Lookup.scala 33:37]
    node _T_378 = mux(_T_33, UInt<2>("h00"), _T_377) @[Lookup.scala 33:37]
    node _T_379 = mux(_T_31, UInt<2>("h00"), _T_378) @[Lookup.scala 33:37]
    node _T_380 = mux(_T_29, UInt<2>("h00"), _T_379) @[Lookup.scala 33:37]
    node _T_381 = mux(_T_27, UInt<2>("h00"), _T_380) @[Lookup.scala 33:37]
    node _T_382 = mux(_T_25, UInt<2>("h00"), _T_381) @[Lookup.scala 33:37]
    node _T_383 = mux(_T_23, UInt<2>("h00"), _T_382) @[Lookup.scala 33:37]
    node _T_384 = mux(_T_21, UInt<2>("h00"), _T_383) @[Lookup.scala 33:37]
    node _T_385 = mux(_T_19, UInt<2>("h00"), _T_384) @[Lookup.scala 33:37]
    node _T_386 = mux(_T_17, UInt<2>("h00"), _T_385) @[Lookup.scala 33:37]
    node _T_387 = mux(_T_15, UInt<2>("h00"), _T_386) @[Lookup.scala 33:37]
    node _T_388 = mux(_T_13, UInt<2>("h00"), _T_387) @[Lookup.scala 33:37]
    node _T_389 = mux(_T_11, UInt<2>("h00"), _T_388) @[Lookup.scala 33:37]
    node _T_390 = mux(_T_9, UInt<2>("h01"), _T_389) @[Lookup.scala 33:37]
    node _T_391 = mux(_T_7, UInt<2>("h01"), _T_390) @[Lookup.scala 33:37]
    node _T_392 = mux(_T_5, UInt<2>("h01"), _T_391) @[Lookup.scala 33:37]
    node _T_393 = mux(_T_3, UInt<2>("h01"), _T_392) @[Lookup.scala 33:37]
    node cs0_1 = mux(_T_1, UInt<2>("h01"), _T_393) @[Lookup.scala 33:37]
    node _T_394 = mux(_T_99, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_395 = mux(_T_97, UInt<1>("h00"), _T_394) @[Lookup.scala 33:37]
    node _T_396 = mux(_T_95, UInt<1>("h00"), _T_395) @[Lookup.scala 33:37]
    node _T_397 = mux(_T_93, UInt<1>("h00"), _T_396) @[Lookup.scala 33:37]
    node _T_398 = mux(_T_91, UInt<1>("h00"), _T_397) @[Lookup.scala 33:37]
    node _T_399 = mux(_T_89, UInt<1>("h00"), _T_398) @[Lookup.scala 33:37]
    node _T_400 = mux(_T_87, UInt<1>("h00"), _T_399) @[Lookup.scala 33:37]
    node _T_401 = mux(_T_85, UInt<1>("h01"), _T_400) @[Lookup.scala 33:37]
    node _T_402 = mux(_T_83, UInt<1>("h01"), _T_401) @[Lookup.scala 33:37]
    node _T_403 = mux(_T_81, UInt<1>("h01"), _T_402) @[Lookup.scala 33:37]
    node _T_404 = mux(_T_79, UInt<1>("h01"), _T_403) @[Lookup.scala 33:37]
    node _T_405 = mux(_T_77, UInt<1>("h01"), _T_404) @[Lookup.scala 33:37]
    node _T_406 = mux(_T_75, UInt<1>("h01"), _T_405) @[Lookup.scala 33:37]
    node _T_407 = mux(_T_73, UInt<1>("h00"), _T_406) @[Lookup.scala 33:37]
    node _T_408 = mux(_T_71, UInt<1>("h00"), _T_407) @[Lookup.scala 33:37]
    node _T_409 = mux(_T_69, UInt<1>("h00"), _T_408) @[Lookup.scala 33:37]
    node _T_410 = mux(_T_67, UInt<1>("h00"), _T_409) @[Lookup.scala 33:37]
    node _T_411 = mux(_T_65, UInt<1>("h00"), _T_410) @[Lookup.scala 33:37]
    node _T_412 = mux(_T_63, UInt<1>("h00"), _T_411) @[Lookup.scala 33:37]
    node _T_413 = mux(_T_61, UInt<1>("h01"), _T_412) @[Lookup.scala 33:37]
    node _T_414 = mux(_T_59, UInt<1>("h01"), _T_413) @[Lookup.scala 33:37]
    node _T_415 = mux(_T_57, UInt<1>("h01"), _T_414) @[Lookup.scala 33:37]
    node _T_416 = mux(_T_55, UInt<1>("h01"), _T_415) @[Lookup.scala 33:37]
    node _T_417 = mux(_T_53, UInt<1>("h01"), _T_416) @[Lookup.scala 33:37]
    node _T_418 = mux(_T_51, UInt<1>("h01"), _T_417) @[Lookup.scala 33:37]
    node _T_419 = mux(_T_49, UInt<1>("h01"), _T_418) @[Lookup.scala 33:37]
    node _T_420 = mux(_T_47, UInt<1>("h01"), _T_419) @[Lookup.scala 33:37]
    node _T_421 = mux(_T_45, UInt<1>("h01"), _T_420) @[Lookup.scala 33:37]
    node _T_422 = mux(_T_43, UInt<1>("h01"), _T_421) @[Lookup.scala 33:37]
    node _T_423 = mux(_T_41, UInt<1>("h01"), _T_422) @[Lookup.scala 33:37]
    node _T_424 = mux(_T_39, UInt<1>("h01"), _T_423) @[Lookup.scala 33:37]
    node _T_425 = mux(_T_37, UInt<1>("h01"), _T_424) @[Lookup.scala 33:37]
    node _T_426 = mux(_T_35, UInt<1>("h01"), _T_425) @[Lookup.scala 33:37]
    node _T_427 = mux(_T_33, UInt<1>("h01"), _T_426) @[Lookup.scala 33:37]
    node _T_428 = mux(_T_31, UInt<1>("h01"), _T_427) @[Lookup.scala 33:37]
    node _T_429 = mux(_T_29, UInt<1>("h01"), _T_428) @[Lookup.scala 33:37]
    node _T_430 = mux(_T_27, UInt<1>("h01"), _T_429) @[Lookup.scala 33:37]
    node _T_431 = mux(_T_25, UInt<1>("h01"), _T_430) @[Lookup.scala 33:37]
    node _T_432 = mux(_T_23, UInt<1>("h01"), _T_431) @[Lookup.scala 33:37]
    node _T_433 = mux(_T_21, UInt<1>("h01"), _T_432) @[Lookup.scala 33:37]
    node _T_434 = mux(_T_19, UInt<1>("h01"), _T_433) @[Lookup.scala 33:37]
    node _T_435 = mux(_T_17, UInt<1>("h01"), _T_434) @[Lookup.scala 33:37]
    node _T_436 = mux(_T_15, UInt<1>("h00"), _T_435) @[Lookup.scala 33:37]
    node _T_437 = mux(_T_13, UInt<1>("h00"), _T_436) @[Lookup.scala 33:37]
    node _T_438 = mux(_T_11, UInt<1>("h00"), _T_437) @[Lookup.scala 33:37]
    node _T_439 = mux(_T_9, UInt<1>("h01"), _T_438) @[Lookup.scala 33:37]
    node _T_440 = mux(_T_7, UInt<1>("h01"), _T_439) @[Lookup.scala 33:37]
    node _T_441 = mux(_T_5, UInt<1>("h01"), _T_440) @[Lookup.scala 33:37]
    node _T_442 = mux(_T_3, UInt<1>("h01"), _T_441) @[Lookup.scala 33:37]
    node cs0_2 = mux(_T_1, UInt<1>("h01"), _T_442) @[Lookup.scala 33:37]
    node _T_443 = mux(_T_99, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_444 = mux(_T_97, UInt<1>("h00"), _T_443) @[Lookup.scala 33:37]
    node _T_445 = mux(_T_95, UInt<1>("h00"), _T_444) @[Lookup.scala 33:37]
    node _T_446 = mux(_T_93, UInt<1>("h00"), _T_445) @[Lookup.scala 33:37]
    node _T_447 = mux(_T_91, UInt<1>("h00"), _T_446) @[Lookup.scala 33:37]
    node _T_448 = mux(_T_89, UInt<1>("h00"), _T_447) @[Lookup.scala 33:37]
    node _T_449 = mux(_T_87, UInt<1>("h00"), _T_448) @[Lookup.scala 33:37]
    node _T_450 = mux(_T_85, UInt<1>("h00"), _T_449) @[Lookup.scala 33:37]
    node _T_451 = mux(_T_83, UInt<1>("h00"), _T_450) @[Lookup.scala 33:37]
    node _T_452 = mux(_T_81, UInt<1>("h00"), _T_451) @[Lookup.scala 33:37]
    node _T_453 = mux(_T_79, UInt<1>("h00"), _T_452) @[Lookup.scala 33:37]
    node _T_454 = mux(_T_77, UInt<1>("h00"), _T_453) @[Lookup.scala 33:37]
    node _T_455 = mux(_T_75, UInt<1>("h00"), _T_454) @[Lookup.scala 33:37]
    node _T_456 = mux(_T_73, UInt<1>("h00"), _T_455) @[Lookup.scala 33:37]
    node _T_457 = mux(_T_71, UInt<1>("h00"), _T_456) @[Lookup.scala 33:37]
    node _T_458 = mux(_T_69, UInt<1>("h00"), _T_457) @[Lookup.scala 33:37]
    node _T_459 = mux(_T_67, UInt<1>("h00"), _T_458) @[Lookup.scala 33:37]
    node _T_460 = mux(_T_65, UInt<1>("h00"), _T_459) @[Lookup.scala 33:37]
    node _T_461 = mux(_T_63, UInt<1>("h00"), _T_460) @[Lookup.scala 33:37]
    node _T_462 = mux(_T_61, UInt<1>("h00"), _T_461) @[Lookup.scala 33:37]
    node _T_463 = mux(_T_59, UInt<1>("h00"), _T_462) @[Lookup.scala 33:37]
    node _T_464 = mux(_T_57, UInt<1>("h00"), _T_463) @[Lookup.scala 33:37]
    node _T_465 = mux(_T_55, UInt<1>("h00"), _T_464) @[Lookup.scala 33:37]
    node _T_466 = mux(_T_53, UInt<1>("h00"), _T_465) @[Lookup.scala 33:37]
    node _T_467 = mux(_T_51, UInt<1>("h00"), _T_466) @[Lookup.scala 33:37]
    node _T_468 = mux(_T_49, UInt<1>("h00"), _T_467) @[Lookup.scala 33:37]
    node _T_469 = mux(_T_47, UInt<1>("h00"), _T_468) @[Lookup.scala 33:37]
    node _T_470 = mux(_T_45, UInt<1>("h00"), _T_469) @[Lookup.scala 33:37]
    node _T_471 = mux(_T_43, UInt<1>("h00"), _T_470) @[Lookup.scala 33:37]
    node _T_472 = mux(_T_41, UInt<1>("h00"), _T_471) @[Lookup.scala 33:37]
    node _T_473 = mux(_T_39, UInt<1>("h00"), _T_472) @[Lookup.scala 33:37]
    node _T_474 = mux(_T_37, UInt<1>("h00"), _T_473) @[Lookup.scala 33:37]
    node _T_475 = mux(_T_35, UInt<1>("h00"), _T_474) @[Lookup.scala 33:37]
    node _T_476 = mux(_T_33, UInt<1>("h00"), _T_475) @[Lookup.scala 33:37]
    node _T_477 = mux(_T_31, UInt<1>("h00"), _T_476) @[Lookup.scala 33:37]
    node _T_478 = mux(_T_29, UInt<1>("h00"), _T_477) @[Lookup.scala 33:37]
    node _T_479 = mux(_T_27, UInt<1>("h00"), _T_478) @[Lookup.scala 33:37]
    node _T_480 = mux(_T_25, UInt<1>("h00"), _T_479) @[Lookup.scala 33:37]
    node _T_481 = mux(_T_23, UInt<1>("h00"), _T_480) @[Lookup.scala 33:37]
    node _T_482 = mux(_T_21, UInt<1>("h00"), _T_481) @[Lookup.scala 33:37]
    node _T_483 = mux(_T_19, UInt<1>("h00"), _T_482) @[Lookup.scala 33:37]
    node _T_484 = mux(_T_17, UInt<1>("h00"), _T_483) @[Lookup.scala 33:37]
    node _T_485 = mux(_T_15, UInt<1>("h01"), _T_484) @[Lookup.scala 33:37]
    node _T_486 = mux(_T_13, UInt<1>("h01"), _T_485) @[Lookup.scala 33:37]
    node _T_487 = mux(_T_11, UInt<1>("h01"), _T_486) @[Lookup.scala 33:37]
    node _T_488 = mux(_T_9, UInt<1>("h01"), _T_487) @[Lookup.scala 33:37]
    node _T_489 = mux(_T_7, UInt<1>("h01"), _T_488) @[Lookup.scala 33:37]
    node _T_490 = mux(_T_5, UInt<1>("h01"), _T_489) @[Lookup.scala 33:37]
    node _T_491 = mux(_T_3, UInt<1>("h01"), _T_490) @[Lookup.scala 33:37]
    node cs0_3 = mux(_T_1, UInt<1>("h01"), _T_491) @[Lookup.scala 33:37]
    node _T_492 = mux(_T_99, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_493 = mux(_T_97, UInt<1>("h00"), _T_492) @[Lookup.scala 33:37]
    node _T_494 = mux(_T_95, UInt<1>("h00"), _T_493) @[Lookup.scala 33:37]
    node _T_495 = mux(_T_93, UInt<1>("h00"), _T_494) @[Lookup.scala 33:37]
    node _T_496 = mux(_T_91, UInt<1>("h00"), _T_495) @[Lookup.scala 33:37]
    node _T_497 = mux(_T_89, UInt<1>("h00"), _T_496) @[Lookup.scala 33:37]
    node _T_498 = mux(_T_87, UInt<1>("h00"), _T_497) @[Lookup.scala 33:37]
    node _T_499 = mux(_T_85, UInt<1>("h00"), _T_498) @[Lookup.scala 33:37]
    node _T_500 = mux(_T_83, UInt<1>("h00"), _T_499) @[Lookup.scala 33:37]
    node _T_501 = mux(_T_81, UInt<1>("h00"), _T_500) @[Lookup.scala 33:37]
    node _T_502 = mux(_T_79, UInt<1>("h00"), _T_501) @[Lookup.scala 33:37]
    node _T_503 = mux(_T_77, UInt<1>("h00"), _T_502) @[Lookup.scala 33:37]
    node _T_504 = mux(_T_75, UInt<1>("h00"), _T_503) @[Lookup.scala 33:37]
    node _T_505 = mux(_T_73, UInt<1>("h00"), _T_504) @[Lookup.scala 33:37]
    node _T_506 = mux(_T_71, UInt<1>("h00"), _T_505) @[Lookup.scala 33:37]
    node _T_507 = mux(_T_69, UInt<1>("h00"), _T_506) @[Lookup.scala 33:37]
    node _T_508 = mux(_T_67, UInt<1>("h00"), _T_507) @[Lookup.scala 33:37]
    node _T_509 = mux(_T_65, UInt<1>("h00"), _T_508) @[Lookup.scala 33:37]
    node _T_510 = mux(_T_63, UInt<1>("h00"), _T_509) @[Lookup.scala 33:37]
    node _T_511 = mux(_T_61, UInt<1>("h00"), _T_510) @[Lookup.scala 33:37]
    node _T_512 = mux(_T_59, UInt<1>("h00"), _T_511) @[Lookup.scala 33:37]
    node _T_513 = mux(_T_57, UInt<1>("h00"), _T_512) @[Lookup.scala 33:37]
    node _T_514 = mux(_T_55, UInt<1>("h00"), _T_513) @[Lookup.scala 33:37]
    node _T_515 = mux(_T_53, UInt<1>("h00"), _T_514) @[Lookup.scala 33:37]
    node _T_516 = mux(_T_51, UInt<1>("h00"), _T_515) @[Lookup.scala 33:37]
    node _T_517 = mux(_T_49, UInt<1>("h00"), _T_516) @[Lookup.scala 33:37]
    node _T_518 = mux(_T_47, UInt<1>("h00"), _T_517) @[Lookup.scala 33:37]
    node _T_519 = mux(_T_45, UInt<1>("h00"), _T_518) @[Lookup.scala 33:37]
    node _T_520 = mux(_T_43, UInt<1>("h00"), _T_519) @[Lookup.scala 33:37]
    node _T_521 = mux(_T_41, UInt<1>("h00"), _T_520) @[Lookup.scala 33:37]
    node _T_522 = mux(_T_39, UInt<1>("h00"), _T_521) @[Lookup.scala 33:37]
    node _T_523 = mux(_T_37, UInt<1>("h00"), _T_522) @[Lookup.scala 33:37]
    node _T_524 = mux(_T_35, UInt<1>("h00"), _T_523) @[Lookup.scala 33:37]
    node _T_525 = mux(_T_33, UInt<1>("h00"), _T_524) @[Lookup.scala 33:37]
    node _T_526 = mux(_T_31, UInt<1>("h00"), _T_525) @[Lookup.scala 33:37]
    node _T_527 = mux(_T_29, UInt<1>("h00"), _T_526) @[Lookup.scala 33:37]
    node _T_528 = mux(_T_27, UInt<1>("h00"), _T_527) @[Lookup.scala 33:37]
    node _T_529 = mux(_T_25, UInt<1>("h00"), _T_528) @[Lookup.scala 33:37]
    node _T_530 = mux(_T_23, UInt<1>("h00"), _T_529) @[Lookup.scala 33:37]
    node _T_531 = mux(_T_21, UInt<1>("h00"), _T_530) @[Lookup.scala 33:37]
    node _T_532 = mux(_T_19, UInt<1>("h00"), _T_531) @[Lookup.scala 33:37]
    node _T_533 = mux(_T_17, UInt<1>("h00"), _T_532) @[Lookup.scala 33:37]
    node _T_534 = mux(_T_15, UInt<1>("h01"), _T_533) @[Lookup.scala 33:37]
    node _T_535 = mux(_T_13, UInt<1>("h01"), _T_534) @[Lookup.scala 33:37]
    node _T_536 = mux(_T_11, UInt<1>("h01"), _T_535) @[Lookup.scala 33:37]
    node _T_537 = mux(_T_9, UInt<1>("h00"), _T_536) @[Lookup.scala 33:37]
    node _T_538 = mux(_T_7, UInt<1>("h00"), _T_537) @[Lookup.scala 33:37]
    node _T_539 = mux(_T_5, UInt<1>("h00"), _T_538) @[Lookup.scala 33:37]
    node _T_540 = mux(_T_3, UInt<1>("h00"), _T_539) @[Lookup.scala 33:37]
    node cs0_4 = mux(_T_1, UInt<1>("h00"), _T_540) @[Lookup.scala 33:37]
    node _T_541 = mux(_T_99, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_542 = mux(_T_97, UInt<3>("h00"), _T_541) @[Lookup.scala 33:37]
    node _T_543 = mux(_T_95, UInt<3>("h00"), _T_542) @[Lookup.scala 33:37]
    node _T_544 = mux(_T_93, UInt<3>("h00"), _T_543) @[Lookup.scala 33:37]
    node _T_545 = mux(_T_91, UInt<3>("h00"), _T_544) @[Lookup.scala 33:37]
    node _T_546 = mux(_T_89, UInt<3>("h00"), _T_545) @[Lookup.scala 33:37]
    node _T_547 = mux(_T_87, UInt<3>("h00"), _T_546) @[Lookup.scala 33:37]
    node _T_548 = mux(_T_85, UInt<3>("h00"), _T_547) @[Lookup.scala 33:37]
    node _T_549 = mux(_T_83, UInt<3>("h00"), _T_548) @[Lookup.scala 33:37]
    node _T_550 = mux(_T_81, UInt<3>("h00"), _T_549) @[Lookup.scala 33:37]
    node _T_551 = mux(_T_79, UInt<3>("h00"), _T_550) @[Lookup.scala 33:37]
    node _T_552 = mux(_T_77, UInt<3>("h00"), _T_551) @[Lookup.scala 33:37]
    node _T_553 = mux(_T_75, UInt<3>("h00"), _T_552) @[Lookup.scala 33:37]
    node _T_554 = mux(_T_73, UInt<3>("h00"), _T_553) @[Lookup.scala 33:37]
    node _T_555 = mux(_T_71, UInt<3>("h00"), _T_554) @[Lookup.scala 33:37]
    node _T_556 = mux(_T_69, UInt<3>("h00"), _T_555) @[Lookup.scala 33:37]
    node _T_557 = mux(_T_67, UInt<3>("h00"), _T_556) @[Lookup.scala 33:37]
    node _T_558 = mux(_T_65, UInt<3>("h00"), _T_557) @[Lookup.scala 33:37]
    node _T_559 = mux(_T_63, UInt<3>("h00"), _T_558) @[Lookup.scala 33:37]
    node _T_560 = mux(_T_61, UInt<3>("h00"), _T_559) @[Lookup.scala 33:37]
    node _T_561 = mux(_T_59, UInt<3>("h00"), _T_560) @[Lookup.scala 33:37]
    node _T_562 = mux(_T_57, UInt<3>("h00"), _T_561) @[Lookup.scala 33:37]
    node _T_563 = mux(_T_55, UInt<3>("h00"), _T_562) @[Lookup.scala 33:37]
    node _T_564 = mux(_T_53, UInt<3>("h00"), _T_563) @[Lookup.scala 33:37]
    node _T_565 = mux(_T_51, UInt<3>("h00"), _T_564) @[Lookup.scala 33:37]
    node _T_566 = mux(_T_49, UInt<3>("h00"), _T_565) @[Lookup.scala 33:37]
    node _T_567 = mux(_T_47, UInt<3>("h00"), _T_566) @[Lookup.scala 33:37]
    node _T_568 = mux(_T_45, UInt<3>("h00"), _T_567) @[Lookup.scala 33:37]
    node _T_569 = mux(_T_43, UInt<3>("h00"), _T_568) @[Lookup.scala 33:37]
    node _T_570 = mux(_T_41, UInt<3>("h00"), _T_569) @[Lookup.scala 33:37]
    node _T_571 = mux(_T_39, UInt<3>("h00"), _T_570) @[Lookup.scala 33:37]
    node _T_572 = mux(_T_37, UInt<3>("h00"), _T_571) @[Lookup.scala 33:37]
    node _T_573 = mux(_T_35, UInt<3>("h00"), _T_572) @[Lookup.scala 33:37]
    node _T_574 = mux(_T_33, UInt<3>("h00"), _T_573) @[Lookup.scala 33:37]
    node _T_575 = mux(_T_31, UInt<3>("h00"), _T_574) @[Lookup.scala 33:37]
    node _T_576 = mux(_T_29, UInt<3>("h00"), _T_575) @[Lookup.scala 33:37]
    node _T_577 = mux(_T_27, UInt<3>("h00"), _T_576) @[Lookup.scala 33:37]
    node _T_578 = mux(_T_25, UInt<3>("h00"), _T_577) @[Lookup.scala 33:37]
    node _T_579 = mux(_T_23, UInt<3>("h00"), _T_578) @[Lookup.scala 33:37]
    node _T_580 = mux(_T_21, UInt<3>("h00"), _T_579) @[Lookup.scala 33:37]
    node _T_581 = mux(_T_19, UInt<3>("h00"), _T_580) @[Lookup.scala 33:37]
    node _T_582 = mux(_T_17, UInt<3>("h00"), _T_581) @[Lookup.scala 33:37]
    node _T_583 = mux(_T_15, UInt<3>("h02"), _T_582) @[Lookup.scala 33:37]
    node _T_584 = mux(_T_13, UInt<3>("h01"), _T_583) @[Lookup.scala 33:37]
    node _T_585 = mux(_T_11, UInt<3>("h03"), _T_584) @[Lookup.scala 33:37]
    node _T_586 = mux(_T_9, UInt<3>("h06"), _T_585) @[Lookup.scala 33:37]
    node _T_587 = mux(_T_7, UInt<3>("h02"), _T_586) @[Lookup.scala 33:37]
    node _T_588 = mux(_T_5, UInt<3>("h05"), _T_587) @[Lookup.scala 33:37]
    node _T_589 = mux(_T_3, UInt<3>("h01"), _T_588) @[Lookup.scala 33:37]
    node cs0_5 = mux(_T_1, UInt<3>("h03"), _T_589) @[Lookup.scala 33:37]
    node _T_590 = mux(_T_99, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_591 = mux(_T_97, UInt<3>("h00"), _T_590) @[Lookup.scala 33:37]
    node _T_592 = mux(_T_95, UInt<3>("h00"), _T_591) @[Lookup.scala 33:37]
    node _T_593 = mux(_T_93, UInt<3>("h04"), _T_592) @[Lookup.scala 33:37]
    node _T_594 = mux(_T_91, UInt<3>("h04"), _T_593) @[Lookup.scala 33:37]
    node _T_595 = mux(_T_89, UInt<3>("h04"), _T_594) @[Lookup.scala 33:37]
    node _T_596 = mux(_T_87, UInt<3>("h04"), _T_595) @[Lookup.scala 33:37]
    node _T_597 = mux(_T_85, UInt<3>("h03"), _T_596) @[Lookup.scala 33:37]
    node _T_598 = mux(_T_83, UInt<3>("h02"), _T_597) @[Lookup.scala 33:37]
    node _T_599 = mux(_T_81, UInt<3>("h01"), _T_598) @[Lookup.scala 33:37]
    node _T_600 = mux(_T_79, UInt<3>("h03"), _T_599) @[Lookup.scala 33:37]
    node _T_601 = mux(_T_77, UInt<3>("h02"), _T_600) @[Lookup.scala 33:37]
    node _T_602 = mux(_T_75, UInt<3>("h01"), _T_601) @[Lookup.scala 33:37]
    node _T_603 = mux(_T_73, UInt<3>("h00"), _T_602) @[Lookup.scala 33:37]
    node _T_604 = mux(_T_71, UInt<3>("h00"), _T_603) @[Lookup.scala 33:37]
    node _T_605 = mux(_T_69, UInt<3>("h00"), _T_604) @[Lookup.scala 33:37]
    node _T_606 = mux(_T_67, UInt<3>("h00"), _T_605) @[Lookup.scala 33:37]
    node _T_607 = mux(_T_65, UInt<3>("h00"), _T_606) @[Lookup.scala 33:37]
    node _T_608 = mux(_T_63, UInt<3>("h00"), _T_607) @[Lookup.scala 33:37]
    node _T_609 = mux(_T_61, UInt<3>("h00"), _T_608) @[Lookup.scala 33:37]
    node _T_610 = mux(_T_59, UInt<3>("h00"), _T_609) @[Lookup.scala 33:37]
    node _T_611 = mux(_T_57, UInt<3>("h00"), _T_610) @[Lookup.scala 33:37]
    node _T_612 = mux(_T_55, UInt<3>("h00"), _T_611) @[Lookup.scala 33:37]
    node _T_613 = mux(_T_53, UInt<3>("h00"), _T_612) @[Lookup.scala 33:37]
    node _T_614 = mux(_T_51, UInt<3>("h00"), _T_613) @[Lookup.scala 33:37]
    node _T_615 = mux(_T_49, UInt<3>("h00"), _T_614) @[Lookup.scala 33:37]
    node _T_616 = mux(_T_47, UInt<3>("h00"), _T_615) @[Lookup.scala 33:37]
    node _T_617 = mux(_T_45, UInt<3>("h00"), _T_616) @[Lookup.scala 33:37]
    node _T_618 = mux(_T_43, UInt<3>("h00"), _T_617) @[Lookup.scala 33:37]
    node _T_619 = mux(_T_41, UInt<3>("h00"), _T_618) @[Lookup.scala 33:37]
    node _T_620 = mux(_T_39, UInt<3>("h00"), _T_619) @[Lookup.scala 33:37]
    node _T_621 = mux(_T_37, UInt<3>("h00"), _T_620) @[Lookup.scala 33:37]
    node _T_622 = mux(_T_35, UInt<3>("h00"), _T_621) @[Lookup.scala 33:37]
    node _T_623 = mux(_T_33, UInt<3>("h00"), _T_622) @[Lookup.scala 33:37]
    node _T_624 = mux(_T_31, UInt<3>("h00"), _T_623) @[Lookup.scala 33:37]
    node _T_625 = mux(_T_29, UInt<3>("h00"), _T_624) @[Lookup.scala 33:37]
    node _T_626 = mux(_T_27, UInt<3>("h00"), _T_625) @[Lookup.scala 33:37]
    node _T_627 = mux(_T_25, UInt<3>("h00"), _T_626) @[Lookup.scala 33:37]
    node _T_628 = mux(_T_23, UInt<3>("h00"), _T_627) @[Lookup.scala 33:37]
    node _T_629 = mux(_T_21, UInt<3>("h00"), _T_628) @[Lookup.scala 33:37]
    node _T_630 = mux(_T_19, UInt<3>("h00"), _T_629) @[Lookup.scala 33:37]
    node _T_631 = mux(_T_17, UInt<3>("h00"), _T_630) @[Lookup.scala 33:37]
    node _T_632 = mux(_T_15, UInt<3>("h00"), _T_631) @[Lookup.scala 33:37]
    node _T_633 = mux(_T_13, UInt<3>("h00"), _T_632) @[Lookup.scala 33:37]
    node _T_634 = mux(_T_11, UInt<3>("h00"), _T_633) @[Lookup.scala 33:37]
    node _T_635 = mux(_T_9, UInt<3>("h00"), _T_634) @[Lookup.scala 33:37]
    node _T_636 = mux(_T_7, UInt<3>("h00"), _T_635) @[Lookup.scala 33:37]
    node _T_637 = mux(_T_5, UInt<3>("h00"), _T_636) @[Lookup.scala 33:37]
    node _T_638 = mux(_T_3, UInt<3>("h00"), _T_637) @[Lookup.scala 33:37]
    node cs0_6 = mux(_T_1, UInt<3>("h00"), _T_638) @[Lookup.scala 33:37]
    node _T_639 = or(io.dat.csr_eret, io.ctl.exception) @[cpath.scala 118:43]
    node _T_640 = eq(cs_br_type, UInt<4>("h00")) @[cpath.scala 120:37]
    node _T_641 = eq(cs_br_type, UInt<4>("h01")) @[cpath.scala 121:37]
    node _T_642 = eq(io.dat.br_eq, UInt<1>("h00")) @[cpath.scala 121:54]
    node _T_643 = mux(_T_642, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 121:53]
    node _T_644 = eq(cs_br_type, UInt<4>("h02")) @[cpath.scala 122:37]
    node _T_645 = mux(io.dat.br_eq, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 122:53]
    node _T_646 = eq(cs_br_type, UInt<4>("h03")) @[cpath.scala 123:37]
    node _T_647 = eq(io.dat.br_lt, UInt<1>("h00")) @[cpath.scala 123:54]
    node _T_648 = mux(_T_647, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 123:53]
    node _T_649 = eq(cs_br_type, UInt<4>("h04")) @[cpath.scala 124:37]
    node _T_650 = eq(io.dat.br_ltu, UInt<1>("h00")) @[cpath.scala 124:54]
    node _T_651 = mux(_T_650, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 124:53]
    node _T_652 = eq(cs_br_type, UInt<4>("h05")) @[cpath.scala 125:37]
    node _T_653 = mux(io.dat.br_lt, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 125:53]
    node _T_654 = eq(cs_br_type, UInt<4>("h06")) @[cpath.scala 126:37]
    node _T_655 = mux(io.dat.br_ltu, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 126:53]
    node _T_656 = eq(cs_br_type, UInt<4>("h07")) @[cpath.scala 127:37]
    node _T_657 = eq(cs_br_type, UInt<4>("h08")) @[cpath.scala 128:37]
    node _T_658 = mux(_T_657, UInt<3>("h03"), UInt<3>("h00")) @[cpath.scala 128:25]
    node _T_659 = mux(_T_656, UInt<3>("h02"), _T_658) @[cpath.scala 127:25]
    node _T_660 = mux(_T_654, _T_655, _T_659) @[cpath.scala 126:25]
    node _T_661 = mux(_T_652, _T_653, _T_660) @[cpath.scala 125:25]
    node _T_662 = mux(_T_649, _T_651, _T_661) @[cpath.scala 124:25]
    node _T_663 = mux(_T_646, _T_648, _T_662) @[cpath.scala 123:25]
    node _T_664 = mux(_T_644, _T_645, _T_663) @[cpath.scala 122:25]
    node _T_665 = mux(_T_641, _T_643, _T_664) @[cpath.scala 121:25]
    node _T_666 = mux(_T_640, UInt<3>("h00"), _T_665) @[cpath.scala 120:25]
    node ctrl_pc_sel = mux(_T_639, UInt<3>("h04"), _T_666) @[cpath.scala 118:25]
    node _T_667 = eq(io.imem.resp.valid, UInt<1>("h00")) @[cpath.scala 131:17]
    node _T_668 = and(cs0_3, io.dmem.resp.valid) @[cpath.scala 131:53]
    node _T_669 = eq(cs0_3, UInt<1>("h00")) @[cpath.scala 131:79]
    node _T_670 = or(_T_668, _T_669) @[cpath.scala 131:76]
    node _T_671 = eq(_T_670, UInt<1>("h00")) @[cpath.scala 131:40]
    node stall = or(_T_667, _T_671) @[cpath.scala 131:37]
    io.ctl.stall <= stall @[cpath.scala 134:20]
    io.ctl.pc_sel <= ctrl_pc_sel @[cpath.scala 135:20]
    io.ctl.op1_sel <= cs_op1_sel @[cpath.scala 136:20]
    io.ctl.op2_sel <= cs_op2_sel @[cpath.scala 137:20]
    io.ctl.alu_fun <= cs0_0 @[cpath.scala 138:20]
    io.ctl.wb_sel <= cs0_1 @[cpath.scala 139:20]
    node _T_672 = or(stall, io.ctl.exception) @[cpath.scala 140:33]
    node _T_673 = mux(_T_672, UInt<1>("h00"), cs0_2) @[cpath.scala 140:26]
    io.ctl.rf_wen <= _T_673 @[cpath.scala 140:20]
    node rs1_addr = bits(io.dat.inst, 19, 15) @[cpath.scala 143:30]
    node _T_674 = eq(cs0_6, UInt<3>("h02")) @[cpath.scala 144:30]
    node _T_675 = eq(cs0_6, UInt<3>("h03")) @[cpath.scala 144:54]
    node _T_676 = or(_T_674, _T_675) @[cpath.scala 144:40]
    node _T_677 = eq(rs1_addr, UInt<1>("h00")) @[cpath.scala 144:77]
    node csr_ren = and(_T_676, _T_677) @[cpath.scala 144:65]
    node csr_cmd = mux(csr_ren, UInt<3>("h05"), cs0_6) @[cpath.scala 145:21]
    node _T_678 = mux(stall, UInt<3>("h00"), csr_cmd) @[cpath.scala 147:26]
    io.ctl.csr_cmd <= _T_678 @[cpath.scala 147:20]
    io.imem.req.valid <= UInt<1>("h01") @[cpath.scala 150:25]
    io.imem.req.bits.fcn <= UInt<1>("h00") @[cpath.scala 151:25]
    io.imem.req.bits.typ <= UInt<3>("h07") @[cpath.scala 152:25]
    io.dmem.req.valid <= cs0_3 @[cpath.scala 154:25]
    io.dmem.req.bits.fcn <= cs0_4 @[cpath.scala 155:25]
    io.dmem.req.bits.typ <= cs0_5 @[cpath.scala 156:25]
    node _T_679 = eq(cs_val_inst, UInt<1>("h00")) @[cpath.scala 164:25]
    node _T_680 = and(_T_679, io.imem.resp.valid) @[cpath.scala 164:38]
    io.ctl.exception <= _T_680 @[cpath.scala 164:21]
    
  module CSRFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip hartid : UInt<32>, rw : {flip cmd : UInt<3>, rdata : UInt<32>, flip wdata : UInt<32>}, csr_stall : UInt<1>, eret : UInt<1>, singleStep : UInt<1>, decode : {flip csr : UInt<12>, read_illegal : UInt<1>, write_illegal : UInt<1>, system_illegal : UInt<1>}, status : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, evec : UInt<32>, flip exception : UInt<1>, flip retire : UInt<1>, flip pc : UInt<32>, time : UInt<32>, counters : {flip inc : UInt<32>}[60]}
    
    io.counters[0].inc is invalid @[csr.scala 158:6]
    io.counters[1].inc is invalid @[csr.scala 158:6]
    io.counters[2].inc is invalid @[csr.scala 158:6]
    io.counters[3].inc is invalid @[csr.scala 158:6]
    io.counters[4].inc is invalid @[csr.scala 158:6]
    io.counters[5].inc is invalid @[csr.scala 158:6]
    io.counters[6].inc is invalid @[csr.scala 158:6]
    io.counters[7].inc is invalid @[csr.scala 158:6]
    io.counters[8].inc is invalid @[csr.scala 158:6]
    io.counters[9].inc is invalid @[csr.scala 158:6]
    io.counters[10].inc is invalid @[csr.scala 158:6]
    io.counters[11].inc is invalid @[csr.scala 158:6]
    io.counters[12].inc is invalid @[csr.scala 158:6]
    io.counters[13].inc is invalid @[csr.scala 158:6]
    io.counters[14].inc is invalid @[csr.scala 158:6]
    io.counters[15].inc is invalid @[csr.scala 158:6]
    io.counters[16].inc is invalid @[csr.scala 158:6]
    io.counters[17].inc is invalid @[csr.scala 158:6]
    io.counters[18].inc is invalid @[csr.scala 158:6]
    io.counters[19].inc is invalid @[csr.scala 158:6]
    io.counters[20].inc is invalid @[csr.scala 158:6]
    io.counters[21].inc is invalid @[csr.scala 158:6]
    io.counters[22].inc is invalid @[csr.scala 158:6]
    io.counters[23].inc is invalid @[csr.scala 158:6]
    io.counters[24].inc is invalid @[csr.scala 158:6]
    io.counters[25].inc is invalid @[csr.scala 158:6]
    io.counters[26].inc is invalid @[csr.scala 158:6]
    io.counters[27].inc is invalid @[csr.scala 158:6]
    io.counters[28].inc is invalid @[csr.scala 158:6]
    io.counters[29].inc is invalid @[csr.scala 158:6]
    io.counters[30].inc is invalid @[csr.scala 158:6]
    io.counters[31].inc is invalid @[csr.scala 158:6]
    io.counters[32].inc is invalid @[csr.scala 158:6]
    io.counters[33].inc is invalid @[csr.scala 158:6]
    io.counters[34].inc is invalid @[csr.scala 158:6]
    io.counters[35].inc is invalid @[csr.scala 158:6]
    io.counters[36].inc is invalid @[csr.scala 158:6]
    io.counters[37].inc is invalid @[csr.scala 158:6]
    io.counters[38].inc is invalid @[csr.scala 158:6]
    io.counters[39].inc is invalid @[csr.scala 158:6]
    io.counters[40].inc is invalid @[csr.scala 158:6]
    io.counters[41].inc is invalid @[csr.scala 158:6]
    io.counters[42].inc is invalid @[csr.scala 158:6]
    io.counters[43].inc is invalid @[csr.scala 158:6]
    io.counters[44].inc is invalid @[csr.scala 158:6]
    io.counters[45].inc is invalid @[csr.scala 158:6]
    io.counters[46].inc is invalid @[csr.scala 158:6]
    io.counters[47].inc is invalid @[csr.scala 158:6]
    io.counters[48].inc is invalid @[csr.scala 158:6]
    io.counters[49].inc is invalid @[csr.scala 158:6]
    io.counters[50].inc is invalid @[csr.scala 158:6]
    io.counters[51].inc is invalid @[csr.scala 158:6]
    io.counters[52].inc is invalid @[csr.scala 158:6]
    io.counters[53].inc is invalid @[csr.scala 158:6]
    io.counters[54].inc is invalid @[csr.scala 158:6]
    io.counters[55].inc is invalid @[csr.scala 158:6]
    io.counters[56].inc is invalid @[csr.scala 158:6]
    io.counters[57].inc is invalid @[csr.scala 158:6]
    io.counters[58].inc is invalid @[csr.scala 158:6]
    io.counters[59].inc is invalid @[csr.scala 158:6]
    io.time is invalid @[csr.scala 158:6]
    io.pc is invalid @[csr.scala 158:6]
    io.retire is invalid @[csr.scala 158:6]
    io.exception is invalid @[csr.scala 158:6]
    io.evec is invalid @[csr.scala 158:6]
    io.status.uie is invalid @[csr.scala 158:6]
    io.status.sie is invalid @[csr.scala 158:6]
    io.status.hie is invalid @[csr.scala 158:6]
    io.status.mie is invalid @[csr.scala 158:6]
    io.status.upie is invalid @[csr.scala 158:6]
    io.status.spie is invalid @[csr.scala 158:6]
    io.status.hpie is invalid @[csr.scala 158:6]
    io.status.mpie is invalid @[csr.scala 158:6]
    io.status.spp is invalid @[csr.scala 158:6]
    io.status.hpp is invalid @[csr.scala 158:6]
    io.status.mpp is invalid @[csr.scala 158:6]
    io.status.fs is invalid @[csr.scala 158:6]
    io.status.xs is invalid @[csr.scala 158:6]
    io.status.mprv is invalid @[csr.scala 158:6]
    io.status.sum is invalid @[csr.scala 158:6]
    io.status.mxr is invalid @[csr.scala 158:6]
    io.status.tvm is invalid @[csr.scala 158:6]
    io.status.tw is invalid @[csr.scala 158:6]
    io.status.tsr is invalid @[csr.scala 158:6]
    io.status.zero1 is invalid @[csr.scala 158:6]
    io.status.sd is invalid @[csr.scala 158:6]
    io.status.prv is invalid @[csr.scala 158:6]
    io.status.debug is invalid @[csr.scala 158:6]
    io.decode.system_illegal is invalid @[csr.scala 158:6]
    io.decode.write_illegal is invalid @[csr.scala 158:6]
    io.decode.read_illegal is invalid @[csr.scala 158:6]
    io.decode.csr is invalid @[csr.scala 158:6]
    io.singleStep is invalid @[csr.scala 158:6]
    io.eret is invalid @[csr.scala 158:6]
    io.csr_stall is invalid @[csr.scala 158:6]
    io.rw.wdata is invalid @[csr.scala 158:6]
    io.rw.rdata is invalid @[csr.scala 158:6]
    io.rw.cmd is invalid @[csr.scala 158:6]
    io.hartid is invalid @[csr.scala 158:6]
    wire _T : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 160:44]
    _T.uie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.sie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.hie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.mie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.upie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.spie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.hpie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.mpie <= UInt<1>("h00") @[csr.scala 160:44]
    _T.spp <= UInt<1>("h00") @[csr.scala 160:44]
    _T.hpp <= UInt<2>("h00") @[csr.scala 160:44]
    _T.mpp <= UInt<2>("h00") @[csr.scala 160:44]
    _T.fs <= UInt<2>("h00") @[csr.scala 160:44]
    _T.xs <= UInt<2>("h00") @[csr.scala 160:44]
    _T.mprv <= UInt<1>("h00") @[csr.scala 160:44]
    _T.sum <= UInt<1>("h00") @[csr.scala 160:44]
    _T.mxr <= UInt<1>("h00") @[csr.scala 160:44]
    _T.tvm <= UInt<1>("h00") @[csr.scala 160:44]
    _T.tw <= UInt<1>("h00") @[csr.scala 160:44]
    _T.tsr <= UInt<1>("h00") @[csr.scala 160:44]
    _T.zero1 <= UInt<8>("h00") @[csr.scala 160:44]
    _T.sd <= UInt<1>("h00") @[csr.scala 160:44]
    _T.prv <= UInt<2>("h00") @[csr.scala 160:44]
    _T.debug <= UInt<1>("h00") @[csr.scala 160:44]
    wire reset_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}
    reset_mstatus.uie <= _T.uie
    reset_mstatus.sie <= _T.sie
    reset_mstatus.hie <= _T.hie
    reset_mstatus.mie <= _T.mie
    reset_mstatus.upie <= _T.upie
    reset_mstatus.spie <= _T.spie
    reset_mstatus.hpie <= _T.hpie
    reset_mstatus.mpie <= _T.mpie
    reset_mstatus.spp <= _T.spp
    reset_mstatus.hpp <= _T.hpp
    reset_mstatus.mpp <= _T.mpp
    reset_mstatus.fs <= _T.fs
    reset_mstatus.xs <= _T.xs
    reset_mstatus.mprv <= _T.mprv
    reset_mstatus.sum <= _T.sum
    reset_mstatus.mxr <= _T.mxr
    reset_mstatus.tvm <= _T.tvm
    reset_mstatus.tw <= _T.tw
    reset_mstatus.tsr <= _T.tsr
    reset_mstatus.zero1 <= _T.zero1
    reset_mstatus.sd <= _T.sd
    reset_mstatus.prv <= _T.prv
    reset_mstatus.debug <= _T.debug
    reset_mstatus.mpp <= UInt<2>("h03") @[csr.scala 161:21]
    reset_mstatus.prv <= UInt<2>("h03") @[csr.scala 162:21]
    reg reg_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with : (reset => (reset, reset_mstatus)) @[csr.scala 163:28]
    reg reg_mepc : UInt<32>, clock @[csr.scala 164:21]
    reg reg_mcause : UInt<32>, clock @[csr.scala 165:23]
    reg reg_mtval : UInt<32>, clock @[csr.scala 166:22]
    reg reg_mscratch : UInt<32>, clock @[csr.scala 167:25]
    reg reg_mtimecmp : UInt<32>, clock @[csr.scala 168:25]
    reg reg_medeleg : UInt<32>, clock @[csr.scala 169:24]
    wire _T_1 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 171:37]
    _T_1.usip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.ssip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.hsip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.msip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.utip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.stip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.htip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.mtip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.ueip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.seip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.heip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.meip <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.rocc <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.zero1 <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.debug <= UInt<1>("h00") @[csr.scala 171:37]
    _T_1.zero2 <= UInt<1>("h00") @[csr.scala 171:37]
    reg reg_mip : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_1)) @[csr.scala 171:24]
    wire _T_2 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 172:37]
    _T_2.usip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.ssip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.hsip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.msip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.utip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.stip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.htip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.mtip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.ueip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.seip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.heip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.meip <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.rocc <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.zero1 <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.debug <= UInt<1>("h00") @[csr.scala 172:37]
    _T_2.zero2 <= UInt<1>("h00") @[csr.scala 172:37]
    reg reg_mie : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_2)) @[csr.scala 172:24]
    reg reg_wfi : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 173:24]
    reg reg_mtvec : UInt<32>, clock @[csr.scala 174:22]
    reg _T_3 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:41]
    node _T_4 = add(_T_3, UInt<1>("h01")) @[util.scala 115:33]
    _T_3 <= _T_4 @[util.scala 116:9]
    reg _T_5 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:31]
    node _T_6 = bits(_T_4, 6, 6) @[util.scala 120:20]
    when _T_6 : @[util.scala 120:34]
      node _T_7 = add(_T_5, UInt<1>("h01")) @[util.scala 120:43]
      node _T_8 = tail(_T_7, 1) @[util.scala 120:43]
      _T_5 <= _T_8 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_9 = cat(_T_5, _T_3) @[Cat.scala 29:58]
    reg _T_10 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:41]
    node _T_11 = add(_T_10, io.retire) @[util.scala 115:33]
    _T_10 <= _T_11 @[util.scala 116:9]
    reg _T_12 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:31]
    node _T_13 = bits(_T_11, 6, 6) @[util.scala 120:20]
    when _T_13 : @[util.scala 120:34]
      node _T_14 = add(_T_12, UInt<1>("h01")) @[util.scala 120:43]
      node _T_15 = tail(_T_14, 1) @[util.scala 120:43]
      _T_12 <= _T_15 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_16 = cat(_T_12, _T_10) @[Cat.scala 29:58]
    reg reg_mcounteren : UInt<32>, clock @[csr.scala 179:27]
    reg _T_17 : UInt<40>, clock @[util.scala 114:74]
    node _T_18 = add(_T_17, io.counters[0].inc) @[util.scala 115:33]
    _T_17 <= _T_18 @[util.scala 116:9]
    reg _T_19 : UInt<40>, clock @[util.scala 114:74]
    node _T_20 = add(_T_19, io.counters[1].inc) @[util.scala 115:33]
    _T_19 <= _T_20 @[util.scala 116:9]
    reg _T_21 : UInt<40>, clock @[util.scala 114:74]
    node _T_22 = add(_T_21, io.counters[2].inc) @[util.scala 115:33]
    _T_21 <= _T_22 @[util.scala 116:9]
    reg _T_23 : UInt<40>, clock @[util.scala 114:74]
    node _T_24 = add(_T_23, io.counters[3].inc) @[util.scala 115:33]
    _T_23 <= _T_24 @[util.scala 116:9]
    reg _T_25 : UInt<40>, clock @[util.scala 114:74]
    node _T_26 = add(_T_25, io.counters[4].inc) @[util.scala 115:33]
    _T_25 <= _T_26 @[util.scala 116:9]
    reg _T_27 : UInt<40>, clock @[util.scala 114:74]
    node _T_28 = add(_T_27, io.counters[5].inc) @[util.scala 115:33]
    _T_27 <= _T_28 @[util.scala 116:9]
    reg _T_29 : UInt<40>, clock @[util.scala 114:74]
    node _T_30 = add(_T_29, io.counters[6].inc) @[util.scala 115:33]
    _T_29 <= _T_30 @[util.scala 116:9]
    reg _T_31 : UInt<40>, clock @[util.scala 114:74]
    node _T_32 = add(_T_31, io.counters[7].inc) @[util.scala 115:33]
    _T_31 <= _T_32 @[util.scala 116:9]
    reg _T_33 : UInt<40>, clock @[util.scala 114:74]
    node _T_34 = add(_T_33, io.counters[8].inc) @[util.scala 115:33]
    _T_33 <= _T_34 @[util.scala 116:9]
    reg _T_35 : UInt<40>, clock @[util.scala 114:74]
    node _T_36 = add(_T_35, io.counters[9].inc) @[util.scala 115:33]
    _T_35 <= _T_36 @[util.scala 116:9]
    reg _T_37 : UInt<40>, clock @[util.scala 114:74]
    node _T_38 = add(_T_37, io.counters[10].inc) @[util.scala 115:33]
    _T_37 <= _T_38 @[util.scala 116:9]
    reg _T_39 : UInt<40>, clock @[util.scala 114:74]
    node _T_40 = add(_T_39, io.counters[11].inc) @[util.scala 115:33]
    _T_39 <= _T_40 @[util.scala 116:9]
    reg _T_41 : UInt<40>, clock @[util.scala 114:74]
    node _T_42 = add(_T_41, io.counters[12].inc) @[util.scala 115:33]
    _T_41 <= _T_42 @[util.scala 116:9]
    reg _T_43 : UInt<40>, clock @[util.scala 114:74]
    node _T_44 = add(_T_43, io.counters[13].inc) @[util.scala 115:33]
    _T_43 <= _T_44 @[util.scala 116:9]
    reg _T_45 : UInt<40>, clock @[util.scala 114:74]
    node _T_46 = add(_T_45, io.counters[14].inc) @[util.scala 115:33]
    _T_45 <= _T_46 @[util.scala 116:9]
    reg _T_47 : UInt<40>, clock @[util.scala 114:74]
    node _T_48 = add(_T_47, io.counters[15].inc) @[util.scala 115:33]
    _T_47 <= _T_48 @[util.scala 116:9]
    reg _T_49 : UInt<40>, clock @[util.scala 114:74]
    node _T_50 = add(_T_49, io.counters[16].inc) @[util.scala 115:33]
    _T_49 <= _T_50 @[util.scala 116:9]
    reg _T_51 : UInt<40>, clock @[util.scala 114:74]
    node _T_52 = add(_T_51, io.counters[17].inc) @[util.scala 115:33]
    _T_51 <= _T_52 @[util.scala 116:9]
    reg _T_53 : UInt<40>, clock @[util.scala 114:74]
    node _T_54 = add(_T_53, io.counters[18].inc) @[util.scala 115:33]
    _T_53 <= _T_54 @[util.scala 116:9]
    reg _T_55 : UInt<40>, clock @[util.scala 114:74]
    node _T_56 = add(_T_55, io.counters[19].inc) @[util.scala 115:33]
    _T_55 <= _T_56 @[util.scala 116:9]
    reg _T_57 : UInt<40>, clock @[util.scala 114:74]
    node _T_58 = add(_T_57, io.counters[20].inc) @[util.scala 115:33]
    _T_57 <= _T_58 @[util.scala 116:9]
    reg _T_59 : UInt<40>, clock @[util.scala 114:74]
    node _T_60 = add(_T_59, io.counters[21].inc) @[util.scala 115:33]
    _T_59 <= _T_60 @[util.scala 116:9]
    reg _T_61 : UInt<40>, clock @[util.scala 114:74]
    node _T_62 = add(_T_61, io.counters[22].inc) @[util.scala 115:33]
    _T_61 <= _T_62 @[util.scala 116:9]
    reg _T_63 : UInt<40>, clock @[util.scala 114:74]
    node _T_64 = add(_T_63, io.counters[23].inc) @[util.scala 115:33]
    _T_63 <= _T_64 @[util.scala 116:9]
    reg _T_65 : UInt<40>, clock @[util.scala 114:74]
    node _T_66 = add(_T_65, io.counters[24].inc) @[util.scala 115:33]
    _T_65 <= _T_66 @[util.scala 116:9]
    reg _T_67 : UInt<40>, clock @[util.scala 114:74]
    node _T_68 = add(_T_67, io.counters[25].inc) @[util.scala 115:33]
    _T_67 <= _T_68 @[util.scala 116:9]
    reg _T_69 : UInt<40>, clock @[util.scala 114:74]
    node _T_70 = add(_T_69, io.counters[26].inc) @[util.scala 115:33]
    _T_69 <= _T_70 @[util.scala 116:9]
    reg _T_71 : UInt<40>, clock @[util.scala 114:74]
    node _T_72 = add(_T_71, io.counters[27].inc) @[util.scala 115:33]
    _T_71 <= _T_72 @[util.scala 116:9]
    reg _T_73 : UInt<40>, clock @[util.scala 114:74]
    node _T_74 = add(_T_73, io.counters[28].inc) @[util.scala 115:33]
    _T_73 <= _T_74 @[util.scala 116:9]
    reg _T_75 : UInt<40>, clock @[util.scala 114:74]
    node _T_76 = add(_T_75, io.counters[29].inc) @[util.scala 115:33]
    _T_75 <= _T_76 @[util.scala 116:9]
    reg _T_77 : UInt<40>, clock @[util.scala 114:74]
    node _T_78 = add(_T_77, io.counters[30].inc) @[util.scala 115:33]
    _T_77 <= _T_78 @[util.scala 116:9]
    reg _T_79 : UInt<40>, clock @[util.scala 114:74]
    node _T_80 = add(_T_79, io.counters[31].inc) @[util.scala 115:33]
    _T_79 <= _T_80 @[util.scala 116:9]
    reg _T_81 : UInt<40>, clock @[util.scala 114:74]
    node _T_82 = add(_T_81, io.counters[32].inc) @[util.scala 115:33]
    _T_81 <= _T_82 @[util.scala 116:9]
    reg _T_83 : UInt<40>, clock @[util.scala 114:74]
    node _T_84 = add(_T_83, io.counters[33].inc) @[util.scala 115:33]
    _T_83 <= _T_84 @[util.scala 116:9]
    reg _T_85 : UInt<40>, clock @[util.scala 114:74]
    node _T_86 = add(_T_85, io.counters[34].inc) @[util.scala 115:33]
    _T_85 <= _T_86 @[util.scala 116:9]
    reg _T_87 : UInt<40>, clock @[util.scala 114:74]
    node _T_88 = add(_T_87, io.counters[35].inc) @[util.scala 115:33]
    _T_87 <= _T_88 @[util.scala 116:9]
    reg _T_89 : UInt<40>, clock @[util.scala 114:74]
    node _T_90 = add(_T_89, io.counters[36].inc) @[util.scala 115:33]
    _T_89 <= _T_90 @[util.scala 116:9]
    reg _T_91 : UInt<40>, clock @[util.scala 114:74]
    node _T_92 = add(_T_91, io.counters[37].inc) @[util.scala 115:33]
    _T_91 <= _T_92 @[util.scala 116:9]
    reg _T_93 : UInt<40>, clock @[util.scala 114:74]
    node _T_94 = add(_T_93, io.counters[38].inc) @[util.scala 115:33]
    _T_93 <= _T_94 @[util.scala 116:9]
    reg _T_95 : UInt<40>, clock @[util.scala 114:74]
    node _T_96 = add(_T_95, io.counters[39].inc) @[util.scala 115:33]
    _T_95 <= _T_96 @[util.scala 116:9]
    reg _T_97 : UInt<40>, clock @[util.scala 114:74]
    node _T_98 = add(_T_97, io.counters[40].inc) @[util.scala 115:33]
    _T_97 <= _T_98 @[util.scala 116:9]
    reg _T_99 : UInt<40>, clock @[util.scala 114:74]
    node _T_100 = add(_T_99, io.counters[41].inc) @[util.scala 115:33]
    _T_99 <= _T_100 @[util.scala 116:9]
    reg _T_101 : UInt<40>, clock @[util.scala 114:74]
    node _T_102 = add(_T_101, io.counters[42].inc) @[util.scala 115:33]
    _T_101 <= _T_102 @[util.scala 116:9]
    reg _T_103 : UInt<40>, clock @[util.scala 114:74]
    node _T_104 = add(_T_103, io.counters[43].inc) @[util.scala 115:33]
    _T_103 <= _T_104 @[util.scala 116:9]
    reg _T_105 : UInt<40>, clock @[util.scala 114:74]
    node _T_106 = add(_T_105, io.counters[44].inc) @[util.scala 115:33]
    _T_105 <= _T_106 @[util.scala 116:9]
    reg _T_107 : UInt<40>, clock @[util.scala 114:74]
    node _T_108 = add(_T_107, io.counters[45].inc) @[util.scala 115:33]
    _T_107 <= _T_108 @[util.scala 116:9]
    reg _T_109 : UInt<40>, clock @[util.scala 114:74]
    node _T_110 = add(_T_109, io.counters[46].inc) @[util.scala 115:33]
    _T_109 <= _T_110 @[util.scala 116:9]
    reg _T_111 : UInt<40>, clock @[util.scala 114:74]
    node _T_112 = add(_T_111, io.counters[47].inc) @[util.scala 115:33]
    _T_111 <= _T_112 @[util.scala 116:9]
    reg _T_113 : UInt<40>, clock @[util.scala 114:74]
    node _T_114 = add(_T_113, io.counters[48].inc) @[util.scala 115:33]
    _T_113 <= _T_114 @[util.scala 116:9]
    reg _T_115 : UInt<40>, clock @[util.scala 114:74]
    node _T_116 = add(_T_115, io.counters[49].inc) @[util.scala 115:33]
    _T_115 <= _T_116 @[util.scala 116:9]
    reg _T_117 : UInt<40>, clock @[util.scala 114:74]
    node _T_118 = add(_T_117, io.counters[50].inc) @[util.scala 115:33]
    _T_117 <= _T_118 @[util.scala 116:9]
    reg _T_119 : UInt<40>, clock @[util.scala 114:74]
    node _T_120 = add(_T_119, io.counters[51].inc) @[util.scala 115:33]
    _T_119 <= _T_120 @[util.scala 116:9]
    reg _T_121 : UInt<40>, clock @[util.scala 114:74]
    node _T_122 = add(_T_121, io.counters[52].inc) @[util.scala 115:33]
    _T_121 <= _T_122 @[util.scala 116:9]
    reg _T_123 : UInt<40>, clock @[util.scala 114:74]
    node _T_124 = add(_T_123, io.counters[53].inc) @[util.scala 115:33]
    _T_123 <= _T_124 @[util.scala 116:9]
    reg _T_125 : UInt<40>, clock @[util.scala 114:74]
    node _T_126 = add(_T_125, io.counters[54].inc) @[util.scala 115:33]
    _T_125 <= _T_126 @[util.scala 116:9]
    reg _T_127 : UInt<40>, clock @[util.scala 114:74]
    node _T_128 = add(_T_127, io.counters[55].inc) @[util.scala 115:33]
    _T_127 <= _T_128 @[util.scala 116:9]
    reg _T_129 : UInt<40>, clock @[util.scala 114:74]
    node _T_130 = add(_T_129, io.counters[56].inc) @[util.scala 115:33]
    _T_129 <= _T_130 @[util.scala 116:9]
    reg _T_131 : UInt<40>, clock @[util.scala 114:74]
    node _T_132 = add(_T_131, io.counters[57].inc) @[util.scala 115:33]
    _T_131 <= _T_132 @[util.scala 116:9]
    reg _T_133 : UInt<40>, clock @[util.scala 114:74]
    node _T_134 = add(_T_133, io.counters[58].inc) @[util.scala 115:33]
    _T_133 <= _T_134 @[util.scala 116:9]
    reg _T_135 : UInt<40>, clock @[util.scala 114:74]
    node _T_136 = add(_T_135, io.counters[59].inc) @[util.scala 115:33]
    _T_135 <= _T_136 @[util.scala 116:9]
    wire new_prv : UInt
    new_prv <= reg_mstatus.prv
    reg_mstatus.prv <= new_prv @[csr.scala 185:19]
    reg reg_debug : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 187:26]
    reg reg_dpc : UInt<32>, clock @[csr.scala 188:20]
    reg reg_dscratch : UInt<32>, clock @[csr.scala 189:25]
    reg reg_singleStepped : UInt<1>, clock @[csr.scala 190:30]
    wire _T_137 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 191:41]
    _T_137.prv <= UInt<2>("h00") @[csr.scala 191:41]
    _T_137.step <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.zero1 <= UInt<2>("h00") @[csr.scala 191:41]
    _T_137.debugint <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.cause <= UInt<3>("h00") @[csr.scala 191:41]
    _T_137.stoptime <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.stopcycle <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.zero2 <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.ebreaku <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.ebreaks <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.ebreakh <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.ebreakm <= UInt<1>("h00") @[csr.scala 191:41]
    _T_137.zero3 <= UInt<12>("h00") @[csr.scala 191:41]
    _T_137.zero4 <= UInt<2>("h00") @[csr.scala 191:41]
    _T_137.xdebugver <= UInt<2>("h00") @[csr.scala 191:41]
    wire reset_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}
    reset_dcsr.prv <= _T_137.prv
    reset_dcsr.step <= _T_137.step
    reset_dcsr.zero1 <= _T_137.zero1
    reset_dcsr.debugint <= _T_137.debugint
    reset_dcsr.cause <= _T_137.cause
    reset_dcsr.stoptime <= _T_137.stoptime
    reset_dcsr.stopcycle <= _T_137.stopcycle
    reset_dcsr.zero2 <= _T_137.zero2
    reset_dcsr.ebreaku <= _T_137.ebreaku
    reset_dcsr.ebreaks <= _T_137.ebreaks
    reset_dcsr.ebreakh <= _T_137.ebreakh
    reset_dcsr.ebreakm <= _T_137.ebreakm
    reset_dcsr.zero3 <= _T_137.zero3
    reset_dcsr.zero4 <= _T_137.zero4
    reset_dcsr.xdebugver <= _T_137.xdebugver
    reset_dcsr.xdebugver <= UInt<1>("h01") @[csr.scala 192:24]
    reset_dcsr.prv <= UInt<2>("h03") @[csr.scala 193:18]
    reg reg_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}, clock with : (reset => (reset, reset_dcsr)) @[csr.scala 194:25]
    node system_insn = eq(io.rw.cmd, UInt<3>("h04")) @[csr.scala 196:31]
    node _T_138 = neq(io.rw.cmd, UInt<3>("h00")) @[csr.scala 197:27]
    node _T_139 = eq(system_insn, UInt<1>("h00")) @[csr.scala 197:40]
    node cpu_ren = and(_T_138, _T_139) @[csr.scala 197:37]
    node _T_140 = cat(io.status.sie, io.status.uie) @[csr.scala 199:38]
    node _T_141 = cat(io.status.upie, io.status.mie) @[csr.scala 199:38]
    node _T_142 = cat(_T_141, io.status.hie) @[csr.scala 199:38]
    node _T_143 = cat(_T_142, _T_140) @[csr.scala 199:38]
    node _T_144 = cat(io.status.mpie, io.status.hpie) @[csr.scala 199:38]
    node _T_145 = cat(_T_144, io.status.spie) @[csr.scala 199:38]
    node _T_146 = cat(io.status.mpp, io.status.hpp) @[csr.scala 199:38]
    node _T_147 = cat(_T_146, io.status.spp) @[csr.scala 199:38]
    node _T_148 = cat(_T_147, _T_145) @[csr.scala 199:38]
    node _T_149 = cat(_T_148, _T_143) @[csr.scala 199:38]
    node _T_150 = cat(io.status.mprv, io.status.xs) @[csr.scala 199:38]
    node _T_151 = cat(_T_150, io.status.fs) @[csr.scala 199:38]
    node _T_152 = cat(io.status.tvm, io.status.mxr) @[csr.scala 199:38]
    node _T_153 = cat(_T_152, io.status.sum) @[csr.scala 199:38]
    node _T_154 = cat(_T_153, _T_151) @[csr.scala 199:38]
    node _T_155 = cat(io.status.zero1, io.status.tsr) @[csr.scala 199:38]
    node _T_156 = cat(_T_155, io.status.tw) @[csr.scala 199:38]
    node _T_157 = cat(io.status.debug, io.status.prv) @[csr.scala 199:38]
    node _T_158 = cat(_T_157, io.status.sd) @[csr.scala 199:38]
    node _T_159 = cat(_T_158, _T_156) @[csr.scala 199:38]
    node _T_160 = cat(_T_159, _T_154) @[csr.scala 199:38]
    node read_mstatus = cat(_T_160, _T_149) @[csr.scala 199:38]
    node _T_161 = cat(reg_mip.ssip, reg_mip.usip) @[csr.scala 215:31]
    node _T_162 = cat(reg_mip.msip, reg_mip.hsip) @[csr.scala 215:31]
    node _T_163 = cat(_T_162, _T_161) @[csr.scala 215:31]
    node _T_164 = cat(reg_mip.stip, reg_mip.utip) @[csr.scala 215:31]
    node _T_165 = cat(reg_mip.mtip, reg_mip.htip) @[csr.scala 215:31]
    node _T_166 = cat(_T_165, _T_164) @[csr.scala 215:31]
    node _T_167 = cat(_T_166, _T_163) @[csr.scala 215:31]
    node _T_168 = cat(reg_mip.seip, reg_mip.ueip) @[csr.scala 215:31]
    node _T_169 = cat(reg_mip.meip, reg_mip.heip) @[csr.scala 215:31]
    node _T_170 = cat(_T_169, _T_168) @[csr.scala 215:31]
    node _T_171 = cat(reg_mip.zero1, reg_mip.rocc) @[csr.scala 215:31]
    node _T_172 = cat(reg_mip.zero2, reg_mip.debug) @[csr.scala 215:31]
    node _T_173 = cat(_T_172, _T_171) @[csr.scala 215:31]
    node _T_174 = cat(_T_173, _T_170) @[csr.scala 215:31]
    node _T_175 = cat(_T_174, _T_167) @[csr.scala 215:31]
    node _T_176 = cat(reg_mie.ssip, reg_mie.usip) @[csr.scala 216:31]
    node _T_177 = cat(reg_mie.msip, reg_mie.hsip) @[csr.scala 216:31]
    node _T_178 = cat(_T_177, _T_176) @[csr.scala 216:31]
    node _T_179 = cat(reg_mie.stip, reg_mie.utip) @[csr.scala 216:31]
    node _T_180 = cat(reg_mie.mtip, reg_mie.htip) @[csr.scala 216:31]
    node _T_181 = cat(_T_180, _T_179) @[csr.scala 216:31]
    node _T_182 = cat(_T_181, _T_178) @[csr.scala 216:31]
    node _T_183 = cat(reg_mie.seip, reg_mie.ueip) @[csr.scala 216:31]
    node _T_184 = cat(reg_mie.meip, reg_mie.heip) @[csr.scala 216:31]
    node _T_185 = cat(_T_184, _T_183) @[csr.scala 216:31]
    node _T_186 = cat(reg_mie.zero1, reg_mie.rocc) @[csr.scala 216:31]
    node _T_187 = cat(reg_mie.zero2, reg_mie.debug) @[csr.scala 216:31]
    node _T_188 = cat(_T_187, _T_186) @[csr.scala 216:31]
    node _T_189 = cat(_T_188, _T_185) @[csr.scala 216:31]
    node _T_190 = cat(_T_189, _T_182) @[csr.scala 216:31]
    node _T_191 = cat(reg_dcsr.zero1, reg_dcsr.step) @[csr.scala 222:27]
    node _T_192 = cat(_T_191, reg_dcsr.prv) @[csr.scala 222:27]
    node _T_193 = cat(reg_dcsr.cause, reg_dcsr.debugint) @[csr.scala 222:27]
    node _T_194 = cat(reg_dcsr.stopcycle, reg_dcsr.stoptime) @[csr.scala 222:27]
    node _T_195 = cat(_T_194, _T_193) @[csr.scala 222:27]
    node _T_196 = cat(_T_195, _T_192) @[csr.scala 222:27]
    node _T_197 = cat(reg_dcsr.ebreaku, reg_dcsr.zero2) @[csr.scala 222:27]
    node _T_198 = cat(reg_dcsr.ebreakh, reg_dcsr.ebreaks) @[csr.scala 222:27]
    node _T_199 = cat(_T_198, _T_197) @[csr.scala 222:27]
    node _T_200 = cat(reg_dcsr.zero3, reg_dcsr.ebreakm) @[csr.scala 222:27]
    node _T_201 = cat(reg_dcsr.xdebugver, reg_dcsr.zero4) @[csr.scala 222:27]
    node _T_202 = cat(_T_201, _T_200) @[csr.scala 222:27]
    node _T_203 = cat(_T_202, _T_199) @[csr.scala 222:27]
    node _T_204 = cat(_T_203, _T_196) @[csr.scala 222:27]
    node _T_205 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 259:76]
    node _T_206 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 259:76]
    node _T_207 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 259:76]
    node _T_208 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 259:76]
    node _T_209 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 259:76]
    node _T_210 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 259:76]
    node _T_211 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 259:76]
    node _T_212 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 259:76]
    node _T_213 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 259:76]
    node _T_214 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 259:76]
    node _T_215 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 259:76]
    node _T_216 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 259:76]
    node _T_217 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 259:76]
    node _T_218 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 259:76]
    node _T_219 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 259:76]
    node _T_220 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 259:76]
    node _T_221 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 259:76]
    node _T_222 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 259:76]
    node _T_223 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 259:76]
    node _T_224 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 259:76]
    node _T_225 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 259:76]
    node _T_226 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 259:76]
    node _T_227 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 259:76]
    node _T_228 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 259:76]
    node _T_229 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 259:76]
    node _T_230 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 259:76]
    node _T_231 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 259:76]
    node _T_232 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 259:76]
    node _T_233 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 259:76]
    node _T_234 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 259:76]
    node _T_235 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 259:76]
    node _T_236 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 259:76]
    node _T_237 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 259:76]
    node _T_238 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 259:76]
    node _T_239 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 259:76]
    node _T_240 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 259:76]
    node _T_241 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 259:76]
    node _T_242 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 259:76]
    node _T_243 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 259:76]
    node _T_244 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 259:76]
    node _T_245 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 259:76]
    node _T_246 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 259:76]
    node _T_247 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 259:76]
    node _T_248 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 259:76]
    node _T_249 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 259:76]
    node _T_250 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 259:76]
    node _T_251 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 259:76]
    node _T_252 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 259:76]
    node _T_253 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 259:76]
    node _T_254 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 259:76]
    node _T_255 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 259:76]
    node _T_256 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 259:76]
    node _T_257 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 259:76]
    node _T_258 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 259:76]
    node _T_259 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 259:76]
    node _T_260 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 259:76]
    node _T_261 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 259:76]
    node _T_262 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 259:76]
    node _T_263 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 259:76]
    node _T_264 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 259:76]
    node _T_265 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 259:76]
    node _T_266 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 259:76]
    node _T_267 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 259:76]
    node _T_268 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 259:76]
    node _T_269 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 259:76]
    node _T_270 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 259:76]
    node _T_271 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 259:76]
    node _T_272 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 259:76]
    node _T_273 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 259:76]
    node _T_274 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 259:76]
    node _T_275 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 259:76]
    node _T_276 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 259:76]
    node _T_277 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 259:76]
    node _T_278 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 259:76]
    node _T_279 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 259:76]
    node _T_280 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 259:76]
    node _T_281 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 259:76]
    node _T_282 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 259:76]
    node _T_283 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 259:76]
    node _T_284 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 259:76]
    node _T_285 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 259:76]
    node _T_286 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 259:76]
    node _T_287 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 259:76]
    node _T_288 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 259:76]
    node _T_289 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 259:76]
    node _T_290 = bits(io.decode.csr, 9, 8) @[csr.scala 261:57]
    node priv_sufficient = geq(reg_mstatus.prv, _T_290) @[csr.scala 261:41]
    node _T_291 = bits(io.decode.csr, 11, 10) @[csr.scala 262:32]
    node read_only = andr(_T_291) @[csr.scala 262:40]
    node _T_292 = neq(io.rw.cmd, UInt<3>("h05")) @[csr.scala 263:38]
    node _T_293 = and(cpu_ren, _T_292) @[csr.scala 263:25]
    node cpu_wen = and(_T_293, priv_sufficient) @[csr.scala 263:48]
    node _T_294 = eq(read_only, UInt<1>("h00")) @[csr.scala 264:24]
    node wen = and(cpu_wen, _T_294) @[csr.scala 264:21]
    node _T_295 = eq(io.rw.cmd, UInt<3>("h02")) @[util.scala 25:47]
    node _T_296 = eq(io.rw.cmd, UInt<3>("h03")) @[util.scala 25:47]
    node _T_297 = or(_T_295, _T_296) @[util.scala 25:62]
    node _T_298 = mux(_T_297, io.rw.rdata, UInt<1>("h00")) @[csr.scala 394:9]
    node _T_299 = or(_T_298, io.rw.wdata) @[csr.scala 394:49]
    node _T_300 = eq(io.rw.cmd, UInt<3>("h03")) @[csr.scala 394:69]
    node _T_301 = mux(_T_300, io.rw.wdata, UInt<1>("h00")) @[csr.scala 394:64]
    node _T_302 = not(_T_301) @[csr.scala 394:60]
    node wdata = and(_T_299, _T_302) @[csr.scala 394:58]
    node _T_303 = bits(io.decode.csr, 2, 0) @[csr.scala 267:36]
    node opcode = dshl(UInt<1>("h01"), _T_303) @[csr.scala 267:20]
    node _T_304 = bits(opcode, 0, 0) @[csr.scala 268:40]
    node insn_call = and(system_insn, _T_304) @[csr.scala 268:31]
    node _T_305 = bits(opcode, 1, 1) @[csr.scala 269:41]
    node insn_break = and(system_insn, _T_305) @[csr.scala 269:32]
    node _T_306 = bits(opcode, 2, 2) @[csr.scala 270:39]
    node _T_307 = and(system_insn, _T_306) @[csr.scala 270:30]
    node insn_ret = and(_T_307, priv_sufficient) @[csr.scala 270:43]
    node _T_308 = bits(opcode, 5, 5) @[csr.scala 271:39]
    node _T_309 = and(system_insn, _T_308) @[csr.scala 271:30]
    node insn_wfi = and(_T_309, priv_sufficient) @[csr.scala 271:43]
    node _T_310 = bits(io.decode.csr, 9, 8) @[csr.scala 274:60]
    node _T_311 = lt(reg_mstatus.prv, _T_310) @[csr.scala 274:45]
    node _T_312 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 273:108]
    node _T_313 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 273:108]
    node _T_314 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 273:108]
    node _T_315 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 273:108]
    node _T_316 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 273:108]
    node _T_317 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 273:108]
    node _T_318 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 273:108]
    node _T_319 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 273:108]
    node _T_320 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 273:108]
    node _T_321 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 273:108]
    node _T_322 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 273:108]
    node _T_323 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 273:108]
    node _T_324 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 273:108]
    node _T_325 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 273:108]
    node _T_326 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 273:108]
    node _T_327 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 273:108]
    node _T_328 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 273:108]
    node _T_329 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 273:108]
    node _T_330 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 273:108]
    node _T_331 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 273:108]
    node _T_332 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 273:108]
    node _T_333 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 273:108]
    node _T_334 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 273:108]
    node _T_335 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 273:108]
    node _T_336 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 273:108]
    node _T_337 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 273:108]
    node _T_338 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 273:108]
    node _T_339 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 273:108]
    node _T_340 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 273:108]
    node _T_341 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 273:108]
    node _T_342 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 273:108]
    node _T_343 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 273:108]
    node _T_344 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 273:108]
    node _T_345 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 273:108]
    node _T_346 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 273:108]
    node _T_347 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 273:108]
    node _T_348 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 273:108]
    node _T_349 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 273:108]
    node _T_350 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 273:108]
    node _T_351 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 273:108]
    node _T_352 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 273:108]
    node _T_353 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 273:108]
    node _T_354 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 273:108]
    node _T_355 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 273:108]
    node _T_356 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 273:108]
    node _T_357 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 273:108]
    node _T_358 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 273:108]
    node _T_359 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 273:108]
    node _T_360 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 273:108]
    node _T_361 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 273:108]
    node _T_362 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 273:108]
    node _T_363 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 273:108]
    node _T_364 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 273:108]
    node _T_365 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 273:108]
    node _T_366 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 273:108]
    node _T_367 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 273:108]
    node _T_368 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 273:108]
    node _T_369 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 273:108]
    node _T_370 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 273:108]
    node _T_371 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 273:108]
    node _T_372 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 273:108]
    node _T_373 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 273:108]
    node _T_374 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 273:108]
    node _T_375 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 273:108]
    node _T_376 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 273:108]
    node _T_377 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 273:108]
    node _T_378 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 273:108]
    node _T_379 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 273:108]
    node _T_380 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 273:108]
    node _T_381 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 273:108]
    node _T_382 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 273:108]
    node _T_383 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 273:108]
    node _T_384 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 273:108]
    node _T_385 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 273:108]
    node _T_386 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 273:108]
    node _T_387 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 273:108]
    node _T_388 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 273:108]
    node _T_389 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 273:108]
    node _T_390 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 273:108]
    node _T_391 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 273:108]
    node _T_392 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 273:108]
    node _T_393 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 273:108]
    node _T_394 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 273:108]
    node _T_395 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 273:108]
    node _T_396 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 273:108]
    node _T_397 = or(_T_312, _T_313) @[csr.scala 273:124]
    node _T_398 = or(_T_397, _T_314) @[csr.scala 273:124]
    node _T_399 = or(_T_398, _T_315) @[csr.scala 273:124]
    node _T_400 = or(_T_399, _T_316) @[csr.scala 273:124]
    node _T_401 = or(_T_400, _T_317) @[csr.scala 273:124]
    node _T_402 = or(_T_401, _T_318) @[csr.scala 273:124]
    node _T_403 = or(_T_402, _T_319) @[csr.scala 273:124]
    node _T_404 = or(_T_403, _T_320) @[csr.scala 273:124]
    node _T_405 = or(_T_404, _T_321) @[csr.scala 273:124]
    node _T_406 = or(_T_405, _T_322) @[csr.scala 273:124]
    node _T_407 = or(_T_406, _T_323) @[csr.scala 273:124]
    node _T_408 = or(_T_407, _T_324) @[csr.scala 273:124]
    node _T_409 = or(_T_408, _T_325) @[csr.scala 273:124]
    node _T_410 = or(_T_409, _T_326) @[csr.scala 273:124]
    node _T_411 = or(_T_410, _T_327) @[csr.scala 273:124]
    node _T_412 = or(_T_411, _T_328) @[csr.scala 273:124]
    node _T_413 = or(_T_412, _T_329) @[csr.scala 273:124]
    node _T_414 = or(_T_413, _T_330) @[csr.scala 273:124]
    node _T_415 = or(_T_414, _T_331) @[csr.scala 273:124]
    node _T_416 = or(_T_415, _T_332) @[csr.scala 273:124]
    node _T_417 = or(_T_416, _T_333) @[csr.scala 273:124]
    node _T_418 = or(_T_417, _T_334) @[csr.scala 273:124]
    node _T_419 = or(_T_418, _T_335) @[csr.scala 273:124]
    node _T_420 = or(_T_419, _T_336) @[csr.scala 273:124]
    node _T_421 = or(_T_420, _T_337) @[csr.scala 273:124]
    node _T_422 = or(_T_421, _T_338) @[csr.scala 273:124]
    node _T_423 = or(_T_422, _T_339) @[csr.scala 273:124]
    node _T_424 = or(_T_423, _T_340) @[csr.scala 273:124]
    node _T_425 = or(_T_424, _T_341) @[csr.scala 273:124]
    node _T_426 = or(_T_425, _T_342) @[csr.scala 273:124]
    node _T_427 = or(_T_426, _T_343) @[csr.scala 273:124]
    node _T_428 = or(_T_427, _T_344) @[csr.scala 273:124]
    node _T_429 = or(_T_428, _T_345) @[csr.scala 273:124]
    node _T_430 = or(_T_429, _T_346) @[csr.scala 273:124]
    node _T_431 = or(_T_430, _T_347) @[csr.scala 273:124]
    node _T_432 = or(_T_431, _T_348) @[csr.scala 273:124]
    node _T_433 = or(_T_432, _T_349) @[csr.scala 273:124]
    node _T_434 = or(_T_433, _T_350) @[csr.scala 273:124]
    node _T_435 = or(_T_434, _T_351) @[csr.scala 273:124]
    node _T_436 = or(_T_435, _T_352) @[csr.scala 273:124]
    node _T_437 = or(_T_436, _T_353) @[csr.scala 273:124]
    node _T_438 = or(_T_437, _T_354) @[csr.scala 273:124]
    node _T_439 = or(_T_438, _T_355) @[csr.scala 273:124]
    node _T_440 = or(_T_439, _T_356) @[csr.scala 273:124]
    node _T_441 = or(_T_440, _T_357) @[csr.scala 273:124]
    node _T_442 = or(_T_441, _T_358) @[csr.scala 273:124]
    node _T_443 = or(_T_442, _T_359) @[csr.scala 273:124]
    node _T_444 = or(_T_443, _T_360) @[csr.scala 273:124]
    node _T_445 = or(_T_444, _T_361) @[csr.scala 273:124]
    node _T_446 = or(_T_445, _T_362) @[csr.scala 273:124]
    node _T_447 = or(_T_446, _T_363) @[csr.scala 273:124]
    node _T_448 = or(_T_447, _T_364) @[csr.scala 273:124]
    node _T_449 = or(_T_448, _T_365) @[csr.scala 273:124]
    node _T_450 = or(_T_449, _T_366) @[csr.scala 273:124]
    node _T_451 = or(_T_450, _T_367) @[csr.scala 273:124]
    node _T_452 = or(_T_451, _T_368) @[csr.scala 273:124]
    node _T_453 = or(_T_452, _T_369) @[csr.scala 273:124]
    node _T_454 = or(_T_453, _T_370) @[csr.scala 273:124]
    node _T_455 = or(_T_454, _T_371) @[csr.scala 273:124]
    node _T_456 = or(_T_455, _T_372) @[csr.scala 273:124]
    node _T_457 = or(_T_456, _T_373) @[csr.scala 273:124]
    node _T_458 = or(_T_457, _T_374) @[csr.scala 273:124]
    node _T_459 = or(_T_458, _T_375) @[csr.scala 273:124]
    node _T_460 = or(_T_459, _T_376) @[csr.scala 273:124]
    node _T_461 = or(_T_460, _T_377) @[csr.scala 273:124]
    node _T_462 = or(_T_461, _T_378) @[csr.scala 273:124]
    node _T_463 = or(_T_462, _T_379) @[csr.scala 273:124]
    node _T_464 = or(_T_463, _T_380) @[csr.scala 273:124]
    node _T_465 = or(_T_464, _T_381) @[csr.scala 273:124]
    node _T_466 = or(_T_465, _T_382) @[csr.scala 273:124]
    node _T_467 = or(_T_466, _T_383) @[csr.scala 273:124]
    node _T_468 = or(_T_467, _T_384) @[csr.scala 273:124]
    node _T_469 = or(_T_468, _T_385) @[csr.scala 273:124]
    node _T_470 = or(_T_469, _T_386) @[csr.scala 273:124]
    node _T_471 = or(_T_470, _T_387) @[csr.scala 273:124]
    node _T_472 = or(_T_471, _T_388) @[csr.scala 273:124]
    node _T_473 = or(_T_472, _T_389) @[csr.scala 273:124]
    node _T_474 = or(_T_473, _T_390) @[csr.scala 273:124]
    node _T_475 = or(_T_474, _T_391) @[csr.scala 273:124]
    node _T_476 = or(_T_475, _T_392) @[csr.scala 273:124]
    node _T_477 = or(_T_476, _T_393) @[csr.scala 273:124]
    node _T_478 = or(_T_477, _T_394) @[csr.scala 273:124]
    node _T_479 = or(_T_478, _T_395) @[csr.scala 273:124]
    node _T_480 = or(_T_479, _T_396) @[csr.scala 273:124]
    node _T_481 = eq(_T_480, UInt<1>("h00")) @[csr.scala 274:69]
    node _T_482 = or(_T_311, _T_481) @[csr.scala 274:66]
    node _T_483 = geq(io.decode.csr, UInt<12>("h0c00")) @[util.scala 48:47]
    node _T_484 = lt(io.decode.csr, UInt<12>("h0c20")) @[util.scala 48:60]
    node _T_485 = and(_T_483, _T_484) @[util.scala 48:55]
    node _T_486 = geq(io.decode.csr, UInt<12>("h0c80")) @[util.scala 48:47]
    node _T_487 = lt(io.decode.csr, UInt<12>("h0ca0")) @[util.scala 48:60]
    node _T_488 = and(_T_486, _T_487) @[util.scala 48:55]
    node _T_489 = or(_T_485, _T_488) @[csr.scala 275:67]
    node _T_490 = or(_T_482, _T_489) @[csr.scala 274:94]
    node _T_491 = eq(reg_debug, UInt<1>("h00")) @[csr.scala 276:5]
    node _T_492 = or(_T_490, _T_491) @[csr.scala 275:134]
    io.decode.read_illegal <= _T_492 @[csr.scala 274:26]
    node _T_493 = bits(io.decode.csr, 11, 10) @[csr.scala 277:43]
    node _T_494 = andr(_T_493) @[csr.scala 277:51]
    io.decode.write_illegal <= _T_494 @[csr.scala 277:27]
    node _T_495 = bits(io.decode.csr, 9, 8) @[csr.scala 278:62]
    node _T_496 = lt(reg_mstatus.prv, _T_495) @[csr.scala 278:47]
    io.decode.system_illegal <= _T_496 @[csr.scala 278:28]
    io.status.uie <= reg_mstatus.uie @[csr.scala 280:13]
    io.status.sie <= reg_mstatus.sie @[csr.scala 280:13]
    io.status.hie <= reg_mstatus.hie @[csr.scala 280:13]
    io.status.mie <= reg_mstatus.mie @[csr.scala 280:13]
    io.status.upie <= reg_mstatus.upie @[csr.scala 280:13]
    io.status.spie <= reg_mstatus.spie @[csr.scala 280:13]
    io.status.hpie <= reg_mstatus.hpie @[csr.scala 280:13]
    io.status.mpie <= reg_mstatus.mpie @[csr.scala 280:13]
    io.status.spp <= reg_mstatus.spp @[csr.scala 280:13]
    io.status.hpp <= reg_mstatus.hpp @[csr.scala 280:13]
    io.status.mpp <= reg_mstatus.mpp @[csr.scala 280:13]
    io.status.fs <= reg_mstatus.fs @[csr.scala 280:13]
    io.status.xs <= reg_mstatus.xs @[csr.scala 280:13]
    io.status.mprv <= reg_mstatus.mprv @[csr.scala 280:13]
    io.status.sum <= reg_mstatus.sum @[csr.scala 280:13]
    io.status.mxr <= reg_mstatus.mxr @[csr.scala 280:13]
    io.status.tvm <= reg_mstatus.tvm @[csr.scala 280:13]
    io.status.tw <= reg_mstatus.tw @[csr.scala 280:13]
    io.status.tsr <= reg_mstatus.tsr @[csr.scala 280:13]
    io.status.zero1 <= reg_mstatus.zero1 @[csr.scala 280:13]
    io.status.sd <= reg_mstatus.sd @[csr.scala 280:13]
    io.status.prv <= reg_mstatus.prv @[csr.scala 280:13]
    io.status.debug <= reg_mstatus.debug @[csr.scala 280:13]
    node _T_497 = or(insn_call, insn_break) @[csr.scala 282:24]
    node _T_498 = or(_T_497, insn_ret) @[csr.scala 282:38]
    io.eret <= _T_498 @[csr.scala 282:11]
    when io.exception : @[csr.scala 286:23]
      reg_mcause <= UInt<2>("h02") @[csr.scala 287:16]
      skip @[csr.scala 286:23]
    node _T_499 = add(insn_ret, io.exception) @[Bitwise.scala 47:55]
    node _T_500 = bits(_T_499, 1, 0) @[Bitwise.scala 47:55]
    node _T_501 = leq(_T_500, UInt<1>("h01")) @[csr.scala 290:52]
    node _T_502 = asUInt(reset) @[csr.scala 290:9]
    node _T_503 = or(_T_501, _T_502) @[csr.scala 290:9]
    node _T_504 = eq(_T_503, UInt<1>("h00")) @[csr.scala 290:9]
    when _T_504 : @[csr.scala 290:9]
      printf(clock, UInt<1>(1), "Assertion failed: these conditions must be mutually exclusive\n    at csr.scala:290 assert(PopCount(insn_ret :: io.exception :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n") @[csr.scala 290:9]
      stop(clock, UInt<1>(1), 1) @[csr.scala 290:9]
      skip @[csr.scala 290:9]
    node _T_505 = geq(_T_9, reg_mtimecmp) @[csr.scala 292:19]
    when _T_505 : @[csr.scala 292:36]
      reg_mip.mtip <= UInt<1>("h01") @[csr.scala 293:20]
      skip @[csr.scala 292:36]
    io.evec <= UInt<32>("h080000004") @[csr.scala 298:11]
    node _T_506 = bits(io.decode.csr, 10, 10) @[csr.scala 301:33]
    node _T_507 = and(insn_ret, _T_506) @[csr.scala 301:17]
    when _T_507 : @[csr.scala 301:38]
      new_prv <= reg_dcsr.prv @[csr.scala 302:13]
      reg_debug <= UInt<1>("h00") @[csr.scala 303:15]
      io.evec <= reg_dpc @[csr.scala 304:13]
      skip @[csr.scala 301:38]
    node _T_508 = bits(io.decode.csr, 10, 10) @[csr.scala 308:35]
    node _T_509 = eq(_T_508, UInt<1>("h00")) @[csr.scala 308:21]
    node _T_510 = and(insn_ret, _T_509) @[csr.scala 308:18]
    when _T_510 : @[csr.scala 308:41]
      reg_mstatus.mie <= reg_mstatus.mpie @[csr.scala 309:21]
      reg_mstatus.mpie <= UInt<1>("h01") @[csr.scala 310:22]
      new_prv <= reg_mstatus.mpp @[csr.scala 311:13]
      io.evec <= reg_mepc @[csr.scala 312:13]
      skip @[csr.scala 308:41]
    when insn_call : @[csr.scala 316:18]
      node _T_511 = add(reg_mstatus.prv, UInt<4>("h08")) @[csr.scala 317:35]
      node _T_512 = tail(_T_511, 1) @[csr.scala 317:35]
      reg_mcause <= _T_512 @[csr.scala 317:16]
      skip @[csr.scala 316:18]
    when insn_break : @[csr.scala 321:19]
      reg_mcause <= UInt<2>("h03") @[csr.scala 322:16]
      skip @[csr.scala 321:19]
    node _T_513 = or(io.exception, insn_call) @[csr.scala 325:22]
    node _T_514 = or(_T_513, insn_break) @[csr.scala 325:35]
    when _T_514 : @[csr.scala 325:50]
      reg_mepc <= io.pc @[csr.scala 326:14]
      skip @[csr.scala 325:50]
    io.time <= _T_9 @[csr.scala 329:11]
    io.csr_stall <= reg_wfi @[csr.scala 330:16]
    node _T_515 = mux(_T_205, _T_9, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_516 = mux(_T_206, _T_16, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_517 = mux(_T_207, UInt<16>("h08000"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_518 = mux(_T_208, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_519 = mux(_T_209, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_520 = mux(_T_210, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_521 = mux(_T_211, read_mstatus, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_522 = mux(_T_212, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_523 = mux(_T_213, _T_175, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_524 = mux(_T_214, _T_190, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_525 = mux(_T_215, reg_mscratch, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_526 = mux(_T_216, reg_mepc, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_527 = mux(_T_217, reg_mtval, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_528 = mux(_T_218, reg_mcause, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_529 = mux(_T_219, io.hartid, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_530 = mux(_T_220, _T_204, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_531 = mux(_T_221, reg_dpc, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_532 = mux(_T_222, reg_dscratch, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_533 = mux(_T_223, reg_medeleg, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_534 = mux(_T_224, _T_17, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_535 = mux(_T_225, _T_17, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_536 = mux(_T_226, _T_19, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_537 = mux(_T_227, _T_19, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_538 = mux(_T_228, _T_21, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_539 = mux(_T_229, _T_21, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_540 = mux(_T_230, _T_23, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_541 = mux(_T_231, _T_23, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_542 = mux(_T_232, _T_25, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_543 = mux(_T_233, _T_25, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_544 = mux(_T_234, _T_27, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_545 = mux(_T_235, _T_27, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_546 = mux(_T_236, _T_29, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_547 = mux(_T_237, _T_29, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_548 = mux(_T_238, _T_31, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_549 = mux(_T_239, _T_31, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_550 = mux(_T_240, _T_33, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_551 = mux(_T_241, _T_33, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_552 = mux(_T_242, _T_35, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_553 = mux(_T_243, _T_35, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_554 = mux(_T_244, _T_37, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_555 = mux(_T_245, _T_37, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_556 = mux(_T_246, _T_39, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_557 = mux(_T_247, _T_39, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_558 = mux(_T_248, _T_41, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_559 = mux(_T_249, _T_41, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_560 = mux(_T_250, _T_43, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_561 = mux(_T_251, _T_43, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_562 = mux(_T_252, _T_45, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_563 = mux(_T_253, _T_45, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_564 = mux(_T_254, _T_47, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_565 = mux(_T_255, _T_47, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_566 = mux(_T_256, _T_49, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_567 = mux(_T_257, _T_49, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_568 = mux(_T_258, _T_51, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_569 = mux(_T_259, _T_51, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_570 = mux(_T_260, _T_53, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_571 = mux(_T_261, _T_53, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_572 = mux(_T_262, _T_55, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_573 = mux(_T_263, _T_55, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_574 = mux(_T_264, _T_57, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_575 = mux(_T_265, _T_57, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_576 = mux(_T_266, _T_59, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_577 = mux(_T_267, _T_59, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_578 = mux(_T_268, _T_61, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_579 = mux(_T_269, _T_61, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_580 = mux(_T_270, _T_63, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_581 = mux(_T_271, _T_63, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_582 = mux(_T_272, _T_65, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_583 = mux(_T_273, _T_65, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_584 = mux(_T_274, _T_67, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_585 = mux(_T_275, _T_67, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_586 = mux(_T_276, _T_69, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_587 = mux(_T_277, _T_69, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_588 = mux(_T_278, _T_71, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_589 = mux(_T_279, _T_71, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_590 = mux(_T_280, _T_73, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_591 = mux(_T_281, _T_73, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_592 = mux(_T_282, _T_75, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_593 = mux(_T_283, _T_75, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_594 = mux(_T_284, _T_77, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_595 = mux(_T_285, _T_77, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_596 = mux(_T_286, _T_79, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_597 = mux(_T_287, _T_79, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_598 = mux(_T_288, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_599 = mux(_T_289, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_600 = or(_T_515, _T_516) @[Mux.scala 27:72]
    node _T_601 = or(_T_600, _T_517) @[Mux.scala 27:72]
    node _T_602 = or(_T_601, _T_518) @[Mux.scala 27:72]
    node _T_603 = or(_T_602, _T_519) @[Mux.scala 27:72]
    node _T_604 = or(_T_603, _T_520) @[Mux.scala 27:72]
    node _T_605 = or(_T_604, _T_521) @[Mux.scala 27:72]
    node _T_606 = or(_T_605, _T_522) @[Mux.scala 27:72]
    node _T_607 = or(_T_606, _T_523) @[Mux.scala 27:72]
    node _T_608 = or(_T_607, _T_524) @[Mux.scala 27:72]
    node _T_609 = or(_T_608, _T_525) @[Mux.scala 27:72]
    node _T_610 = or(_T_609, _T_526) @[Mux.scala 27:72]
    node _T_611 = or(_T_610, _T_527) @[Mux.scala 27:72]
    node _T_612 = or(_T_611, _T_528) @[Mux.scala 27:72]
    node _T_613 = or(_T_612, _T_529) @[Mux.scala 27:72]
    node _T_614 = or(_T_613, _T_530) @[Mux.scala 27:72]
    node _T_615 = or(_T_614, _T_531) @[Mux.scala 27:72]
    node _T_616 = or(_T_615, _T_532) @[Mux.scala 27:72]
    node _T_617 = or(_T_616, _T_533) @[Mux.scala 27:72]
    node _T_618 = or(_T_617, _T_534) @[Mux.scala 27:72]
    node _T_619 = or(_T_618, _T_535) @[Mux.scala 27:72]
    node _T_620 = or(_T_619, _T_536) @[Mux.scala 27:72]
    node _T_621 = or(_T_620, _T_537) @[Mux.scala 27:72]
    node _T_622 = or(_T_621, _T_538) @[Mux.scala 27:72]
    node _T_623 = or(_T_622, _T_539) @[Mux.scala 27:72]
    node _T_624 = or(_T_623, _T_540) @[Mux.scala 27:72]
    node _T_625 = or(_T_624, _T_541) @[Mux.scala 27:72]
    node _T_626 = or(_T_625, _T_542) @[Mux.scala 27:72]
    node _T_627 = or(_T_626, _T_543) @[Mux.scala 27:72]
    node _T_628 = or(_T_627, _T_544) @[Mux.scala 27:72]
    node _T_629 = or(_T_628, _T_545) @[Mux.scala 27:72]
    node _T_630 = or(_T_629, _T_546) @[Mux.scala 27:72]
    node _T_631 = or(_T_630, _T_547) @[Mux.scala 27:72]
    node _T_632 = or(_T_631, _T_548) @[Mux.scala 27:72]
    node _T_633 = or(_T_632, _T_549) @[Mux.scala 27:72]
    node _T_634 = or(_T_633, _T_550) @[Mux.scala 27:72]
    node _T_635 = or(_T_634, _T_551) @[Mux.scala 27:72]
    node _T_636 = or(_T_635, _T_552) @[Mux.scala 27:72]
    node _T_637 = or(_T_636, _T_553) @[Mux.scala 27:72]
    node _T_638 = or(_T_637, _T_554) @[Mux.scala 27:72]
    node _T_639 = or(_T_638, _T_555) @[Mux.scala 27:72]
    node _T_640 = or(_T_639, _T_556) @[Mux.scala 27:72]
    node _T_641 = or(_T_640, _T_557) @[Mux.scala 27:72]
    node _T_642 = or(_T_641, _T_558) @[Mux.scala 27:72]
    node _T_643 = or(_T_642, _T_559) @[Mux.scala 27:72]
    node _T_644 = or(_T_643, _T_560) @[Mux.scala 27:72]
    node _T_645 = or(_T_644, _T_561) @[Mux.scala 27:72]
    node _T_646 = or(_T_645, _T_562) @[Mux.scala 27:72]
    node _T_647 = or(_T_646, _T_563) @[Mux.scala 27:72]
    node _T_648 = or(_T_647, _T_564) @[Mux.scala 27:72]
    node _T_649 = or(_T_648, _T_565) @[Mux.scala 27:72]
    node _T_650 = or(_T_649, _T_566) @[Mux.scala 27:72]
    node _T_651 = or(_T_650, _T_567) @[Mux.scala 27:72]
    node _T_652 = or(_T_651, _T_568) @[Mux.scala 27:72]
    node _T_653 = or(_T_652, _T_569) @[Mux.scala 27:72]
    node _T_654 = or(_T_653, _T_570) @[Mux.scala 27:72]
    node _T_655 = or(_T_654, _T_571) @[Mux.scala 27:72]
    node _T_656 = or(_T_655, _T_572) @[Mux.scala 27:72]
    node _T_657 = or(_T_656, _T_573) @[Mux.scala 27:72]
    node _T_658 = or(_T_657, _T_574) @[Mux.scala 27:72]
    node _T_659 = or(_T_658, _T_575) @[Mux.scala 27:72]
    node _T_660 = or(_T_659, _T_576) @[Mux.scala 27:72]
    node _T_661 = or(_T_660, _T_577) @[Mux.scala 27:72]
    node _T_662 = or(_T_661, _T_578) @[Mux.scala 27:72]
    node _T_663 = or(_T_662, _T_579) @[Mux.scala 27:72]
    node _T_664 = or(_T_663, _T_580) @[Mux.scala 27:72]
    node _T_665 = or(_T_664, _T_581) @[Mux.scala 27:72]
    node _T_666 = or(_T_665, _T_582) @[Mux.scala 27:72]
    node _T_667 = or(_T_666, _T_583) @[Mux.scala 27:72]
    node _T_668 = or(_T_667, _T_584) @[Mux.scala 27:72]
    node _T_669 = or(_T_668, _T_585) @[Mux.scala 27:72]
    node _T_670 = or(_T_669, _T_586) @[Mux.scala 27:72]
    node _T_671 = or(_T_670, _T_587) @[Mux.scala 27:72]
    node _T_672 = or(_T_671, _T_588) @[Mux.scala 27:72]
    node _T_673 = or(_T_672, _T_589) @[Mux.scala 27:72]
    node _T_674 = or(_T_673, _T_590) @[Mux.scala 27:72]
    node _T_675 = or(_T_674, _T_591) @[Mux.scala 27:72]
    node _T_676 = or(_T_675, _T_592) @[Mux.scala 27:72]
    node _T_677 = or(_T_676, _T_593) @[Mux.scala 27:72]
    node _T_678 = or(_T_677, _T_594) @[Mux.scala 27:72]
    node _T_679 = or(_T_678, _T_595) @[Mux.scala 27:72]
    node _T_680 = or(_T_679, _T_596) @[Mux.scala 27:72]
    node _T_681 = or(_T_680, _T_597) @[Mux.scala 27:72]
    node _T_682 = or(_T_681, _T_598) @[Mux.scala 27:72]
    node _T_683 = or(_T_682, _T_599) @[Mux.scala 27:72]
    wire _T_684 : UInt<64> @[Mux.scala 27:72]
    _T_684 <= _T_683 @[Mux.scala 27:72]
    io.rw.rdata <= _T_684 @[csr.scala 333:15]
    when wen : @[csr.scala 335:14]
      when _T_220 : @[csr.scala 337:36]
        wire _T_685 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 338:38]
        wire _T_686 : UInt<32>
        _T_686 <= wdata
        node _T_687 = bits(_T_686, 1, 0) @[csr.scala 338:38]
        _T_685.prv <= _T_687 @[csr.scala 338:38]
        node _T_688 = bits(_T_686, 2, 2) @[csr.scala 338:38]
        _T_685.step <= _T_688 @[csr.scala 338:38]
        node _T_689 = bits(_T_686, 4, 3) @[csr.scala 338:38]
        _T_685.zero1 <= _T_689 @[csr.scala 338:38]
        node _T_690 = bits(_T_686, 5, 5) @[csr.scala 338:38]
        _T_685.debugint <= _T_690 @[csr.scala 338:38]
        node _T_691 = bits(_T_686, 8, 6) @[csr.scala 338:38]
        _T_685.cause <= _T_691 @[csr.scala 338:38]
        node _T_692 = bits(_T_686, 9, 9) @[csr.scala 338:38]
        _T_685.stoptime <= _T_692 @[csr.scala 338:38]
        node _T_693 = bits(_T_686, 10, 10) @[csr.scala 338:38]
        _T_685.stopcycle <= _T_693 @[csr.scala 338:38]
        node _T_694 = bits(_T_686, 11, 11) @[csr.scala 338:38]
        _T_685.zero2 <= _T_694 @[csr.scala 338:38]
        node _T_695 = bits(_T_686, 12, 12) @[csr.scala 338:38]
        _T_685.ebreaku <= _T_695 @[csr.scala 338:38]
        node _T_696 = bits(_T_686, 13, 13) @[csr.scala 338:38]
        _T_685.ebreaks <= _T_696 @[csr.scala 338:38]
        node _T_697 = bits(_T_686, 14, 14) @[csr.scala 338:38]
        _T_685.ebreakh <= _T_697 @[csr.scala 338:38]
        node _T_698 = bits(_T_686, 15, 15) @[csr.scala 338:38]
        _T_685.ebreakm <= _T_698 @[csr.scala 338:38]
        node _T_699 = bits(_T_686, 27, 16) @[csr.scala 338:38]
        _T_685.zero3 <= _T_699 @[csr.scala 338:38]
        node _T_700 = bits(_T_686, 29, 28) @[csr.scala 338:38]
        _T_685.zero4 <= _T_700 @[csr.scala 338:38]
        node _T_701 = bits(_T_686, 31, 30) @[csr.scala 338:38]
        _T_685.xdebugver <= _T_701 @[csr.scala 338:38]
        reg_dcsr.step <= _T_685.step @[csr.scala 339:23]
        reg_dcsr.ebreakm <= _T_685.ebreakm @[csr.scala 340:26]
        skip @[csr.scala 337:36]
      when _T_211 : @[csr.scala 344:39]
        wire _T_702 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 345:39]
        wire _T_703 : UInt<35>
        _T_703 <= wdata
        node _T_704 = bits(_T_703, 0, 0) @[csr.scala 345:39]
        _T_702.uie <= _T_704 @[csr.scala 345:39]
        node _T_705 = bits(_T_703, 1, 1) @[csr.scala 345:39]
        _T_702.sie <= _T_705 @[csr.scala 345:39]
        node _T_706 = bits(_T_703, 2, 2) @[csr.scala 345:39]
        _T_702.hie <= _T_706 @[csr.scala 345:39]
        node _T_707 = bits(_T_703, 3, 3) @[csr.scala 345:39]
        _T_702.mie <= _T_707 @[csr.scala 345:39]
        node _T_708 = bits(_T_703, 4, 4) @[csr.scala 345:39]
        _T_702.upie <= _T_708 @[csr.scala 345:39]
        node _T_709 = bits(_T_703, 5, 5) @[csr.scala 345:39]
        _T_702.spie <= _T_709 @[csr.scala 345:39]
        node _T_710 = bits(_T_703, 6, 6) @[csr.scala 345:39]
        _T_702.hpie <= _T_710 @[csr.scala 345:39]
        node _T_711 = bits(_T_703, 7, 7) @[csr.scala 345:39]
        _T_702.mpie <= _T_711 @[csr.scala 345:39]
        node _T_712 = bits(_T_703, 8, 8) @[csr.scala 345:39]
        _T_702.spp <= _T_712 @[csr.scala 345:39]
        node _T_713 = bits(_T_703, 10, 9) @[csr.scala 345:39]
        _T_702.hpp <= _T_713 @[csr.scala 345:39]
        node _T_714 = bits(_T_703, 12, 11) @[csr.scala 345:39]
        _T_702.mpp <= _T_714 @[csr.scala 345:39]
        node _T_715 = bits(_T_703, 14, 13) @[csr.scala 345:39]
        _T_702.fs <= _T_715 @[csr.scala 345:39]
        node _T_716 = bits(_T_703, 16, 15) @[csr.scala 345:39]
        _T_702.xs <= _T_716 @[csr.scala 345:39]
        node _T_717 = bits(_T_703, 17, 17) @[csr.scala 345:39]
        _T_702.mprv <= _T_717 @[csr.scala 345:39]
        node _T_718 = bits(_T_703, 18, 18) @[csr.scala 345:39]
        _T_702.sum <= _T_718 @[csr.scala 345:39]
        node _T_719 = bits(_T_703, 19, 19) @[csr.scala 345:39]
        _T_702.mxr <= _T_719 @[csr.scala 345:39]
        node _T_720 = bits(_T_703, 20, 20) @[csr.scala 345:39]
        _T_702.tvm <= _T_720 @[csr.scala 345:39]
        node _T_721 = bits(_T_703, 21, 21) @[csr.scala 345:39]
        _T_702.tw <= _T_721 @[csr.scala 345:39]
        node _T_722 = bits(_T_703, 22, 22) @[csr.scala 345:39]
        _T_702.tsr <= _T_722 @[csr.scala 345:39]
        node _T_723 = bits(_T_703, 30, 23) @[csr.scala 345:39]
        _T_702.zero1 <= _T_723 @[csr.scala 345:39]
        node _T_724 = bits(_T_703, 31, 31) @[csr.scala 345:39]
        _T_702.sd <= _T_724 @[csr.scala 345:39]
        node _T_725 = bits(_T_703, 33, 32) @[csr.scala 345:39]
        _T_702.prv <= _T_725 @[csr.scala 345:39]
        node _T_726 = bits(_T_703, 34, 34) @[csr.scala 345:39]
        _T_702.debug <= _T_726 @[csr.scala 345:39]
        reg_mstatus.mie <= _T_702.mie @[csr.scala 346:23]
        reg_mstatus.mpie <= _T_702.mpie @[csr.scala 347:24]
        skip @[csr.scala 344:39]
      when _T_213 : @[csr.scala 349:35]
        wire _T_727 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 350:35]
        wire _T_728 : UInt<16>
        _T_728 <= wdata
        node _T_729 = bits(_T_728, 0, 0) @[csr.scala 350:35]
        _T_727.usip <= _T_729 @[csr.scala 350:35]
        node _T_730 = bits(_T_728, 1, 1) @[csr.scala 350:35]
        _T_727.ssip <= _T_730 @[csr.scala 350:35]
        node _T_731 = bits(_T_728, 2, 2) @[csr.scala 350:35]
        _T_727.hsip <= _T_731 @[csr.scala 350:35]
        node _T_732 = bits(_T_728, 3, 3) @[csr.scala 350:35]
        _T_727.msip <= _T_732 @[csr.scala 350:35]
        node _T_733 = bits(_T_728, 4, 4) @[csr.scala 350:35]
        _T_727.utip <= _T_733 @[csr.scala 350:35]
        node _T_734 = bits(_T_728, 5, 5) @[csr.scala 350:35]
        _T_727.stip <= _T_734 @[csr.scala 350:35]
        node _T_735 = bits(_T_728, 6, 6) @[csr.scala 350:35]
        _T_727.htip <= _T_735 @[csr.scala 350:35]
        node _T_736 = bits(_T_728, 7, 7) @[csr.scala 350:35]
        _T_727.mtip <= _T_736 @[csr.scala 350:35]
        node _T_737 = bits(_T_728, 8, 8) @[csr.scala 350:35]
        _T_727.ueip <= _T_737 @[csr.scala 350:35]
        node _T_738 = bits(_T_728, 9, 9) @[csr.scala 350:35]
        _T_727.seip <= _T_738 @[csr.scala 350:35]
        node _T_739 = bits(_T_728, 10, 10) @[csr.scala 350:35]
        _T_727.heip <= _T_739 @[csr.scala 350:35]
        node _T_740 = bits(_T_728, 11, 11) @[csr.scala 350:35]
        _T_727.meip <= _T_740 @[csr.scala 350:35]
        node _T_741 = bits(_T_728, 12, 12) @[csr.scala 350:35]
        _T_727.rocc <= _T_741 @[csr.scala 350:35]
        node _T_742 = bits(_T_728, 13, 13) @[csr.scala 350:35]
        _T_727.zero1 <= _T_742 @[csr.scala 350:35]
        node _T_743 = bits(_T_728, 14, 14) @[csr.scala 350:35]
        _T_727.debug <= _T_743 @[csr.scala 350:35]
        node _T_744 = bits(_T_728, 15, 15) @[csr.scala 350:35]
        _T_727.zero2 <= _T_744 @[csr.scala 350:35]
        reg_mip.msip <= _T_727.msip @[csr.scala 351:20]
        skip @[csr.scala 349:35]
      when _T_214 : @[csr.scala 353:35]
        wire _T_745 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 354:35]
        wire _T_746 : UInt<16>
        _T_746 <= wdata
        node _T_747 = bits(_T_746, 0, 0) @[csr.scala 354:35]
        _T_745.usip <= _T_747 @[csr.scala 354:35]
        node _T_748 = bits(_T_746, 1, 1) @[csr.scala 354:35]
        _T_745.ssip <= _T_748 @[csr.scala 354:35]
        node _T_749 = bits(_T_746, 2, 2) @[csr.scala 354:35]
        _T_745.hsip <= _T_749 @[csr.scala 354:35]
        node _T_750 = bits(_T_746, 3, 3) @[csr.scala 354:35]
        _T_745.msip <= _T_750 @[csr.scala 354:35]
        node _T_751 = bits(_T_746, 4, 4) @[csr.scala 354:35]
        _T_745.utip <= _T_751 @[csr.scala 354:35]
        node _T_752 = bits(_T_746, 5, 5) @[csr.scala 354:35]
        _T_745.stip <= _T_752 @[csr.scala 354:35]
        node _T_753 = bits(_T_746, 6, 6) @[csr.scala 354:35]
        _T_745.htip <= _T_753 @[csr.scala 354:35]
        node _T_754 = bits(_T_746, 7, 7) @[csr.scala 354:35]
        _T_745.mtip <= _T_754 @[csr.scala 354:35]
        node _T_755 = bits(_T_746, 8, 8) @[csr.scala 354:35]
        _T_745.ueip <= _T_755 @[csr.scala 354:35]
        node _T_756 = bits(_T_746, 9, 9) @[csr.scala 354:35]
        _T_745.seip <= _T_756 @[csr.scala 354:35]
        node _T_757 = bits(_T_746, 10, 10) @[csr.scala 354:35]
        _T_745.heip <= _T_757 @[csr.scala 354:35]
        node _T_758 = bits(_T_746, 11, 11) @[csr.scala 354:35]
        _T_745.meip <= _T_758 @[csr.scala 354:35]
        node _T_759 = bits(_T_746, 12, 12) @[csr.scala 354:35]
        _T_745.rocc <= _T_759 @[csr.scala 354:35]
        node _T_760 = bits(_T_746, 13, 13) @[csr.scala 354:35]
        _T_745.zero1 <= _T_760 @[csr.scala 354:35]
        node _T_761 = bits(_T_746, 14, 14) @[csr.scala 354:35]
        _T_745.debug <= _T_761 @[csr.scala 354:35]
        node _T_762 = bits(_T_746, 15, 15) @[csr.scala 354:35]
        _T_745.zero2 <= _T_762 @[csr.scala 354:35]
        reg_mie.msip <= _T_745.msip @[csr.scala 355:20]
        reg_mie.mtip <= _T_745.mtip @[csr.scala 356:20]
        skip @[csr.scala 353:35]
      when _T_225 : @[csr.scala 390:29]
        node _T_763 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_764 = bits(_T_17, 31, 0) @[csr.scala 390:72]
        node _T_765 = cat(_T_763, _T_764) @[Cat.scala 29:58]
        _T_17 <= _T_765 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_224 : @[csr.scala 391:29]
        node _T_766 = bits(_T_17, 39, 32) @[csr.scala 391:45]
        node _T_767 = cat(_T_766, wdata) @[Cat.scala 29:58]
        _T_17 <= _T_767 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_227 : @[csr.scala 390:29]
        node _T_768 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_769 = bits(_T_19, 31, 0) @[csr.scala 390:72]
        node _T_770 = cat(_T_768, _T_769) @[Cat.scala 29:58]
        _T_19 <= _T_770 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_226 : @[csr.scala 391:29]
        node _T_771 = bits(_T_19, 39, 32) @[csr.scala 391:45]
        node _T_772 = cat(_T_771, wdata) @[Cat.scala 29:58]
        _T_19 <= _T_772 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_229 : @[csr.scala 390:29]
        node _T_773 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_774 = bits(_T_21, 31, 0) @[csr.scala 390:72]
        node _T_775 = cat(_T_773, _T_774) @[Cat.scala 29:58]
        _T_21 <= _T_775 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_228 : @[csr.scala 391:29]
        node _T_776 = bits(_T_21, 39, 32) @[csr.scala 391:45]
        node _T_777 = cat(_T_776, wdata) @[Cat.scala 29:58]
        _T_21 <= _T_777 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_231 : @[csr.scala 390:29]
        node _T_778 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_779 = bits(_T_23, 31, 0) @[csr.scala 390:72]
        node _T_780 = cat(_T_778, _T_779) @[Cat.scala 29:58]
        _T_23 <= _T_780 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_230 : @[csr.scala 391:29]
        node _T_781 = bits(_T_23, 39, 32) @[csr.scala 391:45]
        node _T_782 = cat(_T_781, wdata) @[Cat.scala 29:58]
        _T_23 <= _T_782 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_233 : @[csr.scala 390:29]
        node _T_783 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_784 = bits(_T_25, 31, 0) @[csr.scala 390:72]
        node _T_785 = cat(_T_783, _T_784) @[Cat.scala 29:58]
        _T_25 <= _T_785 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_232 : @[csr.scala 391:29]
        node _T_786 = bits(_T_25, 39, 32) @[csr.scala 391:45]
        node _T_787 = cat(_T_786, wdata) @[Cat.scala 29:58]
        _T_25 <= _T_787 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_235 : @[csr.scala 390:29]
        node _T_788 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_789 = bits(_T_27, 31, 0) @[csr.scala 390:72]
        node _T_790 = cat(_T_788, _T_789) @[Cat.scala 29:58]
        _T_27 <= _T_790 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_234 : @[csr.scala 391:29]
        node _T_791 = bits(_T_27, 39, 32) @[csr.scala 391:45]
        node _T_792 = cat(_T_791, wdata) @[Cat.scala 29:58]
        _T_27 <= _T_792 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_237 : @[csr.scala 390:29]
        node _T_793 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_794 = bits(_T_29, 31, 0) @[csr.scala 390:72]
        node _T_795 = cat(_T_793, _T_794) @[Cat.scala 29:58]
        _T_29 <= _T_795 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_236 : @[csr.scala 391:29]
        node _T_796 = bits(_T_29, 39, 32) @[csr.scala 391:45]
        node _T_797 = cat(_T_796, wdata) @[Cat.scala 29:58]
        _T_29 <= _T_797 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_239 : @[csr.scala 390:29]
        node _T_798 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_799 = bits(_T_31, 31, 0) @[csr.scala 390:72]
        node _T_800 = cat(_T_798, _T_799) @[Cat.scala 29:58]
        _T_31 <= _T_800 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_238 : @[csr.scala 391:29]
        node _T_801 = bits(_T_31, 39, 32) @[csr.scala 391:45]
        node _T_802 = cat(_T_801, wdata) @[Cat.scala 29:58]
        _T_31 <= _T_802 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_241 : @[csr.scala 390:29]
        node _T_803 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_804 = bits(_T_33, 31, 0) @[csr.scala 390:72]
        node _T_805 = cat(_T_803, _T_804) @[Cat.scala 29:58]
        _T_33 <= _T_805 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_240 : @[csr.scala 391:29]
        node _T_806 = bits(_T_33, 39, 32) @[csr.scala 391:45]
        node _T_807 = cat(_T_806, wdata) @[Cat.scala 29:58]
        _T_33 <= _T_807 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_243 : @[csr.scala 390:29]
        node _T_808 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_809 = bits(_T_35, 31, 0) @[csr.scala 390:72]
        node _T_810 = cat(_T_808, _T_809) @[Cat.scala 29:58]
        _T_35 <= _T_810 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_242 : @[csr.scala 391:29]
        node _T_811 = bits(_T_35, 39, 32) @[csr.scala 391:45]
        node _T_812 = cat(_T_811, wdata) @[Cat.scala 29:58]
        _T_35 <= _T_812 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_245 : @[csr.scala 390:29]
        node _T_813 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_814 = bits(_T_37, 31, 0) @[csr.scala 390:72]
        node _T_815 = cat(_T_813, _T_814) @[Cat.scala 29:58]
        _T_37 <= _T_815 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_244 : @[csr.scala 391:29]
        node _T_816 = bits(_T_37, 39, 32) @[csr.scala 391:45]
        node _T_817 = cat(_T_816, wdata) @[Cat.scala 29:58]
        _T_37 <= _T_817 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_247 : @[csr.scala 390:29]
        node _T_818 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_819 = bits(_T_39, 31, 0) @[csr.scala 390:72]
        node _T_820 = cat(_T_818, _T_819) @[Cat.scala 29:58]
        _T_39 <= _T_820 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_246 : @[csr.scala 391:29]
        node _T_821 = bits(_T_39, 39, 32) @[csr.scala 391:45]
        node _T_822 = cat(_T_821, wdata) @[Cat.scala 29:58]
        _T_39 <= _T_822 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_249 : @[csr.scala 390:29]
        node _T_823 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_824 = bits(_T_41, 31, 0) @[csr.scala 390:72]
        node _T_825 = cat(_T_823, _T_824) @[Cat.scala 29:58]
        _T_41 <= _T_825 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_248 : @[csr.scala 391:29]
        node _T_826 = bits(_T_41, 39, 32) @[csr.scala 391:45]
        node _T_827 = cat(_T_826, wdata) @[Cat.scala 29:58]
        _T_41 <= _T_827 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_251 : @[csr.scala 390:29]
        node _T_828 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_829 = bits(_T_43, 31, 0) @[csr.scala 390:72]
        node _T_830 = cat(_T_828, _T_829) @[Cat.scala 29:58]
        _T_43 <= _T_830 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_250 : @[csr.scala 391:29]
        node _T_831 = bits(_T_43, 39, 32) @[csr.scala 391:45]
        node _T_832 = cat(_T_831, wdata) @[Cat.scala 29:58]
        _T_43 <= _T_832 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_253 : @[csr.scala 390:29]
        node _T_833 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_834 = bits(_T_45, 31, 0) @[csr.scala 390:72]
        node _T_835 = cat(_T_833, _T_834) @[Cat.scala 29:58]
        _T_45 <= _T_835 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_252 : @[csr.scala 391:29]
        node _T_836 = bits(_T_45, 39, 32) @[csr.scala 391:45]
        node _T_837 = cat(_T_836, wdata) @[Cat.scala 29:58]
        _T_45 <= _T_837 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_255 : @[csr.scala 390:29]
        node _T_838 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_839 = bits(_T_47, 31, 0) @[csr.scala 390:72]
        node _T_840 = cat(_T_838, _T_839) @[Cat.scala 29:58]
        _T_47 <= _T_840 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_254 : @[csr.scala 391:29]
        node _T_841 = bits(_T_47, 39, 32) @[csr.scala 391:45]
        node _T_842 = cat(_T_841, wdata) @[Cat.scala 29:58]
        _T_47 <= _T_842 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_257 : @[csr.scala 390:29]
        node _T_843 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_844 = bits(_T_49, 31, 0) @[csr.scala 390:72]
        node _T_845 = cat(_T_843, _T_844) @[Cat.scala 29:58]
        _T_49 <= _T_845 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_256 : @[csr.scala 391:29]
        node _T_846 = bits(_T_49, 39, 32) @[csr.scala 391:45]
        node _T_847 = cat(_T_846, wdata) @[Cat.scala 29:58]
        _T_49 <= _T_847 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_259 : @[csr.scala 390:29]
        node _T_848 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_849 = bits(_T_51, 31, 0) @[csr.scala 390:72]
        node _T_850 = cat(_T_848, _T_849) @[Cat.scala 29:58]
        _T_51 <= _T_850 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_258 : @[csr.scala 391:29]
        node _T_851 = bits(_T_51, 39, 32) @[csr.scala 391:45]
        node _T_852 = cat(_T_851, wdata) @[Cat.scala 29:58]
        _T_51 <= _T_852 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_261 : @[csr.scala 390:29]
        node _T_853 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_854 = bits(_T_53, 31, 0) @[csr.scala 390:72]
        node _T_855 = cat(_T_853, _T_854) @[Cat.scala 29:58]
        _T_53 <= _T_855 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_260 : @[csr.scala 391:29]
        node _T_856 = bits(_T_53, 39, 32) @[csr.scala 391:45]
        node _T_857 = cat(_T_856, wdata) @[Cat.scala 29:58]
        _T_53 <= _T_857 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_263 : @[csr.scala 390:29]
        node _T_858 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_859 = bits(_T_55, 31, 0) @[csr.scala 390:72]
        node _T_860 = cat(_T_858, _T_859) @[Cat.scala 29:58]
        _T_55 <= _T_860 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_262 : @[csr.scala 391:29]
        node _T_861 = bits(_T_55, 39, 32) @[csr.scala 391:45]
        node _T_862 = cat(_T_861, wdata) @[Cat.scala 29:58]
        _T_55 <= _T_862 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_265 : @[csr.scala 390:29]
        node _T_863 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_864 = bits(_T_57, 31, 0) @[csr.scala 390:72]
        node _T_865 = cat(_T_863, _T_864) @[Cat.scala 29:58]
        _T_57 <= _T_865 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_264 : @[csr.scala 391:29]
        node _T_866 = bits(_T_57, 39, 32) @[csr.scala 391:45]
        node _T_867 = cat(_T_866, wdata) @[Cat.scala 29:58]
        _T_57 <= _T_867 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_267 : @[csr.scala 390:29]
        node _T_868 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_869 = bits(_T_59, 31, 0) @[csr.scala 390:72]
        node _T_870 = cat(_T_868, _T_869) @[Cat.scala 29:58]
        _T_59 <= _T_870 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_266 : @[csr.scala 391:29]
        node _T_871 = bits(_T_59, 39, 32) @[csr.scala 391:45]
        node _T_872 = cat(_T_871, wdata) @[Cat.scala 29:58]
        _T_59 <= _T_872 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_269 : @[csr.scala 390:29]
        node _T_873 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_874 = bits(_T_61, 31, 0) @[csr.scala 390:72]
        node _T_875 = cat(_T_873, _T_874) @[Cat.scala 29:58]
        _T_61 <= _T_875 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_268 : @[csr.scala 391:29]
        node _T_876 = bits(_T_61, 39, 32) @[csr.scala 391:45]
        node _T_877 = cat(_T_876, wdata) @[Cat.scala 29:58]
        _T_61 <= _T_877 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_271 : @[csr.scala 390:29]
        node _T_878 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_879 = bits(_T_63, 31, 0) @[csr.scala 390:72]
        node _T_880 = cat(_T_878, _T_879) @[Cat.scala 29:58]
        _T_63 <= _T_880 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_270 : @[csr.scala 391:29]
        node _T_881 = bits(_T_63, 39, 32) @[csr.scala 391:45]
        node _T_882 = cat(_T_881, wdata) @[Cat.scala 29:58]
        _T_63 <= _T_882 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_273 : @[csr.scala 390:29]
        node _T_883 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_884 = bits(_T_65, 31, 0) @[csr.scala 390:72]
        node _T_885 = cat(_T_883, _T_884) @[Cat.scala 29:58]
        _T_65 <= _T_885 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_272 : @[csr.scala 391:29]
        node _T_886 = bits(_T_65, 39, 32) @[csr.scala 391:45]
        node _T_887 = cat(_T_886, wdata) @[Cat.scala 29:58]
        _T_65 <= _T_887 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_275 : @[csr.scala 390:29]
        node _T_888 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_889 = bits(_T_67, 31, 0) @[csr.scala 390:72]
        node _T_890 = cat(_T_888, _T_889) @[Cat.scala 29:58]
        _T_67 <= _T_890 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_274 : @[csr.scala 391:29]
        node _T_891 = bits(_T_67, 39, 32) @[csr.scala 391:45]
        node _T_892 = cat(_T_891, wdata) @[Cat.scala 29:58]
        _T_67 <= _T_892 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_277 : @[csr.scala 390:29]
        node _T_893 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_894 = bits(_T_69, 31, 0) @[csr.scala 390:72]
        node _T_895 = cat(_T_893, _T_894) @[Cat.scala 29:58]
        _T_69 <= _T_895 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_276 : @[csr.scala 391:29]
        node _T_896 = bits(_T_69, 39, 32) @[csr.scala 391:45]
        node _T_897 = cat(_T_896, wdata) @[Cat.scala 29:58]
        _T_69 <= _T_897 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_279 : @[csr.scala 390:29]
        node _T_898 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_899 = bits(_T_71, 31, 0) @[csr.scala 390:72]
        node _T_900 = cat(_T_898, _T_899) @[Cat.scala 29:58]
        _T_71 <= _T_900 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_278 : @[csr.scala 391:29]
        node _T_901 = bits(_T_71, 39, 32) @[csr.scala 391:45]
        node _T_902 = cat(_T_901, wdata) @[Cat.scala 29:58]
        _T_71 <= _T_902 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_281 : @[csr.scala 390:29]
        node _T_903 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_904 = bits(_T_73, 31, 0) @[csr.scala 390:72]
        node _T_905 = cat(_T_903, _T_904) @[Cat.scala 29:58]
        _T_73 <= _T_905 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_280 : @[csr.scala 391:29]
        node _T_906 = bits(_T_73, 39, 32) @[csr.scala 391:45]
        node _T_907 = cat(_T_906, wdata) @[Cat.scala 29:58]
        _T_73 <= _T_907 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_283 : @[csr.scala 390:29]
        node _T_908 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_909 = bits(_T_75, 31, 0) @[csr.scala 390:72]
        node _T_910 = cat(_T_908, _T_909) @[Cat.scala 29:58]
        _T_75 <= _T_910 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_282 : @[csr.scala 391:29]
        node _T_911 = bits(_T_75, 39, 32) @[csr.scala 391:45]
        node _T_912 = cat(_T_911, wdata) @[Cat.scala 29:58]
        _T_75 <= _T_912 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_285 : @[csr.scala 390:29]
        node _T_913 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_914 = bits(_T_77, 31, 0) @[csr.scala 390:72]
        node _T_915 = cat(_T_913, _T_914) @[Cat.scala 29:58]
        _T_77 <= _T_915 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_284 : @[csr.scala 391:29]
        node _T_916 = bits(_T_77, 39, 32) @[csr.scala 391:45]
        node _T_917 = cat(_T_916, wdata) @[Cat.scala 29:58]
        _T_77 <= _T_917 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_287 : @[csr.scala 390:29]
        node _T_918 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_919 = bits(_T_79, 31, 0) @[csr.scala 390:72]
        node _T_920 = cat(_T_918, _T_919) @[Cat.scala 29:58]
        _T_79 <= _T_920 @[util.scala 134:11]
        skip @[csr.scala 390:29]
      when _T_286 : @[csr.scala 391:29]
        node _T_921 = bits(_T_79, 39, 32) @[csr.scala 391:45]
        node _T_922 = cat(_T_921, wdata) @[Cat.scala 29:58]
        _T_79 <= _T_922 @[util.scala 134:11]
        skip @[csr.scala 391:29]
      when _T_288 : @[csr.scala 390:29]
        node _T_923 = bits(wdata, 31, 0) @[csr.scala 390:47]
        node _T_924 = bits(_T_9, 31, 0) @[csr.scala 390:72]
        node _T_925 = cat(_T_923, _T_924) @[Cat.scala 29:58]
        _T_3 <= _T_925 @[util.scala 134:11]
        node _T_926 = shr(_T_925, 6) @[util.scala 135:28]
        _T_5 <= _T_926 @[util.scala 135:23]
        skip @[csr.scala 390:29]
      when _T_205 : @[csr.scala 391:29]
        node _T_927 = bits(_T_9, 63, 32) @[csr.scala 391:45]
        node _T_928 = cat(_T_927, wdata) @[Cat.scala 29:58]
        _T_3 <= _T_928 @[util.scala 134:11]
        node _T_929 = shr(_T_928, 6) @[util.scala 135:28]
        _T_5 <= _T_929 @[util.scala 135:23]
        skip @[csr.scala 391:29]
      when _T_289 : @[csr.scala 390:29]
        node _T_930 = bits(wdata, 31, 0) @[csr.scala 390:47]
        node _T_931 = bits(_T_16, 31, 0) @[csr.scala 390:72]
        node _T_932 = cat(_T_930, _T_931) @[Cat.scala 29:58]
        _T_10 <= _T_932 @[util.scala 134:11]
        node _T_933 = shr(_T_932, 6) @[util.scala 135:28]
        _T_12 <= _T_933 @[util.scala 135:23]
        skip @[csr.scala 390:29]
      when _T_206 : @[csr.scala 391:29]
        node _T_934 = bits(_T_16, 63, 32) @[csr.scala 391:45]
        node _T_935 = cat(_T_934, wdata) @[Cat.scala 29:58]
        _T_10 <= _T_935 @[util.scala 134:11]
        node _T_936 = shr(_T_935, 6) @[util.scala 135:28]
        _T_12 <= _T_936 @[util.scala 135:23]
        skip @[csr.scala 391:29]
      when _T_221 : @[csr.scala 369:40]
        reg_dpc <= wdata @[csr.scala 369:50]
        skip @[csr.scala 369:40]
      when _T_222 : @[csr.scala 370:40]
        reg_dscratch <= wdata @[csr.scala 370:55]
        skip @[csr.scala 370:40]
      when _T_216 : @[csr.scala 372:40]
        node _T_937 = bits(wdata, 31, 0) @[csr.scala 372:60]
        node _T_938 = dshr(_T_937, UInt<2>("h02")) @[csr.scala 372:78]
        node _T_939 = dshl(_T_938, UInt<2>("h02")) @[csr.scala 372:86]
        reg_mepc <= _T_939 @[csr.scala 372:51]
        skip @[csr.scala 372:40]
      when _T_215 : @[csr.scala 373:40]
        reg_mscratch <= wdata @[csr.scala 373:55]
        skip @[csr.scala 373:40]
      when _T_218 : @[csr.scala 374:40]
        node _T_940 = and(wdata, UInt<32>("h08000001f")) @[csr.scala 374:62]
        reg_mcause <= _T_940 @[csr.scala 374:53]
        skip @[csr.scala 374:40]
      when _T_217 : @[csr.scala 375:40]
        node _T_941 = bits(wdata, 31, 0) @[csr.scala 375:60]
        reg_mtval <= _T_941 @[csr.scala 375:52]
        skip @[csr.scala 375:40]
      when _T_223 : @[csr.scala 376:42]
        node _T_942 = bits(wdata, 31, 0) @[csr.scala 376:64]
        reg_medeleg <= _T_942 @[csr.scala 376:56]
        skip @[csr.scala 376:42]
      skip @[csr.scala 335:14]
    reg_mcounteren <= UInt<1>("h00") @[csr.scala 385:20]
    
  module DatPath : 
    input clock : Clock
    input reset : Reset
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ctl : {stall : UInt<1>, pc_sel : UInt<3>, op1_sel : UInt<2>, op2_sel : UInt<2>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, csr_cmd : UInt<3>, exception : UInt<1>}, dat : {inst : UInt<32>, br_eq : UInt<1>, br_lt : UInt<1>, br_ltu : UInt<1>, csr_eret : UInt<1>}}
    
    io.dat.csr_eret is invalid @[dpath.scala 41:7]
    io.dat.br_ltu is invalid @[dpath.scala 41:7]
    io.dat.br_lt is invalid @[dpath.scala 41:7]
    io.dat.br_eq is invalid @[dpath.scala 41:7]
    io.dat.inst is invalid @[dpath.scala 41:7]
    io.ctl.exception is invalid @[dpath.scala 41:7]
    io.ctl.csr_cmd is invalid @[dpath.scala 41:7]
    io.ctl.rf_wen is invalid @[dpath.scala 41:7]
    io.ctl.wb_sel is invalid @[dpath.scala 41:7]
    io.ctl.alu_fun is invalid @[dpath.scala 41:7]
    io.ctl.op2_sel is invalid @[dpath.scala 41:7]
    io.ctl.op1_sel is invalid @[dpath.scala 41:7]
    io.ctl.pc_sel is invalid @[dpath.scala 41:7]
    io.ctl.stall is invalid @[dpath.scala 41:7]
    io.dmem.resp.bits.data is invalid @[dpath.scala 41:7]
    io.dmem.resp.valid is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.typ is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.fcn is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.data is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.addr is invalid @[dpath.scala 41:7]
    io.dmem.req.valid is invalid @[dpath.scala 41:7]
    io.dmem.req.ready is invalid @[dpath.scala 41:7]
    io.imem.resp.bits.data is invalid @[dpath.scala 41:7]
    io.imem.resp.valid is invalid @[dpath.scala 41:7]
    io.imem.req.bits.typ is invalid @[dpath.scala 41:7]
    io.imem.req.bits.fcn is invalid @[dpath.scala 41:7]
    io.imem.req.bits.data is invalid @[dpath.scala 41:7]
    io.imem.req.bits.addr is invalid @[dpath.scala 41:7]
    io.imem.req.valid is invalid @[dpath.scala 41:7]
    io.imem.req.ready is invalid @[dpath.scala 41:7]
    io.ddpath.resetpc is invalid @[dpath.scala 41:7]
    io.ddpath.rdata is invalid @[dpath.scala 41:7]
    io.ddpath.validreq is invalid @[dpath.scala 41:7]
    io.ddpath.wdata is invalid @[dpath.scala 41:7]
    io.ddpath.addr is invalid @[dpath.scala 41:7]
    wire pc_next : UInt<32> @[dpath.scala 44:31]
    wire pc_plus4 : UInt<32> @[dpath.scala 45:31]
    wire br_target : UInt<32> @[dpath.scala 46:31]
    wire jmp_target : UInt<32> @[dpath.scala 47:31]
    wire jump_reg_target : UInt<32> @[dpath.scala 48:31]
    wire exception_target : UInt<32> @[dpath.scala 49:31]
    node _T = eq(io.ctl.pc_sel, UInt<3>("h00")) @[dpath.scala 53:34]
    node _T_1 = eq(io.ctl.pc_sel, UInt<3>("h01")) @[dpath.scala 54:34]
    node _T_2 = eq(io.ctl.pc_sel, UInt<3>("h02")) @[dpath.scala 55:34]
    node _T_3 = eq(io.ctl.pc_sel, UInt<3>("h03")) @[dpath.scala 56:34]
    node _T_4 = eq(io.ctl.pc_sel, UInt<3>("h04")) @[dpath.scala 57:34]
    node _T_5 = mux(_T_4, exception_target, pc_plus4) @[Mux.scala 98:16]
    node _T_6 = mux(_T_3, jump_reg_target, _T_5) @[Mux.scala 98:16]
    node _T_7 = mux(_T_2, jmp_target, _T_6) @[Mux.scala 98:16]
    node _T_8 = mux(_T_1, br_target, _T_7) @[Mux.scala 98:16]
    node _T_9 = mux(_T, pc_plus4, _T_8) @[Mux.scala 98:16]
    pc_next <= _T_9 @[dpath.scala 52:12]
    reg pc_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h080000000"))) @[dpath.scala 60:24]
    node _T_10 = eq(io.ctl.stall, UInt<1>("h00")) @[dpath.scala 62:10]
    when _T_10 : @[dpath.scala 63:4]
      pc_reg <= pc_next @[dpath.scala 64:14]
      skip @[dpath.scala 63:4]
    node _T_11 = add(pc_reg, UInt<32>("h04")) @[dpath.scala 67:24]
    node _T_12 = tail(_T_11, 1) @[dpath.scala 67:24]
    pc_plus4 <= _T_12 @[dpath.scala 67:13]
    io.imem.req.bits.addr <= pc_reg @[dpath.scala 70:26]
    io.imem.req.valid <= UInt<1>("h01") @[dpath.scala 71:22]
    node inst = mux(io.imem.resp.valid, io.imem.resp.bits.data, UInt<32>("h04033")) @[dpath.scala 72:18]
    node rs1_addr = bits(inst, 19, 15) @[dpath.scala 76:23]
    node rs2_addr = bits(inst, 24, 20) @[dpath.scala 77:23]
    node wb_addr = bits(inst, 11, 7) @[dpath.scala 78:23]
    wire wb_data : UInt<32> @[dpath.scala 80:22]
    node _T_13 = eq(io.ctl.exception, UInt<1>("h00")) @[dpath.scala 81:34]
    node wb_wen = and(io.ctl.rf_wen, _T_13) @[dpath.scala 81:31]
    cmem regfile : UInt<32>[32] @[dpath.scala 84:21]
    node _T_14 = neq(wb_addr, UInt<1>("h00")) @[dpath.scala 86:29]
    node _T_15 = and(wb_wen, _T_14) @[dpath.scala 86:17]
    when _T_15 : @[dpath.scala 87:4]
      infer mport _T_16 = regfile[wb_addr], clock @[dpath.scala 88:14]
      _T_16 <= wb_data @[dpath.scala 88:24]
      skip @[dpath.scala 87:4]
    infer mport _T_17 = regfile[io.ddpath.addr], clock @[dpath.scala 92:30]
    io.ddpath.rdata <= _T_17 @[dpath.scala 92:20]
    when io.ddpath.validreq : @[dpath.scala 93:28]
      infer mport _T_18 = regfile[io.ddpath.addr], clock @[dpath.scala 94:14]
      _T_18 <= io.ddpath.wdata @[dpath.scala 94:31]
      skip @[dpath.scala 93:28]
    node _T_19 = neq(rs1_addr, UInt<1>("h00")) @[dpath.scala 98:33]
    infer mport _T_20 = regfile[rs1_addr], clock @[dpath.scala 98:50]
    node rs1_data = mux(_T_19, _T_20, UInt<32>("h00")) @[dpath.scala 98:22]
    node _T_21 = neq(rs2_addr, UInt<1>("h00")) @[dpath.scala 99:33]
    infer mport _T_22 = regfile[rs2_addr], clock @[dpath.scala 99:50]
    node rs2_data = mux(_T_21, _T_22, UInt<32>("h00")) @[dpath.scala 99:22]
    node imm_i = bits(inst, 31, 20) @[dpath.scala 103:20]
    node _T_23 = bits(inst, 31, 25) @[dpath.scala 104:24]
    node _T_24 = bits(inst, 11, 7) @[dpath.scala 104:38]
    node imm_s = cat(_T_23, _T_24) @[Cat.scala 29:58]
    node _T_25 = bits(inst, 31, 31) @[dpath.scala 105:24]
    node _T_26 = bits(inst, 7, 7) @[dpath.scala 105:34]
    node _T_27 = bits(inst, 30, 25) @[dpath.scala 105:43]
    node _T_28 = bits(inst, 11, 8) @[dpath.scala 105:56]
    node _T_29 = cat(_T_27, _T_28) @[Cat.scala 29:58]
    node _T_30 = cat(_T_25, _T_26) @[Cat.scala 29:58]
    node imm_b = cat(_T_30, _T_29) @[Cat.scala 29:58]
    node imm_u = bits(inst, 31, 12) @[dpath.scala 106:20]
    node _T_31 = bits(inst, 31, 31) @[dpath.scala 107:24]
    node _T_32 = bits(inst, 19, 12) @[dpath.scala 107:34]
    node _T_33 = bits(inst, 20, 20) @[dpath.scala 107:47]
    node _T_34 = bits(inst, 30, 21) @[dpath.scala 107:57]
    node _T_35 = cat(_T_33, _T_34) @[Cat.scala 29:58]
    node _T_36 = cat(_T_31, _T_32) @[Cat.scala 29:58]
    node imm_j = cat(_T_36, _T_35) @[Cat.scala 29:58]
    node _T_37 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node _T_38 = bits(inst, 19, 15) @[dpath.scala 108:38]
    node imm_z = cat(_T_37, _T_38) @[Cat.scala 29:58]
    node _T_39 = bits(imm_i, 11, 11) @[dpath.scala 111:38]
    node _T_40 = bits(_T_39, 0, 0) @[Bitwise.scala 72:15]
    node _T_41 = mux(_T_40, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_i_sext = cat(_T_41, imm_i) @[Cat.scala 29:58]
    node _T_42 = bits(imm_s, 11, 11) @[dpath.scala 112:38]
    node _T_43 = bits(_T_42, 0, 0) @[Bitwise.scala 72:15]
    node _T_44 = mux(_T_43, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_s_sext = cat(_T_44, imm_s) @[Cat.scala 29:58]
    node _T_45 = bits(imm_b, 11, 11) @[dpath.scala 113:38]
    node _T_46 = bits(_T_45, 0, 0) @[Bitwise.scala 72:15]
    node _T_47 = mux(_T_46, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_48 = cat(_T_47, imm_b) @[Cat.scala 29:58]
    node imm_b_sext = cat(_T_48, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_49 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node imm_u_sext = cat(imm_u, _T_49) @[Cat.scala 29:58]
    node _T_50 = bits(imm_j, 19, 19) @[dpath.scala 115:38]
    node _T_51 = bits(_T_50, 0, 0) @[Bitwise.scala 72:15]
    node _T_52 = mux(_T_51, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_53 = cat(_T_52, imm_j) @[Cat.scala 29:58]
    node imm_j_sext = cat(_T_53, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_54 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 119:32]
    node _T_55 = eq(io.ctl.op1_sel, UInt<2>("h01")) @[dpath.scala 120:32]
    node _T_56 = eq(io.ctl.op1_sel, UInt<2>("h02")) @[dpath.scala 121:32]
    node _T_57 = mux(_T_56, imm_z, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_58 = mux(_T_55, imm_u_sext, _T_57) @[Mux.scala 98:16]
    node alu_op1 = mux(_T_54, rs1_data, _T_58) @[Mux.scala 98:16]
    node _T_59 = eq(io.ctl.op2_sel, UInt<2>("h00")) @[dpath.scala 125:32]
    node _T_60 = eq(io.ctl.op2_sel, UInt<2>("h03")) @[dpath.scala 126:32]
    node _T_61 = eq(io.ctl.op2_sel, UInt<2>("h01")) @[dpath.scala 127:32]
    node _T_62 = eq(io.ctl.op2_sel, UInt<2>("h02")) @[dpath.scala 128:32]
    node _T_63 = mux(_T_62, imm_s_sext, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_64 = mux(_T_61, imm_i_sext, _T_63) @[Mux.scala 98:16]
    node _T_65 = mux(_T_60, pc_reg, _T_64) @[Mux.scala 98:16]
    node alu_op2 = mux(_T_59, rs2_data, _T_65) @[Mux.scala 98:16]
    wire alu_out : UInt<32> @[dpath.scala 134:24]
    node alu_shamt = bits(alu_op2, 4, 0) @[dpath.scala 136:27]
    node _T_66 = eq(io.ctl.alu_fun, UInt<4>("h01")) @[dpath.scala 139:35]
    node _T_67 = add(alu_op1, alu_op2) @[dpath.scala 139:61]
    node _T_68 = tail(_T_67, 1) @[dpath.scala 139:61]
    node _T_69 = eq(io.ctl.alu_fun, UInt<4>("h02")) @[dpath.scala 140:35]
    node _T_70 = sub(alu_op1, alu_op2) @[dpath.scala 140:61]
    node _T_71 = tail(_T_70, 1) @[dpath.scala 140:61]
    node _T_72 = eq(io.ctl.alu_fun, UInt<4>("h06")) @[dpath.scala 141:35]
    node _T_73 = and(alu_op1, alu_op2) @[dpath.scala 141:61]
    node _T_74 = eq(io.ctl.alu_fun, UInt<4>("h07")) @[dpath.scala 142:35]
    node _T_75 = or(alu_op1, alu_op2) @[dpath.scala 142:61]
    node _T_76 = eq(io.ctl.alu_fun, UInt<4>("h08")) @[dpath.scala 143:35]
    node _T_77 = xor(alu_op1, alu_op2) @[dpath.scala 143:61]
    node _T_78 = eq(io.ctl.alu_fun, UInt<4>("h09")) @[dpath.scala 144:35]
    node _T_79 = asSInt(alu_op1) @[dpath.scala 144:67]
    node _T_80 = asSInt(alu_op2) @[dpath.scala 144:86]
    node _T_81 = lt(_T_79, _T_80) @[dpath.scala 144:70]
    node _T_82 = eq(io.ctl.alu_fun, UInt<4>("h0a")) @[dpath.scala 145:35]
    node _T_83 = lt(alu_op1, alu_op2) @[dpath.scala 145:61]
    node _T_84 = eq(io.ctl.alu_fun, UInt<4>("h03")) @[dpath.scala 146:35]
    node _T_85 = dshl(alu_op1, alu_shamt) @[dpath.scala 146:62]
    node _T_86 = bits(_T_85, 31, 0) @[dpath.scala 146:75]
    node _T_87 = eq(io.ctl.alu_fun, UInt<4>("h05")) @[dpath.scala 147:35]
    node _T_88 = asSInt(alu_op1) @[dpath.scala 147:67]
    node _T_89 = dshr(_T_88, alu_shamt) @[dpath.scala 147:70]
    node _T_90 = asUInt(_T_89) @[dpath.scala 147:90]
    node _T_91 = eq(io.ctl.alu_fun, UInt<4>("h04")) @[dpath.scala 148:35]
    node _T_92 = dshr(alu_op1, alu_shamt) @[dpath.scala 148:61]
    node _T_93 = eq(io.ctl.alu_fun, UInt<4>("h0b")) @[dpath.scala 149:35]
    node _T_94 = mux(_T_93, alu_op1, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_95 = mux(_T_91, _T_92, _T_94) @[Mux.scala 98:16]
    node _T_96 = mux(_T_87, _T_90, _T_95) @[Mux.scala 98:16]
    node _T_97 = mux(_T_84, _T_86, _T_96) @[Mux.scala 98:16]
    node _T_98 = mux(_T_82, _T_83, _T_97) @[Mux.scala 98:16]
    node _T_99 = mux(_T_78, _T_81, _T_98) @[Mux.scala 98:16]
    node _T_100 = mux(_T_76, _T_77, _T_99) @[Mux.scala 98:16]
    node _T_101 = mux(_T_74, _T_75, _T_100) @[Mux.scala 98:16]
    node _T_102 = mux(_T_72, _T_73, _T_101) @[Mux.scala 98:16]
    node _T_103 = mux(_T_69, _T_71, _T_102) @[Mux.scala 98:16]
    node _T_104 = mux(_T_66, _T_68, _T_103) @[Mux.scala 98:16]
    alu_out <= _T_104 @[dpath.scala 138:12]
    node _T_105 = add(pc_reg, imm_b_sext) @[dpath.scala 153:30]
    node _T_106 = tail(_T_105, 1) @[dpath.scala 153:30]
    br_target <= _T_106 @[dpath.scala 153:20]
    node _T_107 = add(pc_reg, imm_j_sext) @[dpath.scala 154:30]
    node _T_108 = tail(_T_107, 1) @[dpath.scala 154:30]
    jmp_target <= _T_108 @[dpath.scala 154:20]
    node _T_109 = add(rs1_data, imm_i_sext) @[dpath.scala 155:42]
    node _T_110 = tail(_T_109, 1) @[dpath.scala 155:42]
    jump_reg_target <= _T_110 @[dpath.scala 155:20]
    inst csr of CSRFile @[dpath.scala 158:20]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.counters[0].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[1].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[2].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[3].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[4].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[5].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[6].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[7].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[8].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[9].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[10].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[11].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[12].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[13].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[14].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[15].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[16].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[17].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[18].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[19].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[20].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[21].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[22].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[23].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[24].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[25].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[26].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[27].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[28].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[29].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[30].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[31].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[32].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[33].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[34].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[35].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[36].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[37].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[38].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[39].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[40].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[41].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[42].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[43].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[44].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[45].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[46].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[47].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[48].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[49].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[50].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[51].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[52].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[53].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[54].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[55].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[56].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[57].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[58].inc is invalid @[dpath.scala 159:11]
    csr.io.counters[59].inc is invalid @[dpath.scala 159:11]
    csr.io.time is invalid @[dpath.scala 159:11]
    csr.io.pc is invalid @[dpath.scala 159:11]
    csr.io.retire is invalid @[dpath.scala 159:11]
    csr.io.exception is invalid @[dpath.scala 159:11]
    csr.io.evec is invalid @[dpath.scala 159:11]
    csr.io.status.uie is invalid @[dpath.scala 159:11]
    csr.io.status.sie is invalid @[dpath.scala 159:11]
    csr.io.status.hie is invalid @[dpath.scala 159:11]
    csr.io.status.mie is invalid @[dpath.scala 159:11]
    csr.io.status.upie is invalid @[dpath.scala 159:11]
    csr.io.status.spie is invalid @[dpath.scala 159:11]
    csr.io.status.hpie is invalid @[dpath.scala 159:11]
    csr.io.status.mpie is invalid @[dpath.scala 159:11]
    csr.io.status.spp is invalid @[dpath.scala 159:11]
    csr.io.status.hpp is invalid @[dpath.scala 159:11]
    csr.io.status.mpp is invalid @[dpath.scala 159:11]
    csr.io.status.fs is invalid @[dpath.scala 159:11]
    csr.io.status.xs is invalid @[dpath.scala 159:11]
    csr.io.status.mprv is invalid @[dpath.scala 159:11]
    csr.io.status.sum is invalid @[dpath.scala 159:11]
    csr.io.status.mxr is invalid @[dpath.scala 159:11]
    csr.io.status.tvm is invalid @[dpath.scala 159:11]
    csr.io.status.tw is invalid @[dpath.scala 159:11]
    csr.io.status.tsr is invalid @[dpath.scala 159:11]
    csr.io.status.zero1 is invalid @[dpath.scala 159:11]
    csr.io.status.sd is invalid @[dpath.scala 159:11]
    csr.io.status.prv is invalid @[dpath.scala 159:11]
    csr.io.status.debug is invalid @[dpath.scala 159:11]
    csr.io.decode.system_illegal is invalid @[dpath.scala 159:11]
    csr.io.decode.write_illegal is invalid @[dpath.scala 159:11]
    csr.io.decode.read_illegal is invalid @[dpath.scala 159:11]
    csr.io.decode.csr is invalid @[dpath.scala 159:11]
    csr.io.singleStep is invalid @[dpath.scala 159:11]
    csr.io.eret is invalid @[dpath.scala 159:11]
    csr.io.csr_stall is invalid @[dpath.scala 159:11]
    csr.io.rw.wdata is invalid @[dpath.scala 159:11]
    csr.io.rw.rdata is invalid @[dpath.scala 159:11]
    csr.io.rw.cmd is invalid @[dpath.scala 159:11]
    csr.io.hartid is invalid @[dpath.scala 159:11]
    node _T_111 = bits(inst, 31, 20) @[dpath.scala 160:29]
    csr.io.decode.csr <= _T_111 @[dpath.scala 160:22]
    csr.io.rw.cmd <= io.ctl.csr_cmd @[dpath.scala 161:20]
    csr.io.rw.wdata <= alu_out @[dpath.scala 162:20]
    node _T_112 = or(io.ctl.stall, io.ctl.exception) @[dpath.scala 164:39]
    node _T_113 = eq(_T_112, UInt<1>("h00")) @[dpath.scala 164:24]
    csr.io.retire <= _T_113 @[dpath.scala 164:21]
    csr.io.exception <= io.ctl.exception @[dpath.scala 165:21]
    csr.io.pc <= pc_reg @[dpath.scala 166:21]
    exception_target <= csr.io.evec @[dpath.scala 167:21]
    io.dat.csr_eret <= csr.io.eret @[dpath.scala 169:20]
    csr.io.counters[0].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[1].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[2].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[3].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[4].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[5].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[6].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[7].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[8].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[9].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[10].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[11].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[12].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[13].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[14].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[15].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[16].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[17].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[18].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[19].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[20].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[21].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[22].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[23].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[24].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[25].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[26].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[27].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[28].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[29].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[30].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[31].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[32].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[33].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[34].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[35].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[36].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[37].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[38].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[39].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[40].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[41].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[42].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[43].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[44].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[45].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[46].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[47].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[48].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[49].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[50].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[51].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[52].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[53].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[54].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[55].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[56].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[57].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[58].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    csr.io.counters[59].inc <= UInt<1>("h00") @[dpath.scala 172:34]
    node _T_114 = eq(io.ctl.wb_sel, UInt<2>("h00")) @[dpath.scala 176:34]
    node _T_115 = eq(io.ctl.wb_sel, UInt<2>("h01")) @[dpath.scala 177:34]
    node _T_116 = eq(io.ctl.wb_sel, UInt<2>("h02")) @[dpath.scala 178:34]
    node _T_117 = eq(io.ctl.wb_sel, UInt<2>("h03")) @[dpath.scala 179:34]
    node _T_118 = mux(_T_117, csr.io.rw.rdata, alu_out) @[Mux.scala 98:16]
    node _T_119 = mux(_T_116, pc_plus4, _T_118) @[Mux.scala 98:16]
    node _T_120 = mux(_T_115, io.dmem.resp.bits.data, _T_119) @[Mux.scala 98:16]
    node _T_121 = mux(_T_114, alu_out, _T_120) @[Mux.scala 98:16]
    wb_data <= _T_121 @[dpath.scala 175:12]
    io.dat.inst <= inst @[dpath.scala 184:18]
    node _T_122 = eq(rs1_data, rs2_data) @[dpath.scala 185:31]
    io.dat.br_eq <= _T_122 @[dpath.scala 185:18]
    node _T_123 = asSInt(rs1_data) @[dpath.scala 186:37]
    node _T_124 = asSInt(rs2_data) @[dpath.scala 186:57]
    node _T_125 = lt(_T_123, _T_124) @[dpath.scala 186:40]
    io.dat.br_lt <= _T_125 @[dpath.scala 186:18]
    node _T_126 = lt(rs1_data, rs2_data) @[dpath.scala 187:40]
    io.dat.br_ltu <= _T_126 @[dpath.scala 187:18]
    io.dmem.req.bits.addr <= alu_out @[dpath.scala 191:27]
    io.dmem.req.bits.data <= rs2_data @[dpath.scala 192:26]
    node _T_127 = bits(csr.io.time, 31, 0) @[dpath.scala 198:18]
    node _T_128 = mux(io.ctl.stall, UInt<8>("h053"), UInt<8>("h020")) @[dpath.scala 209:10]
    node _T_129 = eq(UInt<3>("h01"), io.ctl.pc_sel) @[Mux.scala 80:60]
    node _T_130 = mux(_T_129, UInt<8>("h042"), UInt<8>("h03f")) @[Mux.scala 80:57]
    node _T_131 = eq(UInt<3>("h02"), io.ctl.pc_sel) @[Mux.scala 80:60]
    node _T_132 = mux(_T_131, UInt<8>("h04a"), _T_130) @[Mux.scala 80:57]
    node _T_133 = eq(UInt<3>("h03"), io.ctl.pc_sel) @[Mux.scala 80:60]
    node _T_134 = mux(_T_133, UInt<8>("h052"), _T_132) @[Mux.scala 80:57]
    node _T_135 = eq(UInt<3>("h04"), io.ctl.pc_sel) @[Mux.scala 80:60]
    node _T_136 = mux(_T_135, UInt<8>("h045"), _T_134) @[Mux.scala 80:57]
    node _T_137 = eq(UInt<3>("h00"), io.ctl.pc_sel) @[Mux.scala 80:60]
    node _T_138 = mux(_T_137, UInt<8>("h020"), _T_136) @[Mux.scala 80:57]
    node _T_139 = mux(csr.io.exception, UInt<8>("h058"), UInt<8>("h020")) @[dpath.scala 216:10]
    node _T_140 = asUInt(reset) @[dpath.scala 197:10]
    node _T_141 = eq(_T_140, UInt<1>("h00")) @[dpath.scala 197:10]
    when _T_141 : @[dpath.scala 197:10]
      printf(clock, UInt<1>(1), "Cyc= %d [%d] pc=[%x] W[r%d=%x][%d] Op1=[r%d][%x] Op2=[r%d][%x] inst=[%x] %c%c%c DASM(%x)\n", _T_127, csr.io.retire, pc_reg, wb_addr, wb_data, wb_wen, rs1_addr, alu_op1, rs2_addr, alu_op2, inst, _T_128, _T_138, _T_139, inst) @[dpath.scala 197:10]
      skip @[dpath.scala 197:10]
    
  module Core : 
    input clock : Clock
    input reset : Reset
    output io : {imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, flip dcpath : {halt : UInt<1>}, flip reset : UInt<1>}
    
    io.reset is invalid @[core.scala 36:6]
    io.dcpath.halt is invalid @[core.scala 36:6]
    io.ddpath.resetpc is invalid @[core.scala 36:6]
    io.ddpath.rdata is invalid @[core.scala 36:6]
    io.ddpath.validreq is invalid @[core.scala 36:6]
    io.ddpath.wdata is invalid @[core.scala 36:6]
    io.ddpath.addr is invalid @[core.scala 36:6]
    io.dmem.resp.bits.data is invalid @[core.scala 36:6]
    io.dmem.resp.valid is invalid @[core.scala 36:6]
    io.dmem.req.bits.typ is invalid @[core.scala 36:6]
    io.dmem.req.bits.fcn is invalid @[core.scala 36:6]
    io.dmem.req.bits.data is invalid @[core.scala 36:6]
    io.dmem.req.bits.addr is invalid @[core.scala 36:6]
    io.dmem.req.valid is invalid @[core.scala 36:6]
    io.dmem.req.ready is invalid @[core.scala 36:6]
    io.imem.resp.bits.data is invalid @[core.scala 36:6]
    io.imem.resp.valid is invalid @[core.scala 36:6]
    io.imem.req.bits.typ is invalid @[core.scala 36:6]
    io.imem.req.bits.fcn is invalid @[core.scala 36:6]
    io.imem.req.bits.data is invalid @[core.scala 36:6]
    io.imem.req.bits.addr is invalid @[core.scala 36:6]
    io.imem.req.valid is invalid @[core.scala 36:6]
    io.imem.req.ready is invalid @[core.scala 36:6]
    inst c of CtlPath @[core.scala 37:18]
    c.clock <= clock
    c.reset <= reset
    inst d of DatPath @[core.scala 38:18]
    d.clock <= clock
    d.reset <= reset
    d.io.ctl.exception <= c.io.ctl.exception @[core.scala 39:13]
    d.io.ctl.csr_cmd <= c.io.ctl.csr_cmd @[core.scala 39:13]
    d.io.ctl.rf_wen <= c.io.ctl.rf_wen @[core.scala 39:13]
    d.io.ctl.wb_sel <= c.io.ctl.wb_sel @[core.scala 39:13]
    d.io.ctl.alu_fun <= c.io.ctl.alu_fun @[core.scala 39:13]
    d.io.ctl.op2_sel <= c.io.ctl.op2_sel @[core.scala 39:13]
    d.io.ctl.op1_sel <= c.io.ctl.op1_sel @[core.scala 39:13]
    d.io.ctl.pc_sel <= c.io.ctl.pc_sel @[core.scala 39:13]
    d.io.ctl.stall <= c.io.ctl.stall @[core.scala 39:13]
    c.io.dat.csr_eret <= d.io.dat.csr_eret @[core.scala 40:13]
    c.io.dat.br_ltu <= d.io.dat.br_ltu @[core.scala 40:13]
    c.io.dat.br_lt <= d.io.dat.br_lt @[core.scala 40:13]
    c.io.dat.br_eq <= d.io.dat.br_eq @[core.scala 40:13]
    c.io.dat.inst <= d.io.dat.inst @[core.scala 40:13]
    c.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 42:11]
    c.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 42:11]
    io.imem.req.bits.typ <= c.io.imem.req.bits.typ @[core.scala 42:11]
    io.imem.req.bits.fcn <= c.io.imem.req.bits.fcn @[core.scala 42:11]
    io.imem.req.bits.data <= c.io.imem.req.bits.data @[core.scala 42:11]
    io.imem.req.bits.addr <= c.io.imem.req.bits.addr @[core.scala 42:11]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 42:11]
    c.io.imem.req.ready <= io.imem.req.ready @[core.scala 42:11]
    d.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 43:11]
    d.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 43:11]
    io.imem.req.bits.typ <= d.io.imem.req.bits.typ @[core.scala 43:11]
    io.imem.req.bits.fcn <= d.io.imem.req.bits.fcn @[core.scala 43:11]
    io.imem.req.bits.data <= d.io.imem.req.bits.data @[core.scala 43:11]
    io.imem.req.bits.addr <= d.io.imem.req.bits.addr @[core.scala 43:11]
    io.imem.req.valid <= d.io.imem.req.valid @[core.scala 43:11]
    d.io.imem.req.ready <= io.imem.req.ready @[core.scala 43:11]
    c.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 45:11]
    c.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 45:11]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 45:11]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 45:11]
    io.dmem.req.bits.data <= c.io.dmem.req.bits.data @[core.scala 45:11]
    io.dmem.req.bits.addr <= c.io.dmem.req.bits.addr @[core.scala 45:11]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 45:11]
    c.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 45:11]
    d.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 46:11]
    d.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 46:11]
    io.dmem.req.bits.typ <= d.io.dmem.req.bits.typ @[core.scala 46:11]
    io.dmem.req.bits.fcn <= d.io.dmem.req.bits.fcn @[core.scala 46:11]
    io.dmem.req.bits.data <= d.io.dmem.req.bits.data @[core.scala 46:11]
    io.dmem.req.bits.addr <= d.io.dmem.req.bits.addr @[core.scala 46:11]
    io.dmem.req.valid <= d.io.dmem.req.valid @[core.scala 46:11]
    d.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 46:11]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 47:21]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 48:24]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 49:24]
    d.io.ddpath.resetpc <= io.ddpath.resetpc @[core.scala 51:15]
    io.ddpath.rdata <= d.io.ddpath.rdata @[core.scala 51:15]
    d.io.ddpath.validreq <= io.ddpath.validreq @[core.scala 51:15]
    d.io.ddpath.wdata <= io.ddpath.wdata @[core.scala 51:15]
    d.io.ddpath.addr <= io.ddpath.addr @[core.scala 51:15]
    c.io.dcpath.halt <= io.dcpath.halt @[core.scala 52:15]
    
  extmodule AsyncReadMem : 
    output dataInstr : {flip addr : UInt<21>, data : UInt<32>}[2]
    output hw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output dw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output hr : {flip addr : UInt<21>, data : UInt<32>}
    input clk : Clock
    
    defname = AsyncReadMem
    
    
  module AsyncScratchPadMemory : 
    input clock : Clock
    input reset : Reset
    output io : {flip core_ports : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2], flip debug_port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst async_data of AsyncReadMem @[memory.scala 115:27]
    async_data.clk is invalid
    async_data.hr is invalid
    async_data.dw is invalid
    async_data.hw is invalid
    async_data.dataInstr is invalid
    async_data.clk <= clock @[memory.scala 116:22]
    io.core_ports[0].resp.valid <= io.core_ports[0].req.valid @[memory.scala 119:35]
    io.core_ports[0].req.ready <= UInt<1>("h01") @[memory.scala 120:34]
    async_data.dataInstr[0].addr <= io.core_ports[0].req.bits.addr @[memory.scala 121:39]
    io.core_ports[1].resp.valid <= io.core_ports[1].req.valid @[memory.scala 119:35]
    io.core_ports[1].req.ready <= UInt<1>("h01") @[memory.scala 120:34]
    async_data.dataInstr[1].addr <= io.core_ports[1].req.bits.addr @[memory.scala 121:39]
    node _T = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 130:17]
    node _T_1 = bits(async_data.dataInstr[0].data, 7, 7) @[memory.scala 130:52]
    node _T_2 = bits(_T_1, 0, 0) @[Bitwise.scala 72:15]
    node _T_3 = mux(_T_2, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_4 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 130:67]
    node _T_5 = cat(_T_3, _T_4) @[Cat.scala 29:58]
    node _T_6 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 131:17]
    node _T_7 = bits(async_data.dataInstr[0].data, 15, 15) @[memory.scala 131:52]
    node _T_8 = bits(_T_7, 0, 0) @[Bitwise.scala 72:15]
    node _T_9 = mux(_T_8, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_10 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 131:68]
    node _T_11 = cat(_T_9, _T_10) @[Cat.scala 29:58]
    node _T_12 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 132:17]
    node _T_13 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_14 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 132:58]
    node _T_15 = cat(_T_13, _T_14) @[Cat.scala 29:58]
    node _T_16 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 133:17]
    node _T_17 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_18 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 133:58]
    node _T_19 = cat(_T_17, _T_18) @[Cat.scala 29:58]
    node _T_20 = mux(_T_16, _T_19, async_data.dataInstr[0].data) @[Mux.scala 98:16]
    node _T_21 = mux(_T_12, _T_15, _T_20) @[Mux.scala 98:16]
    node _T_22 = mux(_T_6, _T_11, _T_21) @[Mux.scala 98:16]
    node _T_23 = mux(_T, _T_5, _T_22) @[Mux.scala 98:16]
    io.core_ports[0].resp.bits.data <= _T_23 @[memory.scala 129:40]
    node _T_24 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 135:66]
    node _T_25 = mux(_T_24, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 135:30]
    async_data.dw.en <= _T_25 @[memory.scala 135:24]
    node _T_26 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 136:79]
    node _T_27 = and(io.core_ports[0].req.valid, _T_26) @[memory.scala 136:41]
    when _T_27 : @[memory.scala 137:4]
      node _T_28 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 138:80]
      node _T_29 = shl(_T_28, 3) @[memory.scala 138:86]
      node _T_30 = dshl(io.core_ports[0].req.bits.data, _T_29) @[memory.scala 138:67]
      async_data.dw.data <= _T_30 @[memory.scala 138:29]
      node _T_31 = bits(io.core_ports[0].req.bits.addr, 31, 2) @[memory.scala 139:45]
      node _T_32 = cat(_T_31, UInt<2>("h00")) @[Cat.scala 29:58]
      async_data.dw.addr <= _T_32 @[memory.scala 139:29]
      node _T_33 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 140:45]
      node _T_34 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 140:70]
      node _T_35 = dshl(UInt<1>("h01"), _T_34) @[memory.scala 140:58]
      node _T_36 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 141:44]
      node _T_37 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 141:69]
      node _T_38 = dshl(UInt<2>("h03"), _T_37) @[memory.scala 141:57]
      node _T_39 = mux(_T_36, _T_38, UInt<4>("h0f")) @[memory.scala 141:34]
      node _T_40 = mux(_T_33, _T_35, _T_39) @[memory.scala 140:35]
      async_data.dw.mask <= _T_40 @[memory.scala 140:29]
      skip @[memory.scala 137:4]
    io.core_ports[1].resp.bits.data <= async_data.dataInstr[1].data @[memory.scala 147:43]
    io.debug_port.req.ready <= UInt<1>("h01") @[memory.scala 152:28]
    io.debug_port.resp.valid <= io.debug_port.req.valid @[memory.scala 153:29]
    async_data.hr.addr <= io.debug_port.req.bits.addr @[memory.scala 155:26]
    io.debug_port.resp.bits.data <= async_data.hr.data @[memory.scala 156:33]
    node _T_41 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 157:59]
    node _T_42 = mux(_T_41, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 157:30]
    async_data.hw.en <= _T_42 @[memory.scala 157:24]
    node _T_43 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 158:64]
    node _T_44 = and(io.debug_port.req.valid, _T_43) @[memory.scala 158:34]
    when _T_44 : @[memory.scala 159:4]
      async_data.hw.addr <= io.debug_port.req.bits.addr @[memory.scala 160:29]
      async_data.hw.data <= io.debug_port.req.bits.data @[memory.scala 161:29]
      async_data.hw.mask <= UInt<4>("h0f") @[memory.scala 162:29]
      skip @[memory.scala 159:4]
    
  module SodorTile : 
    input clock : Clock
    input reset : Reset
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}}
    
    inst debug of DebugModule @[tile.scala 25:22]
    debug.clock <= clock
    debug.reset <= reset
    inst core of Core @[tile.scala 26:23]
    core.clock <= clock
    core.reset <= reset
    core.io.reset is invalid @[tile.scala 27:12]
    core.io.dcpath.halt is invalid @[tile.scala 27:12]
    core.io.ddpath.resetpc is invalid @[tile.scala 27:12]
    core.io.ddpath.rdata is invalid @[tile.scala 27:12]
    core.io.ddpath.validreq is invalid @[tile.scala 27:12]
    core.io.ddpath.wdata is invalid @[tile.scala 27:12]
    core.io.ddpath.addr is invalid @[tile.scala 27:12]
    core.io.dmem.resp.bits.data is invalid @[tile.scala 27:12]
    core.io.dmem.resp.valid is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.typ is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.fcn is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.data is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.addr is invalid @[tile.scala 27:12]
    core.io.dmem.req.valid is invalid @[tile.scala 27:12]
    core.io.dmem.req.ready is invalid @[tile.scala 27:12]
    core.io.imem.resp.bits.data is invalid @[tile.scala 27:12]
    core.io.imem.resp.valid is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.typ is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.fcn is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.data is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.addr is invalid @[tile.scala 27:12]
    core.io.imem.req.valid is invalid @[tile.scala 27:12]
    core.io.imem.req.ready is invalid @[tile.scala 27:12]
    inst memory of AsyncScratchPadMemory @[tile.scala 28:23]
    memory.clock <= clock
    memory.reset <= reset
    core.io.dmem.resp.bits.data <= memory.io.core_ports[0].resp.bits.data @[tile.scala 29:17]
    core.io.dmem.resp.valid <= memory.io.core_ports[0].resp.valid @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.typ <= core.io.dmem.req.bits.typ @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.fcn <= core.io.dmem.req.bits.fcn @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.data <= core.io.dmem.req.bits.data @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.addr <= core.io.dmem.req.bits.addr @[tile.scala 29:17]
    memory.io.core_ports[0].req.valid <= core.io.dmem.req.valid @[tile.scala 29:17]
    core.io.dmem.req.ready <= memory.io.core_ports[0].req.ready @[tile.scala 29:17]
    core.io.imem.resp.bits.data <= memory.io.core_ports[1].resp.bits.data @[tile.scala 30:17]
    core.io.imem.resp.valid <= memory.io.core_ports[1].resp.valid @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.typ <= core.io.imem.req.bits.typ @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.fcn <= core.io.imem.req.bits.fcn @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.data <= core.io.imem.req.bits.data @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.addr <= core.io.imem.req.bits.addr @[tile.scala 30:17]
    memory.io.core_ports[1].req.valid <= core.io.imem.req.valid @[tile.scala 30:17]
    core.io.imem.req.ready <= memory.io.core_ports[1].req.ready @[tile.scala 30:17]
    debug.io.debugmem.resp.bits.data <= memory.io.debug_port.resp.bits.data @[tile.scala 31:22]
    debug.io.debugmem.resp.valid <= memory.io.debug_port.resp.valid @[tile.scala 31:22]
    memory.io.debug_port.req.bits.typ <= debug.io.debugmem.req.bits.typ @[tile.scala 31:22]
    memory.io.debug_port.req.bits.fcn <= debug.io.debugmem.req.bits.fcn @[tile.scala 31:22]
    memory.io.debug_port.req.bits.data <= debug.io.debugmem.req.bits.data @[tile.scala 31:22]
    memory.io.debug_port.req.bits.addr <= debug.io.debugmem.req.bits.addr @[tile.scala 31:22]
    memory.io.debug_port.req.valid <= debug.io.debugmem.req.valid @[tile.scala 31:22]
    debug.io.debugmem.req.ready <= memory.io.debug_port.req.ready @[tile.scala 31:22]
    node _T = asUInt(reset) @[tile.scala 32:45]
    node _T_1 = or(debug.io.resetcore, _T) @[tile.scala 32:37]
    core.reset <= _T_1 @[tile.scala 32:15]
    core.io.ddpath.resetpc <= debug.io.ddpath.resetpc @[tile.scala 33:20]
    debug.io.ddpath.rdata <= core.io.ddpath.rdata @[tile.scala 33:20]
    core.io.ddpath.validreq <= debug.io.ddpath.validreq @[tile.scala 33:20]
    core.io.ddpath.wdata <= debug.io.ddpath.wdata @[tile.scala 33:20]
    core.io.ddpath.addr <= debug.io.ddpath.addr @[tile.scala 33:20]
    core.io.dcpath.halt <= debug.io.dcpath.halt @[tile.scala 34:20]
    io.dmi.resp.bits.resp <= debug.io.dmi.resp.bits.resp @[tile.scala 35:17]
    io.dmi.resp.bits.data <= debug.io.dmi.resp.bits.data @[tile.scala 35:17]
    io.dmi.resp.valid <= debug.io.dmi.resp.valid @[tile.scala 35:17]
    debug.io.dmi.resp.ready <= io.dmi.resp.ready @[tile.scala 35:17]
    debug.io.dmi.req.bits.data <= io.dmi.req.bits.data @[tile.scala 35:17]
    debug.io.dmi.req.bits.addr <= io.dmi.req.bits.addr @[tile.scala 35:17]
    debug.io.dmi.req.bits.op <= io.dmi.req.bits.op @[tile.scala 35:17]
    debug.io.dmi.req.valid <= io.dmi.req.valid @[tile.scala 35:17]
    io.dmi.req.ready <= debug.io.dmi.req.ready @[tile.scala 35:17]
    
  extmodule SimDTM : 
    input clk : Clock
    input reset : UInt<1>
    output debug : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}
    output exit : UInt<32>
    
    defname = SimDTM
    
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {success : UInt<1>}
    
    inst tile of SodorTile @[top.scala 20:21]
    tile.clock <= clock
    tile.reset <= reset
    inst SimDTM of SimDTM @[top.scala 21:20]
    SimDTM.exit is invalid
    SimDTM.debug is invalid
    SimDTM.reset is invalid
    SimDTM.clk is invalid
    node _T = bits(reset, 0, 0) @[top.scala 21:54]
    SimDTM.clk <= clock @[debug.scala 74:12]
    SimDTM.reset <= _T @[debug.scala 75:14]
    SimDTM.debug.resp.bits.resp <= tile.io.dmi.resp.bits.resp @[debug.scala 76:11]
    SimDTM.debug.resp.bits.data <= tile.io.dmi.resp.bits.data @[debug.scala 76:11]
    SimDTM.debug.resp.valid <= tile.io.dmi.resp.valid @[debug.scala 76:11]
    tile.io.dmi.resp.ready <= SimDTM.debug.resp.ready @[debug.scala 76:11]
    tile.io.dmi.req.bits.data <= SimDTM.debug.req.bits.data @[debug.scala 76:11]
    tile.io.dmi.req.bits.addr <= SimDTM.debug.req.bits.addr @[debug.scala 76:11]
    tile.io.dmi.req.bits.op <= SimDTM.debug.req.bits.op @[debug.scala 76:11]
    tile.io.dmi.req.valid <= SimDTM.debug.req.valid @[debug.scala 76:11]
    SimDTM.debug.req.ready <= tile.io.dmi.req.ready @[debug.scala 76:11]
    node _T_1 = eq(SimDTM.exit, UInt<1>("h01")) @[debug.scala 78:26]
    io.success <= _T_1 @[debug.scala 78:15]
    node _T_2 = geq(SimDTM.exit, UInt<2>("h02")) @[debug.scala 79:19]
    when _T_2 : @[debug.scala 79:27]
      node _T_3 = dshr(SimDTM.exit, UInt<1>("h01")) @[debug.scala 80:59]
      node _T_4 = bits(reset, 0, 0) @[debug.scala 80:13]
      node _T_5 = eq(_T_4, UInt<1>("h00")) @[debug.scala 80:13]
      when _T_5 : @[debug.scala 80:13]
        printf(clock, UInt<1>(1), "*** FAILED *** (exit code = %d)\n", _T_3) @[debug.scala 80:13]
        skip @[debug.scala 80:13]
      skip @[debug.scala 79:27]
    
