-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/03/2021 21:08:01"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	recop IS
    PORT (
	eot : OUT std_logic;
	inclk0 : IN std_logic;
	reset_button : IN std_logic;
	z_flag : OUT std_logic;
	er : OUT std_logic;
	dprr_result : OUT std_logic;
	dprr : OUT std_logic_vector(1 DOWNTO 0);
	dprr_wren : OUT std_logic;
	debug : IN std_logic;
	button : IN std_logic;
	er_sw : IN std_logic;
	er_wr : IN std_logic;
	sip : IN std_logic_vector(15 DOWNTO 0);
	sop : OUT std_logic_vector(15 DOWNTO 0)
	);
END recop;

-- Design Ports Information
-- eot	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z_flag	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- er	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dprr_result	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dprr[1]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dprr[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dprr_wren	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[15]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[14]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[13]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[12]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[11]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[10]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[6]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_button	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- er_sw	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inclk0	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- er_wr	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[15]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[14]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[13]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[12]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[11]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[10]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF recop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_eot : std_logic;
SIGNAL ww_inclk0 : std_logic;
SIGNAL ww_reset_button : std_logic;
SIGNAL ww_z_flag : std_logic;
SIGNAL ww_er : std_logic;
SIGNAL ww_dprr_result : std_logic;
SIGNAL ww_dprr : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_dprr_wren : std_logic;
SIGNAL ww_debug : std_logic;
SIGNAL ww_button : std_logic;
SIGNAL ww_er_sw : std_logic;
SIGNAL ww_er_wr : std_logic;
SIGNAL ww_sip : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sop : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inclk0~input_o\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \reset_button~input_o\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst11|Add0~10\ : std_logic;
SIGNAL \inst11|Add0~13_sumout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[16]~0_combout\ : std_logic;
SIGNAL \inst11|Add0~14\ : std_logic;
SIGNAL \inst11|Add0~18\ : std_logic;
SIGNAL \inst11|Add0~22\ : std_logic;
SIGNAL \inst11|Add0~26\ : std_logic;
SIGNAL \inst11|Add0~30\ : std_logic;
SIGNAL \inst11|Add0~34\ : std_logic;
SIGNAL \inst11|Add0~37_sumout\ : std_logic;
SIGNAL \inst11|instr_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst11|Add0~38\ : std_logic;
SIGNAL \inst11|Add0~42\ : std_logic;
SIGNAL \inst11|Add0~46\ : std_logic;
SIGNAL \inst11|Add0~49_sumout\ : std_logic;
SIGNAL \inst11|instr_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst11|Mux10~0_combout\ : std_logic;
SIGNAL \inst11|Mux9~3_combout\ : std_logic;
SIGNAL \inst11|rf_input_sel[1]~0_combout\ : std_logic;
SIGNAL \inst11|Mux9~4_combout\ : std_logic;
SIGNAL \inst11|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|Mux14~1_combout\ : std_logic;
SIGNAL \inst11|Mux16~1_combout\ : std_logic;
SIGNAL \inst11|Mux16~0_combout\ : std_logic;
SIGNAL \inst9|Mux11~0_combout\ : std_logic;
SIGNAL \inst11|Mux13~1_combout\ : std_logic;
SIGNAL \inst11|Add0~50\ : std_logic;
SIGNAL \inst11|Add0~54\ : std_logic;
SIGNAL \inst11|Add0~57_sumout\ : std_logic;
SIGNAL \inst9|Mux11~1_combout\ : std_logic;
SIGNAL \inst11|Mux15~0_combout\ : std_logic;
SIGNAL \inst9|Mux11~2_combout\ : std_logic;
SIGNAL \inst9|Mux3~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \reset_button~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst11|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Decoder0~1_combout\ : std_logic;
SIGNAL \inst1|regs[4][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~9_combout\ : std_logic;
SIGNAL \inst1|regs[6][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~5_combout\ : std_logic;
SIGNAL \inst1|regs[5][8]~q\ : std_logic;
SIGNAL \inst1|Mux23~1_combout\ : std_logic;
SIGNAL \inst1|Decoder0~10_combout\ : std_logic;
SIGNAL \inst1|regs[10][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~2_combout\ : std_logic;
SIGNAL \inst1|regs[8][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~14_combout\ : std_logic;
SIGNAL \inst1|regs[11][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Decoder0~6_combout\ : std_logic;
SIGNAL \inst1|regs[9][8]~q\ : std_logic;
SIGNAL \inst1|Mux23~2_combout\ : std_logic;
SIGNAL \inst1|Decoder0~3_combout\ : std_logic;
SIGNAL \inst1|regs[12][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~7_combout\ : std_logic;
SIGNAL \inst1|regs[13][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~11_combout\ : std_logic;
SIGNAL \inst1|regs[14][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~15_combout\ : std_logic;
SIGNAL \inst1|regs[15][8]~q\ : std_logic;
SIGNAL \inst1|Mux23~3_combout\ : std_logic;
SIGNAL \inst1|Decoder0~8_combout\ : std_logic;
SIGNAL \inst1|regs[2][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~12_combout\ : std_logic;
SIGNAL \inst1|regs[3][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Decoder0~4_combout\ : std_logic;
SIGNAL \inst1|regs[1][8]~q\ : std_logic;
SIGNAL \inst1|Decoder0~0_combout\ : std_logic;
SIGNAL \inst1|regs[0][8]~q\ : std_logic;
SIGNAL \inst1|Mux23~0_combout\ : std_logic;
SIGNAL \inst1|Mux23~4_combout\ : std_logic;
SIGNAL \inst9|Mux7~0_combout\ : std_logic;
SIGNAL \inst11|Mux12~0_combout\ : std_logic;
SIGNAL \inst10|Mux13~1_combout\ : std_logic;
SIGNAL \inst10|Mux15~0_combout\ : std_logic;
SIGNAL \inst1|regs[9][2]~q\ : std_logic;
SIGNAL \inst1|regs[11][2]~q\ : std_logic;
SIGNAL \inst1|regs[10][2]~q\ : std_logic;
SIGNAL \inst1|regs[8][2]~q\ : std_logic;
SIGNAL \inst1|Mux29~2_combout\ : std_logic;
SIGNAL \inst1|regs[5][2]~q\ : std_logic;
SIGNAL \inst1|regs[4][2]~q\ : std_logic;
SIGNAL \inst1|regs[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[6][2]~q\ : std_logic;
SIGNAL \inst1|Decoder0~13_combout\ : std_logic;
SIGNAL \inst1|regs[7][2]~q\ : std_logic;
SIGNAL \inst1|Mux29~1_combout\ : std_logic;
SIGNAL \inst1|regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][2]~q\ : std_logic;
SIGNAL \inst1|regs[1][2]~q\ : std_logic;
SIGNAL \inst1|regs[0][2]~q\ : std_logic;
SIGNAL \inst1|Mux29~0_combout\ : std_logic;
SIGNAL \inst1|regs[12][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[12][2]~q\ : std_logic;
SIGNAL \inst1|regs[13][2]~q\ : std_logic;
SIGNAL \inst1|regs[14][2]~q\ : std_logic;
SIGNAL \inst1|regs[15][2]~q\ : std_logic;
SIGNAL \inst1|Mux29~3_combout\ : std_logic;
SIGNAL \inst1|Mux29~4_combout\ : std_logic;
SIGNAL \inst9|Mux13~0_combout\ : std_logic;
SIGNAL \inst1|regs[8][4]~q\ : std_logic;
SIGNAL \inst1|regs[9][4]~q\ : std_logic;
SIGNAL \inst1|regs[11][4]~q\ : std_logic;
SIGNAL \inst1|regs[10][4]~q\ : std_logic;
SIGNAL \inst1|Mux27~2_combout\ : std_logic;
SIGNAL \inst1|regs[14][4]~q\ : std_logic;
SIGNAL \inst1|regs[12][4]~q\ : std_logic;
SIGNAL \inst1|regs[13][4]~q\ : std_logic;
SIGNAL \inst1|regs[15][4]~q\ : std_logic;
SIGNAL \inst1|Mux27~3_combout\ : std_logic;
SIGNAL \inst1|regs[4][4]~q\ : std_logic;
SIGNAL \inst1|regs[6][4]~q\ : std_logic;
SIGNAL \inst1|regs[7][4]~q\ : std_logic;
SIGNAL \inst1|Mux27~1_combout\ : std_logic;
SIGNAL \inst1|regs[1][4]~q\ : std_logic;
SIGNAL \inst1|regs[2][4]~q\ : std_logic;
SIGNAL \inst1|regs[0][4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[3][4]~q\ : std_logic;
SIGNAL \inst1|Mux27~0_combout\ : std_logic;
SIGNAL \inst1|Mux27~4_combout\ : std_logic;
SIGNAL \inst9|Mux11~3_combout\ : std_logic;
SIGNAL \inst1|regs[9][5]~q\ : std_logic;
SIGNAL \inst1|regs[5][5]~q\ : std_logic;
SIGNAL \inst1|regs[1][5]~q\ : std_logic;
SIGNAL \inst1|regs[13][5]~q\ : std_logic;
SIGNAL \inst1|Mux42~1_combout\ : std_logic;
SIGNAL \inst1|regs[0][5]~q\ : std_logic;
SIGNAL \inst1|regs[4][5]~q\ : std_logic;
SIGNAL \inst1|regs[12][5]~q\ : std_logic;
SIGNAL \inst1|regs[8][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[8][5]~q\ : std_logic;
SIGNAL \inst1|Mux42~0_combout\ : std_logic;
SIGNAL \inst1|regs[7][5]~q\ : std_logic;
SIGNAL \inst1|regs[3][5]~q\ : std_logic;
SIGNAL \inst1|regs[15][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[15][5]~q\ : std_logic;
SIGNAL \inst1|Mux42~3_combout\ : std_logic;
SIGNAL \inst1|regs[2][5]~q\ : std_logic;
SIGNAL \inst1|regs[14][5]~q\ : std_logic;
SIGNAL \inst1|regs[6][5]~q\ : std_logic;
SIGNAL \inst1|regs[10][5]~q\ : std_logic;
SIGNAL \inst1|Mux42~2_combout\ : std_logic;
SIGNAL \inst1|Mux42~4_combout\ : std_logic;
SIGNAL \inst10|Mux10~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst10|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|regs[8][7]~q\ : std_logic;
SIGNAL \inst1|regs[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[12][7]~q\ : std_logic;
SIGNAL \inst1|Mux40~0_combout\ : std_logic;
SIGNAL \inst1|regs[7][7]~q\ : std_logic;
SIGNAL \inst1|regs[11][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[15][7]~q\ : std_logic;
SIGNAL \inst1|regs[3][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[3][7]~q\ : std_logic;
SIGNAL \inst1|Mux40~3_combout\ : std_logic;
SIGNAL \inst1|regs[1][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[13][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[13][7]~q\ : std_logic;
SIGNAL \inst1|regs[5][7]~q\ : std_logic;
SIGNAL \inst1|regs[9][7]~q\ : std_logic;
SIGNAL \inst1|Mux40~1_combout\ : std_logic;
SIGNAL \inst1|regs[14][7]~q\ : std_logic;
SIGNAL \inst1|regs[6][7]~q\ : std_logic;
SIGNAL \inst1|regs[2][7]~q\ : std_logic;
SIGNAL \inst1|regs[10][7]~q\ : std_logic;
SIGNAL \inst1|Mux40~2_combout\ : std_logic;
SIGNAL \inst1|Mux40~4_combout\ : std_logic;
SIGNAL \inst9|Mux9~0_combout\ : std_logic;
SIGNAL \inst10|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|regs[4][9]~q\ : std_logic;
SIGNAL \inst1|regs[0][9]~q\ : std_logic;
SIGNAL \inst1|regs[12][9]~q\ : std_logic;
SIGNAL \inst1|regs[8][9]~q\ : std_logic;
SIGNAL \inst1|Mux38~0_combout\ : std_logic;
SIGNAL \inst1|regs[3][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[3][9]~q\ : std_logic;
SIGNAL \inst1|regs[11][9]~q\ : std_logic;
SIGNAL \inst1|regs[15][9]~q\ : std_logic;
SIGNAL \inst1|Mux38~3_combout\ : std_logic;
SIGNAL \inst1|regs[6][9]~q\ : std_logic;
SIGNAL \inst1|regs[2][9]~q\ : std_logic;
SIGNAL \inst1|regs[10][9]~q\ : std_logic;
SIGNAL \inst1|regs[14][9]~q\ : std_logic;
SIGNAL \inst1|Mux38~2_combout\ : std_logic;
SIGNAL \inst1|regs[13][9]~q\ : std_logic;
SIGNAL \inst1|regs[9][9]~q\ : std_logic;
SIGNAL \inst1|regs[1][9]~q\ : std_logic;
SIGNAL \inst1|regs[5][9]~q\ : std_logic;
SIGNAL \inst1|Mux38~1_combout\ : std_logic;
SIGNAL \inst1|Mux38~4_combout\ : std_logic;
SIGNAL \inst10|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|regs[12][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[12][10]~q\ : std_logic;
SIGNAL \inst1|regs[13][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[13][10]~q\ : std_logic;
SIGNAL \inst1|regs[15][10]~q\ : std_logic;
SIGNAL \inst1|Mux37~3_combout\ : std_logic;
SIGNAL \inst1|regs[6][10]~q\ : std_logic;
SIGNAL \inst1|regs[4][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[4][10]~q\ : std_logic;
SIGNAL \inst1|regs[7][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[5][10]~q\ : std_logic;
SIGNAL \inst1|Mux37~1_combout\ : std_logic;
SIGNAL \inst1|regs[1][10]~q\ : std_logic;
SIGNAL \inst1|regs[0][10]~q\ : std_logic;
SIGNAL \inst1|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][10]~q\ : std_logic;
SIGNAL \inst1|regs[3][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux37~0_combout\ : std_logic;
SIGNAL \inst1|regs[9][10]~q\ : std_logic;
SIGNAL \inst1|regs[10][10]~q\ : std_logic;
SIGNAL \inst1|regs[11][10]~q\ : std_logic;
SIGNAL \inst1|regs[8][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[8][10]~q\ : std_logic;
SIGNAL \inst1|Mux37~2_combout\ : std_logic;
SIGNAL \inst1|Mux37~4_combout\ : std_logic;
SIGNAL \inst10|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|regs[11][11]~q\ : std_logic;
SIGNAL \inst1|regs[7][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[3][11]~q\ : std_logic;
SIGNAL \inst1|regs[15][11]~q\ : std_logic;
SIGNAL \inst1|Mux36~3_combout\ : std_logic;
SIGNAL \inst1|regs[2][11]~q\ : std_logic;
SIGNAL \inst1|regs[6][11]~q\ : std_logic;
SIGNAL \inst1|regs[14][11]~q\ : std_logic;
SIGNAL \inst1|regs[10][11]~q\ : std_logic;
SIGNAL \inst1|Mux36~2_combout\ : std_logic;
SIGNAL \inst1|regs[13][11]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[13][11]~q\ : std_logic;
SIGNAL \inst1|regs[1][11]~q\ : std_logic;
SIGNAL \inst1|regs[5][11]~q\ : std_logic;
SIGNAL \inst1|regs[9][11]~q\ : std_logic;
SIGNAL \inst1|Mux36~1_combout\ : std_logic;
SIGNAL \inst1|regs[4][11]~q\ : std_logic;
SIGNAL \inst1|regs[12][11]~q\ : std_logic;
SIGNAL \inst1|regs[0][11]~q\ : std_logic;
SIGNAL \inst1|regs[8][11]~q\ : std_logic;
SIGNAL \inst1|Mux36~0_combout\ : std_logic;
SIGNAL \inst1|Mux36~4_combout\ : std_logic;
SIGNAL \inst10|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux13~2_combout\ : std_logic;
SIGNAL \sip[7]~input_o\ : std_logic;
SIGNAL \inst1|Mux13~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~1_combout\ : std_logic;
SIGNAL \inst1|Mux8~2_combout\ : std_logic;
SIGNAL \inst11|alu_op1_sel[0]~1_combout\ : std_logic;
SIGNAL \inst11|alu_op1_sel[0]~0_combout\ : std_logic;
SIGNAL \inst3|Mux8~0_combout\ : std_logic;
SIGNAL \inst11|alu_op2_sel~0_combout\ : std_logic;
SIGNAL \inst11|alu_op2_sel~1_combout\ : std_logic;
SIGNAL \inst3|operand_2[7]~12_combout\ : std_logic;
SIGNAL \inst11|irq_clr~0_combout\ : std_logic;
SIGNAL \inst11|Mux7~0_combout\ : std_logic;
SIGNAL \inst11|Mux5~0_combout\ : std_logic;
SIGNAL \inst11|Mux5~1_combout\ : std_logic;
SIGNAL \inst3|Mux16~2_combout\ : std_logic;
SIGNAL \inst3|Mux16~1_combout\ : std_logic;
SIGNAL \inst3|Mux24~0_combout\ : std_logic;
SIGNAL \inst1|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|z_flag~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[6]~13_combout\ : std_logic;
SIGNAL \inst3|Mux9~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[5]~2_combout\ : std_logic;
SIGNAL \inst3|Mux10~0_combout\ : std_logic;
SIGNAL \inst3|Mux11~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[4]~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[11][3]~q\ : std_logic;
SIGNAL \inst1|regs[15][3]~q\ : std_logic;
SIGNAL \inst1|regs[3][3]~q\ : std_logic;
SIGNAL \inst1|Mux44~3_combout\ : std_logic;
SIGNAL \inst1|regs[0][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[12][3]~q\ : std_logic;
SIGNAL \inst1|regs[8][3]~q\ : std_logic;
SIGNAL \inst1|regs[4][3]~q\ : std_logic;
SIGNAL \inst1|Mux44~0_combout\ : std_logic;
SIGNAL \inst1|regs[14][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[14][3]~q\ : std_logic;
SIGNAL \inst1|regs[10][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[10][3]~q\ : std_logic;
SIGNAL \inst1|regs[2][3]~q\ : std_logic;
SIGNAL \inst1|regs[6][3]~q\ : std_logic;
SIGNAL \inst1|Mux44~2_combout\ : std_logic;
SIGNAL \inst1|regs[13][3]~q\ : std_logic;
SIGNAL \inst1|regs[5][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[9][3]~q\ : std_logic;
SIGNAL \inst1|regs[1][3]~q\ : std_logic;
SIGNAL \inst1|Mux44~1_combout\ : std_logic;
SIGNAL \inst1|Mux44~4_combout\ : std_logic;
SIGNAL \inst3|operand_2[3]~6_combout\ : std_logic;
SIGNAL \inst3|Mux12~0_combout\ : std_logic;
SIGNAL \inst3|Mux13~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[2]~7_combout\ : std_logic;
SIGNAL \inst3|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[1]~10_combout\ : std_logic;
SIGNAL \inst1|regs[3][0]~q\ : std_logic;
SIGNAL \inst1|regs[1][0]~q\ : std_logic;
SIGNAL \inst1|regs[0][0]~q\ : std_logic;
SIGNAL \inst1|regs[2][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][0]~q\ : std_logic;
SIGNAL \inst1|Mux47~0_combout\ : std_logic;
SIGNAL \inst1|regs[14][0]~q\ : std_logic;
SIGNAL \inst1|regs[12][0]~q\ : std_logic;
SIGNAL \inst1|regs[13][0]~q\ : std_logic;
SIGNAL \inst1|regs[15][0]~q\ : std_logic;
SIGNAL \inst1|Mux47~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][0]~q\ : std_logic;
SIGNAL \inst1|regs[5][0]~q\ : std_logic;
SIGNAL \inst1|regs[6][0]~q\ : std_logic;
SIGNAL \inst1|regs[4][0]~q\ : std_logic;
SIGNAL \inst1|Mux47~1_combout\ : std_logic;
SIGNAL \inst1|regs[9][0]~q\ : std_logic;
SIGNAL \inst1|regs[10][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[10][0]~q\ : std_logic;
SIGNAL \inst1|regs[11][0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[8][0]~q\ : std_logic;
SIGNAL \inst1|Mux47~2_combout\ : std_logic;
SIGNAL \inst1|Mux47~4_combout\ : std_logic;
SIGNAL \inst3|operand_2[0]~11_combout\ : std_logic;
SIGNAL \inst3|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|Add0~66_cout\ : std_logic;
SIGNAL \inst3|Add0~45_sumout\ : std_logic;
SIGNAL \inst1|Mux15~1_combout\ : std_logic;
SIGNAL \sip[0]~input_o\ : std_logic;
SIGNAL \inst11|sop_wr~1_combout\ : std_logic;
SIGNAL \inst11|Mux9~0_combout\ : std_logic;
SIGNAL \inst16|Add0~25_sumout\ : std_logic;
SIGNAL \er_wr~input_o\ : std_logic;
SIGNAL \inst16|state~0_combout\ : std_logic;
SIGNAL \inst16|state~q\ : std_logic;
SIGNAL \inst16|counter[4]~0_combout\ : std_logic;
SIGNAL \inst16|Add0~26\ : std_logic;
SIGNAL \inst16|Add0~21_sumout\ : std_logic;
SIGNAL \inst16|Add0~22\ : std_logic;
SIGNAL \inst16|Add0~13_sumout\ : std_logic;
SIGNAL \inst16|Add0~14\ : std_logic;
SIGNAL \inst16|Add0~17_sumout\ : std_logic;
SIGNAL \inst16|Add0~18\ : std_logic;
SIGNAL \inst16|Add0~9_sumout\ : std_logic;
SIGNAL \inst16|Add0~10\ : std_logic;
SIGNAL \inst16|Add0~5_sumout\ : std_logic;
SIGNAL \inst16|Add0~6\ : std_logic;
SIGNAL \inst16|Add0~1_sumout\ : std_logic;
SIGNAL \inst16|LessThan0~0_combout\ : std_logic;
SIGNAL \inst16|continue~0_combout\ : std_logic;
SIGNAL \inst16|continue~q\ : std_logic;
SIGNAL \er_sw~input_o\ : std_logic;
SIGNAL \inst|er~0_combout\ : std_logic;
SIGNAL \inst|er~q\ : std_logic;
SIGNAL \inst9|Mux15~0_combout\ : std_logic;
SIGNAL \inst9|Mux14~0_combout\ : std_logic;
SIGNAL \inst1|Mux15~3_combout\ : std_logic;
SIGNAL \inst1|Mux15~0_combout\ : std_logic;
SIGNAL \inst1|Mux15~2_combout\ : std_logic;
SIGNAL \inst1|regs[11][0]~q\ : std_logic;
SIGNAL \inst1|Mux31~2_combout\ : std_logic;
SIGNAL \inst1|Mux31~1_combout\ : std_logic;
SIGNAL \inst1|Mux31~3_combout\ : std_logic;
SIGNAL \inst1|Mux31~0_combout\ : std_logic;
SIGNAL \inst1|Mux31~4_combout\ : std_logic;
SIGNAL \inst3|Mux15~0_combout\ : std_logic;
SIGNAL \inst3|Add0~46\ : std_logic;
SIGNAL \inst3|Add0~42\ : std_logic;
SIGNAL \inst3|Add0~30\ : std_logic;
SIGNAL \inst3|Add0~26\ : std_logic;
SIGNAL \inst3|Add0~14\ : std_logic;
SIGNAL \inst3|Add0~10\ : std_logic;
SIGNAL \inst3|Add0~54\ : std_logic;
SIGNAL \inst3|Add0~49_sumout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~3_combout\ : std_logic;
SIGNAL \inst1|regs[4][7]~q\ : std_logic;
SIGNAL \inst1|regs[0][7]~q\ : std_logic;
SIGNAL \inst1|Mux24~0_combout\ : std_logic;
SIGNAL \inst1|regs[1][7]~q\ : std_logic;
SIGNAL \inst1|regs[9][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux24~1_combout\ : std_logic;
SIGNAL \inst1|regs[11][7]~q\ : std_logic;
SIGNAL \inst1|Mux24~3_combout\ : std_logic;
SIGNAL \inst1|Mux24~2_combout\ : std_logic;
SIGNAL \inst1|Mux24~4_combout\ : std_logic;
SIGNAL \inst10|Mux8~0_combout\ : std_logic;
SIGNAL \inst9|Mux10~0_combout\ : std_logic;
SIGNAL \sip[4]~input_o\ : std_logic;
SIGNAL \inst1|Mux11~1_combout\ : std_logic;
SIGNAL \inst1|Mux11~2_combout\ : std_logic;
SIGNAL \inst3|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|Add0~13_sumout\ : std_logic;
SIGNAL \inst1|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|Mux11~3_combout\ : std_logic;
SIGNAL \inst1|regs[5][4]~q\ : std_logic;
SIGNAL \inst1|Mux43~1_combout\ : std_logic;
SIGNAL \inst1|regs[0][4]~q\ : std_logic;
SIGNAL \inst1|Mux43~0_combout\ : std_logic;
SIGNAL \inst1|Mux43~2_combout\ : std_logic;
SIGNAL \inst1|Mux43~3_combout\ : std_logic;
SIGNAL \inst1|Mux43~4_combout\ : std_logic;
SIGNAL \inst10|Mux11~0_combout\ : std_logic;
SIGNAL \inst9|Mux12~0_combout\ : std_logic;
SIGNAL \sip[3]~input_o\ : std_logic;
SIGNAL \inst1|Mux12~1_combout\ : std_logic;
SIGNAL \inst1|Mux12~2_combout\ : std_logic;
SIGNAL \inst3|Mux28~0_combout\ : std_logic;
SIGNAL \inst3|Add0~25_sumout\ : std_logic;
SIGNAL \inst1|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|Mux12~3_combout\ : std_logic;
SIGNAL \inst1|regs[15][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[7][3]~q\ : std_logic;
SIGNAL \inst1|Mux28~3_combout\ : std_logic;
SIGNAL \inst1|regs[0][3]~q\ : std_logic;
SIGNAL \inst1|Mux28~0_combout\ : std_logic;
SIGNAL \inst1|regs[10][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux28~2_combout\ : std_logic;
SIGNAL \inst1|regs[5][3]~q\ : std_logic;
SIGNAL \inst1|regs[1][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux28~1_combout\ : std_logic;
SIGNAL \inst1|Mux28~4_combout\ : std_logic;
SIGNAL \inst10|Mux12~0_combout\ : std_logic;
SIGNAL \inst3|Mux29~0_combout\ : std_logic;
SIGNAL \inst3|Add0~29_sumout\ : std_logic;
SIGNAL \inst1|Mux13~3_combout\ : std_logic;
SIGNAL \sip[2]~input_o\ : std_logic;
SIGNAL \inst1|Mux13~4_combout\ : std_logic;
SIGNAL \inst1|Mux13~5_combout\ : std_logic;
SIGNAL \inst1|Mux13~6_combout\ : std_logic;
SIGNAL \inst1|regs[3][2]~q\ : std_logic;
SIGNAL \inst1|Mux45~0_combout\ : std_logic;
SIGNAL \inst1|regs[7][2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux45~1_combout\ : std_logic;
SIGNAL \inst1|Mux45~2_combout\ : std_logic;
SIGNAL \inst1|Mux45~3_combout\ : std_logic;
SIGNAL \inst1|Mux45~4_combout\ : std_logic;
SIGNAL \inst10|Mux13~2_combout\ : std_logic;
SIGNAL \inst9|Mux6~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[8]~15_combout\ : std_logic;
SIGNAL \inst3|Mux7~0_combout\ : std_logic;
SIGNAL \inst3|Mux23~0_combout\ : std_logic;
SIGNAL \inst3|Add0~50\ : std_logic;
SIGNAL \inst3|Add0~61_sumout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \sip[8]~input_o\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst1|Mux7~2_combout\ : std_logic;
SIGNAL \inst1|Mux7~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][8]~q\ : std_logic;
SIGNAL \inst1|Mux39~1_combout\ : std_logic;
SIGNAL \inst1|regs[11][8]~q\ : std_logic;
SIGNAL \inst1|regs[10][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux39~2_combout\ : std_logic;
SIGNAL \inst1|regs[0][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[3][8]~q\ : std_logic;
SIGNAL \inst1|Mux39~0_combout\ : std_logic;
SIGNAL \inst1|regs[14][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux39~3_combout\ : std_logic;
SIGNAL \inst1|Mux39~4_combout\ : std_logic;
SIGNAL \inst2|LessThan0~13_combout\ : std_logic;
SIGNAL \inst2|LessThan0~11_combout\ : std_logic;
SIGNAL \inst2|LessThan0~12_combout\ : std_logic;
SIGNAL \sip[13]~input_o\ : std_logic;
SIGNAL \inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst1|Mux2~2_combout\ : std_logic;
SIGNAL \inst1|regs[4][13]~q\ : std_logic;
SIGNAL \inst1|regs[8][13]~q\ : std_logic;
SIGNAL \inst1|regs[0][13]~q\ : std_logic;
SIGNAL \inst1|regs[12][13]~q\ : std_logic;
SIGNAL \inst1|Mux18~0_combout\ : std_logic;
SIGNAL \inst1|regs[1][13]~q\ : std_logic;
SIGNAL \inst1|regs[9][13]~q\ : std_logic;
SIGNAL \inst1|regs[5][13]~q\ : std_logic;
SIGNAL \inst1|regs[13][13]~q\ : std_logic;
SIGNAL \inst1|Mux18~1_combout\ : std_logic;
SIGNAL \inst1|regs[11][13]~q\ : std_logic;
SIGNAL \inst1|regs[3][13]~q\ : std_logic;
SIGNAL \inst1|regs[15][13]~q\ : std_logic;
SIGNAL \inst1|Mux18~3_combout\ : std_logic;
SIGNAL \inst1|regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[6][13]~q\ : std_logic;
SIGNAL \inst1|regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][13]~q\ : std_logic;
SIGNAL \inst1|regs[10][13]~q\ : std_logic;
SIGNAL \inst1|regs[14][13]~q\ : std_logic;
SIGNAL \inst1|Mux18~2_combout\ : std_logic;
SIGNAL \inst1|Mux18~4_combout\ : std_logic;
SIGNAL \inst9|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[13]~4_combout\ : std_logic;
SIGNAL \inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|regs[11][12]~q\ : std_logic;
SIGNAL \inst1|regs[9][12]~q\ : std_logic;
SIGNAL \inst1|regs[10][12]~q\ : std_logic;
SIGNAL \inst1|regs[8][12]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[8][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux35~2_combout\ : std_logic;
SIGNAL \inst1|regs[0][12]~q\ : std_logic;
SIGNAL \inst1|regs[1][12]~q\ : std_logic;
SIGNAL \inst1|regs[2][12]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][12]~q\ : std_logic;
SIGNAL \inst1|Mux35~0_combout\ : std_logic;
SIGNAL \inst1|regs[14][12]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[14][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[15][12]~q\ : std_logic;
SIGNAL \inst1|regs[12][12]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[12][12]~q\ : std_logic;
SIGNAL \inst1|regs[13][12]~q\ : std_logic;
SIGNAL \inst1|Mux35~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][12]~q\ : std_logic;
SIGNAL \inst1|regs[5][12]~q\ : std_logic;
SIGNAL \inst1|regs[4][12]~q\ : std_logic;
SIGNAL \inst1|regs[6][12]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[6][12]~q\ : std_logic;
SIGNAL \inst1|Mux35~1_combout\ : std_logic;
SIGNAL \inst1|Mux35~4_combout\ : std_logic;
SIGNAL \inst3|operand_2[12]~5_combout\ : std_logic;
SIGNAL \inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[11]~8_combout\ : std_logic;
SIGNAL \inst3|operand_2[10]~9_combout\ : std_logic;
SIGNAL \inst3|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[9]~14_combout\ : std_logic;
SIGNAL \inst3|Mux6~0_combout\ : std_logic;
SIGNAL \inst3|Add0~62\ : std_logic;
SIGNAL \inst3|Add0~58\ : std_logic;
SIGNAL \inst3|Add0~38\ : std_logic;
SIGNAL \inst3|Add0~34\ : std_logic;
SIGNAL \inst3|Add0~22\ : std_logic;
SIGNAL \inst3|Add0~17_sumout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][13]~q\ : std_logic;
SIGNAL \inst1|regs[3][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux34~3_combout\ : std_logic;
SIGNAL \inst1|regs[0][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[8][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux34~0_combout\ : std_logic;
SIGNAL \inst1|regs[13][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux34~1_combout\ : std_logic;
SIGNAL \inst1|Mux34~2_combout\ : std_logic;
SIGNAL \inst1|Mux34~4_combout\ : std_logic;
SIGNAL \inst1|regs[10][14]~q\ : std_logic;
SIGNAL \inst1|regs[11][14]~q\ : std_logic;
SIGNAL \inst1|regs[9][14]~q\ : std_logic;
SIGNAL \inst1|regs[8][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux33~2_combout\ : std_logic;
SIGNAL \inst1|regs[1][14]~q\ : std_logic;
SIGNAL \inst1|regs[3][14]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[3][14]~q\ : std_logic;
SIGNAL \inst1|regs[0][14]~q\ : std_logic;
SIGNAL \inst1|Mux33~0_combout\ : std_logic;
SIGNAL \inst1|regs[4][14]~q\ : std_logic;
SIGNAL \inst1|regs[6][14]~q\ : std_logic;
SIGNAL \inst1|regs[7][14]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[7][14]~q\ : std_logic;
SIGNAL \inst1|regs[5][14]~q\ : std_logic;
SIGNAL \inst1|Mux33~1_combout\ : std_logic;
SIGNAL \inst1|regs[14][14]~q\ : std_logic;
SIGNAL \inst1|regs[13][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[12][14]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[12][14]~q\ : std_logic;
SIGNAL \inst1|regs[15][14]~q\ : std_logic;
SIGNAL \inst1|Mux33~3_combout\ : std_logic;
SIGNAL \inst1|Mux33~4_combout\ : std_logic;
SIGNAL \inst2|LessThan0~10_combout\ : std_logic;
SIGNAL \inst2|LessThan0~14_combout\ : std_logic;
SIGNAL \inst2|LessThan0~15_combout\ : std_logic;
SIGNAL \inst2|LessThan0~16_combout\ : std_logic;
SIGNAL \inst2|LessThan0~5_combout\ : std_logic;
SIGNAL \inst2|LessThan0~4_combout\ : std_logic;
SIGNAL \inst2|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|LessThan0~6_combout\ : std_logic;
SIGNAL \inst2|LessThan0~3_combout\ : std_logic;
SIGNAL \inst2|LessThan0~2_combout\ : std_logic;
SIGNAL \inst2|LessThan0~7_combout\ : std_logic;
SIGNAL \inst2|LessThan0~17_combout\ : std_logic;
SIGNAL \inst2|LessThan0~18_combout\ : std_logic;
SIGNAL \inst2|LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan0~8_combout\ : std_logic;
SIGNAL \inst2|LessThan0~9_combout\ : std_logic;
SIGNAL \inst2|LessThan0~19_combout\ : std_logic;
SIGNAL \sip[14]~input_o\ : std_logic;
SIGNAL \inst1|Mux1~2_combout\ : std_logic;
SIGNAL \inst1|Mux1~3_combout\ : std_logic;
SIGNAL \inst11|Add0~58\ : std_logic;
SIGNAL \inst11|Add0~6\ : std_logic;
SIGNAL \inst11|Add0~2\ : std_logic;
SIGNAL \inst11|Add0~61_sumout\ : std_logic;
SIGNAL \inst1|regs[7][15]~q\ : std_logic;
SIGNAL \inst1|regs[11][15]~q\ : std_logic;
SIGNAL \inst1|regs[3][15]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[3][15]~q\ : std_logic;
SIGNAL \inst1|regs[15][15]~q\ : std_logic;
SIGNAL \inst1|Mux16~3_combout\ : std_logic;
SIGNAL \inst1|regs[0][15]~q\ : std_logic;
SIGNAL \inst1|regs[4][15]~q\ : std_logic;
SIGNAL \inst1|regs[8][15]~q\ : std_logic;
SIGNAL \inst1|regs[12][15]~q\ : std_logic;
SIGNAL \inst1|Mux16~0_combout\ : std_logic;
SIGNAL \inst1|regs[1][15]~q\ : std_logic;
SIGNAL \inst1|regs[5][15]~q\ : std_logic;
SIGNAL \inst1|regs[9][15]~q\ : std_logic;
SIGNAL \inst1|regs[13][15]~q\ : std_logic;
SIGNAL \inst1|Mux16~1_combout\ : std_logic;
SIGNAL \inst1|regs[6][15]~q\ : std_logic;
SIGNAL \inst1|regs[10][15]~q\ : std_logic;
SIGNAL \inst1|regs[14][15]~q\ : std_logic;
SIGNAL \inst1|regs[2][15]~q\ : std_logic;
SIGNAL \inst1|Mux16~2_combout\ : std_logic;
SIGNAL \inst1|Mux16~4_combout\ : std_logic;
SIGNAL \inst11|pc~24_combout\ : std_logic;
SIGNAL \inst11|state.Ini~q\ : std_logic;
SIGNAL \inst11|pc[15]~8_combout\ : std_logic;
SIGNAL \inst11|clr_z_flag~0_combout\ : std_logic;
SIGNAL \inst11|pc[15]~7_combout\ : std_logic;
SIGNAL \inst3|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|Add0~53_sumout\ : std_logic;
SIGNAL \inst3|z_flag~4_combout\ : std_logic;
SIGNAL \inst3|z_flag~q\ : std_logic;
SIGNAL \inst11|clr_z_flag~1_combout\ : std_logic;
SIGNAL \inst3|z_flag~6_combout\ : std_logic;
SIGNAL \inst3|Add0~41_sumout\ : std_logic;
SIGNAL \inst3|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|Mux30~0_combout\ : std_logic;
SIGNAL \inst3|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|z_flag~10_combout\ : std_logic;
SIGNAL \inst3|Add0~33_sumout\ : std_logic;
SIGNAL \inst3|Add0~37_sumout\ : std_logic;
SIGNAL \inst3|z_flag~3_combout\ : std_logic;
SIGNAL \inst3|Mux19~0_combout\ : std_logic;
SIGNAL \inst3|z_flag~8_combout\ : std_logic;
SIGNAL \inst3|Add0~21_sumout\ : std_logic;
SIGNAL \inst3|z_flag~2_combout\ : std_logic;
SIGNAL \inst3|Add0~57_sumout\ : std_logic;
SIGNAL \inst3|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|z_flag~5_combout\ : std_logic;
SIGNAL \inst3|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[14]~1_combout\ : std_logic;
SIGNAL \inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst3|Mux17~0_combout\ : std_logic;
SIGNAL \inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|operand_2[15]~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~3_combout\ : std_logic;
SIGNAL \inst3|z_flag~9_combout\ : std_logic;
SIGNAL \inst3|Add0~9_sumout\ : std_logic;
SIGNAL \inst3|Add0~18\ : std_logic;
SIGNAL \inst3|Add0~6\ : std_logic;
SIGNAL \inst3|Add0~1_sumout\ : std_logic;
SIGNAL \inst3|Add0~5_sumout\ : std_logic;
SIGNAL \inst3|z_flag~1_combout\ : std_logic;
SIGNAL \inst3|z_flag~7_combout\ : std_logic;
SIGNAL \inst3|z_flag~DUPLICATE_q\ : std_logic;
SIGNAL \inst11|pc[15]~6_combout\ : std_logic;
SIGNAL \inst11|pc[15]~3_combout\ : std_logic;
SIGNAL \inst11|pc[15]~4_combout\ : std_logic;
SIGNAL \inst11|pc[15]~2_combout\ : std_logic;
SIGNAL \inst11|pc[15]~5_combout\ : std_logic;
SIGNAL \inst11|pc[15]~9_combout\ : std_logic;
SIGNAL \inst9|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~4_combout\ : std_logic;
SIGNAL \inst1|regs[2][14]~q\ : std_logic;
SIGNAL \inst1|Mux17~0_combout\ : std_logic;
SIGNAL \inst1|regs[9][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[8][14]~q\ : std_logic;
SIGNAL \inst1|Mux17~2_combout\ : std_logic;
SIGNAL \inst1|regs[13][14]~q\ : std_logic;
SIGNAL \inst1|Mux17~3_combout\ : std_logic;
SIGNAL \inst1|Mux17~1_combout\ : std_logic;
SIGNAL \inst1|Mux17~4_combout\ : std_logic;
SIGNAL \inst9|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~1_combout\ : std_logic;
SIGNAL \sip[15]~input_o\ : std_logic;
SIGNAL \inst|sip_r[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|Mux0~3_combout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~2_combout\ : std_logic;
SIGNAL \inst1|regs[7][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[15][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[11][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux32~3_combout\ : std_logic;
SIGNAL \inst1|Mux32~2_combout\ : std_logic;
SIGNAL \inst1|Mux32~1_combout\ : std_logic;
SIGNAL \inst1|Mux32~0_combout\ : std_logic;
SIGNAL \inst1|Mux32~4_combout\ : std_logic;
SIGNAL \inst2|LessThan0~20_combout\ : std_logic;
SIGNAL \inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst1|Mux14~2_combout\ : std_logic;
SIGNAL \sip[1]~input_o\ : std_logic;
SIGNAL \inst1|Mux14~3_combout\ : std_logic;
SIGNAL \inst1|Mux14~4_combout\ : std_logic;
SIGNAL \inst1|Mux14~5_combout\ : std_logic;
SIGNAL \inst1|regs[0][1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[8][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[8][1]~q\ : std_logic;
SIGNAL \inst1|regs[4][1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[12][1]~q\ : std_logic;
SIGNAL \inst1|Mux46~0_combout\ : std_logic;
SIGNAL \inst1|regs[6][1]~q\ : std_logic;
SIGNAL \inst1|regs[2][1]~q\ : std_logic;
SIGNAL \inst1|regs[10][1]~q\ : std_logic;
SIGNAL \inst1|regs[14][1]~q\ : std_logic;
SIGNAL \inst1|Mux46~2_combout\ : std_logic;
SIGNAL \inst1|regs[9][1]~q\ : std_logic;
SIGNAL \inst1|regs[13][1]~q\ : std_logic;
SIGNAL \inst1|regs[1][1]~q\ : std_logic;
SIGNAL \inst1|regs[5][1]~q\ : std_logic;
SIGNAL \inst1|Mux46~1_combout\ : std_logic;
SIGNAL \inst1|regs[3][1]~q\ : std_logic;
SIGNAL \inst1|regs[11][1]~q\ : std_logic;
SIGNAL \inst1|regs[7][1]~q\ : std_logic;
SIGNAL \inst1|regs[15][1]~q\ : std_logic;
SIGNAL \inst1|Mux46~3_combout\ : std_logic;
SIGNAL \inst1|Mux46~4_combout\ : std_logic;
SIGNAL \inst10|Mux14~0_combout\ : std_logic;
SIGNAL \sip[12]~input_o\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst1|Mux3~2_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~3_combout\ : std_logic;
SIGNAL \inst1|regs[3][12]~q\ : std_logic;
SIGNAL \inst1|Mux19~0_combout\ : std_logic;
SIGNAL \inst1|regs[8][12]~q\ : std_logic;
SIGNAL \inst1|regs[11][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[10][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux19~2_combout\ : std_logic;
SIGNAL \inst1|Mux19~1_combout\ : std_logic;
SIGNAL \inst1|regs[12][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[14][12]~q\ : std_logic;
SIGNAL \inst1|Mux19~3_combout\ : std_logic;
SIGNAL \inst1|Mux19~4_combout\ : std_logic;
SIGNAL \inst11|pc~23_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|Mux13~0_combout\ : std_logic;
SIGNAL \inst10|Mux13~0_combout\ : std_logic;
SIGNAL \inst10|Mux15~1_combout\ : std_logic;
SIGNAL \inst9|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \sip[10]~input_o\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst1|Mux5~2_combout\ : std_logic;
SIGNAL \inst1|Mux5~3_combout\ : std_logic;
SIGNAL \inst1|regs[14][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[14][10]~q\ : std_logic;
SIGNAL \inst1|Mux21~3_combout\ : std_logic;
SIGNAL \inst1|regs[5][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[6][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[7][10]~q\ : std_logic;
SIGNAL \inst1|Mux21~1_combout\ : std_logic;
SIGNAL \inst1|regs[3][10]~q\ : std_logic;
SIGNAL \inst1|Mux21~0_combout\ : std_logic;
SIGNAL \inst1|Mux21~2_combout\ : std_logic;
SIGNAL \inst1|Mux21~4_combout\ : std_logic;
SIGNAL \inst9|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \sip[11]~input_o\ : std_logic;
SIGNAL \inst1|Mux4~1_combout\ : std_logic;
SIGNAL \inst1|Mux4~2_combout\ : std_logic;
SIGNAL \inst1|Mux4~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][11]~q\ : std_logic;
SIGNAL \inst1|regs[15][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux20~3_combout\ : std_logic;
SIGNAL \inst1|Mux20~2_combout\ : std_logic;
SIGNAL \inst1|regs[0][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux20~0_combout\ : std_logic;
SIGNAL \inst1|Mux20~1_combout\ : std_logic;
SIGNAL \inst1|Mux20~4_combout\ : std_logic;
SIGNAL \inst11|Add0~53_sumout\ : std_logic;
SIGNAL \inst11|pc~22_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[7]~1_combout\ : std_logic;
SIGNAL \inst11|pc~21_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|Mux9~1_combout\ : std_logic;
SIGNAL \inst11|Mux9~2_combout\ : std_logic;
SIGNAL \inst1|Mux13~1_combout\ : std_logic;
SIGNAL \sip[9]~input_o\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst1|Mux6~2_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~3_combout\ : std_logic;
SIGNAL \inst1|regs[7][9]~q\ : std_logic;
SIGNAL \inst1|Mux22~3_combout\ : std_logic;
SIGNAL \inst1|Mux22~1_combout\ : std_logic;
SIGNAL \inst1|Mux22~0_combout\ : std_logic;
SIGNAL \inst1|Mux22~2_combout\ : std_logic;
SIGNAL \inst1|Mux22~4_combout\ : std_logic;
SIGNAL \inst11|Add0~45_sumout\ : std_logic;
SIGNAL \inst11|pc~20_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|Add0~41_sumout\ : std_logic;
SIGNAL \inst11|pc~19_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst11|pc~18_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|regs[13][6]~q\ : std_logic;
SIGNAL \inst1|regs[14][6]~q\ : std_logic;
SIGNAL \inst1|regs[15][6]~q\ : std_logic;
SIGNAL \inst1|regs[12][6]~q\ : std_logic;
SIGNAL \inst1|Mux41~3_combout\ : std_logic;
SIGNAL \inst1|regs[11][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[10][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[10][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[8][6]~q\ : std_logic;
SIGNAL \inst1|regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[9][6]~q\ : std_logic;
SIGNAL \inst1|Mux41~2_combout\ : std_logic;
SIGNAL \inst1|regs[7][6]~q\ : std_logic;
SIGNAL \inst1|regs[4][6]~q\ : std_logic;
SIGNAL \inst1|regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[6][6]~q\ : std_logic;
SIGNAL \inst1|regs[5][6]~q\ : std_logic;
SIGNAL \inst1|Mux41~1_combout\ : std_logic;
SIGNAL \inst1|regs[3][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[3][6]~q\ : std_logic;
SIGNAL \inst1|regs[0][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[0][6]~q\ : std_logic;
SIGNAL \inst1|regs[1][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[1][6]~q\ : std_logic;
SIGNAL \inst1|Mux41~0_combout\ : std_logic;
SIGNAL \inst1|Mux41~4_combout\ : std_logic;
SIGNAL \sip[6]~input_o\ : std_logic;
SIGNAL \inst1|Mux9~1_combout\ : std_logic;
SIGNAL \inst1|Mux9~2_combout\ : std_logic;
SIGNAL \inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|Mux9~3_combout\ : std_logic;
SIGNAL \inst1|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|regs[2][6]~q\ : std_logic;
SIGNAL \inst1|Mux25~0_combout\ : std_logic;
SIGNAL \inst1|Mux25~1_combout\ : std_logic;
SIGNAL \inst1|regs[15][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|regs[12][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux25~3_combout\ : std_logic;
SIGNAL \inst1|regs[11][6]~q\ : std_logic;
SIGNAL \inst1|regs[10][6]~q\ : std_logic;
SIGNAL \inst1|Mux25~2_combout\ : std_logic;
SIGNAL \inst1|Mux25~4_combout\ : std_logic;
SIGNAL \inst11|Add0~33_sumout\ : std_logic;
SIGNAL \inst11|pc~17_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|Mux14~0_combout\ : std_logic;
SIGNAL \inst11|Mux14~1_combout\ : std_logic;
SIGNAL \sip[5]~input_o\ : std_logic;
SIGNAL \inst1|Mux10~1_combout\ : std_logic;
SIGNAL \inst1|Mux10~2_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Mux10~3_combout\ : std_logic;
SIGNAL \inst1|regs[11][5]~q\ : std_logic;
SIGNAL \inst1|Mux26~3_combout\ : std_logic;
SIGNAL \inst1|Mux26~0_combout\ : std_logic;
SIGNAL \inst1|regs[2][5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|Mux26~2_combout\ : std_logic;
SIGNAL \inst1|Mux26~1_combout\ : std_logic;
SIGNAL \inst1|Mux26~4_combout\ : std_logic;
SIGNAL \inst11|Add0~29_sumout\ : std_logic;
SIGNAL \inst11|pc~16_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|Add0~25_sumout\ : std_logic;
SIGNAL \inst11|pc~15_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst11|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|pc~14_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst11|Add0~17_sumout\ : std_logic;
SIGNAL \inst11|pc~13_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|regs[0][1]~q\ : std_logic;
SIGNAL \inst1|regs[4][1]~q\ : std_logic;
SIGNAL \inst1|Mux30~0_combout\ : std_logic;
SIGNAL \inst1|Mux30~1_combout\ : std_logic;
SIGNAL \inst1|Mux30~2_combout\ : std_logic;
SIGNAL \inst1|Mux30~3_combout\ : std_logic;
SIGNAL \inst1|Mux30~4_combout\ : std_logic;
SIGNAL \inst11|pc~12_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|instr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst11|Add0~9_sumout\ : std_logic;
SIGNAL \inst11|pc~11_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|dprr[1]~0_combout\ : std_logic;
SIGNAL \debug~input_o\ : std_logic;
SIGNAL \button~input_o\ : std_logic;
SIGNAL \inst15|Add0~25_sumout\ : std_logic;
SIGNAL \inst15|state~0_combout\ : std_logic;
SIGNAL \inst15|state~q\ : std_logic;
SIGNAL \inst15|counter[3]~0_combout\ : std_logic;
SIGNAL \inst15|Add0~26\ : std_logic;
SIGNAL \inst15|Add0~21_sumout\ : std_logic;
SIGNAL \inst15|Add0~22\ : std_logic;
SIGNAL \inst15|Add0~13_sumout\ : std_logic;
SIGNAL \inst15|Add0~14\ : std_logic;
SIGNAL \inst15|Add0~17_sumout\ : std_logic;
SIGNAL \inst15|Add0~18\ : std_logic;
SIGNAL \inst15|Add0~9_sumout\ : std_logic;
SIGNAL \inst15|Add0~10\ : std_logic;
SIGNAL \inst15|Add0~5_sumout\ : std_logic;
SIGNAL \inst15|Add0~6\ : std_logic;
SIGNAL \inst15|Add0~1_sumout\ : std_logic;
SIGNAL \inst15|LessThan0~0_combout\ : std_logic;
SIGNAL \inst15|continue~0_combout\ : std_logic;
SIGNAL \inst15|continue~q\ : std_logic;
SIGNAL \inst11|Selector0~0_combout\ : std_logic;
SIGNAL \inst11|state.E0~q\ : std_logic;
SIGNAL \inst11|state~8_combout\ : std_logic;
SIGNAL \inst11|state.T0~q\ : std_logic;
SIGNAL \inst11|state~9_combout\ : std_logic;
SIGNAL \inst11|state.T1~q\ : std_logic;
SIGNAL \inst11|state~7_combout\ : std_logic;
SIGNAL \inst11|state.T2~q\ : std_logic;
SIGNAL \inst11|Add0~5_sumout\ : std_logic;
SIGNAL \inst11|pc~10_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|pc[15]~0_combout\ : std_logic;
SIGNAL \inst11|Add0~1_sumout\ : std_logic;
SIGNAL \inst11|pc~1_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|sop_wr~0_combout\ : std_logic;
SIGNAL \inst|eot~0_combout\ : std_logic;
SIGNAL \inst|eot~q\ : std_logic;
SIGNAL \inst|sop[15]~feeder_combout\ : std_logic;
SIGNAL \inst11|sop_wr~2_combout\ : std_logic;
SIGNAL \inst11|sop_wr~3_combout\ : std_logic;
SIGNAL \inst|sop[9]~feeder_combout\ : std_logic;
SIGNAL \inst|sop[7]~feeder_combout\ : std_logic;
SIGNAL \inst|sop[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst16|counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst6|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst11|instr_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst15|counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|dprr\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_rf_input_sel[1]~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_state.T1~q\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_state.T0~q\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|ALT_INV_sop_wr~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst16|ALT_INV_continue~q\ : std_logic;
SIGNAL \inst11|ALT_INV_sop_wr~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[8]~15_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[9]~14_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_continue~q\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst16|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst16|ALT_INV_state~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_button~input_o\ : std_logic;
SIGNAL \ALT_INV_sip[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_debug~input_o\ : std_logic;
SIGNAL \ALT_INV_er_wr~input_o\ : std_logic;
SIGNAL \ALT_INV_er_sw~input_o\ : std_logic;
SIGNAL \ALT_INV_reset_button~input_o\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_alu_op1_sel[0]~1_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_state~q\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_state.Ini~q\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc[15]~0_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst11|ALT_INV_instr_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_dprr\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \inst|ALT_INV_er~q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \inst|ALT_INV_eot~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst16|ALT_INV_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst11|ALT_INV_state.E0~q\ : std_logic;
SIGNAL \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[5]~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[14]~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[15]~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_alu_op2_sel~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_alu_op2_sel~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \inst11|ALT_INV_alu_op1_sel[0]~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_irq_clr~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_sop_wr~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_state.T2~q\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[3]~6_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[12]~5_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[13]~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[4]~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[10]~9_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[11]~8_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[2]~7_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[6]~13_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[7]~12_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_clr_z_flag~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_clr_z_flag~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[0]~11_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \inst1|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_operand_2[1]~10_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux46~1_combout\ : std_logic;

BEGIN

eot <= ww_eot;
ww_inclk0 <= inclk0;
ww_reset_button <= reset_button;
z_flag <= ww_z_flag;
er <= ww_er;
dprr_result <= ww_dprr_result;
dprr <= ww_dprr;
dprr_wren <= ww_dprr_wren;
ww_debug <= debug;
ww_button <= button;
ww_er_sw <= er_sw;
ww_er_wr <= er_wr;
ww_sip <= sip;
sop <= ww_sop;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAIN_bus\(0) <= \~GND~combout\;

\inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst11|pc\(12) & \inst11|pc\(11) & \inst11|pc\(10) & \inst11|pc\(9) & \inst11|pc\(8) & \inst11|pc\(7) & \inst11|pc\(6) & \inst11|pc\(5) & \inst11|pc\(4) & 
\inst11|pc\(3) & \inst11|pc\(2) & \inst11|pc\(1) & \inst11|pc\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\inst9|Mux0~0_combout\ & \inst9|Mux1~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & 
\inst10|Mux10~0_combout\ & \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(14) <= \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(15) <= \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst9|Mux10~0_combout\ & \inst9|Mux11~3_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & \inst10|Mux10~0_combout\
& \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(4) <= \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(5) <= \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst9|Mux2~0_combout\ & \inst9|Mux3~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & 
\inst10|Mux10~0_combout\ & \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(12) <= \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(13) <= \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst9|Mux12~0_combout\ & \inst9|Mux13~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & \inst10|Mux10~0_combout\
& \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(2) <= \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(3) <= \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\inst9|Mux4~0_combout\ & \inst9|Mux5~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & 
\inst10|Mux10~0_combout\ & \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(10) <= \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(11) <= \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst9|Mux14~0_combout\ & \inst9|Mux15~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & \inst10|Mux10~0_combout\
& \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(0) <= \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(1) <= \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst9|Mux8~0_combout\ & \inst9|Mux9~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & \inst10|Mux10~0_combout\
& \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(6) <= \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(7) <= \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst9|Mux6~0_combout\ & \inst9|Mux7~0_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst10|Mux4~0_combout\ & \inst10|Mux5~0_combout\ & \inst10|Mux6~0_combout\ & \inst10|Mux7~0_combout\ & \inst10|Mux8~0_combout\ & \inst10|Mux9~0_combout\ & \inst10|Mux10~0_combout\
& \inst10|Mux11~0_combout\ & \inst10|Mux12~0_combout\ & \inst10|Mux13~2_combout\ & \inst10|Mux14~0_combout\ & \inst10|Mux15~1_combout\);

\inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\inst6|altsyncram_component|auto_generated|q_a\(8) <= \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst6|altsyncram_component|auto_generated|q_a\(9) <= \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \inclk0~input_o\);

\inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8\ <= \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(8);

\inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\;
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\;
\inst11|ALT_INV_Mux8~0_combout\ <= NOT \inst11|Mux8~0_combout\;
\inst1|ALT_INV_Mux0~2_combout\ <= NOT \inst1|Mux0~2_combout\;
\inst|ALT_INV_sip_r\(15) <= NOT \inst|sip_r\(15);
\inst2|ALT_INV_LessThan0~20_combout\ <= NOT \inst2|LessThan0~20_combout\;
\inst1|ALT_INV_Mux0~1_combout\ <= NOT \inst1|Mux0~1_combout\;
\inst1|ALT_INV_Mux13~2_combout\ <= NOT \inst1|Mux13~2_combout\;
\inst1|ALT_INV_Mux13~1_combout\ <= NOT \inst1|Mux13~1_combout\;
\inst1|ALT_INV_Mux13~0_combout\ <= NOT \inst1|Mux13~0_combout\;
\inst2|ALT_INV_LessThan0~19_combout\ <= NOT \inst2|LessThan0~19_combout\;
\inst2|ALT_INV_LessThan0~18_combout\ <= NOT \inst2|LessThan0~18_combout\;
\inst2|ALT_INV_LessThan0~17_combout\ <= NOT \inst2|LessThan0~17_combout\;
\inst2|ALT_INV_LessThan0~16_combout\ <= NOT \inst2|LessThan0~16_combout\;
\inst2|ALT_INV_LessThan0~15_combout\ <= NOT \inst2|LessThan0~15_combout\;
\inst2|ALT_INV_LessThan0~14_combout\ <= NOT \inst2|LessThan0~14_combout\;
\inst2|ALT_INV_LessThan0~13_combout\ <= NOT \inst2|LessThan0~13_combout\;
\inst2|ALT_INV_LessThan0~12_combout\ <= NOT \inst2|LessThan0~12_combout\;
\inst2|ALT_INV_LessThan0~11_combout\ <= NOT \inst2|LessThan0~11_combout\;
\inst2|ALT_INV_LessThan0~10_combout\ <= NOT \inst2|LessThan0~10_combout\;
\inst2|ALT_INV_LessThan0~9_combout\ <= NOT \inst2|LessThan0~9_combout\;
\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\;
\inst2|ALT_INV_LessThan0~7_combout\ <= NOT \inst2|LessThan0~7_combout\;
\inst2|ALT_INV_LessThan0~6_combout\ <= NOT \inst2|LessThan0~6_combout\;
\inst2|ALT_INV_LessThan0~5_combout\ <= NOT \inst2|LessThan0~5_combout\;
\inst2|ALT_INV_LessThan0~4_combout\ <= NOT \inst2|LessThan0~4_combout\;
\inst2|ALT_INV_LessThan0~3_combout\ <= NOT \inst2|LessThan0~3_combout\;
\inst2|ALT_INV_LessThan0~2_combout\ <= NOT \inst2|LessThan0~2_combout\;
\inst2|ALT_INV_LessThan0~1_combout\ <= NOT \inst2|LessThan0~1_combout\;
\inst2|ALT_INV_LessThan0~0_combout\ <= NOT \inst2|LessThan0~0_combout\;
\inst1|ALT_INV_Mux14~1_combout\ <= NOT \inst1|Mux14~1_combout\;
\inst1|ALT_INV_Mux0~0_combout\ <= NOT \inst1|Mux0~0_combout\;
\inst1|ALT_INV_Mux14~0_combout\ <= NOT \inst1|Mux14~0_combout\;
\inst11|ALT_INV_rf_input_sel[1]~0_combout\ <= NOT \inst11|rf_input_sel[1]~0_combout\;
\inst11|ALT_INV_Mux10~0_combout\ <= NOT \inst11|Mux10~0_combout\;
\inst11|ALT_INV_Mux11~0_combout\ <= NOT \inst11|Mux11~0_combout\;
\inst11|ALT_INV_Mux9~4_combout\ <= NOT \inst11|Mux9~4_combout\;
\inst11|ALT_INV_Mux9~3_combout\ <= NOT \inst11|Mux9~3_combout\;
\inst11|ALT_INV_Mux9~2_combout\ <= NOT \inst11|Mux9~2_combout\;
\inst11|ALT_INV_Mux9~1_combout\ <= NOT \inst11|Mux9~1_combout\;
\inst11|ALT_INV_Mux15~0_combout\ <= NOT \inst11|Mux15~0_combout\;
\inst11|ALT_INV_state.T1~q\ <= NOT \inst11|state.T1~q\;
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\;
\inst11|ALT_INV_state.T0~q\ <= NOT \inst11|state.T0~q\;
\inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1) <= NOT \inst5|altsyncram_component|auto_generated|out_address_reg_a\(1);
\inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \inst5|altsyncram_component|auto_generated|out_address_reg_a\(0);
\inst11|ALT_INV_sop_wr~2_combout\ <= NOT \inst11|sop_wr~2_combout\;
\inst11|ALT_INV_Mux9~0_combout\ <= NOT \inst11|Mux9~0_combout\;
\inst16|ALT_INV_continue~q\ <= NOT \inst16|continue~q\;
\inst11|ALT_INV_sop_wr~1_combout\ <= NOT \inst11|sop_wr~1_combout\;
\inst3|ALT_INV_z_flag~6_combout\ <= NOT \inst3|z_flag~6_combout\;
\inst3|ALT_INV_z_flag~5_combout\ <= NOT \inst3|z_flag~5_combout\;
\inst3|ALT_INV_Mux23~0_combout\ <= NOT \inst3|Mux23~0_combout\;
\inst3|ALT_INV_operand_2[8]~15_combout\ <= NOT \inst3|operand_2[8]~15_combout\;
\inst1|ALT_INV_Mux39~4_combout\ <= NOT \inst1|Mux39~4_combout\;
\inst1|ALT_INV_Mux39~3_combout\ <= NOT \inst1|Mux39~3_combout\;
\inst1|ALT_INV_Mux39~2_combout\ <= NOT \inst1|Mux39~2_combout\;
\inst1|ALT_INV_Mux39~1_combout\ <= NOT \inst1|Mux39~1_combout\;
\inst1|ALT_INV_Mux39~0_combout\ <= NOT \inst1|Mux39~0_combout\;
\inst3|ALT_INV_Mux7~0_combout\ <= NOT \inst3|Mux7~0_combout\;
\inst1|ALT_INV_Mux23~4_combout\ <= NOT \inst1|Mux23~4_combout\;
\inst1|ALT_INV_Mux23~3_combout\ <= NOT \inst1|Mux23~3_combout\;
\inst1|ALT_INV_regs[15][8]~q\ <= NOT \inst1|regs[15][8]~q\;
\inst1|ALT_INV_regs[14][8]~q\ <= NOT \inst1|regs[14][8]~q\;
\inst1|ALT_INV_regs[13][8]~q\ <= NOT \inst1|regs[13][8]~q\;
\inst1|ALT_INV_regs[12][8]~q\ <= NOT \inst1|regs[12][8]~q\;
\inst1|ALT_INV_Mux23~2_combout\ <= NOT \inst1|Mux23~2_combout\;
\inst1|ALT_INV_regs[11][8]~q\ <= NOT \inst1|regs[11][8]~q\;
\inst1|ALT_INV_regs[10][8]~q\ <= NOT \inst1|regs[10][8]~q\;
\inst1|ALT_INV_regs[9][8]~q\ <= NOT \inst1|regs[9][8]~q\;
\inst1|ALT_INV_regs[8][8]~q\ <= NOT \inst1|regs[8][8]~q\;
\inst1|ALT_INV_Mux23~1_combout\ <= NOT \inst1|Mux23~1_combout\;
\inst1|ALT_INV_regs[7][8]~q\ <= NOT \inst1|regs[7][8]~q\;
\inst1|ALT_INV_regs[6][8]~q\ <= NOT \inst1|regs[6][8]~q\;
\inst1|ALT_INV_regs[5][8]~q\ <= NOT \inst1|regs[5][8]~q\;
\inst1|ALT_INV_regs[4][8]~q\ <= NOT \inst1|regs[4][8]~q\;
\inst1|ALT_INV_Mux23~0_combout\ <= NOT \inst1|Mux23~0_combout\;
\inst1|ALT_INV_regs[3][8]~q\ <= NOT \inst1|regs[3][8]~q\;
\inst1|ALT_INV_regs[2][8]~q\ <= NOT \inst1|regs[2][8]~q\;
\inst1|ALT_INV_regs[1][8]~q\ <= NOT \inst1|regs[1][8]~q\;
\inst1|ALT_INV_regs[0][8]~q\ <= NOT \inst1|regs[0][8]~q\;
\inst3|ALT_INV_Mux22~0_combout\ <= NOT \inst3|Mux22~0_combout\;
\inst3|ALT_INV_operand_2[9]~14_combout\ <= NOT \inst3|operand_2[9]~14_combout\;
\inst1|ALT_INV_Mux38~4_combout\ <= NOT \inst1|Mux38~4_combout\;
\inst1|ALT_INV_Mux38~3_combout\ <= NOT \inst1|Mux38~3_combout\;
\inst1|ALT_INV_Mux38~2_combout\ <= NOT \inst1|Mux38~2_combout\;
\inst10|ALT_INV_Mux15~0_combout\ <= NOT \inst10|Mux15~0_combout\;
\inst10|ALT_INV_Mux13~1_combout\ <= NOT \inst10|Mux13~1_combout\;
\inst11|ALT_INV_Mux12~0_combout\ <= NOT \inst11|Mux12~0_combout\;
\inst10|ALT_INV_Mux13~0_combout\ <= NOT \inst10|Mux13~0_combout\;
\inst11|ALT_INV_Mux13~1_combout\ <= NOT \inst11|Mux13~1_combout\;
\inst11|ALT_INV_Mux13~0_combout\ <= NOT \inst11|Mux13~0_combout\;
\inst9|ALT_INV_Mux11~2_combout\ <= NOT \inst9|Mux11~2_combout\;
\inst9|ALT_INV_Mux11~1_combout\ <= NOT \inst9|Mux11~1_combout\;
\inst9|ALT_INV_Mux11~0_combout\ <= NOT \inst9|Mux11~0_combout\;
\inst11|ALT_INV_Mux16~1_combout\ <= NOT \inst11|Mux16~1_combout\;
\inst11|ALT_INV_Mux16~0_combout\ <= NOT \inst11|Mux16~0_combout\;
\inst11|ALT_INV_Mux14~0_combout\ <= NOT \inst11|Mux14~0_combout\;
\inst15|ALT_INV_continue~q\ <= NOT \inst15|continue~q\;
\inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst5|altsyncram_component|auto_generated|address_reg_a\(1);
\inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst5|altsyncram_component|auto_generated|address_reg_a\(0);
\inst16|ALT_INV_LessThan0~0_combout\ <= NOT \inst16|LessThan0~0_combout\;
\inst16|ALT_INV_state~q\ <= NOT \inst16|state~q\;
\inst1|ALT_INV_Mux7~2_combout\ <= NOT \inst1|Mux7~2_combout\;
\inst1|ALT_INV_Mux7~1_combout\ <= NOT \inst1|Mux7~1_combout\;
\inst|ALT_INV_sip_r\(8) <= NOT \inst|sip_r\(8);
\inst1|ALT_INV_Mux7~0_combout\ <= NOT \inst1|Mux7~0_combout\;
\inst1|ALT_INV_Mux6~3_combout\ <= NOT \inst1|Mux6~3_combout\;
\inst1|ALT_INV_Mux6~2_combout\ <= NOT \inst1|Mux6~2_combout\;
\inst1|ALT_INV_Mux6~1_combout\ <= NOT \inst1|Mux6~1_combout\;
\inst|ALT_INV_sip_r\(9) <= NOT \inst|sip_r\(9);
\inst1|ALT_INV_Mux6~0_combout\ <= NOT \inst1|Mux6~0_combout\;
\inst1|ALT_INV_Mux9~3_combout\ <= NOT \inst1|Mux9~3_combout\;
\inst1|ALT_INV_Mux9~2_combout\ <= NOT \inst1|Mux9~2_combout\;
\inst1|ALT_INV_Mux9~1_combout\ <= NOT \inst1|Mux9~1_combout\;
\inst|ALT_INV_sip_r\(6) <= NOT \inst|sip_r\(6);
\inst1|ALT_INV_Mux9~0_combout\ <= NOT \inst1|Mux9~0_combout\;
\inst1|ALT_INV_Mux8~3_combout\ <= NOT \inst1|Mux8~3_combout\;
\inst1|ALT_INV_Mux8~2_combout\ <= NOT \inst1|Mux8~2_combout\;
\inst1|ALT_INV_Mux8~1_combout\ <= NOT \inst1|Mux8~1_combout\;
\inst|ALT_INV_sip_r\(7) <= NOT \inst|sip_r\(7);
\inst1|ALT_INV_Mux8~0_combout\ <= NOT \inst1|Mux8~0_combout\;
\inst1|ALT_INV_Mux15~2_combout\ <= NOT \inst1|Mux15~2_combout\;
\inst1|ALT_INV_Mux15~1_combout\ <= NOT \inst1|Mux15~1_combout\;
\inst1|ALT_INV_Mux15~0_combout\ <= NOT \inst1|Mux15~0_combout\;
\inst|ALT_INV_sip_r\(0) <= NOT \inst|sip_r\(0);
\inst1|ALT_INV_Mux14~5_combout\ <= NOT \inst1|Mux14~5_combout\;
\inst1|ALT_INV_Mux14~4_combout\ <= NOT \inst1|Mux14~4_combout\;
\inst1|ALT_INV_Mux14~3_combout\ <= NOT \inst1|Mux14~3_combout\;
\inst|ALT_INV_sip_r\(1) <= NOT \inst|sip_r\(1);
\inst1|ALT_INV_Mux14~2_combout\ <= NOT \inst1|Mux14~2_combout\;
\inst1|ALT_INV_Mux5~3_combout\ <= NOT \inst1|Mux5~3_combout\;
\inst1|ALT_INV_Mux5~2_combout\ <= NOT \inst1|Mux5~2_combout\;
\inst1|ALT_INV_Mux5~1_combout\ <= NOT \inst1|Mux5~1_combout\;
\inst|ALT_INV_sip_r\(10) <= NOT \inst|sip_r\(10);
\inst1|ALT_INV_Mux5~0_combout\ <= NOT \inst1|Mux5~0_combout\;
\inst1|ALT_INV_Mux4~3_combout\ <= NOT \inst1|Mux4~3_combout\;
\inst1|ALT_INV_Mux4~2_combout\ <= NOT \inst1|Mux4~2_combout\;
\inst1|ALT_INV_Mux4~1_combout\ <= NOT \inst1|Mux4~1_combout\;
\inst|ALT_INV_sip_r\(11) <= NOT \inst|sip_r\(11);
\inst1|ALT_INV_Mux4~0_combout\ <= NOT \inst1|Mux4~0_combout\;
\inst1|ALT_INV_Mux13~6_combout\ <= NOT \inst1|Mux13~6_combout\;
\inst1|ALT_INV_Mux13~5_combout\ <= NOT \inst1|Mux13~5_combout\;
\inst1|ALT_INV_Mux13~4_combout\ <= NOT \inst1|Mux13~4_combout\;
\inst|ALT_INV_sip_r\(2) <= NOT \inst|sip_r\(2);
\inst1|ALT_INV_Mux13~3_combout\ <= NOT \inst1|Mux13~3_combout\;
\inst1|ALT_INV_Mux12~3_combout\ <= NOT \inst1|Mux12~3_combout\;
\inst1|ALT_INV_Mux12~2_combout\ <= NOT \inst1|Mux12~2_combout\;
\inst1|ALT_INV_Mux12~1_combout\ <= NOT \inst1|Mux12~1_combout\;
\inst|ALT_INV_sip_r\(3) <= NOT \inst|sip_r\(3);
\inst1|ALT_INV_Mux12~0_combout\ <= NOT \inst1|Mux12~0_combout\;
\inst1|ALT_INV_Mux3~3_combout\ <= NOT \inst1|Mux3~3_combout\;
\inst1|ALT_INV_Mux3~2_combout\ <= NOT \inst1|Mux3~2_combout\;
\inst1|ALT_INV_Mux3~1_combout\ <= NOT \inst1|Mux3~1_combout\;
\inst|ALT_INV_sip_r\(12) <= NOT \inst|sip_r\(12);
\inst1|ALT_INV_Mux3~0_combout\ <= NOT \inst1|Mux3~0_combout\;
\inst1|ALT_INV_Mux2~3_combout\ <= NOT \inst1|Mux2~3_combout\;
\inst1|ALT_INV_Mux2~2_combout\ <= NOT \inst1|Mux2~2_combout\;
\inst1|ALT_INV_Mux2~1_combout\ <= NOT \inst1|Mux2~1_combout\;
\inst|ALT_INV_sip_r\(13) <= NOT \inst|sip_r\(13);
\inst1|ALT_INV_Mux2~0_combout\ <= NOT \inst1|Mux2~0_combout\;
\inst1|ALT_INV_Mux11~2_combout\ <= NOT \inst1|Mux11~2_combout\;
\inst1|ALT_INV_Mux11~1_combout\ <= NOT \inst1|Mux11~1_combout\;
\inst|ALT_INV_sip_r\(4) <= NOT \inst|sip_r\(4);
\inst1|ALT_INV_Mux11~0_combout\ <= NOT \inst1|Mux11~0_combout\;
\inst1|ALT_INV_Mux10~3_combout\ <= NOT \inst1|Mux10~3_combout\;
\inst1|ALT_INV_Mux10~2_combout\ <= NOT \inst1|Mux10~2_combout\;
\inst1|ALT_INV_Mux10~1_combout\ <= NOT \inst1|Mux10~1_combout\;
\inst|ALT_INV_sip_r\(5) <= NOT \inst|sip_r\(5);
\inst1|ALT_INV_Mux10~0_combout\ <= NOT \inst1|Mux10~0_combout\;
\inst1|ALT_INV_Mux1~4_combout\ <= NOT \inst1|Mux1~4_combout\;
\inst1|ALT_INV_Mux1~3_combout\ <= NOT \inst1|Mux1~3_combout\;
\inst1|ALT_INV_Mux1~2_combout\ <= NOT \inst1|Mux1~2_combout\;
\inst|ALT_INV_sip_r\(14) <= NOT \inst|sip_r\(14);
\inst1|ALT_INV_Mux1~1_combout\ <= NOT \inst1|Mux1~1_combout\;
\inst1|ALT_INV_Mux1~0_combout\ <= NOT \inst1|Mux1~0_combout\;
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\;
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\;
\inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\;
\inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\ <= NOT \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\;
\ALT_INV_button~input_o\ <= NOT \button~input_o\;
\ALT_INV_sip[15]~input_o\ <= NOT \sip[15]~input_o\;
\ALT_INV_debug~input_o\ <= NOT \debug~input_o\;
\ALT_INV_er_wr~input_o\ <= NOT \er_wr~input_o\;
\ALT_INV_er_sw~input_o\ <= NOT \er_sw~input_o\;
\ALT_INV_reset_button~input_o\ <= NOT \reset_button~input_o\;
\inst1|ALT_INV_Mux15~3_combout\ <= NOT \inst1|Mux15~3_combout\;
\inst3|ALT_INV_z_flag~10_combout\ <= NOT \inst3|z_flag~10_combout\;
\inst3|ALT_INV_z_flag~9_combout\ <= NOT \inst3|z_flag~9_combout\;
\inst3|ALT_INV_z_flag~8_combout\ <= NOT \inst3|z_flag~8_combout\;
\inst11|ALT_INV_alu_op1_sel[0]~1_combout\ <= NOT \inst11|alu_op1_sel[0]~1_combout\;
\inst15|ALT_INV_LessThan0~0_combout\ <= NOT \inst15|LessThan0~0_combout\;
\inst15|ALT_INV_state~q\ <= NOT \inst15|state~q\;
\inst11|ALT_INV_pc[15]~8_combout\ <= NOT \inst11|pc[15]~8_combout\;
\inst11|ALT_INV_state.Ini~q\ <= NOT \inst11|state.Ini~q\;
\inst11|ALT_INV_pc[15]~7_combout\ <= NOT \inst11|pc[15]~7_combout\;
\inst11|ALT_INV_pc[15]~6_combout\ <= NOT \inst11|pc[15]~6_combout\;
\inst11|ALT_INV_pc[15]~5_combout\ <= NOT \inst11|pc[15]~5_combout\;
\inst11|ALT_INV_pc[15]~4_combout\ <= NOT \inst11|pc[15]~4_combout\;
\inst11|ALT_INV_pc[15]~3_combout\ <= NOT \inst11|pc[15]~3_combout\;
\inst11|ALT_INV_pc[15]~2_combout\ <= NOT \inst11|pc[15]~2_combout\;
\inst11|ALT_INV_pc[15]~0_combout\ <= NOT \inst11|pc[15]~0_combout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\ <= NOT \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\;
\inst1|ALT_INV_regs[14][8]~DUPLICATE_q\ <= NOT \inst1|regs[14][8]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][8]~DUPLICATE_q\ <= NOT \inst1|regs[11][8]~DUPLICATE_q\;
\inst1|ALT_INV_regs[10][8]~DUPLICATE_q\ <= NOT \inst1|regs[10][8]~DUPLICATE_q\;
\inst1|ALT_INV_regs[3][8]~DUPLICATE_q\ <= NOT \inst1|regs[3][8]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][8]~DUPLICATE_q\ <= NOT \inst1|regs[0][8]~DUPLICATE_q\;
\inst1|ALT_INV_regs[15][6]~DUPLICATE_q\ <= NOT \inst1|regs[15][6]~DUPLICATE_q\;
\inst1|ALT_INV_regs[12][6]~DUPLICATE_q\ <= NOT \inst1|regs[12][6]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][6]~DUPLICATE_q\ <= NOT \inst1|regs[11][6]~DUPLICATE_q\;
\inst1|ALT_INV_regs[10][6]~DUPLICATE_q\ <= NOT \inst1|regs[10][6]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][7]~DUPLICATE_q\ <= NOT \inst1|regs[11][7]~DUPLICATE_q\;
\inst1|ALT_INV_regs[9][7]~DUPLICATE_q\ <= NOT \inst1|regs[9][7]~DUPLICATE_q\;
\inst1|ALT_INV_regs[1][7]~DUPLICATE_q\ <= NOT \inst1|regs[1][7]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][7]~DUPLICATE_q\ <= NOT \inst1|regs[0][7]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][0]~DUPLICATE_q\ <= NOT \inst1|regs[11][0]~DUPLICATE_q\;
\inst1|ALT_INV_regs[4][1]~DUPLICATE_q\ <= NOT \inst1|regs[4][1]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][1]~DUPLICATE_q\ <= NOT \inst1|regs[0][1]~DUPLICATE_q\;
\inst1|ALT_INV_regs[7][10]~DUPLICATE_q\ <= NOT \inst1|regs[7][10]~DUPLICATE_q\;
\inst1|ALT_INV_regs[6][10]~DUPLICATE_q\ <= NOT \inst1|regs[6][10]~DUPLICATE_q\;
\inst1|ALT_INV_regs[5][10]~DUPLICATE_q\ <= NOT \inst1|regs[5][10]~DUPLICATE_q\;
\inst1|ALT_INV_regs[3][10]~DUPLICATE_q\ <= NOT \inst1|regs[3][10]~DUPLICATE_q\;
\inst1|ALT_INV_regs[15][11]~DUPLICATE_q\ <= NOT \inst1|regs[15][11]~DUPLICATE_q\;
\inst1|ALT_INV_regs[7][11]~DUPLICATE_q\ <= NOT \inst1|regs[7][11]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][11]~DUPLICATE_q\ <= NOT \inst1|regs[0][11]~DUPLICATE_q\;
\inst1|ALT_INV_regs[7][2]~DUPLICATE_q\ <= NOT \inst1|regs[7][2]~DUPLICATE_q\;
\inst1|ALT_INV_regs[15][3]~DUPLICATE_q\ <= NOT \inst1|regs[15][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[7][3]~DUPLICATE_q\ <= NOT \inst1|regs[7][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[10][3]~DUPLICATE_q\ <= NOT \inst1|regs[10][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[5][3]~DUPLICATE_q\ <= NOT \inst1|regs[5][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[1][3]~DUPLICATE_q\ <= NOT \inst1|regs[1][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][3]~DUPLICATE_q\ <= NOT \inst1|regs[0][3]~DUPLICATE_q\;
\inst1|ALT_INV_regs[14][12]~DUPLICATE_q\ <= NOT \inst1|regs[14][12]~DUPLICATE_q\;
\inst1|ALT_INV_regs[12][12]~DUPLICATE_q\ <= NOT \inst1|regs[12][12]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][12]~DUPLICATE_q\ <= NOT \inst1|regs[11][12]~DUPLICATE_q\;
\inst1|ALT_INV_regs[10][12]~DUPLICATE_q\ <= NOT \inst1|regs[10][12]~DUPLICATE_q\;
\inst1|ALT_INV_regs[8][12]~DUPLICATE_q\ <= NOT \inst1|regs[8][12]~DUPLICATE_q\;
\inst1|ALT_INV_regs[3][13]~DUPLICATE_q\ <= NOT \inst1|regs[3][13]~DUPLICATE_q\;
\inst1|ALT_INV_regs[13][13]~DUPLICATE_q\ <= NOT \inst1|regs[13][13]~DUPLICATE_q\;
\inst1|ALT_INV_regs[8][13]~DUPLICATE_q\ <= NOT \inst1|regs[8][13]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][13]~DUPLICATE_q\ <= NOT \inst1|regs[0][13]~DUPLICATE_q\;
\inst1|ALT_INV_regs[0][4]~DUPLICATE_q\ <= NOT \inst1|regs[0][4]~DUPLICATE_q\;
\inst1|ALT_INV_regs[2][5]~DUPLICATE_q\ <= NOT \inst1|regs[2][5]~DUPLICATE_q\;
\inst1|ALT_INV_regs[13][14]~DUPLICATE_q\ <= NOT \inst1|regs[13][14]~DUPLICATE_q\;
\inst1|ALT_INV_regs[9][14]~DUPLICATE_q\ <= NOT \inst1|regs[9][14]~DUPLICATE_q\;
\inst1|ALT_INV_regs[8][14]~DUPLICATE_q\ <= NOT \inst1|regs[8][14]~DUPLICATE_q\;
\inst1|ALT_INV_regs[15][15]~DUPLICATE_q\ <= NOT \inst1|regs[15][15]~DUPLICATE_q\;
\inst1|ALT_INV_regs[11][15]~DUPLICATE_q\ <= NOT \inst1|regs[11][15]~DUPLICATE_q\;
\inst1|ALT_INV_regs[7][15]~DUPLICATE_q\ <= NOT \inst1|regs[7][15]~DUPLICATE_q\;
\inst3|ALT_INV_z_flag~DUPLICATE_q\ <= NOT \inst3|z_flag~DUPLICATE_q\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst11|ALT_INV_instr_reg\(8) <= NOT \inst11|instr_reg\(8);
\inst11|ALT_INV_instr_reg\(9) <= NOT \inst11|instr_reg\(9);
\inst3|ALT_INV_Add0~61_sumout\ <= NOT \inst3|Add0~61_sumout\;
\inst3|ALT_INV_Add0~57_sumout\ <= NOT \inst3|Add0~57_sumout\;
\inst11|ALT_INV_instr_reg\(6) <= NOT \inst11|instr_reg\(6);
\inst11|ALT_INV_instr_reg\(7) <= NOT \inst11|instr_reg\(7);
\inst3|ALT_INV_Add0~53_sumout\ <= NOT \inst3|Add0~53_sumout\;
\inst3|ALT_INV_Add0~49_sumout\ <= NOT \inst3|Add0~49_sumout\;
\inst11|ALT_INV_instr_reg\(0) <= NOT \inst11|instr_reg\(0);
\inst11|ALT_INV_instr_reg\(1) <= NOT \inst11|instr_reg\(1);
\inst3|ALT_INV_Add0~45_sumout\ <= NOT \inst3|Add0~45_sumout\;
\inst3|ALT_INV_Add0~41_sumout\ <= NOT \inst3|Add0~41_sumout\;
\inst11|ALT_INV_instr_reg\(10) <= NOT \inst11|instr_reg\(10);
\inst11|ALT_INV_instr_reg\(11) <= NOT \inst11|instr_reg\(11);
\inst3|ALT_INV_Add0~37_sumout\ <= NOT \inst3|Add0~37_sumout\;
\inst3|ALT_INV_Add0~33_sumout\ <= NOT \inst3|Add0~33_sumout\;
\inst11|ALT_INV_instr_reg\(2) <= NOT \inst11|instr_reg\(2);
\inst11|ALT_INV_instr_reg\(3) <= NOT \inst11|instr_reg\(3);
\inst3|ALT_INV_Add0~29_sumout\ <= NOT \inst3|Add0~29_sumout\;
\inst3|ALT_INV_Add0~25_sumout\ <= NOT \inst3|Add0~25_sumout\;
\inst11|ALT_INV_instr_reg\(12) <= NOT \inst11|instr_reg\(12);
\inst11|ALT_INV_instr_reg\(13) <= NOT \inst11|instr_reg\(13);
\inst3|ALT_INV_Add0~21_sumout\ <= NOT \inst3|Add0~21_sumout\;
\inst3|ALT_INV_Add0~17_sumout\ <= NOT \inst3|Add0~17_sumout\;
\inst11|ALT_INV_instr_reg\(4) <= NOT \inst11|instr_reg\(4);
\inst11|ALT_INV_instr_reg\(5) <= NOT \inst11|instr_reg\(5);
\inst3|ALT_INV_Add0~13_sumout\ <= NOT \inst3|Add0~13_sumout\;
\inst3|ALT_INV_Add0~9_sumout\ <= NOT \inst3|Add0~9_sumout\;
\inst11|ALT_INV_instr_reg\(14) <= NOT \inst11|instr_reg\(14);
\inst11|ALT_INV_instr_reg\(21) <= NOT \inst11|instr_reg\(21);
\inst11|ALT_INV_instr_reg\(20) <= NOT \inst11|instr_reg\(20);
\inst11|ALT_INV_instr_reg\(23) <= NOT \inst11|instr_reg\(23);
\inst11|ALT_INV_instr_reg\(22) <= NOT \inst11|instr_reg\(22);
\inst11|ALT_INV_instr_reg\(17) <= NOT \inst11|instr_reg\(17);
\inst11|ALT_INV_instr_reg\(16) <= NOT \inst11|instr_reg\(16);
\inst11|ALT_INV_instr_reg\(19) <= NOT \inst11|instr_reg\(19);
\inst11|ALT_INV_instr_reg\(18) <= NOT \inst11|instr_reg\(18);
\inst11|ALT_INV_instr_reg\(30) <= NOT \inst11|instr_reg\(30);
\inst11|ALT_INV_instr_reg\(31) <= NOT \inst11|instr_reg\(31);
\inst11|ALT_INV_instr_reg\(15) <= NOT \inst11|instr_reg\(15);
\inst3|ALT_INV_Add0~5_sumout\ <= NOT \inst3|Add0~5_sumout\;
\inst3|ALT_INV_Add0~1_sumout\ <= NOT \inst3|Add0~1_sumout\;
\inst11|ALT_INV_instr_reg\(29) <= NOT \inst11|instr_reg\(29);
\inst11|ALT_INV_instr_reg\(27) <= NOT \inst11|instr_reg\(27);
\inst11|ALT_INV_instr_reg\(28) <= NOT \inst11|instr_reg\(28);
\inst11|ALT_INV_instr_reg\(25) <= NOT \inst11|instr_reg\(25);
\inst11|ALT_INV_instr_reg\(26) <= NOT \inst11|instr_reg\(26);
\inst11|ALT_INV_instr_reg\(24) <= NOT \inst11|instr_reg\(24);
\inst|ALT_INV_dprr\(1) <= NOT \inst|dprr\(1);
\inst|ALT_INV_er~q\ <= NOT \inst|er~q\;
\inst3|ALT_INV_z_flag~q\ <= NOT \inst3|z_flag~q\;
\inst|ALT_INV_eot~q\ <= NOT \inst|eot~q\;
\inst1|ALT_INV_Mux0~3_combout\ <= NOT \inst1|Mux0~3_combout\;
\inst15|ALT_INV_counter\(0) <= NOT \inst15|counter\(0);
\inst15|ALT_INV_counter\(1) <= NOT \inst15|counter\(1);
\inst16|ALT_INV_counter\(0) <= NOT \inst16|counter\(0);
\inst16|ALT_INV_counter\(1) <= NOT \inst16|counter\(1);
\inst11|ALT_INV_Add0~61_sumout\ <= NOT \inst11|Add0~61_sumout\;
\inst15|ALT_INV_counter\(3) <= NOT \inst15|counter\(3);
\inst15|ALT_INV_counter\(2) <= NOT \inst15|counter\(2);
\inst15|ALT_INV_counter\(4) <= NOT \inst15|counter\(4);
\inst15|ALT_INV_counter\(5) <= NOT \inst15|counter\(5);
\inst15|ALT_INV_counter\(6) <= NOT \inst15|counter\(6);
\inst11|ALT_INV_Add0~57_sumout\ <= NOT \inst11|Add0~57_sumout\;
\inst11|ALT_INV_Add0~53_sumout\ <= NOT \inst11|Add0~53_sumout\;
\inst11|ALT_INV_Add0~49_sumout\ <= NOT \inst11|Add0~49_sumout\;
\inst11|ALT_INV_Add0~45_sumout\ <= NOT \inst11|Add0~45_sumout\;
\inst11|ALT_INV_Add0~41_sumout\ <= NOT \inst11|Add0~41_sumout\;
\inst11|ALT_INV_Add0~37_sumout\ <= NOT \inst11|Add0~37_sumout\;
\inst11|ALT_INV_Add0~33_sumout\ <= NOT \inst11|Add0~33_sumout\;
\inst11|ALT_INV_Add0~29_sumout\ <= NOT \inst11|Add0~29_sumout\;
\inst11|ALT_INV_Add0~25_sumout\ <= NOT \inst11|Add0~25_sumout\;
\inst11|ALT_INV_Add0~21_sumout\ <= NOT \inst11|Add0~21_sumout\;
\inst11|ALT_INV_Add0~17_sumout\ <= NOT \inst11|Add0~17_sumout\;
\inst11|ALT_INV_Add0~13_sumout\ <= NOT \inst11|Add0~13_sumout\;
\inst11|ALT_INV_Add0~9_sumout\ <= NOT \inst11|Add0~9_sumout\;
\inst11|ALT_INV_Add0~5_sumout\ <= NOT \inst11|Add0~5_sumout\;
\inst11|ALT_INV_Add0~1_sumout\ <= NOT \inst11|Add0~1_sumout\;
\inst11|ALT_INV_pc\(15) <= NOT \inst11|pc\(15);
\inst11|ALT_INV_state.E0~q\ <= NOT \inst11|state.E0~q\;
\inst11|ALT_INV_pc\(12) <= NOT \inst11|pc\(12);
\inst11|ALT_INV_pc\(11) <= NOT \inst11|pc\(11);
\inst11|ALT_INV_pc\(10) <= NOT \inst11|pc\(10);
\inst11|ALT_INV_pc\(9) <= NOT \inst11|pc\(9);
\inst11|ALT_INV_pc\(8) <= NOT \inst11|pc\(8);
\inst11|ALT_INV_pc\(7) <= NOT \inst11|pc\(7);
\inst11|ALT_INV_pc\(6) <= NOT \inst11|pc\(6);
\inst11|ALT_INV_pc\(5) <= NOT \inst11|pc\(5);
\inst11|ALT_INV_pc\(4) <= NOT \inst11|pc\(4);
\inst11|ALT_INV_pc\(3) <= NOT \inst11|pc\(3);
\inst11|ALT_INV_pc\(2) <= NOT \inst11|pc\(2);
\inst11|ALT_INV_pc\(1) <= NOT \inst11|pc\(1);
\inst11|ALT_INV_pc\(0) <= NOT \inst11|pc\(0);
\inst11|ALT_INV_pc\(13) <= NOT \inst11|pc\(13);
\inst11|ALT_INV_pc\(14) <= NOT \inst11|pc\(14);
\inst16|ALT_INV_counter\(3) <= NOT \inst16|counter\(3);
\inst16|ALT_INV_counter\(2) <= NOT \inst16|counter\(2);
\inst16|ALT_INV_counter\(4) <= NOT \inst16|counter\(4);
\inst16|ALT_INV_counter\(5) <= NOT \inst16|counter\(5);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(9);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(8);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(7);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(6);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(1);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(0);
\inst16|ALT_INV_counter\(6) <= NOT \inst16|counter\(6);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(11);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(10);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(3);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(2);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(13);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(12);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(5);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(4);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(15);
\inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst6|altsyncram_component|auto_generated|q_a\(14);
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst1|ALT_INV_regs[7][4]~q\ <= NOT \inst1|regs[7][4]~q\;
\inst1|ALT_INV_regs[6][4]~q\ <= NOT \inst1|regs[6][4]~q\;
\inst1|ALT_INV_regs[5][4]~q\ <= NOT \inst1|regs[5][4]~q\;
\inst1|ALT_INV_regs[4][4]~q\ <= NOT \inst1|regs[4][4]~q\;
\inst1|ALT_INV_Mux27~0_combout\ <= NOT \inst1|Mux27~0_combout\;
\inst1|ALT_INV_regs[3][4]~q\ <= NOT \inst1|regs[3][4]~q\;
\inst1|ALT_INV_regs[2][4]~q\ <= NOT \inst1|regs[2][4]~q\;
\inst1|ALT_INV_regs[1][4]~q\ <= NOT \inst1|regs[1][4]~q\;
\inst1|ALT_INV_regs[0][4]~q\ <= NOT \inst1|regs[0][4]~q\;
\inst3|ALT_INV_Mux26~0_combout\ <= NOT \inst3|Mux26~0_combout\;
\inst3|ALT_INV_operand_2[5]~2_combout\ <= NOT \inst3|operand_2[5]~2_combout\;
\inst1|ALT_INV_Mux42~4_combout\ <= NOT \inst1|Mux42~4_combout\;
\inst1|ALT_INV_Mux42~3_combout\ <= NOT \inst1|Mux42~3_combout\;
\inst1|ALT_INV_Mux42~2_combout\ <= NOT \inst1|Mux42~2_combout\;
\inst1|ALT_INV_Mux42~1_combout\ <= NOT \inst1|Mux42~1_combout\;
\inst1|ALT_INV_Mux42~0_combout\ <= NOT \inst1|Mux42~0_combout\;
\inst3|ALT_INV_Mux10~0_combout\ <= NOT \inst3|Mux10~0_combout\;
\inst1|ALT_INV_Mux26~4_combout\ <= NOT \inst1|Mux26~4_combout\;
\inst1|ALT_INV_Mux26~3_combout\ <= NOT \inst1|Mux26~3_combout\;
\inst1|ALT_INV_regs[15][5]~q\ <= NOT \inst1|regs[15][5]~q\;
\inst1|ALT_INV_regs[11][5]~q\ <= NOT \inst1|regs[11][5]~q\;
\inst1|ALT_INV_regs[7][5]~q\ <= NOT \inst1|regs[7][5]~q\;
\inst1|ALT_INV_regs[3][5]~q\ <= NOT \inst1|regs[3][5]~q\;
\inst1|ALT_INV_Mux26~2_combout\ <= NOT \inst1|Mux26~2_combout\;
\inst1|ALT_INV_regs[14][5]~q\ <= NOT \inst1|regs[14][5]~q\;
\inst1|ALT_INV_regs[10][5]~q\ <= NOT \inst1|regs[10][5]~q\;
\inst1|ALT_INV_regs[6][5]~q\ <= NOT \inst1|regs[6][5]~q\;
\inst1|ALT_INV_regs[2][5]~q\ <= NOT \inst1|regs[2][5]~q\;
\inst1|ALT_INV_Mux26~1_combout\ <= NOT \inst1|Mux26~1_combout\;
\inst1|ALT_INV_regs[13][5]~q\ <= NOT \inst1|regs[13][5]~q\;
\inst1|ALT_INV_regs[9][5]~q\ <= NOT \inst1|regs[9][5]~q\;
\inst1|ALT_INV_regs[5][5]~q\ <= NOT \inst1|regs[5][5]~q\;
\inst1|ALT_INV_regs[1][5]~q\ <= NOT \inst1|regs[1][5]~q\;
\inst1|ALT_INV_Mux26~0_combout\ <= NOT \inst1|Mux26~0_combout\;
\inst1|ALT_INV_regs[12][5]~q\ <= NOT \inst1|regs[12][5]~q\;
\inst1|ALT_INV_regs[8][5]~q\ <= NOT \inst1|regs[8][5]~q\;
\inst1|ALT_INV_regs[4][5]~q\ <= NOT \inst1|regs[4][5]~q\;
\inst1|ALT_INV_regs[0][5]~q\ <= NOT \inst1|regs[0][5]~q\;
\inst3|ALT_INV_Mux17~0_combout\ <= NOT \inst3|Mux17~0_combout\;
\inst3|ALT_INV_operand_2[14]~1_combout\ <= NOT \inst3|operand_2[14]~1_combout\;
\inst1|ALT_INV_Mux33~4_combout\ <= NOT \inst1|Mux33~4_combout\;
\inst1|ALT_INV_Mux33~3_combout\ <= NOT \inst1|Mux33~3_combout\;
\inst1|ALT_INV_Mux33~2_combout\ <= NOT \inst1|Mux33~2_combout\;
\inst1|ALT_INV_Mux33~1_combout\ <= NOT \inst1|Mux33~1_combout\;
\inst1|ALT_INV_Mux33~0_combout\ <= NOT \inst1|Mux33~0_combout\;
\inst3|ALT_INV_Mux1~0_combout\ <= NOT \inst3|Mux1~0_combout\;
\inst1|ALT_INV_Mux17~4_combout\ <= NOT \inst1|Mux17~4_combout\;
\inst1|ALT_INV_Mux17~3_combout\ <= NOT \inst1|Mux17~3_combout\;
\inst1|ALT_INV_regs[15][14]~q\ <= NOT \inst1|regs[15][14]~q\;
\inst1|ALT_INV_regs[14][14]~q\ <= NOT \inst1|regs[14][14]~q\;
\inst1|ALT_INV_regs[13][14]~q\ <= NOT \inst1|regs[13][14]~q\;
\inst1|ALT_INV_regs[12][14]~q\ <= NOT \inst1|regs[12][14]~q\;
\inst1|ALT_INV_Mux17~2_combout\ <= NOT \inst1|Mux17~2_combout\;
\inst1|ALT_INV_regs[11][14]~q\ <= NOT \inst1|regs[11][14]~q\;
\inst1|ALT_INV_regs[10][14]~q\ <= NOT \inst1|regs[10][14]~q\;
\inst1|ALT_INV_regs[9][14]~q\ <= NOT \inst1|regs[9][14]~q\;
\inst1|ALT_INV_regs[8][14]~q\ <= NOT \inst1|regs[8][14]~q\;
\inst1|ALT_INV_Mux17~1_combout\ <= NOT \inst1|Mux17~1_combout\;
\inst1|ALT_INV_regs[7][14]~q\ <= NOT \inst1|regs[7][14]~q\;
\inst1|ALT_INV_regs[6][14]~q\ <= NOT \inst1|regs[6][14]~q\;
\inst1|ALT_INV_regs[5][14]~q\ <= NOT \inst1|regs[5][14]~q\;
\inst1|ALT_INV_regs[4][14]~q\ <= NOT \inst1|regs[4][14]~q\;
\inst1|ALT_INV_Mux17~0_combout\ <= NOT \inst1|Mux17~0_combout\;
\inst1|ALT_INV_regs[3][14]~q\ <= NOT \inst1|regs[3][14]~q\;
\inst1|ALT_INV_regs[2][14]~q\ <= NOT \inst1|regs[2][14]~q\;
\inst1|ALT_INV_regs[1][14]~q\ <= NOT \inst1|regs[1][14]~q\;
\inst1|ALT_INV_regs[0][14]~q\ <= NOT \inst1|regs[0][14]~q\;
\inst3|ALT_INV_Mux16~3_combout\ <= NOT \inst3|Mux16~3_combout\;
\inst3|ALT_INV_Mux16~2_combout\ <= NOT \inst3|Mux16~2_combout\;
\inst3|ALT_INV_Mux16~1_combout\ <= NOT \inst3|Mux16~1_combout\;
\inst11|ALT_INV_Mux5~1_combout\ <= NOT \inst11|Mux5~1_combout\;
\inst3|ALT_INV_operand_2[15]~0_combout\ <= NOT \inst3|operand_2[15]~0_combout\;
\inst11|ALT_INV_alu_op2_sel~1_combout\ <= NOT \inst11|alu_op2_sel~1_combout\;
\inst11|ALT_INV_alu_op2_sel~0_combout\ <= NOT \inst11|alu_op2_sel~0_combout\;
\inst1|ALT_INV_Mux32~4_combout\ <= NOT \inst1|Mux32~4_combout\;
\inst1|ALT_INV_Mux32~3_combout\ <= NOT \inst1|Mux32~3_combout\;
\inst1|ALT_INV_Mux32~2_combout\ <= NOT \inst1|Mux32~2_combout\;
\inst1|ALT_INV_Mux32~1_combout\ <= NOT \inst1|Mux32~1_combout\;
\inst1|ALT_INV_Mux32~0_combout\ <= NOT \inst1|Mux32~0_combout\;
\inst3|ALT_INV_Mux0~0_combout\ <= NOT \inst3|Mux0~0_combout\;
\inst1|ALT_INV_Mux16~4_combout\ <= NOT \inst1|Mux16~4_combout\;
\inst1|ALT_INV_Mux16~3_combout\ <= NOT \inst1|Mux16~3_combout\;
\inst1|ALT_INV_regs[15][15]~q\ <= NOT \inst1|regs[15][15]~q\;
\inst1|ALT_INV_regs[11][15]~q\ <= NOT \inst1|regs[11][15]~q\;
\inst1|ALT_INV_regs[7][15]~q\ <= NOT \inst1|regs[7][15]~q\;
\inst1|ALT_INV_regs[3][15]~q\ <= NOT \inst1|regs[3][15]~q\;
\inst1|ALT_INV_Mux16~2_combout\ <= NOT \inst1|Mux16~2_combout\;
\inst1|ALT_INV_regs[14][15]~q\ <= NOT \inst1|regs[14][15]~q\;
\inst1|ALT_INV_regs[10][15]~q\ <= NOT \inst1|regs[10][15]~q\;
\inst1|ALT_INV_regs[6][15]~q\ <= NOT \inst1|regs[6][15]~q\;
\inst1|ALT_INV_regs[2][15]~q\ <= NOT \inst1|regs[2][15]~q\;
\inst1|ALT_INV_Mux16~1_combout\ <= NOT \inst1|Mux16~1_combout\;
\inst1|ALT_INV_regs[13][15]~q\ <= NOT \inst1|regs[13][15]~q\;
\inst1|ALT_INV_regs[9][15]~q\ <= NOT \inst1|regs[9][15]~q\;
\inst1|ALT_INV_regs[5][15]~q\ <= NOT \inst1|regs[5][15]~q\;
\inst1|ALT_INV_regs[1][15]~q\ <= NOT \inst1|regs[1][15]~q\;
\inst1|ALT_INV_Mux16~0_combout\ <= NOT \inst1|Mux16~0_combout\;
\inst1|ALT_INV_regs[12][15]~q\ <= NOT \inst1|regs[12][15]~q\;
\inst1|ALT_INV_regs[8][15]~q\ <= NOT \inst1|regs[8][15]~q\;
\inst1|ALT_INV_regs[4][15]~q\ <= NOT \inst1|regs[4][15]~q\;
\inst1|ALT_INV_regs[0][15]~q\ <= NOT \inst1|regs[0][15]~q\;
\inst11|ALT_INV_alu_op1_sel[0]~0_combout\ <= NOT \inst11|alu_op1_sel[0]~0_combout\;
\inst3|ALT_INV_Mux16~0_combout\ <= NOT \inst3|Mux16~0_combout\;
\inst3|ALT_INV_z_flag~0_combout\ <= NOT \inst3|z_flag~0_combout\;
\inst11|ALT_INV_Mux5~0_combout\ <= NOT \inst11|Mux5~0_combout\;
\inst11|ALT_INV_irq_clr~0_combout\ <= NOT \inst11|irq_clr~0_combout\;
\inst11|ALT_INV_Mux7~0_combout\ <= NOT \inst11|Mux7~0_combout\;
\inst11|ALT_INV_sop_wr~0_combout\ <= NOT \inst11|sop_wr~0_combout\;
\inst11|ALT_INV_state.T2~q\ <= NOT \inst11|state.T2~q\;
\inst3|ALT_INV_operand_2[3]~6_combout\ <= NOT \inst3|operand_2[3]~6_combout\;
\inst1|ALT_INV_Mux44~4_combout\ <= NOT \inst1|Mux44~4_combout\;
\inst1|ALT_INV_Mux44~3_combout\ <= NOT \inst1|Mux44~3_combout\;
\inst1|ALT_INV_Mux44~2_combout\ <= NOT \inst1|Mux44~2_combout\;
\inst1|ALT_INV_Mux44~1_combout\ <= NOT \inst1|Mux44~1_combout\;
\inst1|ALT_INV_Mux44~0_combout\ <= NOT \inst1|Mux44~0_combout\;
\inst3|ALT_INV_Mux12~0_combout\ <= NOT \inst3|Mux12~0_combout\;
\inst1|ALT_INV_Mux28~4_combout\ <= NOT \inst1|Mux28~4_combout\;
\inst1|ALT_INV_Mux28~3_combout\ <= NOT \inst1|Mux28~3_combout\;
\inst1|ALT_INV_regs[15][3]~q\ <= NOT \inst1|regs[15][3]~q\;
\inst1|ALT_INV_regs[11][3]~q\ <= NOT \inst1|regs[11][3]~q\;
\inst1|ALT_INV_regs[7][3]~q\ <= NOT \inst1|regs[7][3]~q\;
\inst1|ALT_INV_regs[3][3]~q\ <= NOT \inst1|regs[3][3]~q\;
\inst1|ALT_INV_Mux28~2_combout\ <= NOT \inst1|Mux28~2_combout\;
\inst1|ALT_INV_regs[14][3]~q\ <= NOT \inst1|regs[14][3]~q\;
\inst1|ALT_INV_regs[10][3]~q\ <= NOT \inst1|regs[10][3]~q\;
\inst1|ALT_INV_regs[6][3]~q\ <= NOT \inst1|regs[6][3]~q\;
\inst1|ALT_INV_regs[2][3]~q\ <= NOT \inst1|regs[2][3]~q\;
\inst1|ALT_INV_Mux28~1_combout\ <= NOT \inst1|Mux28~1_combout\;
\inst1|ALT_INV_regs[13][3]~q\ <= NOT \inst1|regs[13][3]~q\;
\inst1|ALT_INV_regs[9][3]~q\ <= NOT \inst1|regs[9][3]~q\;
\inst1|ALT_INV_regs[5][3]~q\ <= NOT \inst1|regs[5][3]~q\;
\inst1|ALT_INV_regs[1][3]~q\ <= NOT \inst1|regs[1][3]~q\;
\inst1|ALT_INV_Mux28~0_combout\ <= NOT \inst1|Mux28~0_combout\;
\inst1|ALT_INV_regs[12][3]~q\ <= NOT \inst1|regs[12][3]~q\;
\inst1|ALT_INV_regs[8][3]~q\ <= NOT \inst1|regs[8][3]~q\;
\inst1|ALT_INV_regs[4][3]~q\ <= NOT \inst1|regs[4][3]~q\;
\inst1|ALT_INV_regs[0][3]~q\ <= NOT \inst1|regs[0][3]~q\;
\inst3|ALT_INV_Mux19~0_combout\ <= NOT \inst3|Mux19~0_combout\;
\inst3|ALT_INV_operand_2[12]~5_combout\ <= NOT \inst3|operand_2[12]~5_combout\;
\inst1|ALT_INV_Mux35~4_combout\ <= NOT \inst1|Mux35~4_combout\;
\inst1|ALT_INV_Mux35~3_combout\ <= NOT \inst1|Mux35~3_combout\;
\inst1|ALT_INV_Mux35~2_combout\ <= NOT \inst1|Mux35~2_combout\;
\inst1|ALT_INV_Mux35~1_combout\ <= NOT \inst1|Mux35~1_combout\;
\inst1|ALT_INV_Mux35~0_combout\ <= NOT \inst1|Mux35~0_combout\;
\inst3|ALT_INV_Mux3~0_combout\ <= NOT \inst3|Mux3~0_combout\;
\inst1|ALT_INV_Mux19~4_combout\ <= NOT \inst1|Mux19~4_combout\;
\inst1|ALT_INV_Mux19~3_combout\ <= NOT \inst1|Mux19~3_combout\;
\inst1|ALT_INV_regs[15][12]~q\ <= NOT \inst1|regs[15][12]~q\;
\inst1|ALT_INV_regs[14][12]~q\ <= NOT \inst1|regs[14][12]~q\;
\inst1|ALT_INV_regs[13][12]~q\ <= NOT \inst1|regs[13][12]~q\;
\inst1|ALT_INV_regs[12][12]~q\ <= NOT \inst1|regs[12][12]~q\;
\inst1|ALT_INV_Mux19~2_combout\ <= NOT \inst1|Mux19~2_combout\;
\inst1|ALT_INV_regs[11][12]~q\ <= NOT \inst1|regs[11][12]~q\;
\inst1|ALT_INV_regs[10][12]~q\ <= NOT \inst1|regs[10][12]~q\;
\inst1|ALT_INV_regs[9][12]~q\ <= NOT \inst1|regs[9][12]~q\;
\inst1|ALT_INV_regs[8][12]~q\ <= NOT \inst1|regs[8][12]~q\;
\inst1|ALT_INV_Mux19~1_combout\ <= NOT \inst1|Mux19~1_combout\;
\inst1|ALT_INV_regs[7][12]~q\ <= NOT \inst1|regs[7][12]~q\;
\inst1|ALT_INV_regs[6][12]~q\ <= NOT \inst1|regs[6][12]~q\;
\inst1|ALT_INV_regs[5][12]~q\ <= NOT \inst1|regs[5][12]~q\;
\inst1|ALT_INV_regs[4][12]~q\ <= NOT \inst1|regs[4][12]~q\;
\inst1|ALT_INV_Mux19~0_combout\ <= NOT \inst1|Mux19~0_combout\;
\inst1|ALT_INV_regs[3][12]~q\ <= NOT \inst1|regs[3][12]~q\;
\inst1|ALT_INV_regs[2][12]~q\ <= NOT \inst1|regs[2][12]~q\;
\inst1|ALT_INV_regs[1][12]~q\ <= NOT \inst1|regs[1][12]~q\;
\inst1|ALT_INV_regs[0][12]~q\ <= NOT \inst1|regs[0][12]~q\;
\inst3|ALT_INV_Mux18~0_combout\ <= NOT \inst3|Mux18~0_combout\;
\inst3|ALT_INV_operand_2[13]~4_combout\ <= NOT \inst3|operand_2[13]~4_combout\;
\inst1|ALT_INV_Mux34~4_combout\ <= NOT \inst1|Mux34~4_combout\;
\inst1|ALT_INV_Mux34~3_combout\ <= NOT \inst1|Mux34~3_combout\;
\inst1|ALT_INV_Mux34~2_combout\ <= NOT \inst1|Mux34~2_combout\;
\inst1|ALT_INV_Mux34~1_combout\ <= NOT \inst1|Mux34~1_combout\;
\inst1|ALT_INV_Mux34~0_combout\ <= NOT \inst1|Mux34~0_combout\;
\inst3|ALT_INV_Mux2~0_combout\ <= NOT \inst3|Mux2~0_combout\;
\inst1|ALT_INV_Mux18~4_combout\ <= NOT \inst1|Mux18~4_combout\;
\inst1|ALT_INV_Mux18~3_combout\ <= NOT \inst1|Mux18~3_combout\;
\inst1|ALT_INV_regs[15][13]~q\ <= NOT \inst1|regs[15][13]~q\;
\inst1|ALT_INV_regs[11][13]~q\ <= NOT \inst1|regs[11][13]~q\;
\inst1|ALT_INV_regs[7][13]~q\ <= NOT \inst1|regs[7][13]~q\;
\inst1|ALT_INV_regs[3][13]~q\ <= NOT \inst1|regs[3][13]~q\;
\inst1|ALT_INV_Mux18~2_combout\ <= NOT \inst1|Mux18~2_combout\;
\inst1|ALT_INV_regs[14][13]~q\ <= NOT \inst1|regs[14][13]~q\;
\inst1|ALT_INV_regs[10][13]~q\ <= NOT \inst1|regs[10][13]~q\;
\inst1|ALT_INV_regs[6][13]~q\ <= NOT \inst1|regs[6][13]~q\;
\inst1|ALT_INV_regs[2][13]~q\ <= NOT \inst1|regs[2][13]~q\;
\inst1|ALT_INV_Mux18~1_combout\ <= NOT \inst1|Mux18~1_combout\;
\inst1|ALT_INV_regs[13][13]~q\ <= NOT \inst1|regs[13][13]~q\;
\inst1|ALT_INV_regs[9][13]~q\ <= NOT \inst1|regs[9][13]~q\;
\inst1|ALT_INV_regs[5][13]~q\ <= NOT \inst1|regs[5][13]~q\;
\inst1|ALT_INV_regs[1][13]~q\ <= NOT \inst1|regs[1][13]~q\;
\inst1|ALT_INV_Mux18~0_combout\ <= NOT \inst1|Mux18~0_combout\;
\inst1|ALT_INV_regs[12][13]~q\ <= NOT \inst1|regs[12][13]~q\;
\inst1|ALT_INV_regs[8][13]~q\ <= NOT \inst1|regs[8][13]~q\;
\inst1|ALT_INV_regs[4][13]~q\ <= NOT \inst1|regs[4][13]~q\;
\inst1|ALT_INV_regs[0][13]~q\ <= NOT \inst1|regs[0][13]~q\;
\inst3|ALT_INV_z_flag~1_combout\ <= NOT \inst3|z_flag~1_combout\;
\inst3|ALT_INV_Mux27~0_combout\ <= NOT \inst3|Mux27~0_combout\;
\inst3|ALT_INV_operand_2[4]~3_combout\ <= NOT \inst3|operand_2[4]~3_combout\;
\inst1|ALT_INV_Mux43~4_combout\ <= NOT \inst1|Mux43~4_combout\;
\inst1|ALT_INV_Mux43~3_combout\ <= NOT \inst1|Mux43~3_combout\;
\inst1|ALT_INV_Mux43~2_combout\ <= NOT \inst1|Mux43~2_combout\;
\inst1|ALT_INV_Mux43~1_combout\ <= NOT \inst1|Mux43~1_combout\;
\inst1|ALT_INV_Mux43~0_combout\ <= NOT \inst1|Mux43~0_combout\;
\inst3|ALT_INV_Mux11~0_combout\ <= NOT \inst3|Mux11~0_combout\;
\inst1|ALT_INV_Mux27~4_combout\ <= NOT \inst1|Mux27~4_combout\;
\inst1|ALT_INV_Mux27~3_combout\ <= NOT \inst1|Mux27~3_combout\;
\inst1|ALT_INV_regs[15][4]~q\ <= NOT \inst1|regs[15][4]~q\;
\inst1|ALT_INV_regs[14][4]~q\ <= NOT \inst1|regs[14][4]~q\;
\inst1|ALT_INV_regs[13][4]~q\ <= NOT \inst1|regs[13][4]~q\;
\inst1|ALT_INV_regs[12][4]~q\ <= NOT \inst1|regs[12][4]~q\;
\inst1|ALT_INV_Mux27~2_combout\ <= NOT \inst1|Mux27~2_combout\;
\inst1|ALT_INV_regs[11][4]~q\ <= NOT \inst1|regs[11][4]~q\;
\inst1|ALT_INV_regs[10][4]~q\ <= NOT \inst1|regs[10][4]~q\;
\inst1|ALT_INV_regs[9][4]~q\ <= NOT \inst1|regs[9][4]~q\;
\inst1|ALT_INV_regs[8][4]~q\ <= NOT \inst1|regs[8][4]~q\;
\inst1|ALT_INV_Mux27~1_combout\ <= NOT \inst1|Mux27~1_combout\;
\inst1|ALT_INV_Mux46~0_combout\ <= NOT \inst1|Mux46~0_combout\;
\inst3|ALT_INV_Mux14~0_combout\ <= NOT \inst3|Mux14~0_combout\;
\inst1|ALT_INV_Mux30~4_combout\ <= NOT \inst1|Mux30~4_combout\;
\inst1|ALT_INV_Mux30~3_combout\ <= NOT \inst1|Mux30~3_combout\;
\inst1|ALT_INV_regs[15][1]~q\ <= NOT \inst1|regs[15][1]~q\;
\inst1|ALT_INV_regs[11][1]~q\ <= NOT \inst1|regs[11][1]~q\;
\inst1|ALT_INV_regs[7][1]~q\ <= NOT \inst1|regs[7][1]~q\;
\inst1|ALT_INV_regs[3][1]~q\ <= NOT \inst1|regs[3][1]~q\;
\inst1|ALT_INV_Mux30~2_combout\ <= NOT \inst1|Mux30~2_combout\;
\inst1|ALT_INV_regs[14][1]~q\ <= NOT \inst1|regs[14][1]~q\;
\inst1|ALT_INV_regs[10][1]~q\ <= NOT \inst1|regs[10][1]~q\;
\inst1|ALT_INV_regs[6][1]~q\ <= NOT \inst1|regs[6][1]~q\;
\inst1|ALT_INV_regs[2][1]~q\ <= NOT \inst1|regs[2][1]~q\;
\inst1|ALT_INV_Mux30~1_combout\ <= NOT \inst1|Mux30~1_combout\;
\inst1|ALT_INV_regs[13][1]~q\ <= NOT \inst1|regs[13][1]~q\;
\inst1|ALT_INV_regs[9][1]~q\ <= NOT \inst1|regs[9][1]~q\;
\inst1|ALT_INV_regs[5][1]~q\ <= NOT \inst1|regs[5][1]~q\;
\inst1|ALT_INV_regs[1][1]~q\ <= NOT \inst1|regs[1][1]~q\;
\inst1|ALT_INV_Mux30~0_combout\ <= NOT \inst1|Mux30~0_combout\;
\inst1|ALT_INV_regs[12][1]~q\ <= NOT \inst1|regs[12][1]~q\;
\inst1|ALT_INV_regs[8][1]~q\ <= NOT \inst1|regs[8][1]~q\;
\inst1|ALT_INV_regs[4][1]~q\ <= NOT \inst1|regs[4][1]~q\;
\inst1|ALT_INV_regs[0][1]~q\ <= NOT \inst1|regs[0][1]~q\;
\inst3|ALT_INV_Mux21~0_combout\ <= NOT \inst3|Mux21~0_combout\;
\inst3|ALT_INV_operand_2[10]~9_combout\ <= NOT \inst3|operand_2[10]~9_combout\;
\inst1|ALT_INV_Mux37~4_combout\ <= NOT \inst1|Mux37~4_combout\;
\inst1|ALT_INV_Mux37~3_combout\ <= NOT \inst1|Mux37~3_combout\;
\inst1|ALT_INV_Mux37~2_combout\ <= NOT \inst1|Mux37~2_combout\;
\inst1|ALT_INV_Mux37~1_combout\ <= NOT \inst1|Mux37~1_combout\;
\inst1|ALT_INV_Mux37~0_combout\ <= NOT \inst1|Mux37~0_combout\;
\inst3|ALT_INV_Mux5~0_combout\ <= NOT \inst3|Mux5~0_combout\;
\inst1|ALT_INV_Mux21~4_combout\ <= NOT \inst1|Mux21~4_combout\;
\inst1|ALT_INV_Mux21~3_combout\ <= NOT \inst1|Mux21~3_combout\;
\inst1|ALT_INV_regs[15][10]~q\ <= NOT \inst1|regs[15][10]~q\;
\inst1|ALT_INV_regs[14][10]~q\ <= NOT \inst1|regs[14][10]~q\;
\inst1|ALT_INV_regs[13][10]~q\ <= NOT \inst1|regs[13][10]~q\;
\inst1|ALT_INV_regs[12][10]~q\ <= NOT \inst1|regs[12][10]~q\;
\inst1|ALT_INV_Mux21~2_combout\ <= NOT \inst1|Mux21~2_combout\;
\inst1|ALT_INV_regs[11][10]~q\ <= NOT \inst1|regs[11][10]~q\;
\inst1|ALT_INV_regs[10][10]~q\ <= NOT \inst1|regs[10][10]~q\;
\inst1|ALT_INV_regs[9][10]~q\ <= NOT \inst1|regs[9][10]~q\;
\inst1|ALT_INV_regs[8][10]~q\ <= NOT \inst1|regs[8][10]~q\;
\inst1|ALT_INV_Mux21~1_combout\ <= NOT \inst1|Mux21~1_combout\;
\inst1|ALT_INV_regs[7][10]~q\ <= NOT \inst1|regs[7][10]~q\;
\inst1|ALT_INV_regs[6][10]~q\ <= NOT \inst1|regs[6][10]~q\;
\inst1|ALT_INV_regs[5][10]~q\ <= NOT \inst1|regs[5][10]~q\;
\inst1|ALT_INV_regs[4][10]~q\ <= NOT \inst1|regs[4][10]~q\;
\inst1|ALT_INV_Mux21~0_combout\ <= NOT \inst1|Mux21~0_combout\;
\inst1|ALT_INV_regs[3][10]~q\ <= NOT \inst1|regs[3][10]~q\;
\inst1|ALT_INV_regs[2][10]~q\ <= NOT \inst1|regs[2][10]~q\;
\inst1|ALT_INV_regs[1][10]~q\ <= NOT \inst1|regs[1][10]~q\;
\inst1|ALT_INV_regs[0][10]~q\ <= NOT \inst1|regs[0][10]~q\;
\inst3|ALT_INV_Mux20~0_combout\ <= NOT \inst3|Mux20~0_combout\;
\inst3|ALT_INV_operand_2[11]~8_combout\ <= NOT \inst3|operand_2[11]~8_combout\;
\inst1|ALT_INV_Mux36~4_combout\ <= NOT \inst1|Mux36~4_combout\;
\inst1|ALT_INV_Mux36~3_combout\ <= NOT \inst1|Mux36~3_combout\;
\inst1|ALT_INV_Mux36~2_combout\ <= NOT \inst1|Mux36~2_combout\;
\inst1|ALT_INV_Mux36~1_combout\ <= NOT \inst1|Mux36~1_combout\;
\inst1|ALT_INV_Mux36~0_combout\ <= NOT \inst1|Mux36~0_combout\;
\inst3|ALT_INV_Mux4~0_combout\ <= NOT \inst3|Mux4~0_combout\;
\inst1|ALT_INV_Mux20~4_combout\ <= NOT \inst1|Mux20~4_combout\;
\inst1|ALT_INV_Mux20~3_combout\ <= NOT \inst1|Mux20~3_combout\;
\inst1|ALT_INV_regs[15][11]~q\ <= NOT \inst1|regs[15][11]~q\;
\inst1|ALT_INV_regs[11][11]~q\ <= NOT \inst1|regs[11][11]~q\;
\inst1|ALT_INV_regs[7][11]~q\ <= NOT \inst1|regs[7][11]~q\;
\inst1|ALT_INV_regs[3][11]~q\ <= NOT \inst1|regs[3][11]~q\;
\inst1|ALT_INV_Mux20~2_combout\ <= NOT \inst1|Mux20~2_combout\;
\inst1|ALT_INV_regs[14][11]~q\ <= NOT \inst1|regs[14][11]~q\;
\inst1|ALT_INV_regs[10][11]~q\ <= NOT \inst1|regs[10][11]~q\;
\inst1|ALT_INV_regs[6][11]~q\ <= NOT \inst1|regs[6][11]~q\;
\inst1|ALT_INV_regs[2][11]~q\ <= NOT \inst1|regs[2][11]~q\;
\inst1|ALT_INV_Mux20~1_combout\ <= NOT \inst1|Mux20~1_combout\;
\inst1|ALT_INV_regs[13][11]~q\ <= NOT \inst1|regs[13][11]~q\;
\inst1|ALT_INV_regs[9][11]~q\ <= NOT \inst1|regs[9][11]~q\;
\inst1|ALT_INV_regs[5][11]~q\ <= NOT \inst1|regs[5][11]~q\;
\inst1|ALT_INV_regs[1][11]~q\ <= NOT \inst1|regs[1][11]~q\;
\inst1|ALT_INV_Mux20~0_combout\ <= NOT \inst1|Mux20~0_combout\;
\inst1|ALT_INV_regs[12][11]~q\ <= NOT \inst1|regs[12][11]~q\;
\inst1|ALT_INV_regs[8][11]~q\ <= NOT \inst1|regs[8][11]~q\;
\inst1|ALT_INV_regs[4][11]~q\ <= NOT \inst1|regs[4][11]~q\;
\inst1|ALT_INV_regs[0][11]~q\ <= NOT \inst1|regs[0][11]~q\;
\inst3|ALT_INV_z_flag~2_combout\ <= NOT \inst3|z_flag~2_combout\;
\inst3|ALT_INV_Mux29~0_combout\ <= NOT \inst3|Mux29~0_combout\;
\inst3|ALT_INV_operand_2[2]~7_combout\ <= NOT \inst3|operand_2[2]~7_combout\;
\inst1|ALT_INV_Mux45~4_combout\ <= NOT \inst1|Mux45~4_combout\;
\inst1|ALT_INV_Mux45~3_combout\ <= NOT \inst1|Mux45~3_combout\;
\inst1|ALT_INV_Mux45~2_combout\ <= NOT \inst1|Mux45~2_combout\;
\inst1|ALT_INV_Mux45~1_combout\ <= NOT \inst1|Mux45~1_combout\;
\inst1|ALT_INV_Mux45~0_combout\ <= NOT \inst1|Mux45~0_combout\;
\inst3|ALT_INV_Mux13~0_combout\ <= NOT \inst3|Mux13~0_combout\;
\inst1|ALT_INV_Mux29~4_combout\ <= NOT \inst1|Mux29~4_combout\;
\inst1|ALT_INV_Mux29~3_combout\ <= NOT \inst1|Mux29~3_combout\;
\inst1|ALT_INV_regs[15][2]~q\ <= NOT \inst1|regs[15][2]~q\;
\inst1|ALT_INV_regs[14][2]~q\ <= NOT \inst1|regs[14][2]~q\;
\inst1|ALT_INV_regs[13][2]~q\ <= NOT \inst1|regs[13][2]~q\;
\inst1|ALT_INV_regs[12][2]~q\ <= NOT \inst1|regs[12][2]~q\;
\inst1|ALT_INV_Mux29~2_combout\ <= NOT \inst1|Mux29~2_combout\;
\inst1|ALT_INV_regs[11][2]~q\ <= NOT \inst1|regs[11][2]~q\;
\inst1|ALT_INV_regs[10][2]~q\ <= NOT \inst1|regs[10][2]~q\;
\inst1|ALT_INV_regs[9][2]~q\ <= NOT \inst1|regs[9][2]~q\;
\inst1|ALT_INV_regs[8][2]~q\ <= NOT \inst1|regs[8][2]~q\;
\inst1|ALT_INV_Mux29~1_combout\ <= NOT \inst1|Mux29~1_combout\;
\inst1|ALT_INV_regs[7][2]~q\ <= NOT \inst1|regs[7][2]~q\;
\inst1|ALT_INV_regs[6][2]~q\ <= NOT \inst1|regs[6][2]~q\;
\inst1|ALT_INV_regs[5][2]~q\ <= NOT \inst1|regs[5][2]~q\;
\inst1|ALT_INV_regs[4][2]~q\ <= NOT \inst1|regs[4][2]~q\;
\inst1|ALT_INV_Mux29~0_combout\ <= NOT \inst1|Mux29~0_combout\;
\inst1|ALT_INV_regs[3][2]~q\ <= NOT \inst1|regs[3][2]~q\;
\inst1|ALT_INV_regs[2][2]~q\ <= NOT \inst1|regs[2][2]~q\;
\inst1|ALT_INV_regs[1][2]~q\ <= NOT \inst1|regs[1][2]~q\;
\inst1|ALT_INV_regs[0][2]~q\ <= NOT \inst1|regs[0][2]~q\;
\inst3|ALT_INV_Mux28~0_combout\ <= NOT \inst3|Mux28~0_combout\;
\inst1|ALT_INV_Mux38~1_combout\ <= NOT \inst1|Mux38~1_combout\;
\inst1|ALT_INV_Mux38~0_combout\ <= NOT \inst1|Mux38~0_combout\;
\inst3|ALT_INV_Mux6~0_combout\ <= NOT \inst3|Mux6~0_combout\;
\inst1|ALT_INV_Mux22~4_combout\ <= NOT \inst1|Mux22~4_combout\;
\inst1|ALT_INV_Mux22~3_combout\ <= NOT \inst1|Mux22~3_combout\;
\inst1|ALT_INV_regs[15][9]~q\ <= NOT \inst1|regs[15][9]~q\;
\inst1|ALT_INV_regs[11][9]~q\ <= NOT \inst1|regs[11][9]~q\;
\inst1|ALT_INV_regs[7][9]~q\ <= NOT \inst1|regs[7][9]~q\;
\inst1|ALT_INV_regs[3][9]~q\ <= NOT \inst1|regs[3][9]~q\;
\inst1|ALT_INV_Mux22~2_combout\ <= NOT \inst1|Mux22~2_combout\;
\inst1|ALT_INV_regs[14][9]~q\ <= NOT \inst1|regs[14][9]~q\;
\inst1|ALT_INV_regs[10][9]~q\ <= NOT \inst1|regs[10][9]~q\;
\inst1|ALT_INV_regs[6][9]~q\ <= NOT \inst1|regs[6][9]~q\;
\inst1|ALT_INV_regs[2][9]~q\ <= NOT \inst1|regs[2][9]~q\;
\inst1|ALT_INV_Mux22~1_combout\ <= NOT \inst1|Mux22~1_combout\;
\inst1|ALT_INV_regs[13][9]~q\ <= NOT \inst1|regs[13][9]~q\;
\inst1|ALT_INV_regs[9][9]~q\ <= NOT \inst1|regs[9][9]~q\;
\inst1|ALT_INV_regs[5][9]~q\ <= NOT \inst1|regs[5][9]~q\;
\inst1|ALT_INV_regs[1][9]~q\ <= NOT \inst1|regs[1][9]~q\;
\inst1|ALT_INV_Mux22~0_combout\ <= NOT \inst1|Mux22~0_combout\;
\inst1|ALT_INV_regs[12][9]~q\ <= NOT \inst1|regs[12][9]~q\;
\inst1|ALT_INV_regs[8][9]~q\ <= NOT \inst1|regs[8][9]~q\;
\inst1|ALT_INV_regs[4][9]~q\ <= NOT \inst1|regs[4][9]~q\;
\inst1|ALT_INV_regs[0][9]~q\ <= NOT \inst1|regs[0][9]~q\;
\inst3|ALT_INV_z_flag~4_combout\ <= NOT \inst3|z_flag~4_combout\;
\inst3|ALT_INV_Mux25~0_combout\ <= NOT \inst3|Mux25~0_combout\;
\inst3|ALT_INV_operand_2[6]~13_combout\ <= NOT \inst3|operand_2[6]~13_combout\;
\inst1|ALT_INV_Mux41~4_combout\ <= NOT \inst1|Mux41~4_combout\;
\inst1|ALT_INV_Mux41~3_combout\ <= NOT \inst1|Mux41~3_combout\;
\inst1|ALT_INV_Mux41~2_combout\ <= NOT \inst1|Mux41~2_combout\;
\inst1|ALT_INV_Mux41~1_combout\ <= NOT \inst1|Mux41~1_combout\;
\inst1|ALT_INV_Mux41~0_combout\ <= NOT \inst1|Mux41~0_combout\;
\inst3|ALT_INV_Mux9~0_combout\ <= NOT \inst3|Mux9~0_combout\;
\inst1|ALT_INV_Mux25~4_combout\ <= NOT \inst1|Mux25~4_combout\;
\inst1|ALT_INV_Mux25~3_combout\ <= NOT \inst1|Mux25~3_combout\;
\inst1|ALT_INV_regs[15][6]~q\ <= NOT \inst1|regs[15][6]~q\;
\inst1|ALT_INV_regs[14][6]~q\ <= NOT \inst1|regs[14][6]~q\;
\inst1|ALT_INV_regs[13][6]~q\ <= NOT \inst1|regs[13][6]~q\;
\inst1|ALT_INV_regs[12][6]~q\ <= NOT \inst1|regs[12][6]~q\;
\inst1|ALT_INV_Mux25~2_combout\ <= NOT \inst1|Mux25~2_combout\;
\inst1|ALT_INV_regs[11][6]~q\ <= NOT \inst1|regs[11][6]~q\;
\inst1|ALT_INV_regs[10][6]~q\ <= NOT \inst1|regs[10][6]~q\;
\inst1|ALT_INV_regs[9][6]~q\ <= NOT \inst1|regs[9][6]~q\;
\inst1|ALT_INV_regs[8][6]~q\ <= NOT \inst1|regs[8][6]~q\;
\inst1|ALT_INV_Mux25~1_combout\ <= NOT \inst1|Mux25~1_combout\;
\inst1|ALT_INV_regs[7][6]~q\ <= NOT \inst1|regs[7][6]~q\;
\inst1|ALT_INV_regs[6][6]~q\ <= NOT \inst1|regs[6][6]~q\;
\inst1|ALT_INV_regs[5][6]~q\ <= NOT \inst1|regs[5][6]~q\;
\inst1|ALT_INV_regs[4][6]~q\ <= NOT \inst1|regs[4][6]~q\;
\inst1|ALT_INV_Mux25~0_combout\ <= NOT \inst1|Mux25~0_combout\;
\inst1|ALT_INV_regs[3][6]~q\ <= NOT \inst1|regs[3][6]~q\;
\inst1|ALT_INV_regs[2][6]~q\ <= NOT \inst1|regs[2][6]~q\;
\inst1|ALT_INV_regs[1][6]~q\ <= NOT \inst1|regs[1][6]~q\;
\inst1|ALT_INV_regs[0][6]~q\ <= NOT \inst1|regs[0][6]~q\;
\inst3|ALT_INV_Mux24~0_combout\ <= NOT \inst3|Mux24~0_combout\;
\inst3|ALT_INV_operand_2[7]~12_combout\ <= NOT \inst3|operand_2[7]~12_combout\;
\inst1|ALT_INV_Mux40~4_combout\ <= NOT \inst1|Mux40~4_combout\;
\inst1|ALT_INV_Mux40~3_combout\ <= NOT \inst1|Mux40~3_combout\;
\inst1|ALT_INV_Mux40~2_combout\ <= NOT \inst1|Mux40~2_combout\;
\inst1|ALT_INV_Mux40~1_combout\ <= NOT \inst1|Mux40~1_combout\;
\inst1|ALT_INV_Mux40~0_combout\ <= NOT \inst1|Mux40~0_combout\;
\inst3|ALT_INV_Mux8~0_combout\ <= NOT \inst3|Mux8~0_combout\;
\inst1|ALT_INV_Mux24~4_combout\ <= NOT \inst1|Mux24~4_combout\;
\inst1|ALT_INV_Mux24~3_combout\ <= NOT \inst1|Mux24~3_combout\;
\inst1|ALT_INV_regs[15][7]~q\ <= NOT \inst1|regs[15][7]~q\;
\inst1|ALT_INV_regs[11][7]~q\ <= NOT \inst1|regs[11][7]~q\;
\inst1|ALT_INV_regs[7][7]~q\ <= NOT \inst1|regs[7][7]~q\;
\inst1|ALT_INV_regs[3][7]~q\ <= NOT \inst1|regs[3][7]~q\;
\inst1|ALT_INV_Mux24~2_combout\ <= NOT \inst1|Mux24~2_combout\;
\inst1|ALT_INV_regs[14][7]~q\ <= NOT \inst1|regs[14][7]~q\;
\inst1|ALT_INV_regs[10][7]~q\ <= NOT \inst1|regs[10][7]~q\;
\inst1|ALT_INV_regs[6][7]~q\ <= NOT \inst1|regs[6][7]~q\;
\inst1|ALT_INV_regs[2][7]~q\ <= NOT \inst1|regs[2][7]~q\;
\inst1|ALT_INV_Mux24~1_combout\ <= NOT \inst1|Mux24~1_combout\;
\inst1|ALT_INV_regs[13][7]~q\ <= NOT \inst1|regs[13][7]~q\;
\inst1|ALT_INV_regs[9][7]~q\ <= NOT \inst1|regs[9][7]~q\;
\inst1|ALT_INV_regs[5][7]~q\ <= NOT \inst1|regs[5][7]~q\;
\inst1|ALT_INV_regs[1][7]~q\ <= NOT \inst1|regs[1][7]~q\;
\inst1|ALT_INV_Mux24~0_combout\ <= NOT \inst1|Mux24~0_combout\;
\inst1|ALT_INV_regs[12][7]~q\ <= NOT \inst1|regs[12][7]~q\;
\inst1|ALT_INV_regs[8][7]~q\ <= NOT \inst1|regs[8][7]~q\;
\inst1|ALT_INV_regs[4][7]~q\ <= NOT \inst1|regs[4][7]~q\;
\inst1|ALT_INV_regs[0][7]~q\ <= NOT \inst1|regs[0][7]~q\;
\inst3|ALT_INV_z_flag~3_combout\ <= NOT \inst3|z_flag~3_combout\;
\inst11|ALT_INV_clr_z_flag~1_combout\ <= NOT \inst11|clr_z_flag~1_combout\;
\inst11|ALT_INV_clr_z_flag~0_combout\ <= NOT \inst11|clr_z_flag~0_combout\;
\inst3|ALT_INV_Mux31~0_combout\ <= NOT \inst3|Mux31~0_combout\;
\inst3|ALT_INV_operand_2[0]~11_combout\ <= NOT \inst3|operand_2[0]~11_combout\;
\inst1|ALT_INV_Mux47~4_combout\ <= NOT \inst1|Mux47~4_combout\;
\inst1|ALT_INV_Mux47~3_combout\ <= NOT \inst1|Mux47~3_combout\;
\inst1|ALT_INV_Mux47~2_combout\ <= NOT \inst1|Mux47~2_combout\;
\inst1|ALT_INV_Mux47~1_combout\ <= NOT \inst1|Mux47~1_combout\;
\inst1|ALT_INV_Mux47~0_combout\ <= NOT \inst1|Mux47~0_combout\;
\inst3|ALT_INV_Mux15~0_combout\ <= NOT \inst3|Mux15~0_combout\;
\inst1|ALT_INV_Mux31~4_combout\ <= NOT \inst1|Mux31~4_combout\;
\inst1|ALT_INV_Mux31~3_combout\ <= NOT \inst1|Mux31~3_combout\;
\inst1|ALT_INV_regs[15][0]~q\ <= NOT \inst1|regs[15][0]~q\;
\inst1|ALT_INV_regs[14][0]~q\ <= NOT \inst1|regs[14][0]~q\;
\inst1|ALT_INV_regs[13][0]~q\ <= NOT \inst1|regs[13][0]~q\;
\inst1|ALT_INV_regs[12][0]~q\ <= NOT \inst1|regs[12][0]~q\;
\inst1|ALT_INV_Mux31~2_combout\ <= NOT \inst1|Mux31~2_combout\;
\inst1|ALT_INV_regs[11][0]~q\ <= NOT \inst1|regs[11][0]~q\;
\inst1|ALT_INV_regs[10][0]~q\ <= NOT \inst1|regs[10][0]~q\;
\inst1|ALT_INV_regs[9][0]~q\ <= NOT \inst1|regs[9][0]~q\;
\inst1|ALT_INV_regs[8][0]~q\ <= NOT \inst1|regs[8][0]~q\;
\inst1|ALT_INV_Mux31~1_combout\ <= NOT \inst1|Mux31~1_combout\;
\inst1|ALT_INV_regs[7][0]~q\ <= NOT \inst1|regs[7][0]~q\;
\inst1|ALT_INV_regs[6][0]~q\ <= NOT \inst1|regs[6][0]~q\;
\inst1|ALT_INV_regs[5][0]~q\ <= NOT \inst1|regs[5][0]~q\;
\inst1|ALT_INV_regs[4][0]~q\ <= NOT \inst1|regs[4][0]~q\;
\inst1|ALT_INV_Mux31~0_combout\ <= NOT \inst1|Mux31~0_combout\;
\inst1|ALT_INV_regs[3][0]~q\ <= NOT \inst1|regs[3][0]~q\;
\inst1|ALT_INV_regs[2][0]~q\ <= NOT \inst1|regs[2][0]~q\;
\inst1|ALT_INV_regs[1][0]~q\ <= NOT \inst1|regs[1][0]~q\;
\inst1|ALT_INV_regs[0][0]~q\ <= NOT \inst1|regs[0][0]~q\;
\inst3|ALT_INV_Mux30~0_combout\ <= NOT \inst3|Mux30~0_combout\;
\inst3|ALT_INV_operand_2[1]~10_combout\ <= NOT \inst3|operand_2[1]~10_combout\;
\inst1|ALT_INV_Mux46~4_combout\ <= NOT \inst1|Mux46~4_combout\;
\inst1|ALT_INV_Mux46~3_combout\ <= NOT \inst1|Mux46~3_combout\;
\inst1|ALT_INV_Mux46~2_combout\ <= NOT \inst1|Mux46~2_combout\;
\inst1|ALT_INV_Mux46~1_combout\ <= NOT \inst1|Mux46~1_combout\;

-- Location: IOOBUF_X72_Y0_N2
\eot~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|eot~q\,
	devoe => ww_devoe,
	o => ww_eot);

-- Location: IOOBUF_X70_Y81_N36
\z_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|z_flag~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_z_flag);

-- Location: IOOBUF_X89_Y36_N22
\er~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|er~q\,
	devoe => ww_devoe,
	o => ww_er);

-- Location: IOOBUF_X36_Y0_N2
\dprr_result~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_dprr_result);

-- Location: IOOBUF_X89_Y38_N22
\dprr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_dprr\(1),
	devoe => ww_devoe,
	o => ww_dprr(1));

-- Location: IOOBUF_X54_Y0_N19
\dprr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_dprr(0));

-- Location: IOOBUF_X64_Y0_N19
\dprr_wren~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_dprr_wren);

-- Location: IOOBUF_X68_Y81_N53
\sop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(15),
	devoe => ww_devoe,
	o => ww_sop(15));

-- Location: IOOBUF_X60_Y0_N36
\sop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(14),
	devoe => ww_devoe,
	o => ww_sop(14));

-- Location: IOOBUF_X89_Y36_N5
\sop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(13),
	devoe => ww_devoe,
	o => ww_sop(13));

-- Location: IOOBUF_X66_Y0_N59
\sop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(12),
	devoe => ww_devoe,
	o => ww_sop(12));

-- Location: IOOBUF_X89_Y35_N45
\sop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(11),
	devoe => ww_devoe,
	o => ww_sop(11));

-- Location: IOOBUF_X66_Y81_N59
\sop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(10),
	devoe => ww_devoe,
	o => ww_sop(10));

-- Location: IOOBUF_X80_Y81_N2
\sop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(9),
	devoe => ww_devoe,
	o => ww_sop(9));

-- Location: IOOBUF_X89_Y36_N56
\sop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(8),
	devoe => ww_devoe,
	o => ww_sop(8));

-- Location: IOOBUF_X72_Y0_N53
\sop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(7),
	devoe => ww_devoe,
	o => ww_sop(7));

-- Location: IOOBUF_X89_Y38_N5
\sop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(6),
	devoe => ww_devoe,
	o => ww_sop(6));

-- Location: IOOBUF_X60_Y0_N2
\sop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(5),
	devoe => ww_devoe,
	o => ww_sop(5));

-- Location: IOOBUF_X78_Y81_N36
\sop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(4),
	devoe => ww_devoe,
	o => ww_sop(4));

-- Location: IOOBUF_X68_Y81_N36
\sop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(3),
	devoe => ww_devoe,
	o => ww_sop(3));

-- Location: IOOBUF_X80_Y81_N53
\sop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(2),
	devoe => ww_devoe,
	o => ww_sop(2));

-- Location: IOOBUF_X70_Y0_N53
\sop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(1),
	devoe => ww_devoe,
	o => ww_sop(1));

-- Location: IOOBUF_X89_Y35_N96
\sop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sop\(0),
	devoe => ww_devoe,
	o => ww_sop(0));

-- Location: IOIBUF_X56_Y81_N1
\inclk0~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inclk0,
	o => \inclk0~input_o\);

-- Location: PLLREFCLKSELECT_X89_Y80_N0
\inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X89_Y74_N0
\inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "320.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 6000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 16,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 16,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 2,
	pll_m_cnt_prst => 4,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 3,
	pll_n_cnt_lo_div => 2,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst7|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst7|altpll_component|auto_generated|fb_clkin\,
	tclk => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X89_Y78_N0
\inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X89_Y73_N1
\inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 2,
	dprio0_cnt_lo_div => 2,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "80.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 8)
-- pragma translate_on
PORT MAP (
	nen0 => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8\,
	tclk0 => \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G15
\inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: IOIBUF_X89_Y35_N61
\reset_button~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_button,
	o => \reset_button~input_o\);

-- Location: FF_X68_Y39_N40
\inst5|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|pc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X68_Y39_N36
\inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ = \inst5|altsyncram_component|auto_generated|address_reg_a\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\);

-- Location: FF_X68_Y39_N37
\inst5|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LABCELL_X68_Y39_N45
\inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\ = ( \inst11|pc\(13) & ( \inst11|pc\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_pc\(14),
	datae => \inst11|ALT_INV_pc\(13),
	combout => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\);

-- Location: LABCELL_X73_Y45_N24
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X67_Y41_N0
\inst11|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~9_sumout\ = SUM(( \inst11|pc\(0) ) + ( VCC ) + ( !VCC ))
-- \inst11|Add0~10\ = CARRY(( \inst11|pc\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_pc\(0),
	cin => GND,
	sumout => \inst11|Add0~9_sumout\,
	cout => \inst11|Add0~10\);

-- Location: LABCELL_X67_Y41_N3
\inst11|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~13_sumout\ = SUM(( \inst11|pc\(1) ) + ( GND ) + ( \inst11|Add0~10\ ))
-- \inst11|Add0~14\ = CARRY(( \inst11|pc\(1) ) + ( GND ) + ( \inst11|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(1),
	cin => \inst11|Add0~10\,
	sumout => \inst11|Add0~13_sumout\,
	cout => \inst11|Add0~14\);

-- Location: FF_X68_Y39_N22
\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LABCELL_X68_Y39_N33
\inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\ = ( \inst11|pc\(13) & ( !\inst11|pc\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_pc\(14),
	datae => \inst11|ALT_INV_pc\(13),
	combout => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\);

-- Location: LABCELL_X73_Y41_N27
\inst11|instr_reg[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[16]~0_combout\ = ( \inst11|state.T0~q\ ) # ( !\inst11|state.T0~q\ & ( !\reset_button~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reset_button~input_o\,
	dataf => \inst11|ALT_INV_state.T0~q\,
	combout => \inst11|instr_reg[16]~0_combout\);

-- Location: FF_X72_Y40_N35
\inst11|instr_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(19));

-- Location: FF_X73_Y40_N41
\inst11|instr_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(18));

-- Location: LABCELL_X67_Y41_N6
\inst11|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~17_sumout\ = SUM(( \inst11|pc\(2) ) + ( GND ) + ( \inst11|Add0~14\ ))
-- \inst11|Add0~18\ = CARRY(( \inst11|pc\(2) ) + ( GND ) + ( \inst11|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(2),
	cin => \inst11|Add0~14\,
	sumout => \inst11|Add0~17_sumout\,
	cout => \inst11|Add0~18\);

-- Location: LABCELL_X67_Y41_N9
\inst11|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~21_sumout\ = SUM(( \inst11|pc\(3) ) + ( GND ) + ( \inst11|Add0~18\ ))
-- \inst11|Add0~22\ = CARRY(( \inst11|pc\(3) ) + ( GND ) + ( \inst11|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_pc\(3),
	cin => \inst11|Add0~18\,
	sumout => \inst11|Add0~21_sumout\,
	cout => \inst11|Add0~22\);

-- Location: LABCELL_X67_Y41_N12
\inst11|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~25_sumout\ = SUM(( \inst11|pc\(4) ) + ( GND ) + ( \inst11|Add0~22\ ))
-- \inst11|Add0~26\ = CARRY(( \inst11|pc\(4) ) + ( GND ) + ( \inst11|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(4),
	cin => \inst11|Add0~22\,
	sumout => \inst11|Add0~25_sumout\,
	cout => \inst11|Add0~26\);

-- Location: LABCELL_X67_Y41_N15
\inst11|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~29_sumout\ = SUM(( \inst11|pc\(5) ) + ( GND ) + ( \inst11|Add0~26\ ))
-- \inst11|Add0~30\ = CARRY(( \inst11|pc\(5) ) + ( GND ) + ( \inst11|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(5),
	cin => \inst11|Add0~26\,
	sumout => \inst11|Add0~29_sumout\,
	cout => \inst11|Add0~30\);

-- Location: LABCELL_X67_Y41_N18
\inst11|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~33_sumout\ = SUM(( \inst11|pc\(6) ) + ( GND ) + ( \inst11|Add0~30\ ))
-- \inst11|Add0~34\ = CARRY(( \inst11|pc\(6) ) + ( GND ) + ( \inst11|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(6),
	cin => \inst11|Add0~30\,
	sumout => \inst11|Add0~33_sumout\,
	cout => \inst11|Add0~34\);

-- Location: LABCELL_X67_Y41_N21
\inst11|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~37_sumout\ = SUM(( \inst11|pc\(7) ) + ( GND ) + ( \inst11|Add0~34\ ))
-- \inst11|Add0~38\ = CARRY(( \inst11|pc\(7) ) + ( GND ) + ( \inst11|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_pc\(7),
	cin => \inst11|Add0~34\,
	sumout => \inst11|Add0~37_sumout\,
	cout => \inst11|Add0~38\);

-- Location: LABCELL_X74_Y40_N24
\inst11|instr_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[16]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[16]~feeder_combout\);

-- Location: FF_X74_Y40_N26
\inst11|instr_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[16]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(16));

-- Location: FF_X75_Y38_N53
\inst11|instr_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(24));

-- Location: LABCELL_X67_Y41_N24
\inst11|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~41_sumout\ = SUM(( \inst11|pc\(8) ) + ( GND ) + ( \inst11|Add0~38\ ))
-- \inst11|Add0~42\ = CARRY(( \inst11|pc\(8) ) + ( GND ) + ( \inst11|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(8),
	cin => \inst11|Add0~38\,
	sumout => \inst11|Add0~41_sumout\,
	cout => \inst11|Add0~42\);

-- Location: LABCELL_X67_Y41_N27
\inst11|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~45_sumout\ = SUM(( \inst11|pc\(9) ) + ( GND ) + ( \inst11|Add0~42\ ))
-- \inst11|Add0~46\ = CARRY(( \inst11|pc\(9) ) + ( GND ) + ( \inst11|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(9),
	cin => \inst11|Add0~42\,
	sumout => \inst11|Add0~45_sumout\,
	cout => \inst11|Add0~46\);

-- Location: LABCELL_X67_Y41_N30
\inst11|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~49_sumout\ = SUM(( \inst11|pc\(10) ) + ( GND ) + ( \inst11|Add0~46\ ))
-- \inst11|Add0~50\ = CARRY(( \inst11|pc\(10) ) + ( GND ) + ( \inst11|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_pc\(10),
	cin => \inst11|Add0~46\,
	sumout => \inst11|Add0~49_sumout\,
	cout => \inst11|Add0~50\);

-- Location: LABCELL_X67_Y38_N54
\inst11|instr_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[11]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w11_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[11]~feeder_combout\);

-- Location: FF_X67_Y38_N56
\inst11|instr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[11]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(11));

-- Location: LABCELL_X75_Y39_N42
\inst11|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~0_combout\ = ( !\inst11|instr_reg\(24) & ( \inst11|instr_reg\(26) & ( (\inst11|instr_reg\(29) & (\inst11|instr_reg\(28) & !\inst11|instr_reg\(27))) ) ) ) # ( \inst11|instr_reg\(24) & ( !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(27) & 
-- ((!\inst11|instr_reg\(29)) # (\inst11|instr_reg\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_instr_reg\(28),
	datad => \inst11|ALT_INV_instr_reg\(27),
	datae => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst11|Mux10~0_combout\);

-- Location: LABCELL_X75_Y38_N0
\inst11|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~3_combout\ = ( \inst11|instr_reg\(31) & ( (!\inst11|instr_reg\(28) & (((!\inst11|instr_reg\(29))))) # (\inst11|instr_reg\(28) & (!\inst11|instr_reg\(26) & (\inst11|instr_reg\(27) & \inst11|instr_reg\(29)))) ) ) # ( !\inst11|instr_reg\(31) & ( 
-- (!\inst11|instr_reg\(26) & (\inst11|instr_reg\(27) & (!\inst11|instr_reg\(28) $ (\inst11|instr_reg\(29))))) # (\inst11|instr_reg\(26) & (!\inst11|instr_reg\(28) & ((!\inst11|instr_reg\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000010010011000000001011001100000000101100110000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(26),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(27),
	datad => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(31),
	combout => \inst11|Mux9~3_combout\);

-- Location: LABCELL_X73_Y43_N6
\inst11|rf_input_sel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rf_input_sel[1]~0_combout\ = ( !\inst11|instr_reg\(28) & ( \inst11|instr_reg\(24) & ( (\inst11|Mux10~0_combout\ & (\inst11|instr_reg\(25) & \inst11|state.T2~q\)) ) ) ) # ( \inst11|instr_reg\(28) & ( !\inst11|instr_reg\(24) & ( (\inst11|state.T2~q\ 
-- & ((!\inst11|instr_reg\(25) & ((\inst11|Mux9~3_combout\))) # (\inst11|instr_reg\(25) & (\inst11|Mux10~0_combout\)))) ) ) ) # ( !\inst11|instr_reg\(28) & ( !\inst11|instr_reg\(24) & ( (\inst11|Mux9~3_combout\ & (\inst11|state.T2~q\ & 
-- ((!\inst11|instr_reg\(25)) # (\inst11|Mux10~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110001000000000011010100000000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux10~0_combout\,
	datab => \inst11|ALT_INV_Mux9~3_combout\,
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(28),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|rf_input_sel[1]~0_combout\);

-- Location: LABCELL_X70_Y39_N45
\inst11|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~4_combout\ = ( \inst11|instr_reg\(28) & ( (\inst11|instr_reg\(24) & (\inst11|instr_reg\(26) & (\inst11|instr_reg\(29) & !\inst11|instr_reg\(27)))) ) ) # ( !\inst11|instr_reg\(28) & ( (!\inst11|instr_reg\(26) & ((!\inst11|instr_reg\(24) & 
-- (\inst11|instr_reg\(29) & \inst11|instr_reg\(27))) # (\inst11|instr_reg\(24) & (!\inst11|instr_reg\(29) & !\inst11|instr_reg\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000001000010000000000100000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(24),
	datab => \inst11|ALT_INV_instr_reg\(26),
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_instr_reg\(28),
	combout => \inst11|Mux9~4_combout\);

-- Location: LABCELL_X73_Y43_N15
\inst11|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~0_combout\ = ( \inst11|Mux9~3_combout\ & ( \inst11|Mux9~4_combout\ & ( (\inst11|instr_reg\(24) & !\inst11|instr_reg\(25)) ) ) ) # ( !\inst11|Mux9~3_combout\ & ( \inst11|Mux9~4_combout\ & ( !\inst11|instr_reg\(25) ) ) ) # ( 
-- \inst11|Mux9~3_combout\ & ( !\inst11|Mux9~4_combout\ & ( (\inst11|instr_reg\(25)) # (\inst11|instr_reg\(24)) ) ) ) # ( !\inst11|Mux9~3_combout\ & ( !\inst11|Mux9~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010111110101111111110000111100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(24),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datae => \inst11|ALT_INV_Mux9~3_combout\,
	dataf => \inst11|ALT_INV_Mux9~4_combout\,
	combout => \inst11|Mux11~0_combout\);

-- Location: LABCELL_X71_Y41_N45
\inst1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~1_combout\ = ( \inst11|Mux9~2_combout\ & ( (\inst11|rf_input_sel[1]~0_combout\ & !\inst11|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datad => \inst11|ALT_INV_Mux11~0_combout\,
	dataf => \inst11|ALT_INV_Mux9~2_combout\,
	combout => \inst1|Mux14~1_combout\);

-- Location: LABCELL_X75_Y38_N39
\inst11|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux16~1_combout\ = ( !\inst11|instr_reg\(29) & ( \inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(25) & (((\inst11|instr_reg\(28) & \inst11|instr_reg\(26))))) # (\inst11|instr_reg\(25) & (!\inst11|instr_reg\(27))) ) ) ) # ( !\inst11|instr_reg\(29) 
-- & ( !\inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & !\inst11|instr_reg\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000000000001010001110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(27),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_instr_reg\(26),
	datae => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|Mux16~1_combout\);

-- Location: LABCELL_X75_Y38_N27
\inst11|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux16~0_combout\ = ( \inst11|instr_reg\(24) & ( !\inst11|instr_reg\(27) ) ) # ( !\inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(27) & ((!\inst11|instr_reg\(31)) # (\inst11|instr_reg\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(31),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|Mux16~0_combout\);

-- Location: LABCELL_X75_Y40_N30
\inst9|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~0_combout\ = ( !\inst11|Mux16~0_combout\ & ( (\inst11|Mux16~1_combout\ & \inst11|state.T2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux16~1_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux16~0_combout\,
	combout => \inst9|Mux11~0_combout\);

-- Location: LABCELL_X75_Y38_N21
\inst11|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux13~1_combout\ = ( \inst11|instr_reg\(28) & ( (\inst11|instr_reg\(26) & (\inst11|instr_reg\(27) & !\inst11|instr_reg\(25))) ) ) # ( !\inst11|instr_reg\(28) & ( (!\inst11|instr_reg\(26) & (!\inst11|instr_reg\(27) & \inst11|instr_reg\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(26),
	datab => \inst11|ALT_INV_instr_reg\(27),
	datac => \inst11|ALT_INV_instr_reg\(31),
	datad => \inst11|ALT_INV_instr_reg\(25),
	dataf => \inst11|ALT_INV_instr_reg\(28),
	combout => \inst11|Mux13~1_combout\);

-- Location: LABCELL_X67_Y41_N33
\inst11|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~53_sumout\ = SUM(( \inst11|pc\(11) ) + ( GND ) + ( \inst11|Add0~50\ ))
-- \inst11|Add0~54\ = CARRY(( \inst11|pc\(11) ) + ( GND ) + ( \inst11|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_pc\(11),
	cin => \inst11|Add0~50\,
	sumout => \inst11|Add0~53_sumout\,
	cout => \inst11|Add0~54\);

-- Location: LABCELL_X67_Y41_N36
\inst11|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~57_sumout\ = SUM(( \inst11|pc\(12) ) + ( GND ) + ( \inst11|Add0~54\ ))
-- \inst11|Add0~58\ = CARRY(( \inst11|pc\(12) ) + ( GND ) + ( \inst11|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(12),
	cin => \inst11|Add0~54\,
	sumout => \inst11|Add0~57_sumout\,
	cout => \inst11|Add0~58\);

-- Location: FF_X67_Y40_N44
\inst11|instr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(12));

-- Location: LABCELL_X74_Y41_N18
\inst9|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~1_combout\ = ( !\inst11|instr_reg\(30) & ( !\inst11|instr_reg\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_instr_reg\(31),
	dataf => \inst11|ALT_INV_instr_reg\(30),
	combout => \inst9|Mux11~1_combout\);

-- Location: LABCELL_X75_Y38_N18
\inst11|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux15~0_combout\ = ( !\inst11|instr_reg\(28) & ( (!\inst11|instr_reg\(26) & (!\inst11|instr_reg\(27) & (!\inst11|instr_reg\(24) & !\inst11|instr_reg\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(26),
	datab => \inst11|ALT_INV_instr_reg\(27),
	datac => \inst11|ALT_INV_instr_reg\(24),
	datad => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(28),
	combout => \inst11|Mux15~0_combout\);

-- Location: LABCELL_X74_Y41_N12
\inst9|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~2_combout\ = ( \inst11|Mux15~0_combout\ & ( \inst11|Mux16~0_combout\ & ( (\inst11|instr_reg\(25) & (!\inst9|Mux11~1_combout\ & \inst11|state.T2~q\)) ) ) ) # ( \inst11|Mux15~0_combout\ & ( !\inst11|Mux16~0_combout\ & ( (\inst11|state.T2~q\ & 
-- (!\inst11|Mux16~1_combout\ $ (((!\inst11|instr_reg\(25)) # (\inst9|Mux11~1_combout\))))) ) ) ) # ( !\inst11|Mux15~0_combout\ & ( !\inst11|Mux16~0_combout\ & ( (\inst11|Mux16~1_combout\ & \inst11|state.T2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000110001100000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(25),
	datab => \inst11|ALT_INV_Mux16~1_combout\,
	datac => \inst9|ALT_INV_Mux11~1_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_Mux15~0_combout\,
	dataf => \inst11|ALT_INV_Mux16~0_combout\,
	combout => \inst9|Mux11~2_combout\);

-- Location: LABCELL_X70_Y41_N30
\inst9|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux3~0_combout\ = ( \inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ & ( \inst11|pc\(12) ) ) ) # ( !\inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ & ( \inst1|Mux19~4_combout\ ) ) ) # ( \inst9|Mux11~2_combout\ & ( !\inst9|Mux11~0_combout\ & 
-- ( \inst11|instr_reg\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(12),
	datab => \inst11|ALT_INV_instr_reg\(12),
	datac => \inst1|ALT_INV_Mux19~4_combout\,
	datae => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst9|ALT_INV_Mux11~0_combout\,
	combout => \inst9|Mux3~0_combout\);

-- Location: M10K_X76_Y46_N0
\inst5|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y39_N12
\inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\ = ( !\inst11|pc\(13) & ( \inst11|pc\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(14),
	datae => \inst11|ALT_INV_pc\(13),
	combout => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\);

-- Location: M10K_X58_Y42_N0
\inst5|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\inst5|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\inst5|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y42_N39
\inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y40_N14
\inst11|instr_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(21));

-- Location: FF_X74_Y40_N11
\inst11|instr_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(20));

-- Location: FF_X70_Y41_N29
\inst11|instr_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(15));

-- Location: FF_X67_Y40_N38
\inst11|instr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(14));

-- Location: FF_X67_Y38_N26
\inst11|instr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(9));

-- Location: CLKCTRL_G9
\reset_button~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset_button~input_o\,
	outclk => \reset_button~inputCLKENA0_outclk\);

-- Location: LABCELL_X70_Y39_N36
\inst11|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~0_combout\ = ( \inst11|instr_reg\(24) & ( \inst11|instr_reg\(26) & ( (\inst11|instr_reg\(29) & (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & \inst11|instr_reg\(28)))) ) ) ) # ( !\inst11|instr_reg\(24) & ( \inst11|instr_reg\(26) & ( 
-- (!\inst11|instr_reg\(29) & (\inst11|instr_reg\(27) & (!\inst11|instr_reg\(25) $ (\inst11|instr_reg\(28))))) # (\inst11|instr_reg\(29) & (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & \inst11|instr_reg\(28)))) ) ) ) # ( \inst11|instr_reg\(24) & ( 
-- !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(29) & (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & !\inst11|instr_reg\(28)))) ) ) ) # ( !\inst11|instr_reg\(24) & ( !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(29) & (((!\inst11|instr_reg\(25) 
-- & !\inst11|instr_reg\(28))))) # (\inst11|instr_reg\(29) & (\inst11|instr_reg\(27) & (!\inst11|instr_reg\(25) $ (!\inst11|instr_reg\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000100010000000010000000000000100000000001100000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_instr_reg\(27),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_instr_reg\(28),
	datae => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst11|Mux8~0_combout\);

-- Location: FF_X72_Y40_N32
\inst11|instr_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(23));

-- Location: LABCELL_X74_Y37_N18
\inst1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~1_combout\ = ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( (\inst11|Mux8~0_combout\ & (!\inst11|instr_reg\(21) & (!\inst11|instr_reg\(20) & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_instr_reg\(20),
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~1_combout\);

-- Location: FF_X77_Y40_N44
\inst1|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][8]~q\);

-- Location: LABCELL_X70_Y41_N45
\inst1|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~9_combout\ = ( !\inst11|instr_reg\(23) & ( \inst11|Mux8~0_combout\ & ( (\inst11|state.T2~q\ & (\inst11|instr_reg\(21) & (\inst11|instr_reg\(22) & !\inst11|instr_reg\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_Mux8~0_combout\,
	combout => \inst1|Decoder0~9_combout\);

-- Location: FF_X78_Y40_N56
\inst1|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][8]~q\);

-- Location: LABCELL_X74_Y37_N3
\inst1|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~5_combout\ = ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(23) & ( (\inst11|instr_reg\(22) & (!\inst11|instr_reg\(21) & (\inst11|state.T2~q\ & \inst11|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~5_combout\);

-- Location: FF_X77_Y40_N2
\inst1|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][8]~q\);

-- Location: LABCELL_X77_Y40_N9
\inst1|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~1_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[7][8]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[6][8]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( 
-- \inst1|regs[5][8]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][8]~q\,
	datab => \inst1|ALT_INV_regs[4][8]~q\,
	datac => \inst1|ALT_INV_regs[6][8]~q\,
	datad => \inst1|ALT_INV_regs[5][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux23~1_combout\);

-- Location: LABCELL_X74_Y37_N45
\inst1|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~10_combout\ = ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & (\inst11|state.T2~q\ & \inst11|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Decoder0~10_combout\);

-- Location: FF_X74_Y39_N38
\inst1|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][8]~q\);

-- Location: LABCELL_X74_Y37_N21
\inst1|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~2_combout\ = ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & ( (\inst11|Mux8~0_combout\ & (!\inst11|instr_reg\(21) & (\inst11|state.T2~q\ & !\inst11|instr_reg\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Decoder0~2_combout\);

-- Location: FF_X73_Y38_N52
\inst1|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][8]~q\);

-- Location: LABCELL_X74_Y41_N36
\inst1|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~14_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(23) & ( (\inst11|Mux8~0_combout\ & (\inst11|instr_reg\(21) & (!\inst11|instr_reg\(22) & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~14_combout\);

-- Location: FF_X72_Y40_N37
\inst1|regs[11][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][8]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y37_N42
\inst1|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~6_combout\ = ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & (\inst11|Mux8~0_combout\ & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Decoder0~6_combout\);

-- Location: FF_X74_Y39_N2
\inst1|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][8]~q\);

-- Location: LABCELL_X74_Y39_N33
\inst1|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~2_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[11][8]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[9][8]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( 
-- !\inst11|instr_reg\(16) & ( \inst1|regs[10][8]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[10][8]~q\,
	datab => \inst1|ALT_INV_regs[8][8]~q\,
	datac => \inst1|ALT_INV_regs[11][8]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[9][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux23~2_combout\);

-- Location: LABCELL_X74_Y37_N0
\inst1|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~3_combout\ = ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(20) & ( (\inst11|instr_reg\(22) & (!\inst11|instr_reg\(21) & (\inst11|Mux8~0_combout\ & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Decoder0~3_combout\);

-- Location: FF_X75_Y42_N38
\inst1|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][8]~q\);

-- Location: LABCELL_X74_Y37_N36
\inst1|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~7_combout\ = ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(21) & ( (\inst11|instr_reg\(20) & (\inst11|instr_reg\(22) & (\inst11|Mux8~0_combout\ & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Decoder0~7_combout\);

-- Location: FF_X75_Y42_N14
\inst1|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][8]~q\);

-- Location: LABCELL_X70_Y41_N24
\inst1|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~11_combout\ = ( \inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & (\inst11|Mux8~0_combout\ & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Decoder0~11_combout\);

-- Location: FF_X75_Y42_N7
\inst1|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][8]~q\);

-- Location: LABCELL_X74_Y41_N6
\inst1|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~15_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(23) & ( (\inst11|Mux8~0_combout\ & (\inst11|instr_reg\(21) & (\inst11|instr_reg\(22) & \inst11|state.T2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~15_combout\);

-- Location: FF_X74_Y38_N7
\inst1|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][8]~q\);

-- Location: LABCELL_X75_Y42_N15
\inst1|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~3_combout\ = ( \inst1|regs[15][8]~q\ & ( \inst11|instr_reg\(16) & ( (\inst1|regs[13][8]~q\) # (\inst11|instr_reg\(17)) ) ) ) # ( !\inst1|regs[15][8]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & \inst1|regs[13][8]~q\) ) ) ) # ( 
-- \inst1|regs[15][8]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[12][8]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[14][8]~q\))) ) ) ) # ( !\inst1|regs[15][8]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & 
-- (\inst1|regs[12][8]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[14][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][8]~q\,
	datab => \inst11|ALT_INV_instr_reg\(17),
	datac => \inst1|ALT_INV_regs[13][8]~q\,
	datad => \inst1|ALT_INV_regs[14][8]~q\,
	datae => \inst1|ALT_INV_regs[15][8]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux23~3_combout\);

-- Location: LABCELL_X70_Y41_N18
\inst1|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~8_combout\ = ( !\inst11|instr_reg\(23) & ( \inst11|Mux8~0_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(22) & (\inst11|state.T2~q\ & \inst11|instr_reg\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_Mux8~0_combout\,
	combout => \inst1|Decoder0~8_combout\);

-- Location: FF_X73_Y42_N31
\inst1|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][8]~q\);

-- Location: LABCELL_X74_Y37_N9
\inst1|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~12_combout\ = ( \inst11|state.T2~q\ & ( \inst11|Mux8~0_combout\ & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(20) & (!\inst11|instr_reg\(23) & \inst11|instr_reg\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(20),
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux8~0_combout\,
	combout => \inst1|Decoder0~12_combout\);

-- Location: FF_X74_Y42_N49
\inst1|regs[3][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][8]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y37_N24
\inst1|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~4_combout\ = ( \inst11|state.T2~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(21) & (!\inst11|instr_reg\(22) & (\inst11|Mux8~0_combout\ & \inst11|instr_reg\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(21),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~4_combout\);

-- Location: FF_X74_Y42_N19
\inst1|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][8]~q\);

-- Location: LABCELL_X74_Y37_N54
\inst1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~0_combout\ = ( \inst11|state.T2~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(21) & (!\inst11|instr_reg\(22) & (\inst11|Mux8~0_combout\ & !\inst11|instr_reg\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(21),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_Mux8~0_combout\,
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~0_combout\);

-- Location: FF_X73_Y42_N13
\inst1|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][8]~q\);

-- Location: LABCELL_X74_Y42_N21
\inst1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~0_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[3][8]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[1][8]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( 
-- !\inst11|instr_reg\(16) & ( \inst1|regs[2][8]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][8]~q\,
	datab => \inst1|ALT_INV_regs[3][8]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[1][8]~q\,
	datad => \inst1|ALT_INV_regs[0][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux23~0_combout\);

-- Location: LABCELL_X74_Y40_N48
\inst1|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~4_combout\ = ( \inst1|Mux23~3_combout\ & ( \inst1|Mux23~0_combout\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18)) # ((\inst1|Mux23~1_combout\)))) # (\inst11|instr_reg\(19) & (((\inst1|Mux23~2_combout\)) # (\inst11|instr_reg\(18)))) 
-- ) ) ) # ( !\inst1|Mux23~3_combout\ & ( \inst1|Mux23~0_combout\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18)) # ((\inst1|Mux23~1_combout\)))) # (\inst11|instr_reg\(19) & (!\inst11|instr_reg\(18) & ((\inst1|Mux23~2_combout\)))) ) ) ) # ( 
-- \inst1|Mux23~3_combout\ & ( !\inst1|Mux23~0_combout\ & ( (!\inst11|instr_reg\(19) & (\inst11|instr_reg\(18) & (\inst1|Mux23~1_combout\))) # (\inst11|instr_reg\(19) & (((\inst1|Mux23~2_combout\)) # (\inst11|instr_reg\(18)))) ) ) ) # ( 
-- !\inst1|Mux23~3_combout\ & ( !\inst1|Mux23~0_combout\ & ( (!\inst11|instr_reg\(19) & (\inst11|instr_reg\(18) & (\inst1|Mux23~1_combout\))) # (\inst11|instr_reg\(19) & (!\inst11|instr_reg\(18) & ((\inst1|Mux23~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst1|ALT_INV_Mux23~1_combout\,
	datad => \inst1|ALT_INV_Mux23~2_combout\,
	datae => \inst1|ALT_INV_Mux23~3_combout\,
	dataf => \inst1|ALT_INV_Mux23~0_combout\,
	combout => \inst1|Mux23~4_combout\);

-- Location: LABCELL_X75_Y40_N33
\inst9|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux7~0_combout\ = ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(8))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(8)))) ) ) # ( !\inst9|Mux11~2_combout\ & ( (\inst9|Mux11~0_combout\ & \inst1|Mux23~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(8),
	datab => \inst9|ALT_INV_Mux11~0_combout\,
	datac => \inst11|ALT_INV_pc\(8),
	datad => \inst1|ALT_INV_Mux23~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux7~0_combout\);

-- Location: LABCELL_X75_Y38_N9
\inst11|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux12~0_combout\ = ( \inst11|instr_reg\(31) & ( \inst11|instr_reg\(30) ) ) # ( !\inst11|instr_reg\(31) & ( (\inst11|instr_reg\(30) & \inst11|instr_reg\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(30),
	datad => \inst11|ALT_INV_instr_reg\(25),
	dataf => \inst11|ALT_INV_instr_reg\(31),
	combout => \inst11|Mux12~0_combout\);

-- Location: LABCELL_X75_Y40_N42
\inst10|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux13~1_combout\ = ( \inst11|Mux15~0_combout\ & ( (\inst11|state.T2~q\ & (!\inst11|Mux12~0_combout\ $ (((!\inst11|Mux13~1_combout\) # (!\inst11|Mux13~0_combout\))))) ) ) # ( !\inst11|Mux15~0_combout\ & ( (\inst11|Mux13~1_combout\ & 
-- (\inst11|state.T2~q\ & \inst11|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000101000001100000010100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux12~0_combout\,
	datab => \inst11|ALT_INV_Mux13~1_combout\,
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux13~0_combout\,
	dataf => \inst11|ALT_INV_Mux15~0_combout\,
	combout => \inst10|Mux13~1_combout\);

-- Location: LABCELL_X75_Y40_N45
\inst10|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux15~0_combout\ = ( \inst11|Mux15~0_combout\ & ( (\inst11|state.T2~q\ & (((\inst11|Mux13~1_combout\ & \inst11|Mux13~0_combout\)) # (\inst11|Mux12~0_combout\))) ) ) # ( !\inst11|Mux15~0_combout\ & ( (\inst11|Mux13~1_combout\ & (\inst11|state.T2~q\ 
-- & \inst11|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux12~0_combout\,
	datab => \inst11|ALT_INV_Mux13~1_combout\,
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux13~0_combout\,
	dataf => \inst11|ALT_INV_Mux15~0_combout\,
	combout => \inst10|Mux15~0_combout\);

-- Location: FF_X72_Y39_N50
\inst1|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][2]~q\);

-- Location: FF_X72_Y39_N44
\inst1|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][2]~q\);

-- Location: FF_X72_Y39_N59
\inst1|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][2]~q\);

-- Location: FF_X74_Y38_N23
\inst1|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][2]~q\);

-- Location: MLABCELL_X72_Y39_N51
\inst1|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux29~2_combout\ = ( \inst1|regs[8][2]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[9][2]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][2]~q\))) ) ) ) # ( !\inst1|regs[8][2]~q\ & ( \inst11|instr_reg\(16) & ( 
-- (!\inst11|instr_reg\(17) & (\inst1|regs[9][2]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][2]~q\))) ) ) ) # ( \inst1|regs[8][2]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17)) # (\inst1|regs[10][2]~q\) ) ) ) # ( !\inst1|regs[8][2]~q\ & 
-- ( !\inst11|instr_reg\(16) & ( (\inst1|regs[10][2]~q\ & \inst11|instr_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][2]~q\,
	datab => \inst1|ALT_INV_regs[11][2]~q\,
	datac => \inst1|ALT_INV_regs[10][2]~q\,
	datad => \inst11|ALT_INV_instr_reg\(17),
	datae => \inst1|ALT_INV_regs[8][2]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux29~2_combout\);

-- Location: FF_X75_Y40_N2
\inst1|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][2]~q\);

-- Location: FF_X75_Y40_N8
\inst1|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][2]~q\);

-- Location: MLABCELL_X78_Y40_N9
\inst1|regs[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[6][2]~feeder_combout\ = ( \inst1|Mux13~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux13~6_combout\,
	combout => \inst1|regs[6][2]~feeder_combout\);

-- Location: FF_X78_Y40_N11
\inst1|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[6][2]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][2]~q\);

-- Location: LABCELL_X74_Y37_N39
\inst1|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~13_combout\ = ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(23) & ( (\inst11|instr_reg\(20) & (\inst11|instr_reg\(22) & (\inst11|state.T2~q\ & \inst11|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Decoder0~13_combout\);

-- Location: FF_X77_Y40_N32
\inst1|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][2]~q\);

-- Location: LABCELL_X75_Y40_N3
\inst1|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux29~1_combout\ = ( \inst1|regs[7][2]~q\ & ( \inst11|instr_reg\(17) & ( (\inst1|regs[6][2]~q\) # (\inst11|instr_reg\(16)) ) ) ) # ( !\inst1|regs[7][2]~q\ & ( \inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & \inst1|regs[6][2]~q\) ) ) ) # ( 
-- \inst1|regs[7][2]~q\ & ( !\inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & ((\inst1|regs[4][2]~q\))) # (\inst11|instr_reg\(16) & (\inst1|regs[5][2]~q\)) ) ) ) # ( !\inst1|regs[7][2]~q\ & ( !\inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & 
-- ((\inst1|regs[4][2]~q\))) # (\inst11|instr_reg\(16) & (\inst1|regs[5][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][2]~q\,
	datab => \inst1|ALT_INV_regs[4][2]~q\,
	datac => \inst11|ALT_INV_instr_reg\(16),
	datad => \inst1|ALT_INV_regs[6][2]~q\,
	datae => \inst1|ALT_INV_regs[7][2]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux29~1_combout\);

-- Location: LABCELL_X73_Y42_N51
\inst1|regs[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][2]~feeder_combout\ = ( \inst1|Mux13~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux13~6_combout\,
	combout => \inst1|regs[2][2]~feeder_combout\);

-- Location: FF_X73_Y42_N52
\inst1|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][2]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][2]~q\);

-- Location: FF_X74_Y42_N8
\inst1|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][2]~q\);

-- Location: FF_X74_Y42_N38
\inst1|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][2]~q\);

-- Location: LABCELL_X74_Y42_N9
\inst1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux29~0_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[3][2]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[2][2]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( 
-- \inst1|regs[1][2]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][2]~q\,
	datab => \inst1|ALT_INV_regs[2][2]~q\,
	datac => \inst1|ALT_INV_regs[1][2]~q\,
	datad => \inst1|ALT_INV_regs[0][2]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux29~0_combout\);

-- Location: LABCELL_X74_Y37_N48
\inst1|regs[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[12][2]~feeder_combout\ = ( \inst1|Mux13~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux13~6_combout\,
	combout => \inst1|regs[12][2]~feeder_combout\);

-- Location: FF_X74_Y37_N50
\inst1|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[12][2]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][2]~q\);

-- Location: FF_X74_Y37_N59
\inst1|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][2]~q\);

-- Location: FF_X74_Y37_N29
\inst1|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][2]~q\);

-- Location: FF_X74_Y38_N26
\inst1|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][2]~q\);

-- Location: LABCELL_X74_Y37_N33
\inst1|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux29~3_combout\ = ( \inst1|regs[15][2]~q\ & ( \inst11|instr_reg\(16) & ( (\inst11|instr_reg\(17)) # (\inst1|regs[13][2]~q\) ) ) ) # ( !\inst1|regs[15][2]~q\ & ( \inst11|instr_reg\(16) & ( (\inst1|regs[13][2]~q\ & !\inst11|instr_reg\(17)) ) ) ) # ( 
-- \inst1|regs[15][2]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[12][2]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[14][2]~q\))) ) ) ) # ( !\inst1|regs[15][2]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & 
-- (\inst1|regs[12][2]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[14][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][2]~q\,
	datab => \inst1|ALT_INV_regs[13][2]~q\,
	datac => \inst11|ALT_INV_instr_reg\(17),
	datad => \inst1|ALT_INV_regs[14][2]~q\,
	datae => \inst1|ALT_INV_regs[15][2]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux29~3_combout\);

-- Location: LABCELL_X74_Y39_N39
\inst1|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux29~4_combout\ = ( \inst1|Mux29~0_combout\ & ( \inst1|Mux29~3_combout\ & ( (!\inst11|instr_reg\(18) & (((!\inst11|instr_reg\(19))) # (\inst1|Mux29~2_combout\))) # (\inst11|instr_reg\(18) & (((\inst1|Mux29~1_combout\) # (\inst11|instr_reg\(19))))) 
-- ) ) ) # ( !\inst1|Mux29~0_combout\ & ( \inst1|Mux29~3_combout\ & ( (!\inst11|instr_reg\(18) & (\inst1|Mux29~2_combout\ & (\inst11|instr_reg\(19)))) # (\inst11|instr_reg\(18) & (((\inst1|Mux29~1_combout\) # (\inst11|instr_reg\(19))))) ) ) ) # ( 
-- \inst1|Mux29~0_combout\ & ( !\inst1|Mux29~3_combout\ & ( (!\inst11|instr_reg\(18) & (((!\inst11|instr_reg\(19))) # (\inst1|Mux29~2_combout\))) # (\inst11|instr_reg\(18) & (((!\inst11|instr_reg\(19) & \inst1|Mux29~1_combout\)))) ) ) ) # ( 
-- !\inst1|Mux29~0_combout\ & ( !\inst1|Mux29~3_combout\ & ( (!\inst11|instr_reg\(18) & (\inst1|Mux29~2_combout\ & (\inst11|instr_reg\(19)))) # (\inst11|instr_reg\(18) & (((!\inst11|instr_reg\(19) & \inst1|Mux29~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux29~2_combout\,
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst11|ALT_INV_instr_reg\(19),
	datad => \inst1|ALT_INV_Mux29~1_combout\,
	datae => \inst1|ALT_INV_Mux29~0_combout\,
	dataf => \inst1|ALT_INV_Mux29~3_combout\,
	combout => \inst1|Mux29~4_combout\);

-- Location: LABCELL_X75_Y40_N9
\inst9|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux13~0_combout\ = ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(2))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(2)))) ) ) # ( !\inst9|Mux11~2_combout\ & ( (\inst1|Mux29~4_combout\ & \inst9|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux29~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(2),
	datac => \inst9|ALT_INV_Mux11~0_combout\,
	datad => \inst11|ALT_INV_pc\(2),
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux13~0_combout\);

-- Location: FF_X74_Y41_N2
\inst1|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][4]~q\);

-- Location: FF_X74_Y41_N8
\inst1|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][4]~q\);

-- Location: FF_X74_Y41_N26
\inst1|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][4]~q\);

-- Location: FF_X74_Y39_N14
\inst1|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][4]~q\);

-- Location: LABCELL_X74_Y41_N48
\inst1|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~2_combout\ = ( \inst1|regs[10][4]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[9][4]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][4]~q\))) ) ) ) # ( !\inst1|regs[10][4]~q\ & ( \inst11|instr_reg\(16) & ( 
-- (!\inst11|instr_reg\(17) & (\inst1|regs[9][4]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][4]~q\))) ) ) ) # ( \inst1|regs[10][4]~q\ & ( !\inst11|instr_reg\(16) & ( (\inst11|instr_reg\(17)) # (\inst1|regs[8][4]~q\) ) ) ) # ( !\inst1|regs[10][4]~q\ & 
-- ( !\inst11|instr_reg\(16) & ( (\inst1|regs[8][4]~q\ & !\inst11|instr_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[8][4]~q\,
	datab => \inst1|ALT_INV_regs[9][4]~q\,
	datac => \inst1|ALT_INV_regs[11][4]~q\,
	datad => \inst11|ALT_INV_instr_reg\(17),
	datae => \inst1|ALT_INV_regs[10][4]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux27~2_combout\);

-- Location: FF_X75_Y42_N20
\inst1|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][4]~q\);

-- Location: FF_X75_Y42_N46
\inst1|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][4]~q\);

-- Location: FF_X75_Y42_N2
\inst1|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][4]~q\);

-- Location: FF_X72_Y38_N31
\inst1|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][4]~q\);

-- Location: LABCELL_X75_Y42_N3
\inst1|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~3_combout\ = ( \inst1|regs[15][4]~q\ & ( \inst11|instr_reg\(16) & ( (\inst1|regs[13][4]~q\) # (\inst11|instr_reg\(17)) ) ) ) # ( !\inst1|regs[15][4]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & \inst1|regs[13][4]~q\) ) ) ) # ( 
-- \inst1|regs[15][4]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[12][4]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][4]~q\)) ) ) ) # ( !\inst1|regs[15][4]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & 
-- ((\inst1|regs[12][4]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][4]~q\,
	datab => \inst1|ALT_INV_regs[12][4]~q\,
	datac => \inst11|ALT_INV_instr_reg\(17),
	datad => \inst1|ALT_INV_regs[13][4]~q\,
	datae => \inst1|ALT_INV_regs[15][4]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux27~3_combout\);

-- Location: FF_X75_Y41_N32
\inst1|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][4]~q\);

-- Location: FF_X74_Y43_N25
\inst1|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][4]~q\);

-- Location: FF_X74_Y43_N22
\inst1|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][4]~q\);

-- Location: LABCELL_X75_Y41_N0
\inst1|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~1_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[7][4]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[6][4]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( 
-- \inst1|regs[5][4]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][4]~q\,
	datab => \inst1|ALT_INV_regs[4][4]~q\,
	datac => \inst1|ALT_INV_regs[6][4]~q\,
	datad => \inst1|ALT_INV_regs[7][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux27~1_combout\);

-- Location: FF_X74_Y42_N2
\inst1|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][4]~q\);

-- Location: FF_X73_Y42_N23
\inst1|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][4]~q\);

-- Location: FF_X75_Y41_N37
\inst1|regs[0][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][4]~DUPLICATE_q\);

-- Location: FF_X74_Y42_N58
\inst1|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][4]~q\);

-- Location: LABCELL_X74_Y42_N3
\inst1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~0_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[3][4]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[2][4]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( 
-- \inst1|regs[1][4]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[0][4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][4]~q\,
	datab => \inst1|ALT_INV_regs[2][4]~q\,
	datac => \inst1|ALT_INV_regs[0][4]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[3][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux27~0_combout\);

-- Location: LABCELL_X75_Y41_N27
\inst1|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~4_combout\ = ( \inst1|Mux27~1_combout\ & ( \inst1|Mux27~0_combout\ & ( (!\inst11|instr_reg\(19)) # ((!\inst11|instr_reg\(18) & (\inst1|Mux27~2_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux27~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux27~1_combout\ & ( \inst1|Mux27~0_combout\ & ( (!\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19)) # ((\inst1|Mux27~2_combout\)))) # (\inst11|instr_reg\(18) & (\inst11|instr_reg\(19) & ((\inst1|Mux27~3_combout\)))) ) ) ) # ( 
-- \inst1|Mux27~1_combout\ & ( !\inst1|Mux27~0_combout\ & ( (!\inst11|instr_reg\(18) & (\inst11|instr_reg\(19) & (\inst1|Mux27~2_combout\))) # (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19)) # ((\inst1|Mux27~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux27~1_combout\ & ( !\inst1|Mux27~0_combout\ & ( (\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & (\inst1|Mux27~2_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux27~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(18),
	datab => \inst11|ALT_INV_instr_reg\(19),
	datac => \inst1|ALT_INV_Mux27~2_combout\,
	datad => \inst1|ALT_INV_Mux27~3_combout\,
	datae => \inst1|ALT_INV_Mux27~1_combout\,
	dataf => \inst1|ALT_INV_Mux27~0_combout\,
	combout => \inst1|Mux27~4_combout\);

-- Location: LABCELL_X77_Y41_N51
\inst9|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~3_combout\ = ( \inst1|Mux27~4_combout\ & ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(4)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(4))) ) ) ) # ( !\inst1|Mux27~4_combout\ & ( \inst9|Mux11~2_combout\ & ( 
-- (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(4)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(4))) ) ) ) # ( \inst1|Mux27~4_combout\ & ( !\inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_pc\(4),
	datac => \inst11|ALT_INV_instr_reg\(4),
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	datae => \inst1|ALT_INV_Mux27~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux11~3_combout\);

-- Location: FF_X68_Y42_N29
\inst11|instr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(5));

-- Location: FF_X72_Y39_N28
\inst1|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][5]~q\);

-- Location: FF_X73_Y39_N17
\inst1|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][5]~q\);

-- Location: FF_X73_Y39_N44
\inst1|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][5]~q\);

-- Location: FF_X73_Y39_N41
\inst1|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][5]~q\);

-- Location: LABCELL_X73_Y39_N9
\inst1|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux42~1_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[13][5]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[9][5]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[5][5]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[1][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][5]~q\,
	datab => \inst1|ALT_INV_regs[5][5]~q\,
	datac => \inst1|ALT_INV_regs[1][5]~q\,
	datad => \inst1|ALT_INV_regs[13][5]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux42~1_combout\);

-- Location: FF_X70_Y40_N38
\inst1|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][5]~q\);

-- Location: FF_X70_Y40_N32
\inst1|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][5]~q\);

-- Location: FF_X70_Y40_N28
\inst1|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][5]~q\);

-- Location: LABCELL_X71_Y40_N9
\inst1|regs[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[8][5]~feeder_combout\ = ( \inst1|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux10~3_combout\,
	combout => \inst1|regs[8][5]~feeder_combout\);

-- Location: FF_X71_Y40_N11
\inst1|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[8][5]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][5]~q\);

-- Location: LABCELL_X70_Y40_N39
\inst1|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux42~0_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[12][5]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[8][5]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[4][5]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][5]~q\,
	datab => \inst1|ALT_INV_regs[4][5]~q\,
	datac => \inst1|ALT_INV_regs[12][5]~q\,
	datad => \inst1|ALT_INV_regs[8][5]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux42~0_combout\);

-- Location: FF_X68_Y40_N14
\inst1|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][5]~q\);

-- Location: FF_X68_Y40_N20
\inst1|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][5]~q\);

-- Location: LABCELL_X71_Y38_N15
\inst1|regs[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[15][5]~feeder_combout\ = ( \inst1|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux10~3_combout\,
	combout => \inst1|regs[15][5]~feeder_combout\);

-- Location: FF_X71_Y38_N17
\inst1|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[15][5]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][5]~q\);

-- Location: LABCELL_X68_Y40_N27
\inst1|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux42~3_combout\ = ( \inst1|regs[15][5]~q\ & ( \inst11|instr_reg\(23) & ( (\inst11|instr_reg\(22)) # (\inst1|regs[11][5]~q\) ) ) ) # ( !\inst1|regs[15][5]~q\ & ( \inst11|instr_reg\(23) & ( (\inst1|regs[11][5]~q\ & !\inst11|instr_reg\(22)) ) ) ) # ( 
-- \inst1|regs[15][5]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[3][5]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[7][5]~q\)) ) ) ) # ( !\inst1|regs[15][5]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & 
-- ((\inst1|regs[3][5]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[7][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][5]~q\,
	datab => \inst1|ALT_INV_regs[7][5]~q\,
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst1|ALT_INV_regs[3][5]~q\,
	datae => \inst1|ALT_INV_regs[15][5]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux42~3_combout\);

-- Location: FF_X72_Y42_N31
\inst1|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][5]~q\);

-- Location: FF_X72_Y42_N8
\inst1|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][5]~q\);

-- Location: FF_X72_Y42_N38
\inst1|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][5]~q\);

-- Location: FF_X70_Y42_N10
\inst1|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][5]~q\);

-- Location: MLABCELL_X72_Y42_N9
\inst1|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux42~2_combout\ = ( \inst1|regs[10][5]~q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[6][5]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[14][5]~q\)) ) ) ) # ( !\inst1|regs[10][5]~q\ & ( \inst11|instr_reg\(22) & ( 
-- (!\inst11|instr_reg\(23) & ((\inst1|regs[6][5]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[14][5]~q\)) ) ) ) # ( \inst1|regs[10][5]~q\ & ( !\inst11|instr_reg\(22) & ( (\inst11|instr_reg\(23)) # (\inst1|regs[2][5]~q\) ) ) ) # ( !\inst1|regs[10][5]~q\ & 
-- ( !\inst11|instr_reg\(22) & ( (\inst1|regs[2][5]~q\ & !\inst11|instr_reg\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][5]~q\,
	datab => \inst1|ALT_INV_regs[14][5]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[6][5]~q\,
	datae => \inst1|ALT_INV_regs[10][5]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux42~2_combout\);

-- Location: LABCELL_X70_Y40_N18
\inst1|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux42~4_combout\ = ( \inst1|Mux42~3_combout\ & ( \inst1|Mux42~2_combout\ & ( ((!\inst11|instr_reg\(20) & ((\inst1|Mux42~0_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux42~1_combout\))) # (\inst11|instr_reg\(21)) ) ) ) # ( 
-- !\inst1|Mux42~3_combout\ & ( \inst1|Mux42~2_combout\ & ( (!\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux42~0_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux42~1_combout\)))) # (\inst11|instr_reg\(21) & (!\inst11|instr_reg\(20))) ) 
-- ) ) # ( \inst1|Mux42~3_combout\ & ( !\inst1|Mux42~2_combout\ & ( (!\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux42~0_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux42~1_combout\)))) # (\inst11|instr_reg\(21) & 
-- (\inst11|instr_reg\(20))) ) ) ) # ( !\inst1|Mux42~3_combout\ & ( !\inst1|Mux42~2_combout\ & ( (!\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux42~0_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux42~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(21),
	datab => \inst11|ALT_INV_instr_reg\(20),
	datac => \inst1|ALT_INV_Mux42~1_combout\,
	datad => \inst1|ALT_INV_Mux42~0_combout\,
	datae => \inst1|ALT_INV_Mux42~3_combout\,
	dataf => \inst1|ALT_INV_Mux42~2_combout\,
	combout => \inst1|Mux42~4_combout\);

-- Location: LABCELL_X75_Y40_N48
\inst10|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux10~0_combout\ = ( \inst1|Mux26~4_combout\ & ( \inst1|Mux42~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & ((\inst10|Mux13~0_combout\))) # (\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # 
-- (\inst11|instr_reg\(5))))) ) ) ) # ( !\inst1|Mux26~4_combout\ & ( \inst1|Mux42~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(5))))) ) ) ) # ( \inst1|Mux26~4_combout\ & ( 
-- !\inst1|Mux42~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(5))))) ) ) ) # ( !\inst1|Mux26~4_combout\ & ( !\inst1|Mux42~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst11|instr_reg\(5) & (\inst10|Mux13~1_combout\ & \inst10|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110000110111111111001100011111111100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(5),
	datab => \inst10|ALT_INV_Mux13~1_combout\,
	datac => \inst10|ALT_INV_Mux13~0_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux26~4_combout\,
	dataf => \inst1|ALT_INV_Mux42~4_combout\,
	combout => \inst10|Mux10~0_combout\);

-- Location: LABCELL_X67_Y40_N12
\inst11|instr_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[6]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w6_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[6]~feeder_combout\);

-- Location: FF_X67_Y40_N14
\inst11|instr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[6]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(6));

-- Location: LABCELL_X75_Y40_N36
\inst10|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux9~0_combout\ = ( \inst1|Mux41~4_combout\ & ( \inst1|Mux25~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & ((\inst10|Mux13~0_combout\))) # (\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # 
-- (\inst11|instr_reg\(6))))) ) ) ) # ( !\inst1|Mux41~4_combout\ & ( \inst1|Mux25~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(6))))) ) ) ) # ( \inst1|Mux41~4_combout\ & ( 
-- !\inst1|Mux25~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(6))))) ) ) ) # ( !\inst1|Mux41~4_combout\ & ( !\inst1|Mux25~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst11|instr_reg\(6) & (\inst10|Mux13~1_combout\ & \inst10|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110011000111111111000011011111111100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(6),
	datab => \inst10|ALT_INV_Mux13~1_combout\,
	datac => \inst10|ALT_INV_Mux13~0_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux41~4_combout\,
	dataf => \inst1|ALT_INV_Mux25~4_combout\,
	combout => \inst10|Mux9~0_combout\);

-- Location: FF_X71_Y40_N49
\inst1|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][7]~q\);

-- Location: FF_X74_Y40_N2
\inst1|regs[0][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][7]~DUPLICATE_q\);

-- Location: FF_X75_Y42_N40
\inst1|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][7]~q\);

-- Location: LABCELL_X74_Y40_N33
\inst1|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux40~0_combout\ = ( \inst11|instr_reg\(23) & ( \inst1|regs[12][7]~q\ & ( (\inst11|instr_reg\(22)) # (\inst1|regs[8][7]~q\) ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst1|regs[12][7]~q\ & ( (!\inst11|instr_reg\(22) & 
-- ((\inst1|regs[0][7]~DUPLICATE_q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[4][7]~q\)) ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst1|regs[12][7]~q\ & ( (\inst1|regs[8][7]~q\ & !\inst11|instr_reg\(22)) ) ) ) # ( !\inst11|instr_reg\(23) & ( 
-- !\inst1|regs[12][7]~q\ & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[0][7]~DUPLICATE_q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[4][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][7]~q\,
	datab => \inst1|ALT_INV_regs[8][7]~q\,
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst1|ALT_INV_regs[0][7]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst1|ALT_INV_regs[12][7]~q\,
	combout => \inst1|Mux40~0_combout\);

-- Location: FF_X72_Y40_N44
\inst1|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][7]~q\);

-- Location: FF_X72_Y40_N56
\inst1|regs[11][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][7]~DUPLICATE_q\);

-- Location: FF_X72_Y38_N7
\inst1|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][7]~q\);

-- Location: LABCELL_X70_Y41_N48
\inst1|regs[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[3][7]~feeder_combout\ = ( \inst1|Mux8~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux8~3_combout\,
	combout => \inst1|regs[3][7]~feeder_combout\);

-- Location: FF_X70_Y41_N49
\inst1|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[3][7]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][7]~q\);

-- Location: MLABCELL_X72_Y40_N57
\inst1|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux40~3_combout\ = ( \inst1|regs[15][7]~q\ & ( \inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23)) # ((\inst1|regs[11][7]~DUPLICATE_q\)))) # (\inst11|instr_reg\(22) & (((\inst1|regs[7][7]~q\)) # (\inst11|instr_reg\(23)))) 
-- ) ) ) # ( !\inst1|regs[15][7]~q\ & ( \inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23)) # ((\inst1|regs[11][7]~DUPLICATE_q\)))) # (\inst11|instr_reg\(22) & (!\inst11|instr_reg\(23) & (\inst1|regs[7][7]~q\))) ) ) ) # ( 
-- \inst1|regs[15][7]~q\ & ( !\inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & ((\inst1|regs[11][7]~DUPLICATE_q\)))) # (\inst11|instr_reg\(22) & (((\inst1|regs[7][7]~q\)) # (\inst11|instr_reg\(23)))) ) ) ) # ( 
-- !\inst1|regs[15][7]~q\ & ( !\inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & ((\inst1|regs[11][7]~DUPLICATE_q\)))) # (\inst11|instr_reg\(22) & (!\inst11|instr_reg\(23) & (\inst1|regs[7][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst1|ALT_INV_regs[7][7]~q\,
	datad => \inst1|ALT_INV_regs[11][7]~DUPLICATE_q\,
	datae => \inst1|ALT_INV_regs[15][7]~q\,
	dataf => \inst1|ALT_INV_regs[3][7]~q\,
	combout => \inst1|Mux40~3_combout\);

-- Location: FF_X73_Y39_N20
\inst1|regs[1][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][7]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y39_N36
\inst1|regs[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[13][7]~feeder_combout\ = ( \inst1|Mux8~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux8~3_combout\,
	combout => \inst1|regs[13][7]~feeder_combout\);

-- Location: FF_X73_Y39_N37
\inst1|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[13][7]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][7]~q\);

-- Location: FF_X73_Y39_N28
\inst1|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][7]~q\);

-- Location: FF_X74_Y39_N5
\inst1|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][7]~q\);

-- Location: LABCELL_X73_Y39_N21
\inst1|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux40~1_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[13][7]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[9][7]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[5][7]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[1][7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][7]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[13][7]~q\,
	datac => \inst1|ALT_INV_regs[5][7]~q\,
	datad => \inst1|ALT_INV_regs[9][7]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux40~1_combout\);

-- Location: FF_X73_Y41_N35
\inst1|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][7]~q\);

-- Location: FF_X73_Y41_N19
\inst1|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][7]~q\);

-- Location: FF_X73_Y41_N26
\inst1|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][7]~q\);

-- Location: FF_X74_Y39_N7
\inst1|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][7]~q\);

-- Location: LABCELL_X73_Y41_N42
\inst1|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux40~2_combout\ = ( \inst1|regs[10][7]~q\ & ( \inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22)) # (\inst1|regs[14][7]~q\) ) ) ) # ( !\inst1|regs[10][7]~q\ & ( \inst11|instr_reg\(23) & ( (\inst1|regs[14][7]~q\ & \inst11|instr_reg\(22)) ) ) ) # ( 
-- \inst1|regs[10][7]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[2][7]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[6][7]~q\)) ) ) ) # ( !\inst1|regs[10][7]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & 
-- ((\inst1|regs[2][7]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[6][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][7]~q\,
	datab => \inst1|ALT_INV_regs[6][7]~q\,
	datac => \inst1|ALT_INV_regs[2][7]~q\,
	datad => \inst11|ALT_INV_instr_reg\(22),
	datae => \inst1|ALT_INV_regs[10][7]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux40~2_combout\);

-- Location: LABCELL_X74_Y40_N3
\inst1|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux40~4_combout\ = ( \inst1|Mux40~1_combout\ & ( \inst1|Mux40~2_combout\ & ( (!\inst11|instr_reg\(21) & (((\inst11|instr_reg\(20))) # (\inst1|Mux40~0_combout\))) # (\inst11|instr_reg\(21) & (((!\inst11|instr_reg\(20)) # (\inst1|Mux40~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux40~1_combout\ & ( \inst1|Mux40~2_combout\ & ( (!\inst11|instr_reg\(21) & (\inst1|Mux40~0_combout\ & (!\inst11|instr_reg\(20)))) # (\inst11|instr_reg\(21) & (((!\inst11|instr_reg\(20)) # (\inst1|Mux40~3_combout\)))) ) ) ) # ( 
-- \inst1|Mux40~1_combout\ & ( !\inst1|Mux40~2_combout\ & ( (!\inst11|instr_reg\(21) & (((\inst11|instr_reg\(20))) # (\inst1|Mux40~0_combout\))) # (\inst11|instr_reg\(21) & (((\inst11|instr_reg\(20) & \inst1|Mux40~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux40~1_combout\ & ( !\inst1|Mux40~2_combout\ & ( (!\inst11|instr_reg\(21) & (\inst1|Mux40~0_combout\ & (!\inst11|instr_reg\(20)))) # (\inst11|instr_reg\(21) & (((\inst11|instr_reg\(20) & \inst1|Mux40~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux40~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst11|ALT_INV_instr_reg\(20),
	datad => \inst1|ALT_INV_Mux40~3_combout\,
	datae => \inst1|ALT_INV_Mux40~1_combout\,
	dataf => \inst1|ALT_INV_Mux40~2_combout\,
	combout => \inst1|Mux40~4_combout\);

-- Location: LABCELL_X75_Y39_N6
\inst9|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux9~0_combout\ = ( \inst9|Mux11~2_combout\ & ( \inst1|Mux25~4_combout\ & ( (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(6)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(6))) ) ) ) # ( !\inst9|Mux11~2_combout\ & ( \inst1|Mux25~4_combout\ & ( 
-- \inst9|Mux11~0_combout\ ) ) ) # ( \inst9|Mux11~2_combout\ & ( !\inst1|Mux25~4_combout\ & ( (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(6)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(6),
	datac => \inst11|ALT_INV_instr_reg\(6),
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	datae => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst1|ALT_INV_Mux25~4_combout\,
	combout => \inst9|Mux9~0_combout\);

-- Location: LABCELL_X75_Y40_N18
\inst10|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux7~0_combout\ = ( \inst1|Mux23~4_combout\ & ( \inst1|Mux39~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~0_combout\ & ((\inst10|Mux13~1_combout\))) # (\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # 
-- (\inst11|instr_reg\(8))))) ) ) ) # ( !\inst1|Mux23~4_combout\ & ( \inst1|Mux39~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(8))))) ) ) ) # ( \inst1|Mux23~4_combout\ & ( 
-- !\inst1|Mux39~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(8))))) ) ) ) # ( !\inst1|Mux23~4_combout\ & ( !\inst1|Mux39~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst11|instr_reg\(8) & (\inst10|Mux13~0_combout\ & \inst10|Mux13~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001101110011111100110111001100111111011100111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(8),
	datab => \inst10|ALT_INV_Mux15~0_combout\,
	datac => \inst10|ALT_INV_Mux13~0_combout\,
	datad => \inst10|ALT_INV_Mux13~1_combout\,
	datae => \inst1|ALT_INV_Mux23~4_combout\,
	dataf => \inst1|ALT_INV_Mux39~4_combout\,
	combout => \inst10|Mux7~0_combout\);

-- Location: FF_X70_Y40_N53
\inst1|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][9]~q\);

-- Location: FF_X70_Y40_N47
\inst1|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][9]~q\);

-- Location: FF_X70_Y40_N14
\inst1|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][9]~q\);

-- Location: FF_X74_Y38_N35
\inst1|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][9]~q\);

-- Location: LABCELL_X70_Y40_N27
\inst1|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux38~0_combout\ = ( \inst11|instr_reg\(22) & ( \inst1|regs[8][9]~q\ & ( (!\inst11|instr_reg\(23) & (\inst1|regs[4][9]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[12][9]~q\))) ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst1|regs[8][9]~q\ & ( 
-- (\inst11|instr_reg\(23)) # (\inst1|regs[0][9]~q\) ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst1|regs[8][9]~q\ & ( (!\inst11|instr_reg\(23) & (\inst1|regs[4][9]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[12][9]~q\))) ) ) ) # ( !\inst11|instr_reg\(22) & 
-- ( !\inst1|regs[8][9]~q\ & ( (\inst1|regs[0][9]~q\ & !\inst11|instr_reg\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][9]~q\,
	datab => \inst1|ALT_INV_regs[0][9]~q\,
	datac => \inst1|ALT_INV_regs[12][9]~q\,
	datad => \inst11|ALT_INV_instr_reg\(23),
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst1|ALT_INV_regs[8][9]~q\,
	combout => \inst1|Mux38~0_combout\);

-- Location: LABCELL_X74_Y42_N51
\inst1|regs[3][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[3][9]~feeder_combout\ = ( \inst1|Mux6~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~3_combout\,
	combout => \inst1|regs[3][9]~feeder_combout\);

-- Location: FF_X74_Y42_N52
\inst1|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[3][9]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][9]~q\);

-- Location: FF_X72_Y40_N2
\inst1|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][9]~q\);

-- Location: FF_X74_Y38_N38
\inst1|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][9]~q\);

-- Location: MLABCELL_X72_Y40_N27
\inst1|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux38~3_combout\ = ( \inst11|instr_reg\(23) & ( \inst1|regs[15][9]~q\ & ( (\inst1|regs[11][9]~q\) # (\inst11|instr_reg\(22)) ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[3][9]~q\))) # 
-- (\inst11|instr_reg\(22) & (\inst1|regs[7][9]~q\)) ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(22) & \inst1|regs[11][9]~q\) ) ) ) # ( !\inst11|instr_reg\(23) & ( !\inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(22) & 
-- ((\inst1|regs[3][9]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[7][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst1|ALT_INV_regs[7][9]~q\,
	datac => \inst1|ALT_INV_regs[3][9]~q\,
	datad => \inst1|ALT_INV_regs[11][9]~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst1|ALT_INV_regs[15][9]~q\,
	combout => \inst1|Mux38~3_combout\);

-- Location: FF_X73_Y41_N50
\inst1|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][9]~q\);

-- Location: FF_X73_Y41_N28
\inst1|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][9]~q\);

-- Location: FF_X74_Y39_N16
\inst1|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][9]~q\);

-- Location: FF_X73_Y41_N56
\inst1|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][9]~q\);

-- Location: LABCELL_X73_Y41_N57
\inst1|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux38~2_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[14][9]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[10][9]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[6][9]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[2][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][9]~q\,
	datab => \inst1|ALT_INV_regs[2][9]~q\,
	datac => \inst1|ALT_INV_regs[10][9]~q\,
	datad => \inst1|ALT_INV_regs[14][9]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux38~2_combout\);

-- Location: FF_X73_Y39_N35
\inst1|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][9]~q\);

-- Location: FF_X74_Y39_N59
\inst1|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][9]~q\);

-- Location: FF_X73_Y39_N53
\inst1|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][9]~q\);

-- Location: FF_X73_Y39_N14
\inst1|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][9]~q\);

-- Location: LABCELL_X73_Y39_N30
\inst1|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux38~1_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[13][9]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[9][9]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[5][9]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[1][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][9]~q\,
	datab => \inst1|ALT_INV_regs[9][9]~q\,
	datac => \inst1|ALT_INV_regs[1][9]~q\,
	datad => \inst1|ALT_INV_regs[5][9]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux38~1_combout\);

-- Location: LABCELL_X73_Y40_N33
\inst1|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux38~4_combout\ = ( \inst1|Mux38~2_combout\ & ( \inst1|Mux38~1_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux38~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux38~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux38~2_combout\ & ( \inst1|Mux38~1_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & (\inst1|Mux38~0_combout\))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux38~3_combout\)))) ) ) ) # ( 
-- \inst1|Mux38~2_combout\ & ( !\inst1|Mux38~1_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux38~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & ((\inst1|Mux38~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux38~2_combout\ & ( !\inst1|Mux38~1_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & (\inst1|Mux38~0_combout\))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & ((\inst1|Mux38~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst1|ALT_INV_Mux38~0_combout\,
	datad => \inst1|ALT_INV_Mux38~3_combout\,
	datae => \inst1|ALT_INV_Mux38~2_combout\,
	dataf => \inst1|ALT_INV_Mux38~1_combout\,
	combout => \inst1|Mux38~4_combout\);

-- Location: LABCELL_X73_Y40_N0
\inst10|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux6~0_combout\ = ( \inst1|Mux22~4_combout\ & ( \inst10|Mux15~0_combout\ & ( (!\inst10|Mux13~0_combout\ & (((\inst1|Mux38~4_combout\ & \inst10|Mux13~1_combout\)))) # (\inst10|Mux13~0_combout\ & (((!\inst10|Mux13~1_combout\)) # 
-- (\inst11|instr_reg\(9)))) ) ) ) # ( !\inst1|Mux22~4_combout\ & ( \inst10|Mux15~0_combout\ & ( (\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\ & ((\inst1|Mux38~4_combout\))) # (\inst10|Mux13~0_combout\ & (\inst11|instr_reg\(9))))) ) ) ) # ( 
-- \inst1|Mux22~4_combout\ & ( !\inst10|Mux15~0_combout\ ) ) # ( !\inst1|Mux22~4_combout\ & ( !\inst10|Mux15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000110110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Mux13~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(9),
	datac => \inst1|ALT_INV_Mux38~4_combout\,
	datad => \inst10|ALT_INV_Mux13~1_combout\,
	datae => \inst1|ALT_INV_Mux22~4_combout\,
	dataf => \inst10|ALT_INV_Mux15~0_combout\,
	combout => \inst10|Mux6~0_combout\);

-- Location: LABCELL_X75_Y43_N51
\inst1|regs[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[12][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[12][10]~feeder_combout\);

-- Location: FF_X75_Y43_N53
\inst1|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[12][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][10]~q\);

-- Location: LABCELL_X71_Y43_N21
\inst1|regs[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[13][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[13][10]~feeder_combout\);

-- Location: FF_X71_Y43_N22
\inst1|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[13][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][10]~q\);

-- Location: FF_X71_Y42_N2
\inst1|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][10]~q\);

-- Location: LABCELL_X75_Y43_N33
\inst1|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux37~3_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[15][10]~q\ & ( (\inst1|regs[13][10]~q\) # (\inst11|instr_reg\(21)) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[15][10]~q\ & ( (!\inst11|instr_reg\(21) & (\inst1|regs[12][10]~q\)) # 
-- (\inst11|instr_reg\(21) & ((\inst1|regs[14][10]~q\))) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[15][10]~q\ & ( (!\inst11|instr_reg\(21) & \inst1|regs[13][10]~q\) ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst1|regs[15][10]~q\ & ( 
-- (!\inst11|instr_reg\(21) & (\inst1|regs[12][10]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[14][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][10]~q\,
	datab => \inst1|ALT_INV_regs[14][10]~q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[13][10]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[15][10]~q\,
	combout => \inst1|Mux37~3_combout\);

-- Location: FF_X74_Y43_N31
\inst1|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][10]~q\);

-- Location: LABCELL_X75_Y43_N6
\inst1|regs[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[4][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[4][10]~feeder_combout\);

-- Location: FF_X75_Y43_N8
\inst1|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[4][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][10]~q\);

-- Location: FF_X74_Y43_N58
\inst1|regs[7][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][10]~DUPLICATE_q\);

-- Location: FF_X74_Y43_N37
\inst1|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][10]~q\);

-- Location: LABCELL_X75_Y43_N45
\inst1|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux37~1_combout\ = ( \inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[7][10]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[5][10]~q\ ) ) ) # ( \inst11|instr_reg\(21) & ( 
-- !\inst11|instr_reg\(20) & ( \inst1|regs[6][10]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( \inst1|regs[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][10]~q\,
	datab => \inst1|ALT_INV_regs[4][10]~q\,
	datac => \inst1|ALT_INV_regs[7][10]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[5][10]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux37~1_combout\);

-- Location: FF_X74_Y42_N26
\inst1|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][10]~q\);

-- Location: FF_X74_Y42_N44
\inst1|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][10]~q\);

-- Location: LABCELL_X73_Y42_N42
\inst1|regs[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[2][10]~feeder_combout\);

-- Location: FF_X73_Y42_N43
\inst1|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][10]~q\);

-- Location: FF_X71_Y42_N25
\inst1|regs[3][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][10]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y42_N45
\inst1|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux37~0_combout\ = ( \inst1|regs[3][10]~DUPLICATE_q\ & ( \inst11|instr_reg\(20) & ( (\inst11|instr_reg\(21)) # (\inst1|regs[1][10]~q\) ) ) ) # ( !\inst1|regs[3][10]~DUPLICATE_q\ & ( \inst11|instr_reg\(20) & ( (\inst1|regs[1][10]~q\ & 
-- !\inst11|instr_reg\(21)) ) ) ) # ( \inst1|regs[3][10]~DUPLICATE_q\ & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & (\inst1|regs[0][10]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[2][10]~q\))) ) ) ) # ( !\inst1|regs[3][10]~DUPLICATE_q\ & ( 
-- !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & (\inst1|regs[0][10]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[2][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][10]~q\,
	datab => \inst1|ALT_INV_regs[0][10]~q\,
	datac => \inst1|ALT_INV_regs[2][10]~q\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst1|ALT_INV_regs[3][10]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux37~0_combout\);

-- Location: FF_X74_Y39_N20
\inst1|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][10]~q\);

-- Location: FF_X74_Y39_N11
\inst1|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][10]~q\);

-- Location: FF_X74_Y39_N44
\inst1|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][10]~q\);

-- Location: LABCELL_X71_Y37_N3
\inst1|regs[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[8][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[8][10]~feeder_combout\);

-- Location: FF_X71_Y37_N5
\inst1|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[8][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][10]~q\);

-- Location: LABCELL_X74_Y39_N45
\inst1|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux37~2_combout\ = ( \inst1|regs[8][10]~q\ & ( \inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & (\inst1|regs[9][10]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[11][10]~q\))) ) ) ) # ( !\inst1|regs[8][10]~q\ & ( \inst11|instr_reg\(20) & ( 
-- (!\inst11|instr_reg\(21) & (\inst1|regs[9][10]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[11][10]~q\))) ) ) ) # ( \inst1|regs[8][10]~q\ & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21)) # (\inst1|regs[10][10]~q\) ) ) ) # ( 
-- !\inst1|regs[8][10]~q\ & ( !\inst11|instr_reg\(20) & ( (\inst1|regs[10][10]~q\ & \inst11|instr_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][10]~q\,
	datab => \inst1|ALT_INV_regs[10][10]~q\,
	datac => \inst1|ALT_INV_regs[11][10]~q\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst1|ALT_INV_regs[8][10]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux37~2_combout\);

-- Location: LABCELL_X75_Y43_N0
\inst1|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux37~4_combout\ = ( \inst1|Mux37~0_combout\ & ( \inst1|Mux37~2_combout\ & ( (!\inst11|instr_reg\(22)) # ((!\inst11|instr_reg\(23) & ((\inst1|Mux37~1_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux37~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux37~0_combout\ & ( \inst1|Mux37~2_combout\ & ( (!\inst11|instr_reg\(23) & (((\inst11|instr_reg\(22) & \inst1|Mux37~1_combout\)))) # (\inst11|instr_reg\(23) & (((!\inst11|instr_reg\(22))) # (\inst1|Mux37~3_combout\))) ) ) ) # ( 
-- \inst1|Mux37~0_combout\ & ( !\inst1|Mux37~2_combout\ & ( (!\inst11|instr_reg\(23) & (((!\inst11|instr_reg\(22)) # (\inst1|Mux37~1_combout\)))) # (\inst11|instr_reg\(23) & (\inst1|Mux37~3_combout\ & (\inst11|instr_reg\(22)))) ) ) ) # ( 
-- !\inst1|Mux37~0_combout\ & ( !\inst1|Mux37~2_combout\ & ( (\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux37~1_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux37~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux37~3_combout\,
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst1|ALT_INV_Mux37~1_combout\,
	datae => \inst1|ALT_INV_Mux37~0_combout\,
	dataf => \inst1|ALT_INV_Mux37~2_combout\,
	combout => \inst1|Mux37~4_combout\);

-- Location: LABCELL_X75_Y41_N48
\inst10|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux5~0_combout\ = ( \inst1|Mux21~4_combout\ & ( \inst1|Mux37~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & ((\inst10|Mux13~0_combout\))) # (\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # 
-- (\inst11|instr_reg\(10))))) ) ) ) # ( !\inst1|Mux21~4_combout\ & ( \inst1|Mux37~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(10))))) ) ) ) # ( \inst1|Mux21~4_combout\ & ( 
-- !\inst1|Mux37~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(10))))) ) ) ) # ( !\inst1|Mux21~4_combout\ & ( !\inst1|Mux37~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst10|Mux13~1_combout\ & (\inst11|instr_reg\(10) & \inst10|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111101111110101111100011111010111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Mux13~1_combout\,
	datab => \inst11|ALT_INV_instr_reg\(10),
	datac => \inst10|ALT_INV_Mux15~0_combout\,
	datad => \inst10|ALT_INV_Mux13~0_combout\,
	datae => \inst1|ALT_INV_Mux21~4_combout\,
	dataf => \inst1|ALT_INV_Mux37~4_combout\,
	combout => \inst10|Mux5~0_combout\);

-- Location: FF_X71_Y42_N13
\inst1|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][11]~q\);

-- Location: FF_X72_Y40_N20
\inst1|regs[7][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][11]~DUPLICATE_q\);

-- Location: FF_X71_Y42_N7
\inst1|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][11]~q\);

-- Location: FF_X71_Y42_N22
\inst1|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][11]~q\);

-- Location: MLABCELL_X72_Y42_N18
\inst1|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux36~3_combout\ = ( \inst1|regs[15][11]~q\ & ( \inst11|instr_reg\(23) & ( (\inst11|instr_reg\(22)) # (\inst1|regs[11][11]~q\) ) ) ) # ( !\inst1|regs[15][11]~q\ & ( \inst11|instr_reg\(23) & ( (\inst1|regs[11][11]~q\ & !\inst11|instr_reg\(22)) ) ) ) 
-- # ( \inst1|regs[15][11]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[3][11]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[7][11]~DUPLICATE_q\)) ) ) ) # ( !\inst1|regs[15][11]~q\ & ( !\inst11|instr_reg\(23) & ( 
-- (!\inst11|instr_reg\(22) & ((\inst1|regs[3][11]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[7][11]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][11]~q\,
	datab => \inst1|ALT_INV_regs[7][11]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[3][11]~q\,
	datad => \inst11|ALT_INV_instr_reg\(22),
	datae => \inst1|ALT_INV_regs[15][11]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux36~3_combout\);

-- Location: FF_X72_Y42_N5
\inst1|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][11]~q\);

-- Location: FF_X72_Y42_N44
\inst1|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][11]~q\);

-- Location: FF_X72_Y42_N26
\inst1|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][11]~q\);

-- Location: FF_X70_Y42_N31
\inst1|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][11]~q\);

-- Location: MLABCELL_X72_Y42_N27
\inst1|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux36~2_combout\ = ( \inst1|regs[10][11]~q\ & ( \inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22)) # (\inst1|regs[14][11]~q\) ) ) ) # ( !\inst1|regs[10][11]~q\ & ( \inst11|instr_reg\(23) & ( (\inst11|instr_reg\(22) & \inst1|regs[14][11]~q\) ) ) ) 
-- # ( \inst1|regs[10][11]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & (\inst1|regs[2][11]~q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[6][11]~q\))) ) ) ) # ( !\inst1|regs[10][11]~q\ & ( !\inst11|instr_reg\(23) & ( 
-- (!\inst11|instr_reg\(22) & (\inst1|regs[2][11]~q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[6][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][11]~q\,
	datab => \inst1|ALT_INV_regs[6][11]~q\,
	datac => \inst11|ALT_INV_instr_reg\(22),
	datad => \inst1|ALT_INV_regs[14][11]~q\,
	datae => \inst1|ALT_INV_regs[10][11]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux36~2_combout\);

-- Location: LABCELL_X71_Y43_N12
\inst1|regs[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[13][11]~feeder_combout\ = ( \inst1|Mux4~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~3_combout\,
	combout => \inst1|regs[13][11]~feeder_combout\);

-- Location: FF_X71_Y43_N13
\inst1|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[13][11]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][11]~q\);

-- Location: FF_X72_Y43_N8
\inst1|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][11]~q\);

-- Location: FF_X72_Y43_N14
\inst1|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][11]~q\);

-- Location: FF_X72_Y39_N32
\inst1|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][11]~q\);

-- Location: MLABCELL_X72_Y43_N33
\inst1|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux36~1_combout\ = ( \inst11|instr_reg\(22) & ( \inst1|regs[9][11]~q\ & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][11]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][11]~q\)) ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst1|regs[9][11]~q\ & ( 
-- (\inst11|instr_reg\(23)) # (\inst1|regs[1][11]~q\) ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst1|regs[9][11]~q\ & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][11]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][11]~q\)) ) ) ) # ( 
-- !\inst11|instr_reg\(22) & ( !\inst1|regs[9][11]~q\ & ( (\inst1|regs[1][11]~q\ & !\inst11|instr_reg\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][11]~q\,
	datab => \inst1|ALT_INV_regs[1][11]~q\,
	datac => \inst1|ALT_INV_regs[5][11]~q\,
	datad => \inst11|ALT_INV_instr_reg\(23),
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst1|ALT_INV_regs[9][11]~q\,
	combout => \inst1|Mux36~1_combout\);

-- Location: FF_X72_Y41_N2
\inst1|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][11]~q\);

-- Location: FF_X71_Y41_N1
\inst1|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][11]~q\);

-- Location: FF_X72_Y41_N55
\inst1|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][11]~q\);

-- Location: FF_X70_Y42_N43
\inst1|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][11]~q\);

-- Location: MLABCELL_X72_Y41_N57
\inst1|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux36~0_combout\ = ( \inst1|regs[8][11]~q\ & ( \inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22)) # (\inst1|regs[12][11]~q\) ) ) ) # ( !\inst1|regs[8][11]~q\ & ( \inst11|instr_reg\(23) & ( (\inst1|regs[12][11]~q\ & \inst11|instr_reg\(22)) ) ) ) # 
-- ( \inst1|regs[8][11]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & ((\inst1|regs[0][11]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[4][11]~q\)) ) ) ) # ( !\inst1|regs[8][11]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & 
-- ((\inst1|regs[0][11]~q\))) # (\inst11|instr_reg\(22) & (\inst1|regs[4][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][11]~q\,
	datab => \inst1|ALT_INV_regs[12][11]~q\,
	datac => \inst1|ALT_INV_regs[0][11]~q\,
	datad => \inst11|ALT_INV_instr_reg\(22),
	datae => \inst1|ALT_INV_regs[8][11]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux36~0_combout\);

-- Location: MLABCELL_X72_Y42_N0
\inst1|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux36~4_combout\ = ( \inst1|Mux36~1_combout\ & ( \inst1|Mux36~0_combout\ & ( (!\inst11|instr_reg\(21)) # ((!\inst11|instr_reg\(20) & ((\inst1|Mux36~2_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux36~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux36~1_combout\ & ( \inst1|Mux36~0_combout\ & ( (!\inst11|instr_reg\(20) & (((!\inst11|instr_reg\(21)) # (\inst1|Mux36~2_combout\)))) # (\inst11|instr_reg\(20) & (\inst1|Mux36~3_combout\ & ((\inst11|instr_reg\(21))))) ) ) ) # ( 
-- \inst1|Mux36~1_combout\ & ( !\inst1|Mux36~0_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux36~2_combout\ & \inst11|instr_reg\(21))))) # (\inst11|instr_reg\(20) & (((!\inst11|instr_reg\(21))) # (\inst1|Mux36~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux36~1_combout\ & ( !\inst1|Mux36~0_combout\ & ( (\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux36~2_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux36~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux36~3_combout\,
	datab => \inst11|ALT_INV_instr_reg\(20),
	datac => \inst1|ALT_INV_Mux36~2_combout\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst1|ALT_INV_Mux36~1_combout\,
	dataf => \inst1|ALT_INV_Mux36~0_combout\,
	combout => \inst1|Mux36~4_combout\);

-- Location: LABCELL_X73_Y40_N42
\inst10|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux4~0_combout\ = ( \inst1|Mux20~4_combout\ & ( \inst1|Mux36~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~0_combout\ & ((\inst10|Mux13~1_combout\))) # (\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # 
-- (\inst11|instr_reg\(11))))) ) ) ) # ( !\inst1|Mux20~4_combout\ & ( \inst1|Mux36~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(11))))) ) ) ) # ( \inst1|Mux20~4_combout\ & ( 
-- !\inst1|Mux36~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(11))))) ) ) ) # ( !\inst1|Mux20~4_combout\ & ( !\inst1|Mux36~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst10|Mux13~0_combout\ & (\inst11|instr_reg\(11) & \inst10|Mux13~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111101011111000111110000111110111111010111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Mux13~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(11),
	datac => \inst10|ALT_INV_Mux15~0_combout\,
	datad => \inst10|ALT_INV_Mux13~1_combout\,
	datae => \inst1|ALT_INV_Mux20~4_combout\,
	dataf => \inst1|ALT_INV_Mux36~4_combout\,
	combout => \inst10|Mux4~0_combout\);

-- Location: LABCELL_X75_Y39_N57
\inst9|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux8~0_combout\ = ( \inst1|Mux24~4_combout\ & ( (!\inst9|Mux11~0_combout\ & (((\inst11|instr_reg\(7) & \inst9|Mux11~2_combout\)))) # (\inst9|Mux11~0_combout\ & (((!\inst9|Mux11~2_combout\)) # (\inst11|pc\(7)))) ) ) # ( !\inst1|Mux24~4_combout\ & ( 
-- (\inst9|Mux11~2_combout\ & ((!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(7)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010100001111001101010000111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(7),
	datab => \inst11|ALT_INV_instr_reg\(7),
	datac => \inst9|ALT_INV_Mux11~0_combout\,
	datad => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst1|ALT_INV_Mux24~4_combout\,
	combout => \inst9|Mux8~0_combout\);

-- Location: M10K_X76_Y39_N0
\inst6|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X73_Y43_N48
\inst1|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~2_combout\ = ( \inst11|state.T2~q\ & ( \inst11|Mux11~0_combout\ & ( \inst11|Mux9~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux9~2_combout\,
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux11~0_combout\,
	combout => \inst1|Mux13~2_combout\);

-- Location: IOIBUF_X70_Y0_N35
\sip[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(7),
	o => \sip[7]~input_o\);

-- Location: FF_X72_Y37_N50
\inst|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[7]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(7));

-- Location: LABCELL_X73_Y43_N24
\inst1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~0_combout\ = ( !\inst11|Mux11~0_combout\ & ( \inst11|state.T2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux11~0_combout\,
	combout => \inst1|Mux13~0_combout\);

-- Location: MLABCELL_X72_Y37_N48
\inst1|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux8~1_combout\ = ( \inst|sip_r\(7) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(7) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(7) ) ) ) # ( !\inst|sip_r\(7) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(7),
	datae => \inst|ALT_INV_sip_r\(7),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux8~1_combout\);

-- Location: MLABCELL_X72_Y38_N24
\inst1|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux8~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux8~1_combout\ & ( (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # ((\inst2|LessThan0~19_combout\) # (\inst2|LessThan0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~2_combout\,
	datab => \inst1|ALT_INV_Mux13~1_combout\,
	datac => \inst2|ALT_INV_LessThan0~20_combout\,
	datad => \inst2|ALT_INV_LessThan0~19_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux8~1_combout\,
	combout => \inst1|Mux8~2_combout\);

-- Location: LABCELL_X75_Y38_N3
\inst11|alu_op1_sel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|alu_op1_sel[0]~1_combout\ = ( \inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(26) & (!\inst11|instr_reg\(28) & (\inst11|instr_reg\(25) & !\inst11|instr_reg\(27)))) ) ) # ( !\inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(25) & 
-- ((!\inst11|instr_reg\(26) & ((\inst11|instr_reg\(27)))) # (\inst11|instr_reg\(26) & (!\inst11|instr_reg\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011100000010000001110000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(26),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|alu_op1_sel[0]~1_combout\);

-- Location: LABCELL_X75_Y38_N15
\inst11|alu_op1_sel[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|alu_op1_sel[0]~0_combout\ = ( \inst11|instr_reg\(29) & ( \inst11|alu_op1_sel[0]~1_combout\ & ( (!\inst11|instr_reg\(31) & (\inst11|state.T2~q\ & (\inst11|instr_reg\(28) & \inst11|instr_reg\(30)))) ) ) ) # ( !\inst11|instr_reg\(29) & ( 
-- \inst11|alu_op1_sel[0]~1_combout\ & ( (!\inst11|instr_reg\(31) & (\inst11|state.T2~q\ & (!\inst11|instr_reg\(28) & \inst11|instr_reg\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(31),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(28),
	datad => \inst11|ALT_INV_instr_reg\(30),
	datae => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~1_combout\,
	combout => \inst11|alu_op1_sel[0]~0_combout\);

-- Location: LABCELL_X71_Y40_N18
\inst3|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux8~0_combout\ = ( \inst1|Mux24~4_combout\ & ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(7) ) ) ) # ( !\inst1|Mux24~4_combout\ & ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(7) ) ) ) # ( \inst1|Mux24~4_combout\ & ( 
-- !\inst11|alu_op1_sel[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(7),
	datae => \inst1|ALT_INV_Mux24~4_combout\,
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux8~0_combout\);

-- Location: LABCELL_X75_Y38_N33
\inst11|alu_op2_sel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|alu_op2_sel~0_combout\ = ( !\inst11|instr_reg\(29) & ( \inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & (\inst11|instr_reg\(31) & !\inst11|instr_reg\(26)))) ) ) ) # ( \inst11|instr_reg\(29) & ( 
-- !\inst11|instr_reg\(24) & ( (\inst11|instr_reg\(27) & (!\inst11|instr_reg\(25) & (\inst11|instr_reg\(31) & !\inst11|instr_reg\(26)))) ) ) ) # ( !\inst11|instr_reg\(29) & ( !\inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(25) & ((!\inst11|instr_reg\(27) & 
-- ((\inst11|instr_reg\(26)))) # (\inst11|instr_reg\(27) & (\inst11|instr_reg\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(27),
	datab => \inst11|ALT_INV_instr_reg\(25),
	datac => \inst11|ALT_INV_instr_reg\(31),
	datad => \inst11|ALT_INV_instr_reg\(26),
	datae => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|alu_op2_sel~0_combout\);

-- Location: LABCELL_X75_Y38_N24
\inst11|alu_op2_sel~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|alu_op2_sel~1_combout\ = ( \inst11|state.T2~q\ & ( (\inst11|alu_op2_sel~0_combout\ & (\inst11|instr_reg\(30) & (!\inst11|instr_reg\(28) $ (\inst11|instr_reg\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_alu_op2_sel~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst11|ALT_INV_instr_reg\(30),
	dataf => \inst11|ALT_INV_state.T2~q\,
	combout => \inst11|alu_op2_sel~1_combout\);

-- Location: LABCELL_X74_Y40_N45
\inst3|operand_2[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[7]~12_combout\ = ( \inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux40~4_combout\ ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux24~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux24~4_combout\,
	datad => \inst1|ALT_INV_Mux40~4_combout\,
	dataf => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	combout => \inst3|operand_2[7]~12_combout\);

-- Location: LABCELL_X70_Y42_N21
\inst11|irq_clr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|irq_clr~0_combout\ = ( !\inst11|instr_reg\(25) & ( (\inst11|instr_reg\(27) & !\inst11|instr_reg\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(27),
	datad => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(25),
	combout => \inst11|irq_clr~0_combout\);

-- Location: LABCELL_X75_Y38_N51
\inst11|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~0_combout\ = ( \inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(25) & (!\inst11|instr_reg\(28) & !\inst11|instr_reg\(24))) ) ) # ( !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & (!\inst11|instr_reg\(28) & 
-- \inst11|instr_reg\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(27),
	datab => \inst11|ALT_INV_instr_reg\(25),
	datac => \inst11|ALT_INV_instr_reg\(28),
	datad => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst11|Mux7~0_combout\);

-- Location: LABCELL_X70_Y42_N12
\inst11|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~0_combout\ = ( \inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(24) & !\inst11|instr_reg\(25)) ) ) # ( !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(24) & (!\inst11|instr_reg\(25) & \inst11|instr_reg\(27))) # (\inst11|instr_reg\(24) & 
-- (\inst11|instr_reg\(25) & !\inst11|instr_reg\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111000000000000111100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(24),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst11|Mux5~0_combout\);

-- Location: LABCELL_X70_Y42_N51
\inst11|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~1_combout\ = ( \inst11|instr_reg\(29) & ( (!\inst11|instr_reg\(26) & \inst11|irq_clr~0_combout\) ) ) # ( !\inst11|instr_reg\(29) & ( \inst11|Mux5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(26),
	datac => \inst11|ALT_INV_Mux5~0_combout\,
	datad => \inst11|ALT_INV_irq_clr~0_combout\,
	dataf => \inst11|ALT_INV_instr_reg\(29),
	combout => \inst11|Mux5~1_combout\);

-- Location: LABCELL_X70_Y42_N6
\inst3|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~2_combout\ = ( !\inst11|instr_reg\(28) & ( \inst11|Mux5~1_combout\ & ( (\inst11|state.T2~q\ & (!\inst11|instr_reg\(29) & (\inst11|irq_clr~0_combout\ & \inst11|Mux7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_irq_clr~0_combout\,
	datad => \inst11|ALT_INV_Mux7~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(28),
	dataf => \inst11|ALT_INV_Mux5~1_combout\,
	combout => \inst3|Mux16~2_combout\);

-- Location: LABCELL_X70_Y41_N3
\inst3|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~1_combout\ = ( \inst11|state.T2~q\ & ( \inst11|Mux5~1_combout\ & ( (!\inst11|instr_reg\(29) & (!\inst11|instr_reg\(28) & (!\inst11|Mux7~0_combout\ & \inst11|irq_clr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst11|ALT_INV_irq_clr~0_combout\,
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux5~1_combout\,
	combout => \inst3|Mux16~1_combout\);

-- Location: MLABCELL_X72_Y38_N36
\inst3|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~0_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst3|Mux8~0_combout\ & (\inst3|operand_2[7]~12_combout\ & \inst3|Mux16~2_combout\)) # (\inst3|Mux8~0_combout\ & ((\inst3|Mux16~2_combout\) # (\inst3|operand_2[7]~12_combout\))) ) ) # ( 
-- !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & ((\inst3|operand_2[7]~12_combout\) # (\inst3|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux8~0_combout\,
	datac => \inst3|ALT_INV_operand_2[7]~12_combout\,
	datad => \inst3|ALT_INV_Mux16~2_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux24~0_combout\);

-- Location: LABCELL_X73_Y43_N3
\inst1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~0_combout\ = ( !\inst11|Mux11~0_combout\ & ( (!\inst11|Mux9~2_combout\ & \inst11|rf_input_sel[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux9~2_combout\,
	datac => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst11|ALT_INV_Mux11~0_combout\,
	combout => \inst1|Mux14~0_combout\);

-- Location: LABCELL_X71_Y42_N3
\inst3|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~0_combout\ = ( \inst11|irq_clr~0_combout\ & ( \inst11|instr_reg\(29) & ( (!\inst11|instr_reg\(26) & (\inst11|instr_reg\(28) & \inst11|state.T2~q\)) ) ) ) # ( \inst11|irq_clr~0_combout\ & ( !\inst11|instr_reg\(29) & ( (!\inst11|instr_reg\(28) 
-- & (\inst11|state.T2~q\ & \inst11|Mux5~0_combout\)) ) ) ) # ( !\inst11|irq_clr~0_combout\ & ( !\inst11|instr_reg\(29) & ( (!\inst11|instr_reg\(28) & (\inst11|state.T2~q\ & \inst11|Mux5~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(26),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_Mux5~0_combout\,
	datae => \inst11|ALT_INV_irq_clr~0_combout\,
	dataf => \inst11|ALT_INV_instr_reg\(29),
	combout => \inst3|z_flag~0_combout\);

-- Location: LABCELL_X70_Y42_N45
\inst3|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~0_combout\ = (\inst3|z_flag~0_combout\ & (((!\inst11|irq_clr~0_combout\) # (\inst11|instr_reg\(29))) # (\inst11|instr_reg\(28))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000011100001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(28),
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst3|ALT_INV_z_flag~0_combout\,
	datad => \inst11|ALT_INV_irq_clr~0_combout\,
	combout => \inst3|Mux16~0_combout\);

-- Location: MLABCELL_X72_Y40_N9
\inst3|operand_2[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[6]~13_combout\ = ( \inst1|Mux41~4_combout\ & ( (\inst1|Mux25~4_combout\) # (\inst11|alu_op2_sel~1_combout\) ) ) # ( !\inst1|Mux41~4_combout\ & ( (!\inst11|alu_op2_sel~1_combout\ & \inst1|Mux25~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datac => \inst1|ALT_INV_Mux25~4_combout\,
	dataf => \inst1|ALT_INV_Mux41~4_combout\,
	combout => \inst3|operand_2[6]~13_combout\);

-- Location: LABCELL_X73_Y40_N36
\inst3|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux9~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(6) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux25~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(6),
	datac => \inst1|ALT_INV_Mux25~4_combout\,
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux9~0_combout\);

-- Location: LABCELL_X70_Y40_N12
\inst3|operand_2[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[5]~2_combout\ = ( \inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux42~4_combout\ ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux26~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux26~4_combout\,
	datac => \inst1|ALT_INV_Mux42~4_combout\,
	dataf => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	combout => \inst3|operand_2[5]~2_combout\);

-- Location: LABCELL_X71_Y40_N3
\inst3|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux10~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(5) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux26~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux26~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(5),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux10~0_combout\);

-- Location: LABCELL_X75_Y41_N12
\inst3|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux11~0_combout\ = ( \inst1|Mux27~4_combout\ & ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(4) ) ) ) # ( !\inst1|Mux27~4_combout\ & ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(4) ) ) ) # ( \inst1|Mux27~4_combout\ & ( 
-- !\inst11|alu_op1_sel[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(4),
	datae => \inst1|ALT_INV_Mux27~4_combout\,
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux11~0_combout\);

-- Location: LABCELL_X75_Y41_N45
\inst3|operand_2[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[4]~3_combout\ = ( \inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux43~4_combout\ ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux27~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux43~4_combout\,
	datad => \inst1|ALT_INV_Mux27~4_combout\,
	dataf => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	combout => \inst3|operand_2[4]~3_combout\);

-- Location: FF_X71_Y41_N31
\inst1|regs[7][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][3]~DUPLICATE_q\);

-- Location: FF_X74_Y41_N44
\inst1|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][3]~q\);

-- Location: FF_X71_Y41_N19
\inst1|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][3]~q\);

-- Location: FF_X70_Y41_N19
\inst1|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][3]~q\);

-- Location: LABCELL_X74_Y41_N45
\inst1|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux44~3_combout\ = ( \inst1|regs[3][3]~q\ & ( \inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & (\inst1|regs[11][3]~q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[15][3]~q\))) ) ) ) # ( !\inst1|regs[3][3]~q\ & ( \inst11|instr_reg\(23) & ( 
-- (!\inst11|instr_reg\(22) & (\inst1|regs[11][3]~q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[15][3]~q\))) ) ) ) # ( \inst1|regs[3][3]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22)) # (\inst1|regs[7][3]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst1|regs[3][3]~q\ & ( !\inst11|instr_reg\(23) & ( (\inst1|regs[7][3]~DUPLICATE_q\ & \inst11|instr_reg\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][3]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[11][3]~q\,
	datac => \inst1|ALT_INV_regs[15][3]~q\,
	datad => \inst11|ALT_INV_instr_reg\(22),
	datae => \inst1|ALT_INV_regs[3][3]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux44~3_combout\);

-- Location: FF_X70_Y40_N56
\inst1|regs[0][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][3]~DUPLICATE_q\);

-- Location: FF_X70_Y40_N17
\inst1|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][3]~q\);

-- Location: FF_X70_Y39_N35
\inst1|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][3]~q\);

-- Location: FF_X70_Y40_N50
\inst1|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][3]~q\);

-- Location: LABCELL_X70_Y40_N57
\inst1|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux44~0_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[12][3]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[8][3]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[4][3]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[0][3]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][3]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[12][3]~q\,
	datac => \inst1|ALT_INV_regs[8][3]~q\,
	datad => \inst1|ALT_INV_regs[4][3]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux44~0_combout\);

-- Location: LABCELL_X73_Y37_N36
\inst1|regs[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[14][3]~feeder_combout\ = ( \inst1|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux12~3_combout\,
	combout => \inst1|regs[14][3]~feeder_combout\);

-- Location: FF_X73_Y37_N38
\inst1|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[14][3]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][3]~q\);

-- Location: LABCELL_X73_Y37_N30
\inst1|regs[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[10][3]~feeder_combout\ = ( \inst1|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux12~3_combout\,
	combout => \inst1|regs[10][3]~feeder_combout\);

-- Location: FF_X73_Y37_N32
\inst1|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[10][3]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][3]~q\);

-- Location: FF_X73_Y41_N11
\inst1|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][3]~q\);

-- Location: FF_X73_Y41_N38
\inst1|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][3]~q\);

-- Location: LABCELL_X73_Y37_N15
\inst1|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux44~2_combout\ = ( \inst11|instr_reg\(22) & ( \inst1|regs[6][3]~q\ & ( (!\inst11|instr_reg\(23)) # (\inst1|regs[14][3]~q\) ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst1|regs[6][3]~q\ & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[2][3]~q\))) # 
-- (\inst11|instr_reg\(23) & (\inst1|regs[10][3]~q\)) ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst1|regs[6][3]~q\ & ( (\inst1|regs[14][3]~q\ & \inst11|instr_reg\(23)) ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst1|regs[6][3]~q\ & ( (!\inst11|instr_reg\(23) & 
-- ((\inst1|regs[2][3]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[10][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][3]~q\,
	datab => \inst1|ALT_INV_regs[10][3]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[2][3]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst1|ALT_INV_regs[6][3]~q\,
	combout => \inst1|Mux44~2_combout\);

-- Location: FF_X71_Y43_N34
\inst1|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][3]~q\);

-- Location: FF_X72_Y43_N19
\inst1|regs[5][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][3]~DUPLICATE_q\);

-- Location: FF_X74_Y41_N10
\inst1|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][3]~q\);

-- Location: FF_X72_Y43_N43
\inst1|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][3]~q\);

-- Location: LABCELL_X73_Y43_N36
\inst1|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux44~1_combout\ = ( \inst1|regs[1][3]~q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][3]~DUPLICATE_q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][3]~q\)) ) ) ) # ( !\inst1|regs[1][3]~q\ & ( \inst11|instr_reg\(22) 
-- & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][3]~DUPLICATE_q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][3]~q\)) ) ) ) # ( \inst1|regs[1][3]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23)) # (\inst1|regs[9][3]~q\) ) ) ) # ( 
-- !\inst1|regs[1][3]~q\ & ( !\inst11|instr_reg\(22) & ( (\inst1|regs[9][3]~q\ & \inst11|instr_reg\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][3]~q\,
	datab => \inst1|ALT_INV_regs[5][3]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[9][3]~q\,
	datad => \inst11|ALT_INV_instr_reg\(23),
	datae => \inst1|ALT_INV_regs[1][3]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux44~1_combout\);

-- Location: LABCELL_X74_Y41_N3
\inst1|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux44~4_combout\ = ( \inst1|Mux44~2_combout\ & ( \inst1|Mux44~1_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux44~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux44~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux44~2_combout\ & ( \inst1|Mux44~1_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & ((\inst1|Mux44~0_combout\)))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux44~3_combout\)))) ) ) ) # ( 
-- \inst1|Mux44~2_combout\ & ( !\inst1|Mux44~1_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux44~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & (\inst1|Mux44~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux44~2_combout\ & ( !\inst1|Mux44~1_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & ((\inst1|Mux44~0_combout\)))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & (\inst1|Mux44~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst1|ALT_INV_Mux44~3_combout\,
	datad => \inst1|ALT_INV_Mux44~0_combout\,
	datae => \inst1|ALT_INV_Mux44~2_combout\,
	dataf => \inst1|ALT_INV_Mux44~1_combout\,
	combout => \inst1|Mux44~4_combout\);

-- Location: LABCELL_X71_Y41_N12
\inst3|operand_2[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[3]~6_combout\ = ( \inst1|Mux44~4_combout\ & ( (\inst1|Mux28~4_combout\) # (\inst11|alu_op2_sel~1_combout\) ) ) # ( !\inst1|Mux44~4_combout\ & ( (!\inst11|alu_op2_sel~1_combout\ & \inst1|Mux28~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datad => \inst1|ALT_INV_Mux28~4_combout\,
	dataf => \inst1|ALT_INV_Mux44~4_combout\,
	combout => \inst3|operand_2[3]~6_combout\);

-- Location: LABCELL_X71_Y41_N48
\inst3|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux12~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(3) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux28~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux28~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(3),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux12~0_combout\);

-- Location: LABCELL_X71_Y39_N54
\inst3|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux13~0_combout\ = ( \inst11|instr_reg\(2) & ( \inst11|alu_op1_sel[0]~0_combout\ ) ) # ( \inst11|instr_reg\(2) & ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux29~4_combout\ ) ) ) # ( !\inst11|instr_reg\(2) & ( 
-- !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux29~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux29~4_combout\,
	datae => \inst11|ALT_INV_instr_reg\(2),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux13~0_combout\);

-- Location: LABCELL_X73_Y39_N0
\inst3|operand_2[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[2]~7_combout\ = ( \inst1|Mux45~4_combout\ & ( (\inst11|alu_op2_sel~1_combout\) # (\inst1|Mux29~4_combout\) ) ) # ( !\inst1|Mux45~4_combout\ & ( (\inst1|Mux29~4_combout\ & !\inst11|alu_op2_sel~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux29~4_combout\,
	datad => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	dataf => \inst1|ALT_INV_Mux45~4_combout\,
	combout => \inst3|operand_2[2]~7_combout\);

-- Location: FF_X70_Y39_N41
\inst11|instr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(1));

-- Location: LABCELL_X70_Y39_N57
\inst3|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux14~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux30~4_combout\ & ( \inst11|instr_reg\(1) ) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux30~4_combout\ ) ) # ( \inst11|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst1|Mux30~4_combout\ & ( \inst11|instr_reg\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(1),
	datae => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux30~4_combout\,
	combout => \inst3|Mux14~0_combout\);

-- Location: LABCELL_X74_Y39_N12
\inst3|operand_2[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[1]~10_combout\ = ( \inst1|Mux30~4_combout\ & ( (!\inst11|alu_op2_sel~1_combout\) # (\inst1|Mux46~4_combout\) ) ) # ( !\inst1|Mux30~4_combout\ & ( (\inst11|alu_op2_sel~1_combout\ & \inst1|Mux46~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datac => \inst1|ALT_INV_Mux46~4_combout\,
	dataf => \inst1|ALT_INV_Mux30~4_combout\,
	combout => \inst3|operand_2[1]~10_combout\);

-- Location: FF_X74_Y42_N56
\inst1|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][0]~q\);

-- Location: FF_X74_Y42_N14
\inst1|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][0]~q\);

-- Location: FF_X74_Y42_N32
\inst1|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][0]~q\);

-- Location: LABCELL_X73_Y42_N45
\inst1|regs[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][0]~feeder_combout\ = ( \inst1|Mux15~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux15~2_combout\,
	combout => \inst1|regs[2][0]~feeder_combout\);

-- Location: FF_X73_Y42_N46
\inst1|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][0]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][0]~q\);

-- Location: LABCELL_X74_Y42_N33
\inst1|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux47~0_combout\ = ( \inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[3][0]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[1][0]~q\ ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( 
-- \inst1|regs[2][0]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( \inst1|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][0]~q\,
	datab => \inst1|ALT_INV_regs[1][0]~q\,
	datac => \inst1|ALT_INV_regs[0][0]~q\,
	datad => \inst1|ALT_INV_regs[2][0]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux47~0_combout\);

-- Location: FF_X75_Y42_N56
\inst1|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][0]~q\);

-- Location: FF_X75_Y42_N44
\inst1|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][0]~q\);

-- Location: FF_X75_Y42_N49
\inst1|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][0]~q\);

-- Location: FF_X73_Y43_N1
\inst1|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][0]~q\);

-- Location: LABCELL_X75_Y42_N57
\inst1|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux47~3_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[15][0]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[14][0]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[13][0]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][0]~q\,
	datab => \inst1|ALT_INV_regs[12][0]~q\,
	datac => \inst1|ALT_INV_regs[13][0]~q\,
	datad => \inst1|ALT_INV_regs[15][0]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux47~3_combout\);

-- Location: FF_X74_Y43_N5
\inst1|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][0]~q\);

-- Location: FF_X74_Y43_N14
\inst1|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][0]~q\);

-- Location: FF_X74_Y43_N8
\inst1|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][0]~q\);

-- Location: FF_X73_Y43_N22
\inst1|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][0]~q\);

-- Location: LABCELL_X74_Y43_N9
\inst1|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux47~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[7][0]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[6][0]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[5][0]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][0]~q\,
	datab => \inst1|ALT_INV_regs[5][0]~q\,
	datac => \inst1|ALT_INV_regs[6][0]~q\,
	datad => \inst1|ALT_INV_regs[4][0]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux47~1_combout\);

-- Location: FF_X74_Y39_N56
\inst1|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][0]~q\);

-- Location: LABCELL_X74_Y39_N15
\inst1|regs[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[10][0]~feeder_combout\ = ( \inst1|Mux15~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux15~2_combout\,
	combout => \inst1|regs[10][0]~feeder_combout\);

-- Location: FF_X74_Y39_N17
\inst1|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[10][0]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][0]~q\);

-- Location: FF_X74_Y39_N26
\inst1|regs[11][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][0]~DUPLICATE_q\);

-- Location: FF_X74_Y41_N41
\inst1|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][0]~q\);

-- Location: LABCELL_X74_Y39_N51
\inst1|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux47~2_combout\ = ( \inst11|instr_reg\(21) & ( \inst1|regs[8][0]~q\ & ( (!\inst11|instr_reg\(20) & (\inst1|regs[10][0]~q\)) # (\inst11|instr_reg\(20) & ((\inst1|regs[11][0]~DUPLICATE_q\))) ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst1|regs[8][0]~q\ 
-- & ( (!\inst11|instr_reg\(20)) # (\inst1|regs[9][0]~q\) ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst1|regs[8][0]~q\ & ( (!\inst11|instr_reg\(20) & (\inst1|regs[10][0]~q\)) # (\inst11|instr_reg\(20) & ((\inst1|regs[11][0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst11|instr_reg\(21) & ( !\inst1|regs[8][0]~q\ & ( (\inst1|regs[9][0]~q\ & \inst11|instr_reg\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][0]~q\,
	datab => \inst11|ALT_INV_instr_reg\(20),
	datac => \inst1|ALT_INV_regs[10][0]~q\,
	datad => \inst1|ALT_INV_regs[11][0]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst1|ALT_INV_regs[8][0]~q\,
	combout => \inst1|Mux47~2_combout\);

-- Location: LABCELL_X75_Y42_N45
\inst1|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux47~4_combout\ = ( \inst11|instr_reg\(23) & ( \inst1|Mux47~2_combout\ & ( (!\inst11|instr_reg\(22)) # (\inst1|Mux47~3_combout\) ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst1|Mux47~2_combout\ & ( (!\inst11|instr_reg\(22) & 
-- (\inst1|Mux47~0_combout\)) # (\inst11|instr_reg\(22) & ((\inst1|Mux47~1_combout\))) ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst1|Mux47~2_combout\ & ( (\inst11|instr_reg\(22) & \inst1|Mux47~3_combout\) ) ) ) # ( !\inst11|instr_reg\(23) & ( 
-- !\inst1|Mux47~2_combout\ & ( (!\inst11|instr_reg\(22) & (\inst1|Mux47~0_combout\)) # (\inst11|instr_reg\(22) & ((\inst1|Mux47~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst1|ALT_INV_Mux47~0_combout\,
	datac => \inst1|ALT_INV_Mux47~3_combout\,
	datad => \inst1|ALT_INV_Mux47~1_combout\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst1|ALT_INV_Mux47~2_combout\,
	combout => \inst1|Mux47~4_combout\);

-- Location: LABCELL_X75_Y39_N51
\inst3|operand_2[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[0]~11_combout\ = ( \inst1|Mux47~4_combout\ & ( (\inst11|alu_op2_sel~1_combout\) # (\inst1|Mux31~4_combout\) ) ) # ( !\inst1|Mux47~4_combout\ & ( (\inst1|Mux31~4_combout\ & !\inst11|alu_op2_sel~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux31~4_combout\,
	datac => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	dataf => \inst1|ALT_INV_Mux47~4_combout\,
	combout => \inst3|operand_2[0]~11_combout\);

-- Location: LABCELL_X71_Y42_N36
\inst3|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~0_combout\ = ( \inst3|Mux15~0_combout\ & ( ((\inst3|Mux16~1_combout\ & \inst3|operand_2[0]~11_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|Mux15~0_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|operand_2[0]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datac => \inst3|ALT_INV_Mux16~1_combout\,
	datad => \inst3|ALT_INV_operand_2[0]~11_combout\,
	dataf => \inst3|ALT_INV_Mux15~0_combout\,
	combout => \inst3|Mux31~0_combout\);

-- Location: LABCELL_X71_Y39_N0
\inst3|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~66_cout\ = CARRY(( (!\inst11|instr_reg\(29) & (\inst11|state.T2~q\ & \inst11|Mux7~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	cin => GND,
	cout => \inst3|Add0~66_cout\);

-- Location: LABCELL_X71_Y39_N3
\inst3|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~45_sumout\ = SUM(( !\inst3|Mux15~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[0]~11_combout\ ) + ( \inst3|Add0~66_cout\ ))
-- \inst3|Add0~46\ = CARRY(( !\inst3|Mux15~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[0]~11_combout\ ) + ( \inst3|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst3|ALT_INV_Mux15~0_combout\,
	datad => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[0]~11_combout\,
	cin => \inst3|Add0~66_cout\,
	sumout => \inst3|Add0~45_sumout\,
	cout => \inst3|Add0~46\);

-- Location: MLABCELL_X72_Y42_N57
\inst1|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux15~1_combout\ = ( \inst11|instr_reg\(0) & ( \inst3|Add0~45_sumout\ & ( (!\inst1|Mux13~0_combout\ & (((!\inst11|rf_input_sel[1]~0_combout\)))) # (\inst1|Mux13~0_combout\ & (\inst11|rf_input_sel[1]~0_combout\ & ((\inst3|Mux31~0_combout\) # 
-- (\inst3|Mux16~0_combout\)))) ) ) ) # ( !\inst11|instr_reg\(0) & ( \inst3|Add0~45_sumout\ & ( (\inst1|Mux13~0_combout\ & (\inst11|rf_input_sel[1]~0_combout\ & ((\inst3|Mux31~0_combout\) # (\inst3|Mux16~0_combout\)))) ) ) ) # ( \inst11|instr_reg\(0) & ( 
-- !\inst3|Add0~45_sumout\ & ( (!\inst1|Mux13~0_combout\ & (!\inst11|rf_input_sel[1]~0_combout\)) # (\inst1|Mux13~0_combout\ & (\inst11|rf_input_sel[1]~0_combout\ & \inst3|Mux31~0_combout\)) ) ) ) # ( !\inst11|instr_reg\(0) & ( !\inst3|Add0~45_sumout\ & ( 
-- (\inst1|Mux13~0_combout\ & (\inst11|rf_input_sel[1]~0_combout\ & \inst3|Mux31~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110000001100001100000001000000111100000111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datad => \inst3|ALT_INV_Mux31~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(0),
	dataf => \inst3|ALT_INV_Add0~45_sumout\,
	combout => \inst1|Mux15~1_combout\);

-- Location: IOIBUF_X89_Y36_N38
\sip[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(0),
	o => \sip[0]~input_o\);

-- Location: FF_X73_Y43_N7
\inst|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[0]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(0));

-- Location: LABCELL_X75_Y40_N6
\inst11|sop_wr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|sop_wr~1_combout\ = ( \inst11|instr_reg\(29) & ( \inst11|state.T2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_instr_reg\(29),
	combout => \inst11|sop_wr~1_combout\);

-- Location: LABCELL_X75_Y39_N54
\inst11|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~0_combout\ = ( \inst11|instr_reg\(26) & ( \inst11|instr_reg\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(28),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst11|Mux9~0_combout\);

-- Location: LABCELL_X68_Y8_N0
\inst16|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~25_sumout\ = SUM(( \inst16|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \inst16|Add0~26\ = CARRY(( \inst16|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(0),
	cin => GND,
	sumout => \inst16|Add0~25_sumout\,
	cout => \inst16|Add0~26\);

-- Location: IOIBUF_X68_Y0_N35
\er_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_er_wr,
	o => \er_wr~input_o\);

-- Location: LABCELL_X68_Y8_N57
\inst16|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|state~0_combout\ = ( \inst16|state~q\ & ( !\er_wr~input_o\ ) ) # ( !\inst16|state~q\ & ( !\er_wr~input_o\ & ( \inst16|LessThan0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|ALT_INV_LessThan0~0_combout\,
	datae => \inst16|ALT_INV_state~q\,
	dataf => \ALT_INV_er_wr~input_o\,
	combout => \inst16|state~0_combout\);

-- Location: FF_X68_Y8_N59
\inst16|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|state~q\);

-- Location: LABCELL_X68_Y8_N33
\inst16|counter[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|counter[4]~0_combout\ = ( \inst16|LessThan0~0_combout\ ) # ( !\inst16|LessThan0~0_combout\ & ( (\inst16|state~q\) # (\er_wr~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_er_wr~input_o\,
	datad => \inst16|ALT_INV_state~q\,
	dataf => \inst16|ALT_INV_LessThan0~0_combout\,
	combout => \inst16|counter[4]~0_combout\);

-- Location: FF_X68_Y8_N2
\inst16|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~25_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(0));

-- Location: LABCELL_X68_Y8_N3
\inst16|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~21_sumout\ = SUM(( \inst16|counter\(1) ) + ( GND ) + ( \inst16|Add0~26\ ))
-- \inst16|Add0~22\ = CARRY(( \inst16|counter\(1) ) + ( GND ) + ( \inst16|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(1),
	cin => \inst16|Add0~26\,
	sumout => \inst16|Add0~21_sumout\,
	cout => \inst16|Add0~22\);

-- Location: FF_X68_Y8_N5
\inst16|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~21_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(1));

-- Location: LABCELL_X68_Y8_N6
\inst16|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~13_sumout\ = SUM(( \inst16|counter\(2) ) + ( GND ) + ( \inst16|Add0~22\ ))
-- \inst16|Add0~14\ = CARRY(( \inst16|counter\(2) ) + ( GND ) + ( \inst16|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(2),
	cin => \inst16|Add0~22\,
	sumout => \inst16|Add0~13_sumout\,
	cout => \inst16|Add0~14\);

-- Location: FF_X68_Y8_N7
\inst16|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~13_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(2));

-- Location: LABCELL_X68_Y8_N9
\inst16|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~17_sumout\ = SUM(( \inst16|counter\(3) ) + ( GND ) + ( \inst16|Add0~14\ ))
-- \inst16|Add0~18\ = CARRY(( \inst16|counter\(3) ) + ( GND ) + ( \inst16|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(3),
	cin => \inst16|Add0~14\,
	sumout => \inst16|Add0~17_sumout\,
	cout => \inst16|Add0~18\);

-- Location: FF_X68_Y8_N11
\inst16|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~17_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(3));

-- Location: LABCELL_X68_Y8_N12
\inst16|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~9_sumout\ = SUM(( \inst16|counter\(4) ) + ( GND ) + ( \inst16|Add0~18\ ))
-- \inst16|Add0~10\ = CARRY(( \inst16|counter\(4) ) + ( GND ) + ( \inst16|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(4),
	cin => \inst16|Add0~18\,
	sumout => \inst16|Add0~9_sumout\,
	cout => \inst16|Add0~10\);

-- Location: FF_X68_Y8_N13
\inst16|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~9_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(4));

-- Location: LABCELL_X68_Y8_N15
\inst16|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~5_sumout\ = SUM(( \inst16|counter\(5) ) + ( GND ) + ( \inst16|Add0~10\ ))
-- \inst16|Add0~6\ = CARRY(( \inst16|counter\(5) ) + ( GND ) + ( \inst16|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(5),
	cin => \inst16|Add0~10\,
	sumout => \inst16|Add0~5_sumout\,
	cout => \inst16|Add0~6\);

-- Location: FF_X68_Y8_N17
\inst16|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~5_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(5));

-- Location: LABCELL_X68_Y8_N18
\inst16|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~1_sumout\ = SUM(( \inst16|counter\(6) ) + ( GND ) + ( \inst16|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ALT_INV_counter\(6),
	cin => \inst16|Add0~6\,
	sumout => \inst16|Add0~1_sumout\);

-- Location: FF_X68_Y8_N20
\inst16|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|Add0~1_sumout\,
	sclr => \inst16|counter[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|counter\(6));

-- Location: LABCELL_X68_Y8_N24
\inst16|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|LessThan0~0_combout\ = ( \inst16|counter\(2) & ( \inst16|counter\(4) & ( (\inst16|counter\(6) & \inst16|counter\(5)) ) ) ) # ( !\inst16|counter\(2) & ( \inst16|counter\(4) & ( (\inst16|counter\(6) & \inst16|counter\(5)) ) ) ) # ( 
-- \inst16|counter\(2) & ( !\inst16|counter\(4) & ( (\inst16|counter\(6) & \inst16|counter\(5)) ) ) ) # ( !\inst16|counter\(2) & ( !\inst16|counter\(4) & ( (\inst16|counter\(3) & (\inst16|counter\(6) & \inst16|counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|ALT_INV_counter\(3),
	datac => \inst16|ALT_INV_counter\(6),
	datad => \inst16|ALT_INV_counter\(5),
	datae => \inst16|ALT_INV_counter\(2),
	dataf => \inst16|ALT_INV_counter\(4),
	combout => \inst16|LessThan0~0_combout\);

-- Location: LABCELL_X68_Y8_N36
\inst16|continue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|continue~0_combout\ = ( !\inst16|state~q\ & ( (\inst16|LessThan0~0_combout\ & !\er_wr~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|ALT_INV_LessThan0~0_combout\,
	datac => \ALT_INV_er_wr~input_o\,
	dataf => \inst16|ALT_INV_state~q\,
	combout => \inst16|continue~0_combout\);

-- Location: FF_X68_Y8_N37
\inst16|continue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst16|continue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|continue~q\);

-- Location: IOIBUF_X89_Y38_N38
\er_sw~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_er_sw,
	o => \er_sw~input_o\);

-- Location: LABCELL_X79_Y38_N39
\inst|er~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|er~0_combout\ = ( \inst|er~q\ & ( \er_sw~input_o\ ) ) # ( !\inst|er~q\ & ( \er_sw~input_o\ ) ) # ( \inst|er~q\ & ( !\er_sw~input_o\ & ( (!\inst11|sop_wr~1_combout\) # ((!\inst11|irq_clr~0_combout\) # ((!\inst11|Mux9~0_combout\) # 
-- (\inst16|continue~q\))) ) ) ) # ( !\inst|er~q\ & ( !\er_sw~input_o\ & ( \inst16|continue~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_sop_wr~1_combout\,
	datab => \inst11|ALT_INV_irq_clr~0_combout\,
	datac => \inst11|ALT_INV_Mux9~0_combout\,
	datad => \inst16|ALT_INV_continue~q\,
	datae => \inst|ALT_INV_er~q\,
	dataf => \ALT_INV_er_sw~input_o\,
	combout => \inst|er~0_combout\);

-- Location: FF_X79_Y38_N41
\inst|er\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|er~0_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|er~q\);

-- Location: LABCELL_X75_Y42_N36
\inst9|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux15~0_combout\ = ( \inst1|Mux31~4_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(0) & ((\inst9|Mux11~2_combout\)))) # (\inst9|Mux11~0_combout\ & (((!\inst9|Mux11~2_combout\) # (\inst11|pc\(0))))) ) ) # ( !\inst1|Mux31~4_combout\ & ( 
-- (\inst9|Mux11~2_combout\ & ((!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(0))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001100001111010100110000111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(0),
	datab => \inst11|ALT_INV_pc\(0),
	datac => \inst9|ALT_INV_Mux11~0_combout\,
	datad => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst1|ALT_INV_Mux31~4_combout\,
	combout => \inst9|Mux15~0_combout\);

-- Location: LABCELL_X75_Y39_N39
\inst9|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux14~0_combout\ = ( \inst1|Mux30~4_combout\ & ( \inst9|Mux11~0_combout\ & ( (!\inst9|Mux11~2_combout\) # (\inst11|pc\(1)) ) ) ) # ( !\inst1|Mux30~4_combout\ & ( \inst9|Mux11~0_combout\ & ( (\inst11|pc\(1) & \inst9|Mux11~2_combout\) ) ) ) # ( 
-- \inst1|Mux30~4_combout\ & ( !\inst9|Mux11~0_combout\ & ( (\inst11|instr_reg\(1) & \inst9|Mux11~2_combout\) ) ) ) # ( !\inst1|Mux30~4_combout\ & ( !\inst9|Mux11~0_combout\ & ( (\inst11|instr_reg\(1) & \inst9|Mux11~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(1),
	datac => \inst11|ALT_INV_pc\(1),
	datad => \inst9|ALT_INV_Mux11~2_combout\,
	datae => \inst1|ALT_INV_Mux30~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~0_combout\,
	combout => \inst9|Mux14~0_combout\);

-- Location: M10K_X76_Y43_N0
\inst6|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X73_Y43_N18
\inst1|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux15~3_combout\ = ( \inst1|Mux47~4_combout\ & ( \inst6|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst1|Mux13~0_combout\ & (((!\inst11|rf_input_sel[1]~0_combout\) # (\inst|er~q\)))) # (\inst1|Mux13~0_combout\ & 
-- (((\inst11|rf_input_sel[1]~0_combout\)) # (\inst|sip_r\(0)))) ) ) ) # ( !\inst1|Mux47~4_combout\ & ( \inst6|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst1|Mux13~0_combout\ & (((\inst|er~q\ & \inst11|rf_input_sel[1]~0_combout\)))) # 
-- (\inst1|Mux13~0_combout\ & (((\inst11|rf_input_sel[1]~0_combout\)) # (\inst|sip_r\(0)))) ) ) ) # ( \inst1|Mux47~4_combout\ & ( !\inst6|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst1|Mux13~0_combout\ & (((!\inst11|rf_input_sel[1]~0_combout\) # 
-- (\inst|er~q\)))) # (\inst1|Mux13~0_combout\ & (\inst|sip_r\(0) & ((!\inst11|rf_input_sel[1]~0_combout\)))) ) ) ) # ( !\inst1|Mux47~4_combout\ & ( !\inst6|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst1|Mux13~0_combout\ & (((\inst|er~q\ & 
-- \inst11|rf_input_sel[1]~0_combout\)))) # (\inst1|Mux13~0_combout\ & (\inst|sip_r\(0) & ((!\inst11|rf_input_sel[1]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_sip_r\(0),
	datab => \inst|ALT_INV_er~q\,
	datac => \inst1|ALT_INV_Mux13~0_combout\,
	datad => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datae => \inst1|ALT_INV_Mux47~4_combout\,
	dataf => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst1|Mux15~3_combout\);

-- Location: LABCELL_X73_Y43_N42
\inst1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux15~0_combout\ = ( \inst11|instr_reg\(0) & ( \inst2|LessThan0~19_combout\ & ( ((!\inst1|Mux13~0_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) # (\inst1|Mux15~3_combout\) ) ) ) # ( !\inst11|instr_reg\(0) & ( \inst2|LessThan0~19_combout\ & ( 
-- (\inst1|Mux15~3_combout\ & ((\inst11|rf_input_sel[1]~0_combout\) # (\inst1|Mux13~0_combout\))) ) ) ) # ( \inst11|instr_reg\(0) & ( !\inst2|LessThan0~19_combout\ & ( ((!\inst1|Mux13~0_combout\ & (\inst2|LessThan0~20_combout\ & 
-- !\inst11|rf_input_sel[1]~0_combout\))) # (\inst1|Mux15~3_combout\) ) ) ) # ( !\inst11|instr_reg\(0) & ( !\inst2|LessThan0~19_combout\ & ( (\inst1|Mux15~3_combout\ & (((!\inst2|LessThan0~20_combout\) # (\inst11|rf_input_sel[1]~0_combout\)) # 
-- (\inst1|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111001011110000111100000101000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst2|ALT_INV_LessThan0~20_combout\,
	datac => \inst1|ALT_INV_Mux15~3_combout\,
	datad => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(0),
	dataf => \inst2|ALT_INV_LessThan0~19_combout\,
	combout => \inst1|Mux15~0_combout\);

-- Location: LABCELL_X73_Y43_N27
\inst1|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux15~2_combout\ = ( \inst1|Mux15~0_combout\ & ( ((\inst11|state.T2~q\ & \inst11|Mux9~2_combout\)) # (\inst1|Mux15~1_combout\) ) ) # ( !\inst1|Mux15~0_combout\ & ( (\inst1|Mux15~1_combout\ & ((!\inst11|state.T2~q\) # (!\inst11|Mux9~2_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux9~2_combout\,
	datad => \inst1|ALT_INV_Mux15~1_combout\,
	dataf => \inst1|ALT_INV_Mux15~0_combout\,
	combout => \inst1|Mux15~2_combout\);

-- Location: FF_X74_Y39_N25
\inst1|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux15~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][0]~q\);

-- Location: LABCELL_X74_Y39_N54
\inst1|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux31~2_combout\ = ( \inst1|regs[9][0]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17)) # (\inst1|regs[11][0]~q\) ) ) ) # ( !\inst1|regs[9][0]~q\ & ( \inst11|instr_reg\(16) & ( (\inst11|instr_reg\(17) & \inst1|regs[11][0]~q\) ) ) ) # ( 
-- \inst1|regs[9][0]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[8][0]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[10][0]~q\))) ) ) ) # ( !\inst1|regs[9][0]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & 
-- (\inst1|regs[8][0]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[10][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(17),
	datab => \inst1|ALT_INV_regs[11][0]~q\,
	datac => \inst1|ALT_INV_regs[8][0]~q\,
	datad => \inst1|ALT_INV_regs[10][0]~q\,
	datae => \inst1|ALT_INV_regs[9][0]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux31~2_combout\);

-- Location: LABCELL_X74_Y43_N27
\inst1|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux31~1_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[7][0]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[5][0]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[6][0]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][0]~q\,
	datab => \inst1|ALT_INV_regs[5][0]~q\,
	datac => \inst1|ALT_INV_regs[6][0]~q\,
	datad => \inst1|ALT_INV_regs[4][0]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux31~1_combout\);

-- Location: LABCELL_X75_Y42_N51
\inst1|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux31~3_combout\ = ( \inst1|regs[13][0]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17)) # (\inst1|regs[15][0]~q\) ) ) ) # ( !\inst1|regs[13][0]~q\ & ( \inst11|instr_reg\(16) & ( (\inst11|instr_reg\(17) & \inst1|regs[15][0]~q\) ) ) ) # ( 
-- \inst1|regs[13][0]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[12][0]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][0]~q\)) ) ) ) # ( !\inst1|regs[13][0]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & 
-- ((\inst1|regs[12][0]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][0]~q\,
	datab => \inst1|ALT_INV_regs[12][0]~q\,
	datac => \inst11|ALT_INV_instr_reg\(17),
	datad => \inst1|ALT_INV_regs[15][0]~q\,
	datae => \inst1|ALT_INV_regs[13][0]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux31~3_combout\);

-- Location: LABCELL_X74_Y42_N15
\inst1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux31~0_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[3][0]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[1][0]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[2][0]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][0]~q\,
	datab => \inst1|ALT_INV_regs[1][0]~q\,
	datac => \inst1|ALT_INV_regs[0][0]~q\,
	datad => \inst1|ALT_INV_regs[2][0]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux31~0_combout\);

-- Location: LABCELL_X75_Y39_N24
\inst1|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux31~4_combout\ = ( \inst1|Mux31~3_combout\ & ( \inst1|Mux31~0_combout\ & ( (!\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18)) # (\inst1|Mux31~1_combout\)))) # (\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18))) # (\inst1|Mux31~2_combout\))) 
-- ) ) ) # ( !\inst1|Mux31~3_combout\ & ( \inst1|Mux31~0_combout\ & ( (!\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18)) # (\inst1|Mux31~1_combout\)))) # (\inst11|instr_reg\(19) & (\inst1|Mux31~2_combout\ & (!\inst11|instr_reg\(18)))) ) ) ) # ( 
-- \inst1|Mux31~3_combout\ & ( !\inst1|Mux31~0_combout\ & ( (!\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18) & \inst1|Mux31~1_combout\)))) # (\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18))) # (\inst1|Mux31~2_combout\))) ) ) ) # ( 
-- !\inst1|Mux31~3_combout\ & ( !\inst1|Mux31~0_combout\ & ( (!\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18) & \inst1|Mux31~1_combout\)))) # (\inst11|instr_reg\(19) & (\inst1|Mux31~2_combout\ & (!\inst11|instr_reg\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst1|ALT_INV_Mux31~2_combout\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_Mux31~1_combout\,
	datae => \inst1|ALT_INV_Mux31~3_combout\,
	dataf => \inst1|ALT_INV_Mux31~0_combout\,
	combout => \inst1|Mux31~4_combout\);

-- Location: LABCELL_X75_Y39_N0
\inst3|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux15~0_combout\ = (!\inst11|alu_op1_sel[0]~0_combout\ & ((\inst1|Mux31~4_combout\))) # (\inst11|alu_op1_sel[0]~0_combout\ & (\inst11|instr_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(0),
	datac => \inst1|ALT_INV_Mux31~4_combout\,
	datad => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux15~0_combout\);

-- Location: LABCELL_X71_Y39_N6
\inst3|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~41_sumout\ = SUM(( !\inst3|Mux14~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[1]~10_combout\ ) + ( \inst3|Add0~46\ ))
-- \inst3|Add0~42\ = CARRY(( !\inst3|Mux14~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[1]~10_combout\ ) + ( \inst3|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[1]~10_combout\,
	cin => \inst3|Add0~46\,
	sumout => \inst3|Add0~41_sumout\,
	cout => \inst3|Add0~42\);

-- Location: LABCELL_X71_Y39_N9
\inst3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~29_sumout\ = SUM(( !\inst3|Mux13~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[2]~7_combout\ ) + ( \inst3|Add0~42\ ))
-- \inst3|Add0~30\ = CARRY(( !\inst3|Mux13~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[2]~7_combout\ ) + ( \inst3|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux13~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[2]~7_combout\,
	cin => \inst3|Add0~42\,
	sumout => \inst3|Add0~29_sumout\,
	cout => \inst3|Add0~30\);

-- Location: LABCELL_X71_Y39_N12
\inst3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~25_sumout\ = SUM(( \inst3|operand_2[3]~6_combout\ ) + ( !\inst3|Mux12~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|Add0~30\ ))
-- \inst3|Add0~26\ = CARRY(( \inst3|operand_2[3]~6_combout\ ) + ( !\inst3|Mux12~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_operand_2[3]~6_combout\,
	dataf => \inst3|ALT_INV_Mux12~0_combout\,
	cin => \inst3|Add0~30\,
	sumout => \inst3|Add0~25_sumout\,
	cout => \inst3|Add0~26\);

-- Location: LABCELL_X71_Y39_N15
\inst3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~13_sumout\ = SUM(( !\inst3|Mux11~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[4]~3_combout\ ) + ( \inst3|Add0~26\ ))
-- \inst3|Add0~14\ = CARRY(( !\inst3|Mux11~0_combout\ $ ((((!\inst11|state.T2~q\) # (!\inst11|Mux7~0_combout\)) # (\inst11|instr_reg\(29)))) ) + ( \inst3|operand_2[4]~3_combout\ ) + ( \inst3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(29),
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux11~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[4]~3_combout\,
	cin => \inst3|Add0~26\,
	sumout => \inst3|Add0~13_sumout\,
	cout => \inst3|Add0~14\);

-- Location: LABCELL_X71_Y39_N18
\inst3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~9_sumout\ = SUM(( \inst3|operand_2[5]~2_combout\ ) + ( !\inst3|Mux10~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~14\ ))
-- \inst3|Add0~10\ = CARRY(( \inst3|operand_2[5]~2_combout\ ) + ( !\inst3|Mux10~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_operand_2[5]~2_combout\,
	dataf => \inst3|ALT_INV_Mux10~0_combout\,
	cin => \inst3|Add0~14\,
	sumout => \inst3|Add0~9_sumout\,
	cout => \inst3|Add0~10\);

-- Location: LABCELL_X71_Y39_N21
\inst3|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~53_sumout\ = SUM(( \inst3|operand_2[6]~13_combout\ ) + ( !\inst3|Mux9~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~10\ ))
-- \inst3|Add0~54\ = CARRY(( \inst3|operand_2[6]~13_combout\ ) + ( !\inst3|Mux9~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_operand_2[6]~13_combout\,
	dataf => \inst3|ALT_INV_Mux9~0_combout\,
	cin => \inst3|Add0~10\,
	sumout => \inst3|Add0~53_sumout\,
	cout => \inst3|Add0~54\);

-- Location: LABCELL_X71_Y39_N24
\inst3|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~49_sumout\ = SUM(( !\inst3|Mux8~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[7]~12_combout\ ) + ( \inst3|Add0~54\ ))
-- \inst3|Add0~50\ = CARRY(( !\inst3|Mux8~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[7]~12_combout\ ) + ( \inst3|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_Mux8~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[7]~12_combout\,
	cin => \inst3|Add0~54\,
	sumout => \inst3|Add0~49_sumout\,
	cout => \inst3|Add0~50\);

-- Location: MLABCELL_X72_Y38_N18
\inst1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux8~0_combout\ = ( \inst3|Add0~49_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux16~0_combout\) # (\inst3|Mux24~0_combout\))) ) ) # ( !\inst3|Add0~49_sumout\ & ( (\inst3|Mux24~0_combout\ & \inst1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux24~0_combout\,
	datac => \inst1|ALT_INV_Mux14~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~49_sumout\,
	combout => \inst1|Mux8~0_combout\);

-- Location: MLABCELL_X72_Y38_N57
\inst1|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux8~3_combout\ = ( \inst1|Mux14~1_combout\ & ( \inst1|Mux8~0_combout\ ) ) # ( !\inst1|Mux14~1_combout\ & ( \inst1|Mux8~0_combout\ ) ) # ( \inst1|Mux14~1_combout\ & ( !\inst1|Mux8~0_combout\ & ( (((\inst1|Mux40~4_combout\ & \inst1|Mux1~1_combout\)) 
-- # (\inst1|Mux8~2_combout\)) # (\inst6|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inst1|Mux14~1_combout\ & ( !\inst1|Mux8~0_combout\ & ( ((\inst1|Mux40~4_combout\ & \inst1|Mux1~1_combout\)) # (\inst1|Mux8~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111001101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux40~4_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \inst1|ALT_INV_Mux1~1_combout\,
	datad => \inst1|ALT_INV_Mux8~2_combout\,
	datae => \inst1|ALT_INV_Mux14~1_combout\,
	dataf => \inst1|ALT_INV_Mux8~0_combout\,
	combout => \inst1|Mux8~3_combout\);

-- Location: FF_X74_Y40_N38
\inst1|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][7]~q\);

-- Location: FF_X74_Y40_N1
\inst1|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][7]~q\);

-- Location: LABCELL_X74_Y40_N6
\inst1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~0_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[12][7]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[8][7]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( 
-- \inst1|regs[4][7]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][7]~q\,
	datab => \inst1|ALT_INV_regs[8][7]~q\,
	datac => \inst1|ALT_INV_regs[12][7]~q\,
	datad => \inst1|ALT_INV_regs[0][7]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux24~0_combout\);

-- Location: FF_X73_Y39_N19
\inst1|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][7]~q\);

-- Location: FF_X74_Y39_N4
\inst1|regs[9][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][7]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y40_N57
\inst1|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~1_combout\ = ( \inst1|regs[1][7]~q\ & ( \inst1|regs[9][7]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(18)) # ((!\inst11|instr_reg\(19) & ((\inst1|regs[5][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[13][7]~q\))) ) ) ) # ( !\inst1|regs[1][7]~q\ 
-- & ( \inst1|regs[9][7]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(18) & (((\inst11|instr_reg\(19))))) # (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|regs[5][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[13][7]~q\)))) ) ) ) # ( 
-- \inst1|regs[1][7]~q\ & ( !\inst1|regs[9][7]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(18) & (((!\inst11|instr_reg\(19))))) # (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|regs[5][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[13][7]~q\)))) 
-- ) ) ) # ( !\inst1|regs[1][7]~q\ & ( !\inst1|regs[9][7]~DUPLICATE_q\ & ( (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|regs[5][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[13][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][7]~q\,
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst1|ALT_INV_regs[5][7]~q\,
	datad => \inst11|ALT_INV_instr_reg\(19),
	datae => \inst1|ALT_INV_regs[1][7]~q\,
	dataf => \inst1|ALT_INV_regs[9][7]~DUPLICATE_q\,
	combout => \inst1|Mux24~1_combout\);

-- Location: FF_X72_Y40_N55
\inst1|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux8~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][7]~q\);

-- Location: MLABCELL_X72_Y40_N30
\inst1|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~3_combout\ = ( \inst1|regs[15][7]~q\ & ( \inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18)) # (\inst1|regs[7][7]~q\)))) # (\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18))) # (\inst1|regs[11][7]~q\))) ) ) ) # ( 
-- !\inst1|regs[15][7]~q\ & ( \inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18)) # (\inst1|regs[7][7]~q\)))) # (\inst11|instr_reg\(19) & (\inst1|regs[11][7]~q\ & (!\inst11|instr_reg\(18)))) ) ) ) # ( \inst1|regs[15][7]~q\ & ( 
-- !\inst1|regs[3][7]~q\ & ( (!\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18) & \inst1|regs[7][7]~q\)))) # (\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18))) # (\inst1|regs[11][7]~q\))) ) ) ) # ( !\inst1|regs[15][7]~q\ & ( !\inst1|regs[3][7]~q\ & ( 
-- (!\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18) & \inst1|regs[7][7]~q\)))) # (\inst11|instr_reg\(19) & (\inst1|regs[11][7]~q\ & (!\inst11|instr_reg\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst1|ALT_INV_regs[11][7]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[7][7]~q\,
	datae => \inst1|ALT_INV_regs[15][7]~q\,
	dataf => \inst1|ALT_INV_regs[3][7]~q\,
	combout => \inst1|Mux24~3_combout\);

-- Location: LABCELL_X73_Y41_N21
\inst1|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~2_combout\ = ( \inst1|regs[10][7]~q\ & ( \inst11|instr_reg\(18) & ( (!\inst11|instr_reg\(19) & ((\inst1|regs[6][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[14][7]~q\)) ) ) ) # ( !\inst1|regs[10][7]~q\ & ( \inst11|instr_reg\(18) & ( 
-- (!\inst11|instr_reg\(19) & ((\inst1|regs[6][7]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[14][7]~q\)) ) ) ) # ( \inst1|regs[10][7]~q\ & ( !\inst11|instr_reg\(18) & ( (\inst1|regs[2][7]~q\) # (\inst11|instr_reg\(19)) ) ) ) # ( !\inst1|regs[10][7]~q\ & 
-- ( !\inst11|instr_reg\(18) & ( (!\inst11|instr_reg\(19) & \inst1|regs[2][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][7]~q\,
	datab => \inst1|ALT_INV_regs[6][7]~q\,
	datac => \inst11|ALT_INV_instr_reg\(19),
	datad => \inst1|ALT_INV_regs[2][7]~q\,
	datae => \inst1|ALT_INV_regs[10][7]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux24~2_combout\);

-- Location: LABCELL_X74_Y40_N39
\inst1|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~4_combout\ = ( \inst11|instr_reg\(17) & ( \inst1|Mux24~2_combout\ & ( (!\inst11|instr_reg\(16)) # (\inst1|Mux24~3_combout\) ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst1|Mux24~2_combout\ & ( (!\inst11|instr_reg\(16) & 
-- (\inst1|Mux24~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux24~1_combout\))) ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst1|Mux24~2_combout\ & ( (\inst11|instr_reg\(16) & \inst1|Mux24~3_combout\) ) ) ) # ( !\inst11|instr_reg\(17) & ( 
-- !\inst1|Mux24~2_combout\ & ( (!\inst11|instr_reg\(16) & (\inst1|Mux24~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux24~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst1|ALT_INV_Mux24~0_combout\,
	datac => \inst1|ALT_INV_Mux24~1_combout\,
	datad => \inst1|ALT_INV_Mux24~3_combout\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst1|ALT_INV_Mux24~2_combout\,
	combout => \inst1|Mux24~4_combout\);

-- Location: LABCELL_X75_Y40_N12
\inst10|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux8~0_combout\ = ( \inst10|Mux13~0_combout\ & ( \inst1|Mux40~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & ((\inst1|Mux24~4_combout\))) # (\inst10|Mux13~1_combout\ & (\inst11|instr_reg\(7)))) ) ) ) # ( 
-- !\inst10|Mux13~0_combout\ & ( \inst1|Mux40~4_combout\ & ( (!\inst10|Mux15~0_combout\) # (\inst10|Mux13~1_combout\) ) ) ) # ( \inst10|Mux13~0_combout\ & ( !\inst1|Mux40~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & 
-- ((\inst1|Mux24~4_combout\))) # (\inst10|Mux13~1_combout\ & (\inst11|instr_reg\(7)))) ) ) ) # ( !\inst10|Mux13~0_combout\ & ( !\inst1|Mux40~4_combout\ & ( !\inst10|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110001110111111111001100111111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(7),
	datab => \inst10|ALT_INV_Mux13~1_combout\,
	datac => \inst1|ALT_INV_Mux24~4_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst10|ALT_INV_Mux13~0_combout\,
	dataf => \inst1|ALT_INV_Mux40~4_combout\,
	combout => \inst10|Mux8~0_combout\);

-- Location: LABCELL_X77_Y41_N30
\inst9|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux10~0_combout\ = ( \inst11|pc\(5) & ( \inst1|Mux26~4_combout\ & ( ((\inst9|Mux11~2_combout\ & \inst11|instr_reg\(5))) # (\inst9|Mux11~0_combout\) ) ) ) # ( !\inst11|pc\(5) & ( \inst1|Mux26~4_combout\ & ( (!\inst9|Mux11~2_combout\ & 
-- (\inst9|Mux11~0_combout\)) # (\inst9|Mux11~2_combout\ & (!\inst9|Mux11~0_combout\ & \inst11|instr_reg\(5))) ) ) ) # ( \inst11|pc\(5) & ( !\inst1|Mux26~4_combout\ & ( (\inst9|Mux11~2_combout\ & ((\inst11|instr_reg\(5)) # (\inst9|Mux11~0_combout\))) ) ) ) # 
-- ( !\inst11|pc\(5) & ( !\inst1|Mux26~4_combout\ & ( (\inst9|Mux11~2_combout\ & (!\inst9|Mux11~0_combout\ & \inst11|instr_reg\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001100001100001111000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst9|ALT_INV_Mux11~2_combout\,
	datac => \inst9|ALT_INV_Mux11~0_combout\,
	datad => \inst11|ALT_INV_instr_reg\(5),
	datae => \inst11|ALT_INV_pc\(5),
	dataf => \inst1|ALT_INV_Mux26~4_combout\,
	combout => \inst9|Mux10~0_combout\);

-- Location: M10K_X76_Y41_N0
\inst6|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: IOIBUF_X89_Y9_N55
\sip[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(4),
	o => \sip[4]~input_o\);

-- Location: FF_X88_Y9_N14
\inst|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[4]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(4));

-- Location: MLABCELL_X72_Y43_N21
\inst1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux11~1_combout\ = ( \inst1|Mux13~0_combout\ & ( \inst|sip_r\(4) ) ) # ( !\inst1|Mux13~0_combout\ & ( \inst|sip_r\(4) & ( \inst11|instr_reg\(4) ) ) ) # ( !\inst1|Mux13~0_combout\ & ( !\inst|sip_r\(4) & ( \inst11|instr_reg\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(4),
	datae => \inst1|ALT_INV_Mux13~0_combout\,
	dataf => \inst|ALT_INV_sip_r\(4),
	combout => \inst1|Mux11~1_combout\);

-- Location: MLABCELL_X72_Y38_N45
\inst1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux11~2_combout\ = ( \inst1|Mux11~1_combout\ & ( \inst2|LessThan0~19_combout\ & ( (!\inst11|rf_input_sel[1]~0_combout\ & !\inst1|Mux13~1_combout\) ) ) ) # ( \inst1|Mux11~1_combout\ & ( !\inst2|LessThan0~19_combout\ & ( 
-- (!\inst11|rf_input_sel[1]~0_combout\ & (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000100000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datac => \inst1|ALT_INV_Mux13~1_combout\,
	datad => \inst1|ALT_INV_Mux13~2_combout\,
	datae => \inst1|ALT_INV_Mux11~1_combout\,
	dataf => \inst2|ALT_INV_LessThan0~19_combout\,
	combout => \inst1|Mux11~2_combout\);

-- Location: MLABCELL_X72_Y38_N21
\inst3|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~0_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst3|operand_2[4]~3_combout\ & (\inst3|Mux11~0_combout\ & \inst3|Mux16~2_combout\)) # (\inst3|operand_2[4]~3_combout\ & ((\inst3|Mux16~2_combout\) # (\inst3|Mux11~0_combout\))) ) ) # ( 
-- !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & ((\inst3|Mux11~0_combout\) # (\inst3|operand_2[4]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_operand_2[4]~3_combout\,
	datac => \inst3|ALT_INV_Mux11~0_combout\,
	datad => \inst3|ALT_INV_Mux16~2_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux27~0_combout\);

-- Location: MLABCELL_X72_Y38_N9
\inst1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux11~0_combout\ = ( \inst3|Mux27~0_combout\ & ( \inst3|Add0~13_sumout\ & ( \inst1|Mux14~0_combout\ ) ) ) # ( !\inst3|Mux27~0_combout\ & ( \inst3|Add0~13_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux16~0_combout\) ) ) ) # ( 
-- \inst3|Mux27~0_combout\ & ( !\inst3|Add0~13_sumout\ & ( \inst1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux27~0_combout\,
	dataf => \inst3|ALT_INV_Add0~13_sumout\,
	combout => \inst1|Mux11~0_combout\);

-- Location: MLABCELL_X72_Y38_N3
\inst1|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux11~3_combout\ = ( \inst1|Mux1~1_combout\ & ( \inst1|Mux11~0_combout\ ) ) # ( !\inst1|Mux1~1_combout\ & ( \inst1|Mux11~0_combout\ ) ) # ( \inst1|Mux1~1_combout\ & ( !\inst1|Mux11~0_combout\ & ( (((\inst1|Mux14~1_combout\ & 
-- \inst6|altsyncram_component|auto_generated|q_a\(4))) # (\inst1|Mux43~4_combout\)) # (\inst1|Mux11~2_combout\) ) ) ) # ( !\inst1|Mux1~1_combout\ & ( !\inst1|Mux11~0_combout\ & ( ((\inst1|Mux14~1_combout\ & 
-- \inst6|altsyncram_component|auto_generated|q_a\(4))) # (\inst1|Mux11~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~1_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \inst1|ALT_INV_Mux11~2_combout\,
	datad => \inst1|ALT_INV_Mux43~4_combout\,
	datae => \inst1|ALT_INV_Mux1~1_combout\,
	dataf => \inst1|ALT_INV_Mux11~0_combout\,
	combout => \inst1|Mux11~3_combout\);

-- Location: FF_X75_Y41_N5
\inst1|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][4]~q\);

-- Location: LABCELL_X75_Y41_N33
\inst1|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux43~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[7][4]~q\ & ( (\inst11|instr_reg\(21)) # (\inst1|regs[5][4]~q\) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[7][4]~q\ & ( (!\inst11|instr_reg\(21) & (\inst1|regs[4][4]~q\)) # 
-- (\inst11|instr_reg\(21) & ((\inst1|regs[6][4]~q\))) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[7][4]~q\ & ( (\inst1|regs[5][4]~q\ & !\inst11|instr_reg\(21)) ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst1|regs[7][4]~q\ & ( (!\inst11|instr_reg\(21) & 
-- (\inst1|regs[4][4]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[6][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][4]~q\,
	datab => \inst1|ALT_INV_regs[4][4]~q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[6][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[7][4]~q\,
	combout => \inst1|Mux43~1_combout\);

-- Location: FF_X75_Y41_N38
\inst1|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux11~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][4]~q\);

-- Location: LABCELL_X75_Y41_N39
\inst1|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux43~0_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[1][4]~q\ & ( (!\inst11|instr_reg\(21)) # (\inst1|regs[3][4]~q\) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[1][4]~q\ & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[0][4]~q\))) # 
-- (\inst11|instr_reg\(21) & (\inst1|regs[2][4]~q\)) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[1][4]~q\ & ( (\inst1|regs[3][4]~q\ & \inst11|instr_reg\(21)) ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst1|regs[1][4]~q\ & ( (!\inst11|instr_reg\(21) & 
-- ((\inst1|regs[0][4]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[2][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][4]~q\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst1|ALT_INV_regs[2][4]~q\,
	datad => \inst1|ALT_INV_regs[0][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[1][4]~q\,
	combout => \inst1|Mux43~0_combout\);

-- Location: LABCELL_X74_Y41_N27
\inst1|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux43~2_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[10][4]~q\ & ( (!\inst11|instr_reg\(21) & (\inst1|regs[9][4]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[11][4]~q\))) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[10][4]~q\ & ( 
-- (\inst11|instr_reg\(21)) # (\inst1|regs[8][4]~q\) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[10][4]~q\ & ( (!\inst11|instr_reg\(21) & (\inst1|regs[9][4]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[11][4]~q\))) ) ) ) # ( !\inst11|instr_reg\(20) & 
-- ( !\inst1|regs[10][4]~q\ & ( (\inst1|regs[8][4]~q\ & !\inst11|instr_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[8][4]~q\,
	datab => \inst1|ALT_INV_regs[9][4]~q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[11][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[10][4]~q\,
	combout => \inst1|Mux43~2_combout\);

-- Location: LABCELL_X75_Y42_N21
\inst1|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux43~3_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[15][4]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[14][4]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[13][4]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][4]~q\,
	datab => \inst1|ALT_INV_regs[12][4]~q\,
	datac => \inst1|ALT_INV_regs[15][4]~q\,
	datad => \inst1|ALT_INV_regs[13][4]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux43~3_combout\);

-- Location: LABCELL_X75_Y41_N54
\inst1|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux43~4_combout\ = ( \inst1|Mux43~2_combout\ & ( \inst1|Mux43~3_combout\ & ( ((!\inst11|instr_reg\(22) & ((\inst1|Mux43~0_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux43~1_combout\))) # (\inst11|instr_reg\(23)) ) ) ) # ( 
-- !\inst1|Mux43~2_combout\ & ( \inst1|Mux43~3_combout\ & ( (!\inst11|instr_reg\(23) & ((!\inst11|instr_reg\(22) & ((\inst1|Mux43~0_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux43~1_combout\)))) # (\inst11|instr_reg\(23) & (\inst11|instr_reg\(22))) ) ) 
-- ) # ( \inst1|Mux43~2_combout\ & ( !\inst1|Mux43~3_combout\ & ( (!\inst11|instr_reg\(23) & ((!\inst11|instr_reg\(22) & ((\inst1|Mux43~0_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux43~1_combout\)))) # (\inst11|instr_reg\(23) & 
-- (!\inst11|instr_reg\(22))) ) ) ) # ( !\inst1|Mux43~2_combout\ & ( !\inst1|Mux43~3_combout\ & ( (!\inst11|instr_reg\(23) & ((!\inst11|instr_reg\(22) & ((\inst1|Mux43~0_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux43~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(23),
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst1|ALT_INV_Mux43~1_combout\,
	datad => \inst1|ALT_INV_Mux43~0_combout\,
	datae => \inst1|ALT_INV_Mux43~2_combout\,
	dataf => \inst1|ALT_INV_Mux43~3_combout\,
	combout => \inst1|Mux43~4_combout\);

-- Location: LABCELL_X75_Y41_N6
\inst10|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux11~0_combout\ = ( \inst1|Mux27~4_combout\ & ( \inst10|Mux13~0_combout\ & ( ((!\inst10|Mux13~1_combout\) # (!\inst10|Mux15~0_combout\)) # (\inst11|instr_reg\(4)) ) ) ) # ( !\inst1|Mux27~4_combout\ & ( \inst10|Mux13~0_combout\ & ( 
-- (!\inst10|Mux15~0_combout\) # ((\inst11|instr_reg\(4) & \inst10|Mux13~1_combout\)) ) ) ) # ( \inst1|Mux27~4_combout\ & ( !\inst10|Mux13~0_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst1|Mux43~4_combout\ & \inst10|Mux13~1_combout\)) ) ) ) # ( 
-- !\inst1|Mux27~4_combout\ & ( !\inst10|Mux13~0_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst1|Mux43~4_combout\ & \inst10|Mux13~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000000111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux43~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(4),
	datac => \inst10|ALT_INV_Mux13~1_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux27~4_combout\,
	dataf => \inst10|ALT_INV_Mux13~0_combout\,
	combout => \inst10|Mux11~0_combout\);

-- Location: LABCELL_X77_Y42_N48
\inst9|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux12~0_combout\ = ( \inst9|Mux11~2_combout\ & ( \inst1|Mux28~4_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(3))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(3)))) ) ) ) # ( !\inst9|Mux11~2_combout\ & ( \inst1|Mux28~4_combout\ & ( 
-- \inst9|Mux11~0_combout\ ) ) ) # ( \inst9|Mux11~2_combout\ & ( !\inst1|Mux28~4_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(3))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000111100000000111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(3),
	datac => \inst11|ALT_INV_pc\(3),
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	datae => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst1|ALT_INV_Mux28~4_combout\,
	combout => \inst9|Mux12~0_combout\);

-- Location: M10K_X76_Y42_N0
\inst6|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: IOIBUF_X89_Y37_N4
\sip[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(3),
	o => \sip[3]~input_o\);

-- Location: FF_X72_Y37_N17
\inst|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[3]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(3));

-- Location: MLABCELL_X72_Y37_N15
\inst1|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux12~1_combout\ = ( \inst|sip_r\(3) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(3) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(3) ) ) ) # ( !\inst|sip_r\(3) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(3),
	datae => \inst|ALT_INV_sip_r\(3),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux12~1_combout\);

-- Location: MLABCELL_X72_Y41_N45
\inst1|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux12~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux12~1_combout\ & ( (!\inst1|Mux13~1_combout\ & (((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~19_combout\)) # (\inst2|LessThan0~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst1|ALT_INV_Mux13~2_combout\,
	datac => \inst1|ALT_INV_Mux13~1_combout\,
	datad => \inst2|ALT_INV_LessThan0~19_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux12~1_combout\,
	combout => \inst1|Mux12~2_combout\);

-- Location: LABCELL_X71_Y41_N24
\inst3|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~0_combout\ = ( \inst3|operand_2[3]~6_combout\ & ( ((\inst3|Mux12~0_combout\ & \inst3|Mux16~1_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|operand_2[3]~6_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|Mux12~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datac => \inst3|ALT_INV_Mux12~0_combout\,
	datad => \inst3|ALT_INV_Mux16~1_combout\,
	dataf => \inst3|ALT_INV_operand_2[3]~6_combout\,
	combout => \inst3|Mux28~0_combout\);

-- Location: LABCELL_X71_Y41_N27
\inst1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux12~0_combout\ = ( \inst3|Add0~25_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux16~0_combout\) # (\inst3|Mux28~0_combout\))) ) ) # ( !\inst3|Add0~25_sumout\ & ( (\inst3|Mux28~0_combout\ & \inst1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux28~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst1|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_Add0~25_sumout\,
	combout => \inst1|Mux12~0_combout\);

-- Location: LABCELL_X71_Y41_N3
\inst1|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux12~3_combout\ = ( \inst1|Mux12~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux12~0_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst6|altsyncram_component|auto_generated|q_a\(3) & \inst1|Mux14~1_combout\)) # (\inst1|Mux12~2_combout\)) # 
-- (\inst1|Mux44~4_combout\) ) ) ) # ( \inst1|Mux12~0_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux12~0_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst6|altsyncram_component|auto_generated|q_a\(3) & \inst1|Mux14~1_combout\)) # 
-- (\inst1|Mux12~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111111111111111111100110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \inst1|ALT_INV_Mux44~4_combout\,
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux12~2_combout\,
	datae => \inst1|ALT_INV_Mux12~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux12~3_combout\);

-- Location: FF_X71_Y41_N20
\inst1|regs[15][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][3]~DUPLICATE_q\);

-- Location: FF_X71_Y41_N32
\inst1|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][3]~q\);

-- Location: LABCELL_X71_Y41_N39
\inst1|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux28~3_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[15][3]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[11][3]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( 
-- !\inst11|instr_reg\(19) & ( \inst1|regs[7][3]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[3][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[15][3]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[7][3]~q\,
	datac => \inst1|ALT_INV_regs[11][3]~q\,
	datad => \inst1|ALT_INV_regs[3][3]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux28~3_combout\);

-- Location: FF_X70_Y40_N55
\inst1|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][3]~q\);

-- Location: LABCELL_X70_Y40_N51
\inst1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux28~0_combout\ = ( \inst1|regs[8][3]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18)) # (\inst1|regs[12][3]~q\) ) ) ) # ( !\inst1|regs[8][3]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[12][3]~q\ & \inst11|instr_reg\(18)) ) ) ) # ( 
-- \inst1|regs[8][3]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[0][3]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[4][3]~q\)) ) ) ) # ( !\inst1|regs[8][3]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & 
-- ((\inst1|regs[0][3]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[4][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][3]~q\,
	datab => \inst1|ALT_INV_regs[12][3]~q\,
	datac => \inst1|ALT_INV_regs[0][3]~q\,
	datad => \inst11|ALT_INV_instr_reg\(18),
	datae => \inst1|ALT_INV_regs[8][3]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux28~0_combout\);

-- Location: FF_X73_Y37_N31
\inst1|regs[10][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[10][3]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][3]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y41_N6
\inst1|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux28~2_combout\ = ( \inst1|regs[14][3]~q\ & ( \inst1|regs[10][3]~DUPLICATE_q\ & ( ((!\inst11|instr_reg\(18) & ((\inst1|regs[2][3]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][3]~q\))) # (\inst11|instr_reg\(19)) ) ) ) # ( 
-- !\inst1|regs[14][3]~q\ & ( \inst1|regs[10][3]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(18) & (((\inst11|instr_reg\(19)) # (\inst1|regs[2][3]~q\)))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][3]~q\ & ((!\inst11|instr_reg\(19))))) ) ) ) # ( 
-- \inst1|regs[14][3]~q\ & ( !\inst1|regs[10][3]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(18) & (((\inst1|regs[2][3]~q\ & !\inst11|instr_reg\(19))))) # (\inst11|instr_reg\(18) & (((\inst11|instr_reg\(19))) # (\inst1|regs[6][3]~q\))) ) ) ) # ( 
-- !\inst1|regs[14][3]~q\ & ( !\inst1|regs[10][3]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & ((\inst1|regs[2][3]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][3]~q\,
	datab => \inst1|ALT_INV_regs[2][3]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst11|ALT_INV_instr_reg\(19),
	datae => \inst1|ALT_INV_regs[14][3]~q\,
	dataf => \inst1|ALT_INV_regs[10][3]~DUPLICATE_q\,
	combout => \inst1|Mux28~2_combout\);

-- Location: FF_X72_Y43_N20
\inst1|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][3]~q\);

-- Location: FF_X72_Y43_N44
\inst1|regs[1][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux12~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][3]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y43_N3
\inst1|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux28~1_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[13][3]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[5][3]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( 
-- \inst1|regs[9][3]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[1][3]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][3]~q\,
	datab => \inst1|ALT_INV_regs[1][3]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[13][3]~q\,
	datad => \inst1|ALT_INV_regs[9][3]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux28~1_combout\);

-- Location: LABCELL_X71_Y41_N57
\inst1|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux28~4_combout\ = ( \inst1|Mux28~2_combout\ & ( \inst1|Mux28~1_combout\ & ( (!\inst11|instr_reg\(16) & (((\inst1|Mux28~0_combout\)) # (\inst11|instr_reg\(17)))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17)) # ((\inst1|Mux28~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux28~2_combout\ & ( \inst1|Mux28~1_combout\ & ( (!\inst11|instr_reg\(16) & (!\inst11|instr_reg\(17) & ((\inst1|Mux28~0_combout\)))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17)) # ((\inst1|Mux28~3_combout\)))) ) ) ) # ( 
-- \inst1|Mux28~2_combout\ & ( !\inst1|Mux28~1_combout\ & ( (!\inst11|instr_reg\(16) & (((\inst1|Mux28~0_combout\)) # (\inst11|instr_reg\(17)))) # (\inst11|instr_reg\(16) & (\inst11|instr_reg\(17) & (\inst1|Mux28~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux28~2_combout\ & ( !\inst1|Mux28~1_combout\ & ( (!\inst11|instr_reg\(16) & (!\inst11|instr_reg\(17) & ((\inst1|Mux28~0_combout\)))) # (\inst11|instr_reg\(16) & (\inst11|instr_reg\(17) & (\inst1|Mux28~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst11|ALT_INV_instr_reg\(17),
	datac => \inst1|ALT_INV_Mux28~3_combout\,
	datad => \inst1|ALT_INV_Mux28~0_combout\,
	datae => \inst1|ALT_INV_Mux28~2_combout\,
	dataf => \inst1|ALT_INV_Mux28~1_combout\,
	combout => \inst1|Mux28~4_combout\);

-- Location: LABCELL_X75_Y41_N18
\inst10|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux12~0_combout\ = ( \inst1|Mux28~4_combout\ & ( \inst1|Mux44~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~0_combout\ & ((\inst10|Mux13~1_combout\))) # (\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # 
-- (\inst11|instr_reg\(3))))) ) ) ) # ( !\inst1|Mux28~4_combout\ & ( \inst1|Mux44~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(3))))) ) ) ) # ( \inst1|Mux28~4_combout\ & ( 
-- !\inst1|Mux44~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(3))))) ) ) ) # ( !\inst1|Mux28~4_combout\ & ( !\inst1|Mux44~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst11|instr_reg\(3) & (\inst10|Mux13~0_combout\ & \inst10|Mux13~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110011000111111111000011011111111100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(3),
	datab => \inst10|ALT_INV_Mux13~0_combout\,
	datac => \inst10|ALT_INV_Mux13~1_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux28~4_combout\,
	dataf => \inst1|ALT_INV_Mux44~4_combout\,
	combout => \inst10|Mux12~0_combout\);

-- Location: LABCELL_X71_Y41_N51
\inst3|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~0_combout\ = ( \inst3|operand_2[2]~7_combout\ & ( ((\inst3|Mux16~1_combout\ & \inst3|Mux13~0_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|operand_2[2]~7_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|Mux13~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~1_combout\,
	datac => \inst3|ALT_INV_Mux16~2_combout\,
	datad => \inst3|ALT_INV_Mux13~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[2]~7_combout\,
	combout => \inst3|Mux29~0_combout\);

-- Location: LABCELL_X74_Y38_N0
\inst1|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~3_combout\ = ( \inst3|Add0~29_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux16~0_combout\) # (\inst3|Mux29~0_combout\))) ) ) # ( !\inst3|Add0~29_sumout\ & ( (\inst3|Mux29~0_combout\ & \inst1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011111100000000001100110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux29~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst1|ALT_INV_Mux14~0_combout\,
	datae => \inst3|ALT_INV_Add0~29_sumout\,
	combout => \inst1|Mux13~3_combout\);

-- Location: IOIBUF_X89_Y38_N55
\sip[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(2),
	o => \sip[2]~input_o\);

-- Location: FF_X73_Y38_N11
\inst|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[2]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(2));

-- Location: LABCELL_X73_Y38_N9
\inst1|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~4_combout\ = (!\inst1|Mux13~0_combout\ & (\inst11|instr_reg\(2))) # (\inst1|Mux13~0_combout\ & ((\inst|sip_r\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(2),
	datac => \inst1|ALT_INV_Mux13~0_combout\,
	datad => \inst|ALT_INV_sip_r\(2),
	combout => \inst1|Mux13~4_combout\);

-- Location: LABCELL_X74_Y38_N15
\inst1|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~5_combout\ = ( \inst2|LessThan0~19_combout\ & ( \inst2|LessThan0~20_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux13~4_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( 
-- \inst2|LessThan0~20_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux13~4_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( \inst2|LessThan0~19_combout\ & ( !\inst2|LessThan0~20_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux13~4_combout\ 
-- & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( !\inst2|LessThan0~20_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux13~4_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & !\inst1|Mux13~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst1|ALT_INV_Mux13~4_combout\,
	datac => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datad => \inst1|ALT_INV_Mux13~2_combout\,
	datae => \inst2|ALT_INV_LessThan0~19_combout\,
	dataf => \inst2|ALT_INV_LessThan0~20_combout\,
	combout => \inst1|Mux13~5_combout\);

-- Location: LABCELL_X74_Y38_N27
\inst1|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~6_combout\ = ( \inst1|Mux13~3_combout\ & ( \inst1|Mux13~5_combout\ ) ) # ( !\inst1|Mux13~3_combout\ & ( \inst1|Mux13~5_combout\ ) ) # ( \inst1|Mux13~3_combout\ & ( !\inst1|Mux13~5_combout\ ) ) # ( !\inst1|Mux13~3_combout\ & ( 
-- !\inst1|Mux13~5_combout\ & ( (!\inst1|Mux45~4_combout\ & (\inst1|Mux14~1_combout\ & ((\inst6|altsyncram_component|auto_generated|q_a\(2))))) # (\inst1|Mux45~4_combout\ & (((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(2))) # 
-- (\inst1|Mux1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux45~4_combout\,
	datab => \inst1|ALT_INV_Mux14~1_combout\,
	datac => \inst1|ALT_INV_Mux1~1_combout\,
	datad => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \inst1|ALT_INV_Mux13~3_combout\,
	dataf => \inst1|ALT_INV_Mux13~5_combout\,
	combout => \inst1|Mux13~6_combout\);

-- Location: FF_X74_Y42_N53
\inst1|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][2]~q\);

-- Location: LABCELL_X74_Y42_N39
\inst1|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux45~0_combout\ = ( \inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[3][2]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[1][2]~q\ ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( 
-- \inst1|regs[2][2]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( \inst1|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][2]~q\,
	datab => \inst1|ALT_INV_regs[1][2]~q\,
	datac => \inst1|ALT_INV_regs[2][2]~q\,
	datad => \inst1|ALT_INV_regs[0][2]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux45~0_combout\);

-- Location: FF_X77_Y40_N31
\inst1|regs[7][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux13~6_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][2]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y40_N57
\inst1|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux45~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[7][2]~DUPLICATE_q\ & ( (\inst11|instr_reg\(21)) # (\inst1|regs[5][2]~q\) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[7][2]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(21) & 
-- (\inst1|regs[4][2]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[6][2]~q\))) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[7][2]~DUPLICATE_q\ & ( (\inst1|regs[5][2]~q\ & !\inst11|instr_reg\(21)) ) ) ) # ( !\inst11|instr_reg\(20) & ( 
-- !\inst1|regs[7][2]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(21) & (\inst1|regs[4][2]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[6][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][2]~q\,
	datab => \inst1|ALT_INV_regs[4][2]~q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[6][2]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[7][2]~DUPLICATE_q\,
	combout => \inst1|Mux45~1_combout\);

-- Location: MLABCELL_X72_Y39_N45
\inst1|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux45~2_combout\ = ( \inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[11][2]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[9][2]~q\ ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( 
-- \inst1|regs[10][2]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( \inst1|regs[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][2]~q\,
	datab => \inst1|ALT_INV_regs[11][2]~q\,
	datac => \inst1|ALT_INV_regs[10][2]~q\,
	datad => \inst1|ALT_INV_regs[8][2]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux45~2_combout\);

-- Location: LABCELL_X74_Y37_N15
\inst1|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux45~3_combout\ = ( \inst1|regs[15][2]~q\ & ( \inst11|instr_reg\(21) & ( (\inst11|instr_reg\(20)) # (\inst1|regs[14][2]~q\) ) ) ) # ( !\inst1|regs[15][2]~q\ & ( \inst11|instr_reg\(21) & ( (\inst1|regs[14][2]~q\ & !\inst11|instr_reg\(20)) ) ) ) # ( 
-- \inst1|regs[15][2]~q\ & ( !\inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(20) & ((\inst1|regs[12][2]~q\))) # (\inst11|instr_reg\(20) & (\inst1|regs[13][2]~q\)) ) ) ) # ( !\inst1|regs[15][2]~q\ & ( !\inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(20) & 
-- ((\inst1|regs[12][2]~q\))) # (\inst11|instr_reg\(20) & (\inst1|regs[13][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][2]~q\,
	datab => \inst1|ALT_INV_regs[13][2]~q\,
	datac => \inst11|ALT_INV_instr_reg\(20),
	datad => \inst1|ALT_INV_regs[12][2]~q\,
	datae => \inst1|ALT_INV_regs[15][2]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux45~3_combout\);

-- Location: LABCELL_X74_Y40_N12
\inst1|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux45~4_combout\ = ( \inst1|Mux45~2_combout\ & ( \inst1|Mux45~3_combout\ & ( ((!\inst11|instr_reg\(22) & (\inst1|Mux45~0_combout\)) # (\inst11|instr_reg\(22) & ((\inst1|Mux45~1_combout\)))) # (\inst11|instr_reg\(23)) ) ) ) # ( 
-- !\inst1|Mux45~2_combout\ & ( \inst1|Mux45~3_combout\ & ( (!\inst11|instr_reg\(22) & (!\inst11|instr_reg\(23) & (\inst1|Mux45~0_combout\))) # (\inst11|instr_reg\(22) & (((\inst1|Mux45~1_combout\)) # (\inst11|instr_reg\(23)))) ) ) ) # ( 
-- \inst1|Mux45~2_combout\ & ( !\inst1|Mux45~3_combout\ & ( (!\inst11|instr_reg\(22) & (((\inst1|Mux45~0_combout\)) # (\inst11|instr_reg\(23)))) # (\inst11|instr_reg\(22) & (!\inst11|instr_reg\(23) & ((\inst1|Mux45~1_combout\)))) ) ) ) # ( 
-- !\inst1|Mux45~2_combout\ & ( !\inst1|Mux45~3_combout\ & ( (!\inst11|instr_reg\(23) & ((!\inst11|instr_reg\(22) & (\inst1|Mux45~0_combout\)) # (\inst11|instr_reg\(22) & ((\inst1|Mux45~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst1|ALT_INV_Mux45~0_combout\,
	datad => \inst1|ALT_INV_Mux45~1_combout\,
	datae => \inst1|ALT_INV_Mux45~2_combout\,
	dataf => \inst1|ALT_INV_Mux45~3_combout\,
	combout => \inst1|Mux45~4_combout\);

-- Location: LABCELL_X75_Y40_N24
\inst10|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux13~2_combout\ = ( \inst1|Mux45~4_combout\ & ( \inst1|Mux29~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((!\inst10|Mux13~1_combout\ & ((\inst10|Mux13~0_combout\))) # (\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # 
-- (\inst11|instr_reg\(2))))) ) ) ) # ( !\inst1|Mux45~4_combout\ & ( \inst1|Mux29~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & ((!\inst10|Mux13~1_combout\) # (\inst11|instr_reg\(2))))) ) ) ) # ( \inst1|Mux45~4_combout\ & ( 
-- !\inst1|Mux29~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~1_combout\ & ((!\inst10|Mux13~0_combout\) # (\inst11|instr_reg\(2))))) ) ) ) # ( !\inst1|Mux45~4_combout\ & ( !\inst1|Mux29~4_combout\ & ( (!\inst10|Mux15~0_combout\) # 
-- ((\inst11|instr_reg\(2) & (\inst10|Mux13~1_combout\ & \inst10|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110011000111111111000011011111111100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(2),
	datab => \inst10|ALT_INV_Mux13~1_combout\,
	datac => \inst10|ALT_INV_Mux13~0_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux45~4_combout\,
	dataf => \inst1|ALT_INV_Mux29~4_combout\,
	combout => \inst10|Mux13~2_combout\);

-- Location: LABCELL_X75_Y38_N6
\inst9|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux6~0_combout\ = ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(9))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(9)))) ) ) # ( !\inst9|Mux11~2_combout\ & ( (\inst9|Mux11~0_combout\ & \inst1|Mux22~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(9),
	datab => \inst9|ALT_INV_Mux11~0_combout\,
	datac => \inst11|ALT_INV_pc\(9),
	datad => \inst1|ALT_INV_Mux22~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux6~0_combout\);

-- Location: M10K_X76_Y38_N0
\inst6|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X73_Y40_N48
\inst3|operand_2[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[8]~15_combout\ = ( \inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux23~4_combout\ & ( \inst1|Mux39~4_combout\ ) ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux23~4_combout\ ) ) # ( \inst11|alu_op2_sel~1_combout\ & ( 
-- !\inst1|Mux23~4_combout\ & ( \inst1|Mux39~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux39~4_combout\,
	datae => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	dataf => \inst1|ALT_INV_Mux23~4_combout\,
	combout => \inst3|operand_2[8]~15_combout\);

-- Location: LABCELL_X70_Y40_N9
\inst3|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux7~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux23~4_combout\ & ( \inst11|instr_reg\(8) ) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux23~4_combout\ ) ) # ( \inst11|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst1|Mux23~4_combout\ & ( \inst11|instr_reg\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_instr_reg\(8),
	datae => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux23~4_combout\,
	combout => \inst3|Mux7~0_combout\);

-- Location: LABCELL_X70_Y42_N15
\inst3|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~0_combout\ = ( \inst3|Mux7~0_combout\ & ( ((\inst3|operand_2[8]~15_combout\ & \inst3|Mux16~1_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|Mux7~0_combout\ & ( (\inst3|operand_2[8]~15_combout\ & \inst3|Mux16~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_operand_2[8]~15_combout\,
	datac => \inst3|ALT_INV_Mux16~2_combout\,
	datad => \inst3|ALT_INV_Mux16~1_combout\,
	dataf => \inst3|ALT_INV_Mux7~0_combout\,
	combout => \inst3|Mux23~0_combout\);

-- Location: LABCELL_X71_Y39_N27
\inst3|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~61_sumout\ = SUM(( !\inst3|Mux7~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[8]~15_combout\ ) + ( \inst3|Add0~50\ ))
-- \inst3|Add0~62\ = CARRY(( !\inst3|Mux7~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[8]~15_combout\ ) + ( \inst3|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_Mux7~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[8]~15_combout\,
	cin => \inst3|Add0~50\,
	sumout => \inst3|Add0~61_sumout\,
	cout => \inst3|Add0~62\);

-- Location: LABCELL_X74_Y38_N48
\inst1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = ( \inst3|Add0~61_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux23~0_combout\) # (\inst3|Mux16~0_combout\))) ) ) # ( !\inst3|Add0~61_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux23~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst1|ALT_INV_Mux14~0_combout\,
	datad => \inst3|ALT_INV_Mux23~0_combout\,
	dataf => \inst3|ALT_INV_Add0~61_sumout\,
	combout => \inst1|Mux7~0_combout\);

-- Location: IOIBUF_X89_Y35_N78
\sip[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(8),
	o => \sip[8]~input_o\);

-- Location: FF_X73_Y38_N7
\inst|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[8]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(8));

-- Location: LABCELL_X73_Y38_N27
\inst1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = ( \inst1|Mux13~0_combout\ & ( \inst|sip_r\(8) ) ) # ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(8),
	datad => \inst|ALT_INV_sip_r\(8),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux7~1_combout\);

-- Location: LABCELL_X74_Y38_N45
\inst1|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~2_combout\ = ( \inst2|LessThan0~19_combout\ & ( \inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux7~1_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( \inst1|Mux13~2_combout\ & ( 
-- (!\inst1|Mux13~1_combout\ & (\inst1|Mux7~1_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & \inst2|LessThan0~20_combout\))) ) ) ) # ( \inst2|LessThan0~19_combout\ & ( !\inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux7~1_combout\ & 
-- !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( !\inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (\inst1|Mux7~1_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst1|ALT_INV_Mux7~1_combout\,
	datac => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datad => \inst2|ALT_INV_LessThan0~20_combout\,
	datae => \inst2|ALT_INV_LessThan0~19_combout\,
	dataf => \inst1|ALT_INV_Mux13~2_combout\,
	combout => \inst1|Mux7~2_combout\);

-- Location: LABCELL_X74_Y38_N9
\inst1|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~3_combout\ = ( \inst1|Mux7~2_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux7~2_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst6|altsyncram_component|auto_generated|q_a\(8) & \inst1|Mux14~1_combout\)) # (\inst1|Mux7~0_combout\)) # 
-- (\inst1|Mux39~4_combout\) ) ) ) # ( \inst1|Mux7~2_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux7~2_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst6|altsyncram_component|auto_generated|q_a\(8) & \inst1|Mux14~1_combout\)) # 
-- (\inst1|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111111111111111111101010111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux39~4_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux7~0_combout\,
	datae => \inst1|ALT_INV_Mux7~2_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux7~3_combout\);

-- Location: FF_X77_Y40_N53
\inst1|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][8]~q\);

-- Location: LABCELL_X77_Y40_N57
\inst1|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux39~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[7][8]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[6][8]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[5][8]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][8]~q\,
	datab => \inst1|ALT_INV_regs[4][8]~q\,
	datac => \inst1|ALT_INV_regs[6][8]~q\,
	datad => \inst1|ALT_INV_regs[5][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux39~1_combout\);

-- Location: FF_X72_Y40_N38
\inst1|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][8]~q\);

-- Location: FF_X74_Y39_N37
\inst1|regs[10][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][8]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y40_N15
\inst1|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux39~2_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[8][8]~q\ & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][8]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][8]~q\)) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[8][8]~q\ & ( 
-- (!\inst11|instr_reg\(21)) # (\inst1|regs[10][8]~DUPLICATE_q\) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[8][8]~q\ & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][8]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][8]~q\)) ) ) ) # ( 
-- !\inst11|instr_reg\(20) & ( !\inst1|regs[8][8]~q\ & ( (\inst1|regs[10][8]~DUPLICATE_q\ & \inst11|instr_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][8]~q\,
	datab => \inst1|ALT_INV_regs[10][8]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[9][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[8][8]~q\,
	combout => \inst1|Mux39~2_combout\);

-- Location: FF_X73_Y42_N14
\inst1|regs[0][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][8]~DUPLICATE_q\);

-- Location: FF_X74_Y42_N50
\inst1|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][8]~q\);

-- Location: LABCELL_X73_Y42_N15
\inst1|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux39~0_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[3][8]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[2][8]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[1][8]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[0][8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][8]~q\,
	datab => \inst1|ALT_INV_regs[0][8]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[3][8]~q\,
	datad => \inst1|ALT_INV_regs[1][8]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux39~0_combout\);

-- Location: FF_X75_Y42_N8
\inst1|regs[14][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux7~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][8]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y42_N9
\inst1|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux39~3_combout\ = ( \inst1|regs[15][8]~q\ & ( \inst11|instr_reg\(20) & ( (\inst11|instr_reg\(21)) # (\inst1|regs[13][8]~q\) ) ) ) # ( !\inst1|regs[15][8]~q\ & ( \inst11|instr_reg\(20) & ( (\inst1|regs[13][8]~q\ & !\inst11|instr_reg\(21)) ) ) ) # ( 
-- \inst1|regs[15][8]~q\ & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & (\inst1|regs[12][8]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[14][8]~DUPLICATE_q\))) ) ) ) # ( !\inst1|regs[15][8]~q\ & ( !\inst11|instr_reg\(20) & ( 
-- (!\inst11|instr_reg\(21) & (\inst1|regs[12][8]~q\)) # (\inst11|instr_reg\(21) & ((\inst1|regs[14][8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][8]~q\,
	datab => \inst1|ALT_INV_regs[13][8]~q\,
	datac => \inst1|ALT_INV_regs[14][8]~DUPLICATE_q\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst1|ALT_INV_regs[15][8]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux39~3_combout\);

-- Location: MLABCELL_X72_Y40_N21
\inst1|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux39~4_combout\ = ( \inst1|Mux39~0_combout\ & ( \inst1|Mux39~3_combout\ & ( (!\inst11|instr_reg\(23) & (((!\inst11|instr_reg\(22))) # (\inst1|Mux39~1_combout\))) # (\inst11|instr_reg\(23) & (((\inst11|instr_reg\(22)) # (\inst1|Mux39~2_combout\)))) 
-- ) ) ) # ( !\inst1|Mux39~0_combout\ & ( \inst1|Mux39~3_combout\ & ( (!\inst11|instr_reg\(23) & (\inst1|Mux39~1_combout\ & ((\inst11|instr_reg\(22))))) # (\inst11|instr_reg\(23) & (((\inst11|instr_reg\(22)) # (\inst1|Mux39~2_combout\)))) ) ) ) # ( 
-- \inst1|Mux39~0_combout\ & ( !\inst1|Mux39~3_combout\ & ( (!\inst11|instr_reg\(23) & (((!\inst11|instr_reg\(22))) # (\inst1|Mux39~1_combout\))) # (\inst11|instr_reg\(23) & (((\inst1|Mux39~2_combout\ & !\inst11|instr_reg\(22))))) ) ) ) # ( 
-- !\inst1|Mux39~0_combout\ & ( !\inst1|Mux39~3_combout\ & ( (!\inst11|instr_reg\(23) & (\inst1|Mux39~1_combout\ & ((\inst11|instr_reg\(22))))) # (\inst11|instr_reg\(23) & (((\inst1|Mux39~2_combout\ & !\inst11|instr_reg\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux39~1_combout\,
	datab => \inst1|ALT_INV_Mux39~2_combout\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst11|ALT_INV_instr_reg\(22),
	datae => \inst1|ALT_INV_Mux39~0_combout\,
	dataf => \inst1|ALT_INV_Mux39~3_combout\,
	combout => \inst1|Mux39~4_combout\);

-- Location: LABCELL_X73_Y38_N6
\inst2|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~13_combout\ = ( \inst1|Mux39~4_combout\ & ( !\inst11|instr_reg\(8) ) ) # ( !\inst1|Mux39~4_combout\ & ( \inst11|instr_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(8),
	dataf => \inst1|ALT_INV_Mux39~4_combout\,
	combout => \inst2|LessThan0~13_combout\);

-- Location: LABCELL_X73_Y38_N0
\inst2|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~11_combout\ = ( \inst1|Mux36~4_combout\ & ( !\inst11|instr_reg\(11) ) ) # ( !\inst1|Mux36~4_combout\ & ( \inst11|instr_reg\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(11),
	dataf => \inst1|ALT_INV_Mux36~4_combout\,
	combout => \inst2|LessThan0~11_combout\);

-- Location: LABCELL_X74_Y43_N18
\inst2|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~12_combout\ = ( \inst1|Mux37~4_combout\ & ( !\inst11|instr_reg\(10) ) ) # ( !\inst1|Mux37~4_combout\ & ( \inst11|instr_reg\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(10),
	dataf => \inst1|ALT_INV_Mux37~4_combout\,
	combout => \inst2|LessThan0~12_combout\);

-- Location: FF_X68_Y42_N2
\inst11|instr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(13));

-- Location: IOIBUF_X68_Y0_N52
\sip[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(13),
	o => \sip[13]~input_o\);

-- Location: FF_X71_Y38_N4
\inst|sip_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[13]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(13));

-- Location: LABCELL_X71_Y38_N24
\inst1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~1_combout\ = ( \inst1|Mux13~0_combout\ & ( \inst|sip_r\(13) ) ) # ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(13),
	datac => \inst|ALT_INV_sip_r\(13),
	datae => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux2~1_combout\);

-- Location: MLABCELL_X72_Y41_N42
\inst1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux2~1_combout\ & ( (!\inst1|Mux13~1_combout\ & (((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~19_combout\)) # (\inst2|LessThan0~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst1|ALT_INV_Mux13~2_combout\,
	datac => \inst2|ALT_INV_LessThan0~19_combout\,
	datad => \inst1|ALT_INV_Mux13~1_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst1|Mux2~2_combout\);

-- Location: FF_X72_Y41_N20
\inst1|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][13]~q\);

-- Location: FF_X74_Y41_N59
\inst1|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][13]~q\);

-- Location: FF_X72_Y41_N17
\inst1|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][13]~q\);

-- Location: FF_X72_Y43_N38
\inst1|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][13]~q\);

-- Location: MLABCELL_X72_Y41_N21
\inst1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~0_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[12][13]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[8][13]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & 
-- ( \inst1|regs[4][13]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][13]~q\,
	datab => \inst1|ALT_INV_regs[8][13]~q\,
	datac => \inst1|ALT_INV_regs[0][13]~q\,
	datad => \inst1|ALT_INV_regs[12][13]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux18~0_combout\);

-- Location: FF_X72_Y43_N53
\inst1|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][13]~q\);

-- Location: FF_X74_Y41_N17
\inst1|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][13]~q\);

-- Location: FF_X72_Y43_N56
\inst1|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][13]~q\);

-- Location: FF_X71_Y43_N55
\inst1|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][13]~q\);

-- Location: MLABCELL_X72_Y43_N57
\inst1|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~1_combout\ = ( \inst1|regs[13][13]~q\ & ( \inst11|instr_reg\(19) & ( (\inst11|instr_reg\(18)) # (\inst1|regs[9][13]~q\) ) ) ) # ( !\inst1|regs[13][13]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[9][13]~q\ & !\inst11|instr_reg\(18)) ) ) ) # 
-- ( \inst1|regs[13][13]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & (\inst1|regs[1][13]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[5][13]~q\))) ) ) ) # ( !\inst1|regs[13][13]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) 
-- & (\inst1|regs[1][13]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[5][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][13]~q\,
	datab => \inst1|ALT_INV_regs[9][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[5][13]~q\,
	datae => \inst1|ALT_INV_regs[13][13]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux18~1_combout\);

-- Location: FF_X68_Y40_N56
\inst1|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][13]~q\);

-- Location: FF_X68_Y40_N22
\inst1|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][13]~q\);

-- Location: FF_X72_Y41_N49
\inst1|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][13]~q\);

-- Location: LABCELL_X68_Y40_N51
\inst1|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~3_combout\ = ( \inst1|regs[15][13]~q\ & ( \inst11|instr_reg\(19) & ( (\inst11|instr_reg\(18)) # (\inst1|regs[11][13]~q\) ) ) ) # ( !\inst1|regs[15][13]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[11][13]~q\ & !\inst11|instr_reg\(18)) ) ) ) 
-- # ( \inst1|regs[15][13]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & (\inst1|regs[3][13]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[7][13]~q\))) ) ) ) # ( !\inst1|regs[15][13]~q\ & ( !\inst11|instr_reg\(19) & ( 
-- (!\inst11|instr_reg\(18) & (\inst1|regs[3][13]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[7][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][13]~q\,
	datab => \inst1|ALT_INV_regs[3][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[7][13]~q\,
	datae => \inst1|ALT_INV_regs[15][13]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux18~3_combout\);

-- Location: LABCELL_X70_Y43_N27
\inst1|regs[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[6][13]~feeder_combout\ = ( \inst1|Mux2~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~3_combout\,
	combout => \inst1|regs[6][13]~feeder_combout\);

-- Location: FF_X70_Y43_N28
\inst1|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[6][13]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][13]~q\);

-- Location: LABCELL_X70_Y43_N9
\inst1|regs[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][13]~feeder_combout\ = ( \inst1|Mux2~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~3_combout\,
	combout => \inst1|regs[2][13]~feeder_combout\);

-- Location: FF_X70_Y43_N10
\inst1|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][13]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][13]~q\);

-- Location: FF_X71_Y43_N2
\inst1|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][13]~q\);

-- Location: FF_X71_Y43_N47
\inst1|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][13]~q\);

-- Location: LABCELL_X71_Y43_N39
\inst1|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~2_combout\ = ( \inst1|regs[14][13]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[10][13]~q\) # (\inst11|instr_reg\(18)) ) ) ) # ( !\inst1|regs[14][13]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & \inst1|regs[10][13]~q\) ) ) ) 
-- # ( \inst1|regs[14][13]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[2][13]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][13]~q\)) ) ) ) # ( !\inst1|regs[14][13]~q\ & ( !\inst11|instr_reg\(19) & ( 
-- (!\inst11|instr_reg\(18) & ((\inst1|regs[2][13]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][13]~q\,
	datab => \inst1|ALT_INV_regs[2][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[10][13]~q\,
	datae => \inst1|ALT_INV_regs[14][13]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux18~2_combout\);

-- Location: LABCELL_X71_Y41_N9
\inst1|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~4_combout\ = ( \inst1|Mux18~3_combout\ & ( \inst1|Mux18~2_combout\ & ( ((!\inst11|instr_reg\(16) & (\inst1|Mux18~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux18~1_combout\)))) # (\inst11|instr_reg\(17)) ) ) ) # ( 
-- !\inst1|Mux18~3_combout\ & ( \inst1|Mux18~2_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux18~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux18~1_combout\))))) # (\inst11|instr_reg\(17) & 
-- (((!\inst11|instr_reg\(16))))) ) ) ) # ( \inst1|Mux18~3_combout\ & ( !\inst1|Mux18~2_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux18~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux18~1_combout\))))) # 
-- (\inst11|instr_reg\(17) & (((\inst11|instr_reg\(16))))) ) ) ) # ( !\inst1|Mux18~3_combout\ & ( !\inst1|Mux18~2_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux18~0_combout\)) # (\inst11|instr_reg\(16) & 
-- ((\inst1|Mux18~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux18~0_combout\,
	datab => \inst1|ALT_INV_Mux18~1_combout\,
	datac => \inst11|ALT_INV_instr_reg\(17),
	datad => \inst11|ALT_INV_instr_reg\(16),
	datae => \inst1|ALT_INV_Mux18~3_combout\,
	dataf => \inst1|ALT_INV_Mux18~2_combout\,
	combout => \inst1|Mux18~4_combout\);

-- Location: LABCELL_X70_Y41_N39
\inst9|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux2~0_combout\ = ( \inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ & ( \inst11|pc\(13) ) ) ) # ( !\inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ & ( \inst1|Mux18~4_combout\ ) ) ) # ( \inst9|Mux11~2_combout\ & ( !\inst9|Mux11~0_combout\ & 
-- ( \inst11|instr_reg\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(13),
	datac => \inst11|ALT_INV_instr_reg\(13),
	datad => \inst1|ALT_INV_Mux18~4_combout\,
	datae => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst9|ALT_INV_Mux11~0_combout\,
	combout => \inst9|Mux2~0_combout\);

-- Location: M10K_X69_Y40_N0
\inst6|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X71_Y41_N42
\inst3|operand_2[13]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[13]~4_combout\ = ( \inst1|Mux34~4_combout\ & ( (\inst11|alu_op2_sel~1_combout\) # (\inst1|Mux18~4_combout\) ) ) # ( !\inst1|Mux34~4_combout\ & ( (\inst1|Mux18~4_combout\ & !\inst11|alu_op2_sel~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux18~4_combout\,
	datac => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	dataf => \inst1|ALT_INV_Mux34~4_combout\,
	combout => \inst3|operand_2[13]~4_combout\);

-- Location: LABCELL_X71_Y41_N21
\inst3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(13) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux18~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux18~4_combout\,
	datac => \inst11|ALT_INV_instr_reg\(13),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux2~0_combout\);

-- Location: LABCELL_X71_Y41_N15
\inst3|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~0_combout\ = ( \inst3|Mux16~2_combout\ & ( (\inst3|Mux2~0_combout\) # (\inst3|operand_2[13]~4_combout\) ) ) # ( !\inst3|Mux16~2_combout\ & ( (\inst3|Mux16~1_combout\ & (\inst3|operand_2[13]~4_combout\ & \inst3|Mux2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~1_combout\,
	datac => \inst3|ALT_INV_operand_2[13]~4_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Mux16~2_combout\,
	combout => \inst3|Mux18~0_combout\);

-- Location: LABCELL_X71_Y40_N39
\inst3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux3~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst11|instr_reg\(12) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux19~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux19~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(12),
	dataf => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	combout => \inst3|Mux3~0_combout\);

-- Location: FF_X72_Y39_N38
\inst1|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][12]~q\);

-- Location: FF_X72_Y39_N17
\inst1|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][12]~q\);

-- Location: FF_X72_Y39_N7
\inst1|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][12]~q\);

-- Location: LABCELL_X70_Y38_N51
\inst1|regs[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[8][12]~feeder_combout\ = ( \inst1|Mux3~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~3_combout\,
	combout => \inst1|regs[8][12]~feeder_combout\);

-- Location: FF_X70_Y38_N53
\inst1|regs[8][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[8][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][12]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y39_N24
\inst1|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux35~2_combout\ = ( \inst1|regs[8][12]~DUPLICATE_q\ & ( \inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][12]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][12]~q\)) ) ) ) # ( !\inst1|regs[8][12]~DUPLICATE_q\ & ( 
-- \inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][12]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][12]~q\)) ) ) ) # ( \inst1|regs[8][12]~DUPLICATE_q\ & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21)) # 
-- (\inst1|regs[10][12]~q\) ) ) ) # ( !\inst1|regs[8][12]~DUPLICATE_q\ & ( !\inst11|instr_reg\(20) & ( (\inst1|regs[10][12]~q\ & \inst11|instr_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][12]~q\,
	datab => \inst1|ALT_INV_regs[9][12]~q\,
	datac => \inst1|ALT_INV_regs[10][12]~q\,
	datad => \inst11|ALT_INV_instr_reg\(21),
	datae => \inst1|ALT_INV_regs[8][12]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux35~2_combout\);

-- Location: FF_X70_Y40_N43
\inst1|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][12]~q\);

-- Location: FF_X71_Y40_N32
\inst1|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][12]~q\);

-- Location: LABCELL_X68_Y38_N15
\inst1|regs[2][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][12]~feeder_combout\ = ( \inst1|Mux3~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~3_combout\,
	combout => \inst1|regs[2][12]~feeder_combout\);

-- Location: FF_X68_Y38_N16
\inst1|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][12]~q\);

-- Location: LABCELL_X68_Y40_N33
\inst1|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux35~0_combout\ = ( \inst11|instr_reg\(21) & ( \inst1|regs[2][12]~q\ & ( (!\inst11|instr_reg\(20)) # (\inst1|regs[3][12]~q\) ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst1|regs[2][12]~q\ & ( (!\inst11|instr_reg\(20) & (\inst1|regs[0][12]~q\)) # 
-- (\inst11|instr_reg\(20) & ((\inst1|regs[1][12]~q\))) ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst1|regs[2][12]~q\ & ( (\inst1|regs[3][12]~q\ & \inst11|instr_reg\(20)) ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst1|regs[2][12]~q\ & ( (!\inst11|instr_reg\(20) 
-- & (\inst1|regs[0][12]~q\)) # (\inst11|instr_reg\(20) & ((\inst1|regs[1][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][12]~q\,
	datab => \inst1|ALT_INV_regs[3][12]~q\,
	datac => \inst11|ALT_INV_instr_reg\(20),
	datad => \inst1|ALT_INV_regs[1][12]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst1|ALT_INV_regs[2][12]~q\,
	combout => \inst1|Mux35~0_combout\);

-- Location: LABCELL_X70_Y38_N27
\inst1|regs[14][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[14][12]~feeder_combout\ = ( \inst1|Mux3~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~3_combout\,
	combout => \inst1|regs[14][12]~feeder_combout\);

-- Location: FF_X70_Y38_N28
\inst1|regs[14][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[14][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][12]~DUPLICATE_q\);

-- Location: FF_X71_Y38_N14
\inst1|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][12]~q\);

-- Location: LABCELL_X70_Y38_N18
\inst1|regs[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[12][12]~feeder_combout\ = ( \inst1|Mux3~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~3_combout\,
	combout => \inst1|regs[12][12]~feeder_combout\);

-- Location: FF_X70_Y38_N19
\inst1|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[12][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][12]~q\);

-- Location: FF_X71_Y38_N20
\inst1|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][12]~q\);

-- Location: LABCELL_X71_Y38_N21
\inst1|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux35~3_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[15][12]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[14][12]~DUPLICATE_q\ ) ) ) # ( \inst11|instr_reg\(20) & ( 
-- !\inst11|instr_reg\(21) & ( \inst1|regs[13][12]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][12]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[15][12]~q\,
	datac => \inst1|ALT_INV_regs[12][12]~q\,
	datad => \inst1|ALT_INV_regs[13][12]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux35~3_combout\);

-- Location: FF_X77_Y40_N29
\inst1|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][12]~q\);

-- Location: FF_X77_Y40_N8
\inst1|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][12]~q\);

-- Location: FF_X70_Y40_N1
\inst1|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][12]~q\);

-- Location: MLABCELL_X78_Y40_N15
\inst1|regs[6][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[6][12]~feeder_combout\ = ( \inst1|Mux3~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~3_combout\,
	combout => \inst1|regs[6][12]~feeder_combout\);

-- Location: FF_X78_Y40_N17
\inst1|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[6][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][12]~q\);

-- Location: LABCELL_X77_Y40_N39
\inst1|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux35~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[7][12]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[6][12]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[5][12]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][12]~q\,
	datab => \inst1|ALT_INV_regs[5][12]~q\,
	datac => \inst1|ALT_INV_regs[4][12]~q\,
	datad => \inst1|ALT_INV_regs[6][12]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux35~1_combout\);

-- Location: MLABCELL_X72_Y39_N33
\inst1|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux35~4_combout\ = ( \inst1|Mux35~3_combout\ & ( \inst1|Mux35~1_combout\ & ( ((!\inst11|instr_reg\(23) & ((\inst1|Mux35~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux35~2_combout\))) # (\inst11|instr_reg\(22)) ) ) ) # ( 
-- !\inst1|Mux35~3_combout\ & ( \inst1|Mux35~1_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux35~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux35~2_combout\)))) # (\inst11|instr_reg\(22) & 
-- (((!\inst11|instr_reg\(23))))) ) ) ) # ( \inst1|Mux35~3_combout\ & ( !\inst1|Mux35~1_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux35~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux35~2_combout\)))) # 
-- (\inst11|instr_reg\(22) & (((\inst11|instr_reg\(23))))) ) ) ) # ( !\inst1|Mux35~3_combout\ & ( !\inst1|Mux35~1_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux35~0_combout\))) # (\inst11|instr_reg\(23) & 
-- (\inst1|Mux35~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux35~2_combout\,
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst1|ALT_INV_Mux35~0_combout\,
	datad => \inst11|ALT_INV_instr_reg\(23),
	datae => \inst1|ALT_INV_Mux35~3_combout\,
	dataf => \inst1|ALT_INV_Mux35~1_combout\,
	combout => \inst1|Mux35~4_combout\);

-- Location: LABCELL_X71_Y40_N57
\inst3|operand_2[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[12]~5_combout\ = ( \inst1|Mux35~4_combout\ & ( \inst1|Mux19~4_combout\ ) ) # ( !\inst1|Mux35~4_combout\ & ( \inst1|Mux19~4_combout\ & ( !\inst11|alu_op2_sel~1_combout\ ) ) ) # ( \inst1|Mux35~4_combout\ & ( !\inst1|Mux19~4_combout\ & ( 
-- \inst11|alu_op2_sel~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datae => \inst1|ALT_INV_Mux35~4_combout\,
	dataf => \inst1|ALT_INV_Mux19~4_combout\,
	combout => \inst3|operand_2[12]~5_combout\);

-- Location: LABCELL_X70_Y40_N15
\inst3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux4~0_combout\ = ( \inst1|Mux20~4_combout\ & ( (!\inst11|alu_op1_sel[0]~0_combout\) # (\inst11|instr_reg\(11)) ) ) # ( !\inst1|Mux20~4_combout\ & ( (\inst11|alu_op1_sel[0]~0_combout\ & \inst11|instr_reg\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst11|ALT_INV_instr_reg\(11),
	dataf => \inst1|ALT_INV_Mux20~4_combout\,
	combout => \inst3|Mux4~0_combout\);

-- Location: MLABCELL_X72_Y39_N0
\inst3|operand_2[11]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[11]~8_combout\ = ( \inst1|Mux20~4_combout\ & ( (!\inst11|alu_op2_sel~1_combout\) # (\inst1|Mux36~4_combout\) ) ) # ( !\inst1|Mux20~4_combout\ & ( (\inst11|alu_op2_sel~1_combout\ & \inst1|Mux36~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datac => \inst1|ALT_INV_Mux36~4_combout\,
	dataf => \inst1|ALT_INV_Mux20~4_combout\,
	combout => \inst3|operand_2[11]~8_combout\);

-- Location: LABCELL_X75_Y43_N24
\inst3|operand_2[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[10]~9_combout\ = ( \inst1|Mux37~4_combout\ & ( \inst11|alu_op2_sel~1_combout\ ) ) # ( \inst1|Mux37~4_combout\ & ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux21~4_combout\ ) ) ) # ( !\inst1|Mux37~4_combout\ & ( 
-- !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux21~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_Mux21~4_combout\,
	datae => \inst1|ALT_INV_Mux37~4_combout\,
	dataf => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	combout => \inst3|operand_2[10]~9_combout\);

-- Location: LABCELL_X70_Y39_N0
\inst3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux5~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux21~4_combout\ & ( \inst11|instr_reg\(10) ) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux21~4_combout\ ) ) # ( \inst11|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst1|Mux21~4_combout\ & ( \inst11|instr_reg\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(10),
	datae => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux21~4_combout\,
	combout => \inst3|Mux5~0_combout\);

-- Location: LABCELL_X73_Y40_N6
\inst3|operand_2[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[9]~14_combout\ = ( \inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux38~4_combout\ ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( \inst1|Mux38~4_combout\ & ( \inst1|Mux22~4_combout\ ) ) ) # ( !\inst11|alu_op2_sel~1_combout\ & ( 
-- !\inst1|Mux38~4_combout\ & ( \inst1|Mux22~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux22~4_combout\,
	datae => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	dataf => \inst1|ALT_INV_Mux38~4_combout\,
	combout => \inst3|operand_2[9]~14_combout\);

-- Location: LABCELL_X70_Y39_N27
\inst3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux6~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux22~4_combout\ & ( \inst11|instr_reg\(9) ) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux22~4_combout\ ) ) # ( \inst11|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst1|Mux22~4_combout\ & ( \inst11|instr_reg\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(9),
	datae => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux22~4_combout\,
	combout => \inst3|Mux6~0_combout\);

-- Location: LABCELL_X71_Y39_N30
\inst3|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~57_sumout\ = SUM(( \inst3|operand_2[9]~14_combout\ ) + ( !\inst3|Mux6~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~62\ ))
-- \inst3|Add0~58\ = CARRY(( \inst3|operand_2[9]~14_combout\ ) + ( !\inst3|Mux6~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_operand_2[9]~14_combout\,
	dataf => \inst3|ALT_INV_Mux6~0_combout\,
	cin => \inst3|Add0~62\,
	sumout => \inst3|Add0~57_sumout\,
	cout => \inst3|Add0~58\);

-- Location: LABCELL_X71_Y39_N33
\inst3|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~37_sumout\ = SUM(( \inst3|operand_2[10]~9_combout\ ) + ( !\inst3|Mux5~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~58\ ))
-- \inst3|Add0~38\ = CARRY(( \inst3|operand_2[10]~9_combout\ ) + ( !\inst3|Mux5~0_combout\ $ (((!\inst11|Mux7~0_combout\) # ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_operand_2[10]~9_combout\,
	dataf => \inst3|ALT_INV_Mux5~0_combout\,
	cin => \inst3|Add0~58\,
	sumout => \inst3|Add0~37_sumout\,
	cout => \inst3|Add0~38\);

-- Location: LABCELL_X71_Y39_N36
\inst3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~33_sumout\ = SUM(( !\inst3|Mux4~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[11]~8_combout\ ) + ( \inst3|Add0~38\ ))
-- \inst3|Add0~34\ = CARRY(( !\inst3|Mux4~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[11]~8_combout\ ) + ( \inst3|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[11]~8_combout\,
	cin => \inst3|Add0~38\,
	sumout => \inst3|Add0~33_sumout\,
	cout => \inst3|Add0~34\);

-- Location: LABCELL_X71_Y39_N39
\inst3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~21_sumout\ = SUM(( !\inst3|Mux3~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[12]~5_combout\ ) + ( \inst3|Add0~34\ ))
-- \inst3|Add0~22\ = CARRY(( !\inst3|Mux3~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[12]~5_combout\ ) + ( \inst3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux3~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[12]~5_combout\,
	cin => \inst3|Add0~34\,
	sumout => \inst3|Add0~21_sumout\,
	cout => \inst3|Add0~22\);

-- Location: LABCELL_X71_Y39_N42
\inst3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~17_sumout\ = SUM(( \inst3|operand_2[13]~4_combout\ ) + ( !\inst3|Mux2~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~22\ ))
-- \inst3|Add0~18\ = CARRY(( \inst3|operand_2[13]~4_combout\ ) + ( !\inst3|Mux2~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_Mux7~0_combout\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_operand_2[13]~4_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	cin => \inst3|Add0~22\,
	sumout => \inst3|Add0~17_sumout\,
	cout => \inst3|Add0~18\);

-- Location: MLABCELL_X72_Y41_N27
\inst1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = ( \inst3|Add0~17_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux18~0_combout\) # (\inst3|Mux16~0_combout\))) ) ) # ( !\inst3|Add0~17_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Add0~17_sumout\,
	combout => \inst1|Mux2~0_combout\);

-- Location: MLABCELL_X72_Y41_N51
\inst1|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~3_combout\ = ( \inst1|Mux2~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux2~0_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(13))) # (\inst1|Mux34~4_combout\)) # 
-- (\inst1|Mux2~2_combout\) ) ) ) # ( \inst1|Mux2~0_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux2~0_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(13))) # 
-- (\inst1|Mux2~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111111111111111111100110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~1_combout\,
	datab => \inst1|ALT_INV_Mux2~2_combout\,
	datac => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst1|ALT_INV_Mux34~4_combout\,
	datae => \inst1|ALT_INV_Mux2~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux2~3_combout\);

-- Location: FF_X68_Y40_N26
\inst1|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][13]~q\);

-- Location: FF_X68_Y40_N23
\inst1|regs[3][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][13]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y40_N9
\inst1|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux34~3_combout\ = ( \inst1|regs[3][13]~DUPLICATE_q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & (\inst1|regs[7][13]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[15][13]~q\))) ) ) ) # ( !\inst1|regs[3][13]~DUPLICATE_q\ & ( 
-- \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & (\inst1|regs[7][13]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[15][13]~q\))) ) ) ) # ( \inst1|regs[3][13]~DUPLICATE_q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23)) # 
-- (\inst1|regs[11][13]~q\) ) ) ) # ( !\inst1|regs[3][13]~DUPLICATE_q\ & ( !\inst11|instr_reg\(22) & ( (\inst11|instr_reg\(23) & \inst1|regs[11][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][13]~q\,
	datab => \inst1|ALT_INV_regs[15][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[11][13]~q\,
	datae => \inst1|ALT_INV_regs[3][13]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux34~3_combout\);

-- Location: FF_X72_Y41_N16
\inst1|regs[0][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][13]~DUPLICATE_q\);

-- Location: FF_X74_Y41_N58
\inst1|regs[8][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][13]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y43_N24
\inst1|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux34~0_combout\ = ( \inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[12][13]~q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[4][13]~q\ ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & 
-- ( \inst1|regs[8][13]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & ( \inst1|regs[0][13]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][13]~q\,
	datab => \inst1|ALT_INV_regs[0][13]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[8][13]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[4][13]~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux34~0_combout\);

-- Location: FF_X71_Y43_N56
\inst1|regs[13][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux2~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][13]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y43_N57
\inst1|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux34~1_combout\ = ( \inst1|regs[9][13]~q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][13]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][13]~DUPLICATE_q\)) ) ) ) # ( !\inst1|regs[9][13]~q\ & ( 
-- \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[5][13]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[13][13]~DUPLICATE_q\)) ) ) ) # ( \inst1|regs[9][13]~q\ & ( !\inst11|instr_reg\(22) & ( (\inst1|regs[1][13]~q\) # 
-- (\inst11|instr_reg\(23)) ) ) ) # ( !\inst1|regs[9][13]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & \inst1|regs[1][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][13]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[5][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[1][13]~q\,
	datae => \inst1|ALT_INV_regs[9][13]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux34~1_combout\);

-- Location: LABCELL_X71_Y43_N3
\inst1|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux34~2_combout\ = ( \inst1|regs[14][13]~q\ & ( \inst11|instr_reg\(22) & ( (\inst1|regs[6][13]~q\) # (\inst11|instr_reg\(23)) ) ) ) # ( !\inst1|regs[14][13]~q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & \inst1|regs[6][13]~q\) ) ) ) # 
-- ( \inst1|regs[14][13]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[2][13]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[10][13]~q\)) ) ) ) # ( !\inst1|regs[14][13]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) 
-- & ((\inst1|regs[2][13]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[10][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[10][13]~q\,
	datab => \inst1|ALT_INV_regs[2][13]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[6][13]~q\,
	datae => \inst1|ALT_INV_regs[14][13]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux34~2_combout\);

-- Location: MLABCELL_X72_Y39_N12
\inst1|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux34~4_combout\ = ( \inst1|Mux34~1_combout\ & ( \inst1|Mux34~2_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux34~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux34~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux34~1_combout\ & ( \inst1|Mux34~2_combout\ & ( (!\inst11|instr_reg\(20) & (((\inst1|Mux34~0_combout\)) # (\inst11|instr_reg\(21)))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & (\inst1|Mux34~3_combout\))) ) ) ) # ( 
-- \inst1|Mux34~1_combout\ & ( !\inst1|Mux34~2_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & ((\inst1|Mux34~0_combout\)))) # (\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21)) # ((\inst1|Mux34~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux34~1_combout\ & ( !\inst1|Mux34~2_combout\ & ( (!\inst11|instr_reg\(20) & (!\inst11|instr_reg\(21) & ((\inst1|Mux34~0_combout\)))) # (\inst11|instr_reg\(20) & (\inst11|instr_reg\(21) & (\inst1|Mux34~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(20),
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst1|ALT_INV_Mux34~3_combout\,
	datad => \inst1|ALT_INV_Mux34~0_combout\,
	datae => \inst1|ALT_INV_Mux34~1_combout\,
	dataf => \inst1|ALT_INV_Mux34~2_combout\,
	combout => \inst1|Mux34~4_combout\);

-- Location: FF_X74_Y39_N53
\inst1|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][14]~q\);

-- Location: FF_X74_Y39_N32
\inst1|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][14]~q\);

-- Location: FF_X74_Y38_N56
\inst1|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][14]~q\);

-- Location: FF_X74_Y38_N4
\inst1|regs[8][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][14]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y39_N12
\inst1|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux33~2_combout\ = ( \inst1|regs[8][14]~DUPLICATE_q\ & ( \inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][14]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][14]~q\)) ) ) ) # ( !\inst1|regs[8][14]~DUPLICATE_q\ & ( 
-- \inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[9][14]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[11][14]~q\)) ) ) ) # ( \inst1|regs[8][14]~DUPLICATE_q\ & ( !\inst11|instr_reg\(20) & ( (!\inst11|instr_reg\(21)) # 
-- (\inst1|regs[10][14]~q\) ) ) ) # ( !\inst1|regs[8][14]~DUPLICATE_q\ & ( !\inst11|instr_reg\(20) & ( (\inst1|regs[10][14]~q\ & \inst11|instr_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[10][14]~q\,
	datab => \inst1|ALT_INV_regs[11][14]~q\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst1|ALT_INV_regs[9][14]~q\,
	datae => \inst1|ALT_INV_regs[8][14]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux33~2_combout\);

-- Location: FF_X73_Y42_N8
\inst1|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][14]~q\);

-- Location: LABCELL_X71_Y42_N54
\inst1|regs[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[3][14]~feeder_combout\ = ( \inst1|Mux1~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~4_combout\,
	combout => \inst1|regs[3][14]~feeder_combout\);

-- Location: FF_X71_Y42_N55
\inst1|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[3][14]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][14]~q\);

-- Location: FF_X73_Y42_N38
\inst1|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][14]~q\);

-- Location: LABCELL_X73_Y42_N24
\inst1|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux33~0_combout\ = ( \inst1|regs[0][14]~q\ & ( \inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(20) & (\inst1|regs[2][14]~q\)) # (\inst11|instr_reg\(20) & ((\inst1|regs[3][14]~q\))) ) ) ) # ( !\inst1|regs[0][14]~q\ & ( \inst11|instr_reg\(21) & ( 
-- (!\inst11|instr_reg\(20) & (\inst1|regs[2][14]~q\)) # (\inst11|instr_reg\(20) & ((\inst1|regs[3][14]~q\))) ) ) ) # ( \inst1|regs[0][14]~q\ & ( !\inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(20)) # (\inst1|regs[1][14]~q\) ) ) ) # ( !\inst1|regs[0][14]~q\ 
-- & ( !\inst11|instr_reg\(21) & ( (\inst1|regs[1][14]~q\ & \inst11|instr_reg\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][14]~q\,
	datab => \inst1|ALT_INV_regs[1][14]~q\,
	datac => \inst11|ALT_INV_instr_reg\(20),
	datad => \inst1|ALT_INV_regs[3][14]~q\,
	datae => \inst1|ALT_INV_regs[0][14]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux33~0_combout\);

-- Location: FF_X75_Y41_N16
\inst1|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][14]~q\);

-- Location: FF_X74_Y43_N47
\inst1|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][14]~q\);

-- Location: LABCELL_X74_Y43_N0
\inst1|regs[7][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[7][14]~feeder_combout\ = ( \inst1|Mux1~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~4_combout\,
	combout => \inst1|regs[7][14]~feeder_combout\);

-- Location: FF_X74_Y43_N2
\inst1|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[7][14]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][14]~q\);

-- Location: FF_X74_Y43_N49
\inst1|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][14]~q\);

-- Location: LABCELL_X74_Y43_N54
\inst1|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux33~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[7][14]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[6][14]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[5][14]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][14]~q\,
	datab => \inst1|ALT_INV_regs[6][14]~q\,
	datac => \inst1|ALT_INV_regs[7][14]~q\,
	datad => \inst1|ALT_INV_regs[5][14]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux33~1_combout\);

-- Location: FF_X75_Y42_N26
\inst1|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][14]~q\);

-- Location: FF_X75_Y42_N32
\inst1|regs[13][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][14]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y42_N39
\inst1|regs[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[12][14]~feeder_combout\ = \inst1|Mux1~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux1~4_combout\,
	combout => \inst1|regs[12][14]~feeder_combout\);

-- Location: FF_X75_Y42_N41
\inst1|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[12][14]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][14]~q\);

-- Location: FF_X74_Y38_N13
\inst1|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][14]~q\);

-- Location: LABCELL_X75_Y42_N33
\inst1|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux33~3_combout\ = ( \inst1|regs[15][14]~q\ & ( \inst11|instr_reg\(21) & ( (\inst11|instr_reg\(20)) # (\inst1|regs[14][14]~q\) ) ) ) # ( !\inst1|regs[15][14]~q\ & ( \inst11|instr_reg\(21) & ( (\inst1|regs[14][14]~q\ & !\inst11|instr_reg\(20)) ) ) ) 
-- # ( \inst1|regs[15][14]~q\ & ( !\inst11|instr_reg\(21) & ( (!\inst11|instr_reg\(20) & ((\inst1|regs[12][14]~q\))) # (\inst11|instr_reg\(20) & (\inst1|regs[13][14]~DUPLICATE_q\)) ) ) ) # ( !\inst1|regs[15][14]~q\ & ( !\inst11|instr_reg\(21) & ( 
-- (!\inst11|instr_reg\(20) & ((\inst1|regs[12][14]~q\))) # (\inst11|instr_reg\(20) & (\inst1|regs[13][14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][14]~q\,
	datab => \inst1|ALT_INV_regs[13][14]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[12][14]~q\,
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst1|ALT_INV_regs[15][14]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux33~3_combout\);

-- Location: LABCELL_X73_Y39_N45
\inst1|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux33~4_combout\ = ( \inst1|Mux33~1_combout\ & ( \inst1|Mux33~3_combout\ & ( ((!\inst11|instr_reg\(23) & ((\inst1|Mux33~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux33~2_combout\))) # (\inst11|instr_reg\(22)) ) ) ) # ( 
-- !\inst1|Mux33~1_combout\ & ( \inst1|Mux33~3_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux33~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux33~2_combout\)))) # (\inst11|instr_reg\(22) & (((\inst11|instr_reg\(23))))) 
-- ) ) ) # ( \inst1|Mux33~1_combout\ & ( !\inst1|Mux33~3_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux33~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux33~2_combout\)))) # (\inst11|instr_reg\(22) & 
-- (((!\inst11|instr_reg\(23))))) ) ) ) # ( !\inst1|Mux33~1_combout\ & ( !\inst1|Mux33~3_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23) & ((\inst1|Mux33~0_combout\))) # (\inst11|instr_reg\(23) & (\inst1|Mux33~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux33~2_combout\,
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_Mux33~0_combout\,
	datae => \inst1|ALT_INV_Mux33~1_combout\,
	dataf => \inst1|ALT_INV_Mux33~3_combout\,
	combout => \inst1|Mux33~4_combout\);

-- Location: MLABCELL_X72_Y39_N18
\inst2|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~10_combout\ = ( \inst11|instr_reg\(14) & ( \inst1|Mux33~4_combout\ & ( (!\inst11|instr_reg\(13) & (!\inst1|Mux34~4_combout\ & (!\inst1|Mux35~4_combout\ $ (\inst11|instr_reg\(12))))) # (\inst11|instr_reg\(13) & (\inst1|Mux34~4_combout\ & 
-- (!\inst1|Mux35~4_combout\ $ (\inst11|instr_reg\(12))))) ) ) ) # ( !\inst11|instr_reg\(14) & ( !\inst1|Mux33~4_combout\ & ( (!\inst11|instr_reg\(13) & (!\inst1|Mux34~4_combout\ & (!\inst1|Mux35~4_combout\ $ (\inst11|instr_reg\(12))))) # 
-- (\inst11|instr_reg\(13) & (\inst1|Mux34~4_combout\ & (!\inst1|Mux35~4_combout\ $ (\inst11|instr_reg\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(13),
	datab => \inst1|ALT_INV_Mux34~4_combout\,
	datac => \inst1|ALT_INV_Mux35~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(12),
	datae => \inst11|ALT_INV_instr_reg\(14),
	dataf => \inst1|ALT_INV_Mux33~4_combout\,
	combout => \inst2|LessThan0~10_combout\);

-- Location: LABCELL_X73_Y38_N36
\inst2|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~14_combout\ = ( !\inst2|LessThan0~12_combout\ & ( \inst2|LessThan0~10_combout\ & ( (!\inst2|LessThan0~13_combout\ & (!\inst2|LessThan0~11_combout\ & (!\inst11|instr_reg\(9) $ (\inst1|Mux38~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(9),
	datab => \inst2|ALT_INV_LessThan0~13_combout\,
	datac => \inst2|ALT_INV_LessThan0~11_combout\,
	datad => \inst1|ALT_INV_Mux38~4_combout\,
	datae => \inst2|ALT_INV_LessThan0~12_combout\,
	dataf => \inst2|ALT_INV_LessThan0~10_combout\,
	combout => \inst2|LessThan0~14_combout\);

-- Location: MLABCELL_X72_Y39_N39
\inst2|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~15_combout\ = ( \inst11|instr_reg\(14) & ( \inst1|Mux33~4_combout\ & ( (!\inst11|instr_reg\(13) & (\inst11|instr_reg\(12) & (!\inst1|Mux34~4_combout\ & !\inst1|Mux35~4_combout\))) # (\inst11|instr_reg\(13) & ((!\inst1|Mux34~4_combout\) # 
-- ((\inst11|instr_reg\(12) & !\inst1|Mux35~4_combout\)))) ) ) ) # ( \inst11|instr_reg\(14) & ( !\inst1|Mux33~4_combout\ ) ) # ( !\inst11|instr_reg\(14) & ( !\inst1|Mux33~4_combout\ & ( (!\inst11|instr_reg\(13) & (\inst11|instr_reg\(12) & 
-- (!\inst1|Mux34~4_combout\ & !\inst1|Mux35~4_combout\))) # (\inst11|instr_reg\(13) & ((!\inst1|Mux34~4_combout\) # ((\inst11|instr_reg\(12) & !\inst1|Mux35~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000111111111111111100000000000000000111000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(13),
	datab => \inst11|ALT_INV_instr_reg\(12),
	datac => \inst1|ALT_INV_Mux34~4_combout\,
	datad => \inst1|ALT_INV_Mux35~4_combout\,
	datae => \inst11|ALT_INV_instr_reg\(14),
	dataf => \inst1|ALT_INV_Mux33~4_combout\,
	combout => \inst2|LessThan0~15_combout\);

-- Location: MLABCELL_X72_Y39_N9
\inst2|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~16_combout\ = ( \inst11|instr_reg\(10) & ( \inst2|LessThan0~10_combout\ & ( (!\inst2|LessThan0~15_combout\ & ((!\inst1|Mux36~4_combout\ & (!\inst11|instr_reg\(11) & \inst1|Mux37~4_combout\)) # (\inst1|Mux36~4_combout\ & 
-- ((!\inst11|instr_reg\(11)) # (\inst1|Mux37~4_combout\))))) ) ) ) # ( !\inst11|instr_reg\(10) & ( \inst2|LessThan0~10_combout\ & ( (!\inst2|LessThan0~15_combout\ & ((!\inst11|instr_reg\(11)) # (\inst1|Mux36~4_combout\))) ) ) ) # ( \inst11|instr_reg\(10) & 
-- ( !\inst2|LessThan0~10_combout\ & ( !\inst2|LessThan0~15_combout\ ) ) ) # ( !\inst11|instr_reg\(10) & ( !\inst2|LessThan0~10_combout\ & ( !\inst2|LessThan0~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011010000110100000100000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux36~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(11),
	datac => \inst2|ALT_INV_LessThan0~15_combout\,
	datad => \inst1|ALT_INV_Mux37~4_combout\,
	datae => \inst11|ALT_INV_instr_reg\(10),
	dataf => \inst2|ALT_INV_LessThan0~10_combout\,
	combout => \inst2|LessThan0~16_combout\);

-- Location: LABCELL_X74_Y41_N33
\inst2|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~5_combout\ = ( \inst1|Mux45~4_combout\ & ( (\inst11|instr_reg\(2) & (!\inst11|instr_reg\(3) $ (\inst1|Mux44~4_combout\))) ) ) # ( !\inst1|Mux45~4_combout\ & ( (!\inst11|instr_reg\(2) & (!\inst11|instr_reg\(3) $ (\inst1|Mux44~4_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001001000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(2),
	datab => \inst11|ALT_INV_instr_reg\(3),
	datad => \inst1|ALT_INV_Mux44~4_combout\,
	dataf => \inst1|ALT_INV_Mux45~4_combout\,
	combout => \inst2|LessThan0~5_combout\);

-- Location: LABCELL_X74_Y41_N21
\inst2|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~4_combout\ = ( \inst1|Mux47~4_combout\ & ( (\inst11|instr_reg\(1) & !\inst1|Mux46~4_combout\) ) ) # ( !\inst1|Mux47~4_combout\ & ( (!\inst11|instr_reg\(0) & (\inst11|instr_reg\(1) & !\inst1|Mux46~4_combout\)) # (\inst11|instr_reg\(0) & 
-- ((!\inst1|Mux46~4_combout\) # (\inst11|instr_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101110001011100010111000100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(0),
	datab => \inst11|ALT_INV_instr_reg\(1),
	datac => \inst1|ALT_INV_Mux46~4_combout\,
	dataf => \inst1|ALT_INV_Mux47~4_combout\,
	combout => \inst2|LessThan0~4_combout\);

-- Location: LABCELL_X73_Y41_N24
\inst2|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~1_combout\ = ( \inst1|Mux40~4_combout\ & ( (\inst11|instr_reg\(7) & (!\inst11|instr_reg\(6) $ (\inst1|Mux41~4_combout\))) ) ) # ( !\inst1|Mux40~4_combout\ & ( (!\inst11|instr_reg\(7) & (!\inst11|instr_reg\(6) $ (\inst1|Mux41~4_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(6),
	datab => \inst11|ALT_INV_instr_reg\(7),
	datac => \inst1|ALT_INV_Mux41~4_combout\,
	dataf => \inst1|ALT_INV_Mux40~4_combout\,
	combout => \inst2|LessThan0~1_combout\);

-- Location: LABCELL_X74_Y41_N30
\inst2|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~6_combout\ = ( \inst1|Mux45~4_combout\ & ( (\inst11|instr_reg\(3) & !\inst1|Mux44~4_combout\) ) ) # ( !\inst1|Mux45~4_combout\ & ( (!\inst11|instr_reg\(2) & (\inst11|instr_reg\(3) & !\inst1|Mux44~4_combout\)) # (\inst11|instr_reg\(2) & 
-- ((!\inst1|Mux44~4_combout\) # (\inst11|instr_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010001011101110001000100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(2),
	datab => \inst11|ALT_INV_instr_reg\(3),
	datad => \inst1|ALT_INV_Mux44~4_combout\,
	dataf => \inst1|ALT_INV_Mux45~4_combout\,
	combout => \inst2|LessThan0~6_combout\);

-- Location: LABCELL_X75_Y41_N42
\inst2|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~3_combout\ = ( \inst11|instr_reg\(4) & ( !\inst1|Mux43~4_combout\ ) ) # ( !\inst11|instr_reg\(4) & ( \inst1|Mux43~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux43~4_combout\,
	dataf => \inst11|ALT_INV_instr_reg\(4),
	combout => \inst2|LessThan0~3_combout\);

-- Location: LABCELL_X73_Y41_N15
\inst2|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~2_combout\ = !\inst1|Mux42~4_combout\ $ (!\inst11|instr_reg\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux42~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(5),
	combout => \inst2|LessThan0~2_combout\);

-- Location: LABCELL_X74_Y41_N54
\inst2|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~7_combout\ = ( !\inst2|LessThan0~3_combout\ & ( !\inst2|LessThan0~2_combout\ & ( (\inst2|LessThan0~1_combout\ & (((\inst2|LessThan0~5_combout\ & \inst2|LessThan0~4_combout\)) # (\inst2|LessThan0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~5_combout\,
	datab => \inst2|ALT_INV_LessThan0~4_combout\,
	datac => \inst2|ALT_INV_LessThan0~1_combout\,
	datad => \inst2|ALT_INV_LessThan0~6_combout\,
	datae => \inst2|ALT_INV_LessThan0~3_combout\,
	dataf => \inst2|ALT_INV_LessThan0~2_combout\,
	combout => \inst2|LessThan0~7_combout\);

-- Location: LABCELL_X73_Y38_N30
\inst2|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~17_combout\ = ( !\inst1|Mux39~4_combout\ & ( \inst11|instr_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(8),
	dataf => \inst1|ALT_INV_Mux39~4_combout\,
	combout => \inst2|LessThan0~17_combout\);

-- Location: LABCELL_X73_Y38_N57
\inst2|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~18_combout\ = ( !\inst2|LessThan0~12_combout\ & ( \inst2|LessThan0~10_combout\ & ( (!\inst2|LessThan0~11_combout\ & ((!\inst11|instr_reg\(9) & (!\inst1|Mux38~4_combout\ & \inst2|LessThan0~17_combout\)) # (\inst11|instr_reg\(9) & 
-- ((!\inst1|Mux38~4_combout\) # (\inst2|LessThan0~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(9),
	datab => \inst1|ALT_INV_Mux38~4_combout\,
	datac => \inst2|ALT_INV_LessThan0~17_combout\,
	datad => \inst2|ALT_INV_LessThan0~11_combout\,
	datae => \inst2|ALT_INV_LessThan0~12_combout\,
	dataf => \inst2|ALT_INV_LessThan0~10_combout\,
	combout => \inst2|LessThan0~18_combout\);

-- Location: MLABCELL_X72_Y40_N6
\inst2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~0_combout\ = !\inst11|instr_reg\(15) $ (!\inst1|Mux32~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(15),
	datad => \inst1|ALT_INV_Mux32~4_combout\,
	combout => \inst2|LessThan0~0_combout\);

-- Location: LABCELL_X73_Y37_N51
\inst2|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~8_combout\ = ( !\inst1|Mux41~4_combout\ & ( \inst1|Mux40~4_combout\ & ( (\inst11|instr_reg\(6) & \inst11|instr_reg\(7)) ) ) ) # ( \inst1|Mux41~4_combout\ & ( !\inst1|Mux40~4_combout\ & ( \inst11|instr_reg\(7) ) ) ) # ( 
-- !\inst1|Mux41~4_combout\ & ( !\inst1|Mux40~4_combout\ & ( (\inst11|instr_reg\(7)) # (\inst11|instr_reg\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000011110000111100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(6),
	datac => \inst11|ALT_INV_instr_reg\(7),
	datae => \inst1|ALT_INV_Mux41~4_combout\,
	dataf => \inst1|ALT_INV_Mux40~4_combout\,
	combout => \inst2|LessThan0~8_combout\);

-- Location: LABCELL_X73_Y37_N9
\inst2|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~9_combout\ = ( \inst11|instr_reg\(5) & ( \inst2|LessThan0~1_combout\ & ( (\inst1|Mux42~4_combout\ & (!\inst2|LessThan0~8_combout\ & ((!\inst11|instr_reg\(4)) # (\inst1|Mux43~4_combout\)))) ) ) ) # ( !\inst11|instr_reg\(5) & ( 
-- \inst2|LessThan0~1_combout\ & ( (!\inst2|LessThan0~8_combout\ & ((!\inst11|instr_reg\(4)) # ((\inst1|Mux42~4_combout\) # (\inst1|Mux43~4_combout\)))) ) ) ) # ( \inst11|instr_reg\(5) & ( !\inst2|LessThan0~1_combout\ & ( !\inst2|LessThan0~8_combout\ ) ) ) # 
-- ( !\inst11|instr_reg\(5) & ( !\inst2|LessThan0~1_combout\ & ( !\inst2|LessThan0~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010111111000000000000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(4),
	datab => \inst1|ALT_INV_Mux43~4_combout\,
	datac => \inst1|ALT_INV_Mux42~4_combout\,
	datad => \inst2|ALT_INV_LessThan0~8_combout\,
	datae => \inst11|ALT_INV_instr_reg\(5),
	dataf => \inst2|ALT_INV_LessThan0~1_combout\,
	combout => \inst2|LessThan0~9_combout\);

-- Location: LABCELL_X73_Y38_N12
\inst2|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~19_combout\ = ( !\inst2|LessThan0~0_combout\ & ( \inst2|LessThan0~9_combout\ & ( (!\inst2|LessThan0~16_combout\) # (((\inst2|LessThan0~14_combout\ & \inst2|LessThan0~7_combout\)) # (\inst2|LessThan0~18_combout\)) ) ) ) # ( 
-- !\inst2|LessThan0~0_combout\ & ( !\inst2|LessThan0~9_combout\ & ( ((!\inst2|LessThan0~16_combout\) # (\inst2|LessThan0~18_combout\)) # (\inst2|LessThan0~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111111111000000000000000011001101111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~14_combout\,
	datab => \inst2|ALT_INV_LessThan0~16_combout\,
	datac => \inst2|ALT_INV_LessThan0~7_combout\,
	datad => \inst2|ALT_INV_LessThan0~18_combout\,
	datae => \inst2|ALT_INV_LessThan0~0_combout\,
	dataf => \inst2|ALT_INV_LessThan0~9_combout\,
	combout => \inst2|LessThan0~19_combout\);

-- Location: IOIBUF_X72_Y81_N1
\sip[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(14),
	o => \sip[14]~input_o\);

-- Location: FF_X73_Y43_N53
\inst|sip_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[14]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(14));

-- Location: MLABCELL_X72_Y43_N9
\inst1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~2_combout\ = ( \inst1|Mux13~0_combout\ & ( \inst|sip_r\(14) ) ) # ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(14),
	datad => \inst|ALT_INV_sip_r\(14),
	datae => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux1~2_combout\);

-- Location: LABCELL_X73_Y38_N21
\inst1|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~3_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux1~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~20_combout\)) # (\inst2|LessThan0~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst2|ALT_INV_LessThan0~19_combout\,
	datac => \inst1|ALT_INV_Mux13~2_combout\,
	datad => \inst2|ALT_INV_LessThan0~20_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~2_combout\,
	combout => \inst1|Mux1~3_combout\);

-- Location: LABCELL_X67_Y41_N39
\inst11|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~5_sumout\ = SUM(( \inst11|pc\(13) ) + ( GND ) + ( \inst11|Add0~58\ ))
-- \inst11|Add0~6\ = CARRY(( \inst11|pc\(13) ) + ( GND ) + ( \inst11|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(13),
	cin => \inst11|Add0~58\,
	sumout => \inst11|Add0~5_sumout\,
	cout => \inst11|Add0~6\);

-- Location: LABCELL_X67_Y41_N42
\inst11|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~1_sumout\ = SUM(( \inst11|pc\(14) ) + ( GND ) + ( \inst11|Add0~6\ ))
-- \inst11|Add0~2\ = CARRY(( \inst11|pc\(14) ) + ( GND ) + ( \inst11|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_pc\(14),
	cin => \inst11|Add0~6\,
	sumout => \inst11|Add0~1_sumout\,
	cout => \inst11|Add0~2\);

-- Location: LABCELL_X67_Y41_N45
\inst11|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~61_sumout\ = SUM(( \inst11|pc\(15) ) + ( GND ) + ( \inst11|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(15),
	cin => \inst11|Add0~2\,
	sumout => \inst11|Add0~61_sumout\);

-- Location: FF_X68_Y40_N50
\inst1|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][15]~q\);

-- Location: FF_X68_Y40_N44
\inst1|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][15]~q\);

-- Location: LABCELL_X68_Y41_N30
\inst1|regs[3][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[3][15]~feeder_combout\ = ( \inst1|Mux0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~2_combout\,
	combout => \inst1|regs[3][15]~feeder_combout\);

-- Location: FF_X68_Y41_N31
\inst1|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[3][15]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][15]~q\);

-- Location: FF_X72_Y41_N8
\inst1|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][15]~q\);

-- Location: LABCELL_X68_Y40_N15
\inst1|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~3_combout\ = ( \inst11|instr_reg\(18) & ( \inst1|regs[15][15]~q\ & ( (\inst11|instr_reg\(19)) # (\inst1|regs[7][15]~q\) ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst1|regs[15][15]~q\ & ( (!\inst11|instr_reg\(19) & ((\inst1|regs[3][15]~q\))) # 
-- (\inst11|instr_reg\(19) & (\inst1|regs[11][15]~q\)) ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst1|regs[15][15]~q\ & ( (\inst1|regs[7][15]~q\ & !\inst11|instr_reg\(19)) ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst1|regs[15][15]~q\ & ( 
-- (!\inst11|instr_reg\(19) & ((\inst1|regs[3][15]~q\))) # (\inst11|instr_reg\(19) & (\inst1|regs[11][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][15]~q\,
	datab => \inst1|ALT_INV_regs[11][15]~q\,
	datac => \inst1|ALT_INV_regs[3][15]~q\,
	datad => \inst11|ALT_INV_instr_reg\(19),
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst1|ALT_INV_regs[15][15]~q\,
	combout => \inst1|Mux16~3_combout\);

-- Location: FF_X72_Y41_N38
\inst1|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][15]~q\);

-- Location: FF_X72_Y41_N32
\inst1|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][15]~q\);

-- Location: FF_X74_Y41_N53
\inst1|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][15]~q\);

-- Location: FF_X72_Y43_N29
\inst1|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][15]~q\);

-- Location: MLABCELL_X72_Y41_N3
\inst1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~0_combout\ = ( \inst1|regs[12][15]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[8][15]~q\) # (\inst11|instr_reg\(18)) ) ) ) # ( !\inst1|regs[12][15]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & \inst1|regs[8][15]~q\) ) ) ) # 
-- ( \inst1|regs[12][15]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & (\inst1|regs[0][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[4][15]~q\))) ) ) ) # ( !\inst1|regs[12][15]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) 
-- & (\inst1|regs[0][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[4][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][15]~q\,
	datab => \inst1|ALT_INV_regs[4][15]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[8][15]~q\,
	datae => \inst1|ALT_INV_regs[12][15]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux16~0_combout\);

-- Location: FF_X72_Y43_N2
\inst1|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][15]~q\);

-- Location: FF_X72_Y43_N32
\inst1|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][15]~q\);

-- Location: FF_X74_Y41_N23
\inst1|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][15]~q\);

-- Location: FF_X71_Y43_N49
\inst1|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][15]~q\);

-- Location: MLABCELL_X72_Y43_N45
\inst1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~1_combout\ = ( \inst1|regs[13][15]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[9][15]~q\) # (\inst11|instr_reg\(18)) ) ) ) # ( !\inst1|regs[13][15]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & \inst1|regs[9][15]~q\) ) ) ) # 
-- ( \inst1|regs[13][15]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & (\inst1|regs[1][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[5][15]~q\))) ) ) ) # ( !\inst1|regs[13][15]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) 
-- & (\inst1|regs[1][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[5][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][15]~q\,
	datab => \inst1|ALT_INV_regs[5][15]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[9][15]~q\,
	datae => \inst1|ALT_INV_regs[13][15]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux16~1_combout\);

-- Location: FF_X70_Y43_N37
\inst1|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][15]~q\);

-- Location: FF_X71_Y43_N8
\inst1|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][15]~q\);

-- Location: FF_X71_Y43_N38
\inst1|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][15]~q\);

-- Location: FF_X73_Y41_N13
\inst1|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][15]~q\);

-- Location: LABCELL_X71_Y43_N30
\inst1|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~2_combout\ = ( \inst1|regs[2][15]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & (\inst1|regs[10][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[14][15]~q\))) ) ) ) # ( !\inst1|regs[2][15]~q\ & ( \inst11|instr_reg\(19) & ( 
-- (!\inst11|instr_reg\(18) & (\inst1|regs[10][15]~q\)) # (\inst11|instr_reg\(18) & ((\inst1|regs[14][15]~q\))) ) ) ) # ( \inst1|regs[2][15]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18)) # (\inst1|regs[6][15]~q\) ) ) ) # ( 
-- !\inst1|regs[2][15]~q\ & ( !\inst11|instr_reg\(19) & ( (\inst1|regs[6][15]~q\ & \inst11|instr_reg\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][15]~q\,
	datab => \inst1|ALT_INV_regs[10][15]~q\,
	datac => \inst1|ALT_INV_regs[14][15]~q\,
	datad => \inst11|ALT_INV_instr_reg\(18),
	datae => \inst1|ALT_INV_regs[2][15]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux16~2_combout\);

-- Location: LABCELL_X70_Y41_N15
\inst1|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~4_combout\ = ( \inst1|Mux16~1_combout\ & ( \inst1|Mux16~2_combout\ & ( (!\inst11|instr_reg\(16) & (((\inst1|Mux16~0_combout\)) # (\inst11|instr_reg\(17)))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17)) # ((\inst1|Mux16~3_combout\)))) 
-- ) ) ) # ( !\inst1|Mux16~1_combout\ & ( \inst1|Mux16~2_combout\ & ( (!\inst11|instr_reg\(16) & (((\inst1|Mux16~0_combout\)) # (\inst11|instr_reg\(17)))) # (\inst11|instr_reg\(16) & (\inst11|instr_reg\(17) & (\inst1|Mux16~3_combout\))) ) ) ) # ( 
-- \inst1|Mux16~1_combout\ & ( !\inst1|Mux16~2_combout\ & ( (!\inst11|instr_reg\(16) & (!\inst11|instr_reg\(17) & ((\inst1|Mux16~0_combout\)))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17)) # ((\inst1|Mux16~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux16~1_combout\ & ( !\inst1|Mux16~2_combout\ & ( (!\inst11|instr_reg\(16) & (!\inst11|instr_reg\(17) & ((\inst1|Mux16~0_combout\)))) # (\inst11|instr_reg\(16) & (\inst11|instr_reg\(17) & (\inst1|Mux16~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst11|ALT_INV_instr_reg\(17),
	datac => \inst1|ALT_INV_Mux16~3_combout\,
	datad => \inst1|ALT_INV_Mux16~0_combout\,
	datae => \inst1|ALT_INV_Mux16~1_combout\,
	dataf => \inst1|ALT_INV_Mux16~2_combout\,
	combout => \inst1|Mux16~4_combout\);

-- Location: LABCELL_X68_Y41_N54
\inst11|pc~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~24_combout\ = ( \inst1|Mux16~4_combout\ & ( (!\inst11|state.T2~q\ & (((\inst11|Add0~61_sumout\)))) # (\inst11|state.T2~q\ & (((\inst11|instr_reg\(15))) # (\inst11|pc[15]~0_combout\))) ) ) # ( !\inst1|Mux16~4_combout\ & ( (!\inst11|state.T2~q\ & 
-- (((\inst11|Add0~61_sumout\)))) # (\inst11|state.T2~q\ & (!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_pc[15]~0_combout\,
	datac => \inst11|ALT_INV_Add0~61_sumout\,
	datad => \inst11|ALT_INV_instr_reg\(15),
	dataf => \inst1|ALT_INV_Mux16~4_combout\,
	combout => \inst11|pc~24_combout\);

-- Location: FF_X75_Y38_N38
\inst11|state.Ini\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \reset_button~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|state.Ini~q\);

-- Location: LABCELL_X75_Y38_N42
\inst11|pc[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~8_combout\ = ( \inst11|state.T1~q\ & ( !\inst11|state.E0~q\ & ( (\inst11|state.Ini~q\ & (!\inst11|instr_reg\(30) $ (!\inst11|instr_reg\(31)))) ) ) ) # ( !\inst11|state.T1~q\ & ( !\inst11|state.E0~q\ & ( \inst11|state.Ini~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001100000011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(30),
	datab => \inst11|ALT_INV_instr_reg\(31),
	datac => \inst11|ALT_INV_state.Ini~q\,
	datae => \inst11|ALT_INV_state.T1~q\,
	dataf => \inst11|ALT_INV_state.E0~q\,
	combout => \inst11|pc[15]~8_combout\);

-- Location: LABCELL_X70_Y42_N42
\inst11|clr_z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|clr_z_flag~0_combout\ = ( !\inst11|instr_reg\(25) & ( (\inst11|instr_reg\(28) & (!\inst11|instr_reg\(29) & !\inst11|instr_reg\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(25),
	combout => \inst11|clr_z_flag~0_combout\);

-- Location: LABCELL_X70_Y42_N48
\inst11|pc[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~7_combout\ = ( \inst11|clr_z_flag~0_combout\ & ( ((\inst11|instr_reg\(30) & \inst11|instr_reg\(27))) # (\inst11|instr_reg\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(26),
	datac => \inst11|ALT_INV_instr_reg\(30),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_clr_z_flag~0_combout\,
	combout => \inst11|pc[15]~7_combout\);

-- Location: LABCELL_X71_Y38_N42
\inst3|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~0_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst3|operand_2[6]~13_combout\ & (\inst3|Mux9~0_combout\ & \inst3|Mux16~2_combout\)) # (\inst3|operand_2[6]~13_combout\ & ((\inst3|Mux16~2_combout\) # (\inst3|Mux9~0_combout\))) ) ) # ( 
-- !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & ((\inst3|Mux9~0_combout\) # (\inst3|operand_2[6]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_operand_2[6]~13_combout\,
	datac => \inst3|ALT_INV_Mux9~0_combout\,
	datad => \inst3|ALT_INV_Mux16~2_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux25~0_combout\);

-- Location: LABCELL_X70_Y42_N18
\inst3|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~4_combout\ = ( \inst3|Add0~53_sumout\ & ( (!\inst3|Mux25~0_combout\ & (!\inst3|Mux24~0_combout\ & !\inst3|Mux16~0_combout\)) ) ) # ( !\inst3|Add0~53_sumout\ & ( (!\inst3|Mux25~0_combout\ & (!\inst3|Mux24~0_combout\ & 
-- ((!\inst3|Add0~49_sumout\) # (!\inst3|Mux16~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux25~0_combout\,
	datab => \inst3|ALT_INV_Add0~49_sumout\,
	datac => \inst3|ALT_INV_Mux24~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~53_sumout\,
	combout => \inst3|z_flag~4_combout\);

-- Location: FF_X70_Y42_N38
\inst3|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|z_flag~7_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|z_flag~q\);

-- Location: LABCELL_X70_Y42_N33
\inst11|clr_z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|clr_z_flag~1_combout\ = ( !\inst11|instr_reg\(27) & ( (\inst11|state.T2~q\ & (!\inst11|instr_reg\(26) & \inst11|clr_z_flag~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(26),
	datac => \inst11|ALT_INV_clr_z_flag~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(27),
	combout => \inst11|clr_z_flag~1_combout\);

-- Location: LABCELL_X70_Y42_N57
\inst3|z_flag~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~6_combout\ = ( !\inst11|clr_z_flag~1_combout\ & ( (!\inst3|z_flag~0_combout\ & \inst3|z_flag~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_z_flag~0_combout\,
	datad => \inst3|ALT_INV_z_flag~q\,
	dataf => \inst11|ALT_INV_clr_z_flag~1_combout\,
	combout => \inst3|z_flag~6_combout\);

-- Location: LABCELL_X71_Y42_N15
\inst3|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~0_combout\ = ( \inst3|Mux4~0_combout\ & ( \inst3|operand_2[11]~8_combout\ & ( (\inst3|Mux16~2_combout\) # (\inst3|Mux16~1_combout\) ) ) ) # ( !\inst3|Mux4~0_combout\ & ( \inst3|operand_2[11]~8_combout\ & ( \inst3|Mux16~2_combout\ ) ) ) # ( 
-- \inst3|Mux4~0_combout\ & ( !\inst3|operand_2[11]~8_combout\ & ( \inst3|Mux16~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~1_combout\,
	datac => \inst3|ALT_INV_Mux16~2_combout\,
	datae => \inst3|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[11]~8_combout\,
	combout => \inst3|Mux20~0_combout\);

-- Location: LABCELL_X71_Y42_N27
\inst3|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~0_combout\ = ( \inst3|Mux14~0_combout\ & ( ((\inst3|Mux16~1_combout\ & \inst3|operand_2[1]~10_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|Mux14~0_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|operand_2[1]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110111011100000000001100110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~1_combout\,
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datad => \inst3|ALT_INV_operand_2[1]~10_combout\,
	datae => \inst3|ALT_INV_Mux14~0_combout\,
	combout => \inst3|Mux30~0_combout\);

-- Location: LABCELL_X71_Y42_N33
\inst3|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~0_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst3|operand_2[10]~9_combout\ & (\inst3|Mux16~2_combout\ & \inst3|Mux5~0_combout\)) # (\inst3|operand_2[10]~9_combout\ & ((\inst3|Mux5~0_combout\) # (\inst3|Mux16~2_combout\))) ) ) # ( 
-- !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & ((\inst3|Mux5~0_combout\) # (\inst3|operand_2[10]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_operand_2[10]~9_combout\,
	datac => \inst3|ALT_INV_Mux16~2_combout\,
	datad => \inst3|ALT_INV_Mux5~0_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux21~0_combout\);

-- Location: LABCELL_X71_Y42_N18
\inst3|z_flag~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~10_combout\ = ( !\inst3|Mux30~0_combout\ & ( !\inst3|Mux21~0_combout\ & ( (!\inst3|Mux31~0_combout\ & (!\inst3|Mux20~0_combout\ & (\inst3|z_flag~0_combout\ & !\inst11|clr_z_flag~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux31~0_combout\,
	datab => \inst3|ALT_INV_Mux20~0_combout\,
	datac => \inst3|ALT_INV_z_flag~0_combout\,
	datad => \inst11|ALT_INV_clr_z_flag~1_combout\,
	datae => \inst3|ALT_INV_Mux30~0_combout\,
	dataf => \inst3|ALT_INV_Mux21~0_combout\,
	combout => \inst3|z_flag~10_combout\);

-- Location: LABCELL_X70_Y42_N0
\inst3|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~3_combout\ = ( \inst3|Add0~33_sumout\ & ( \inst3|Add0~37_sumout\ & ( (!\inst3|Mux16~0_combout\ & \inst3|z_flag~10_combout\) ) ) ) # ( !\inst3|Add0~33_sumout\ & ( \inst3|Add0~37_sumout\ & ( (!\inst3|Mux16~0_combout\ & 
-- \inst3|z_flag~10_combout\) ) ) ) # ( \inst3|Add0~33_sumout\ & ( !\inst3|Add0~37_sumout\ & ( (!\inst3|Mux16~0_combout\ & \inst3|z_flag~10_combout\) ) ) ) # ( !\inst3|Add0~33_sumout\ & ( !\inst3|Add0~37_sumout\ & ( (\inst3|z_flag~10_combout\ & 
-- ((!\inst3|Mux16~0_combout\) # ((!\inst3|Add0~41_sumout\ & !\inst3|Add0~45_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~41_sumout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~45_sumout\,
	datad => \inst3|ALT_INV_z_flag~10_combout\,
	datae => \inst3|ALT_INV_Add0~33_sumout\,
	dataf => \inst3|ALT_INV_Add0~37_sumout\,
	combout => \inst3|z_flag~3_combout\);

-- Location: LABCELL_X71_Y40_N36
\inst3|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~0_combout\ = ( \inst3|Mux16~2_combout\ & ( (\inst3|operand_2[12]~5_combout\) # (\inst3|Mux3~0_combout\) ) ) # ( !\inst3|Mux16~2_combout\ & ( (\inst3|Mux3~0_combout\ & (\inst3|Mux16~1_combout\ & \inst3|operand_2[12]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux3~0_combout\,
	datac => \inst3|ALT_INV_Mux16~1_combout\,
	datad => \inst3|ALT_INV_operand_2[12]~5_combout\,
	dataf => \inst3|ALT_INV_Mux16~2_combout\,
	combout => \inst3|Mux19~0_combout\);

-- Location: LABCELL_X71_Y41_N33
\inst3|z_flag~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~8_combout\ = ( !\inst3|Mux19~0_combout\ & ( !\inst3|Mux29~0_combout\ & ( (!\inst3|Mux28~0_combout\ & !\inst3|Mux18~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux28~0_combout\,
	datab => \inst3|ALT_INV_Mux18~0_combout\,
	datae => \inst3|ALT_INV_Mux19~0_combout\,
	dataf => \inst3|ALT_INV_Mux29~0_combout\,
	combout => \inst3|z_flag~8_combout\);

-- Location: LABCELL_X71_Y42_N48
\inst3|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~2_combout\ = ( \inst3|Add0~29_sumout\ & ( \inst3|Add0~21_sumout\ & ( (!\inst3|Mux16~0_combout\ & \inst3|z_flag~8_combout\) ) ) ) # ( !\inst3|Add0~29_sumout\ & ( \inst3|Add0~21_sumout\ & ( (!\inst3|Mux16~0_combout\ & \inst3|z_flag~8_combout\) 
-- ) ) ) # ( \inst3|Add0~29_sumout\ & ( !\inst3|Add0~21_sumout\ & ( (!\inst3|Mux16~0_combout\ & \inst3|z_flag~8_combout\) ) ) ) # ( !\inst3|Add0~29_sumout\ & ( !\inst3|Add0~21_sumout\ & ( (\inst3|z_flag~8_combout\ & ((!\inst3|Mux16~0_combout\) # 
-- ((!\inst3|Add0~25_sumout\ & !\inst3|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~25_sumout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~17_sumout\,
	datad => \inst3|ALT_INV_z_flag~8_combout\,
	datae => \inst3|ALT_INV_Add0~29_sumout\,
	dataf => \inst3|ALT_INV_Add0~21_sumout\,
	combout => \inst3|z_flag~2_combout\);

-- Location: LABCELL_X73_Y39_N3
\inst3|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~0_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst3|Mux6~0_combout\ & (\inst3|Mux16~2_combout\ & \inst3|operand_2[9]~14_combout\)) # (\inst3|Mux6~0_combout\ & ((\inst3|operand_2[9]~14_combout\) # (\inst3|Mux16~2_combout\))) ) ) # ( 
-- !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & ((\inst3|operand_2[9]~14_combout\) # (\inst3|Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux6~0_combout\,
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datac => \inst3|ALT_INV_operand_2[9]~14_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux22~0_combout\);

-- Location: LABCELL_X70_Y42_N54
\inst3|z_flag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~5_combout\ = ( \inst3|Add0~61_sumout\ & ( (!\inst3|Mux23~0_combout\ & (!\inst3|Mux22~0_combout\ & !\inst3|Mux16~0_combout\)) ) ) # ( !\inst3|Add0~61_sumout\ & ( (!\inst3|Mux23~0_combout\ & (!\inst3|Mux22~0_combout\ & 
-- ((!\inst3|Add0~57_sumout\) # (!\inst3|Mux16~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~57_sumout\,
	datab => \inst3|ALT_INV_Mux23~0_combout\,
	datac => \inst3|ALT_INV_Mux22~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~61_sumout\,
	combout => \inst3|z_flag~5_combout\);

-- Location: LABCELL_X68_Y42_N48
\inst3|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~0_combout\ = ( \inst3|Mux10~0_combout\ & ( \inst3|Mux16~1_combout\ & ( (\inst3|operand_2[5]~2_combout\) # (\inst3|Mux16~2_combout\) ) ) ) # ( !\inst3|Mux10~0_combout\ & ( \inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & 
-- \inst3|operand_2[5]~2_combout\) ) ) ) # ( \inst3|Mux10~0_combout\ & ( !\inst3|Mux16~1_combout\ & ( \inst3|Mux16~2_combout\ ) ) ) # ( !\inst3|Mux10~0_combout\ & ( !\inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|operand_2[5]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010101010101010100010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~2_combout\,
	datab => \inst3|ALT_INV_operand_2[5]~2_combout\,
	datae => \inst3|ALT_INV_Mux10~0_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux26~0_combout\);

-- Location: LABCELL_X70_Y39_N15
\inst3|operand_2[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[14]~1_combout\ = ( \inst1|Mux33~4_combout\ & ( \inst1|Mux17~4_combout\ ) ) # ( !\inst1|Mux33~4_combout\ & ( \inst1|Mux17~4_combout\ & ( !\inst11|alu_op2_sel~1_combout\ ) ) ) # ( \inst1|Mux33~4_combout\ & ( !\inst1|Mux17~4_combout\ & ( 
-- \inst11|alu_op2_sel~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datae => \inst1|ALT_INV_Mux33~4_combout\,
	dataf => \inst1|ALT_INV_Mux17~4_combout\,
	combout => \inst3|operand_2[14]~1_combout\);

-- Location: LABCELL_X70_Y39_N21
\inst3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux1~0_combout\ = ( \inst1|Mux17~4_combout\ & ( (!\inst11|alu_op1_sel[0]~0_combout\) # (\inst11|instr_reg\(14)) ) ) # ( !\inst1|Mux17~4_combout\ & ( (\inst11|instr_reg\(14) & \inst11|alu_op1_sel[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(14),
	datad => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux17~4_combout\,
	combout => \inst3|Mux1~0_combout\);

-- Location: LABCELL_X70_Y38_N6
\inst3|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~0_combout\ = ( \inst3|Mux1~0_combout\ & ( \inst3|Mux16~1_combout\ & ( (\inst3|Mux16~2_combout\) # (\inst3|operand_2[14]~1_combout\) ) ) ) # ( !\inst3|Mux1~0_combout\ & ( \inst3|Mux16~1_combout\ & ( (\inst3|operand_2[14]~1_combout\ & 
-- \inst3|Mux16~2_combout\) ) ) ) # ( \inst3|Mux1~0_combout\ & ( !\inst3|Mux16~1_combout\ & ( \inst3|Mux16~2_combout\ ) ) ) # ( !\inst3|Mux1~0_combout\ & ( !\inst3|Mux16~1_combout\ & ( (\inst3|operand_2[14]~1_combout\ & \inst3|Mux16~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110011001100010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_operand_2[14]~1_combout\,
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datae => \inst3|ALT_INV_Mux1~0_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux17~0_combout\);

-- Location: LABCELL_X68_Y41_N27
\inst3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux0~0_combout\ = ( \inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux16~4_combout\ & ( \inst11|instr_reg\(15) ) ) ) # ( !\inst11|alu_op1_sel[0]~0_combout\ & ( \inst1|Mux16~4_combout\ ) ) # ( \inst11|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst1|Mux16~4_combout\ & ( \inst11|instr_reg\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(15),
	datae => \inst11|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst1|ALT_INV_Mux16~4_combout\,
	combout => \inst3|Mux0~0_combout\);

-- Location: LABCELL_X70_Y41_N9
\inst3|operand_2[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|operand_2[15]~0_combout\ = ( \inst1|Mux32~4_combout\ & ( (\inst1|Mux16~4_combout\) # (\inst11|alu_op2_sel~1_combout\) ) ) # ( !\inst1|Mux32~4_combout\ & ( (!\inst11|alu_op2_sel~1_combout\ & \inst1|Mux16~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_alu_op2_sel~1_combout\,
	datac => \inst1|ALT_INV_Mux16~4_combout\,
	dataf => \inst1|ALT_INV_Mux32~4_combout\,
	combout => \inst3|operand_2[15]~0_combout\);

-- Location: LABCELL_X70_Y41_N6
\inst3|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~3_combout\ = ( \inst3|operand_2[15]~0_combout\ & ( ((\inst3|Mux0~0_combout\ & \inst3|Mux16~1_combout\)) # (\inst3|Mux16~2_combout\) ) ) # ( !\inst3|operand_2[15]~0_combout\ & ( (\inst3|Mux16~2_combout\ & \inst3|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~2_combout\,
	datac => \inst3|ALT_INV_Mux0~0_combout\,
	datad => \inst3|ALT_INV_Mux16~1_combout\,
	dataf => \inst3|ALT_INV_operand_2[15]~0_combout\,
	combout => \inst3|Mux16~3_combout\);

-- Location: LABCELL_X68_Y42_N45
\inst3|z_flag~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~9_combout\ = ( !\inst3|Mux16~3_combout\ & ( (!\inst3|Mux26~0_combout\ & (!\inst3|Mux27~0_combout\ & !\inst3|Mux17~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux26~0_combout\,
	datac => \inst3|ALT_INV_Mux27~0_combout\,
	datad => \inst3|ALT_INV_Mux17~0_combout\,
	dataf => \inst3|ALT_INV_Mux16~3_combout\,
	combout => \inst3|z_flag~9_combout\);

-- Location: LABCELL_X71_Y39_N45
\inst3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~5_sumout\ = SUM(( !\inst3|Mux1~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[14]~1_combout\ ) + ( \inst3|Add0~18\ ))
-- \inst3|Add0~6\ = CARRY(( !\inst3|Mux1~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[14]~1_combout\ ) + ( \inst3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_Mux7~0_combout\,
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst3|ALT_INV_Mux1~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[14]~1_combout\,
	cin => \inst3|Add0~18\,
	sumout => \inst3|Add0~5_sumout\,
	cout => \inst3|Add0~6\);

-- Location: LABCELL_X71_Y39_N48
\inst3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~1_sumout\ = SUM(( !\inst3|Mux0~0_combout\ $ (((!\inst11|state.T2~q\) # ((!\inst11|Mux7~0_combout\) # (\inst11|instr_reg\(29))))) ) + ( \inst3|operand_2[15]~0_combout\ ) + ( \inst3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_Mux0~0_combout\,
	dataf => \inst3|ALT_INV_operand_2[15]~0_combout\,
	cin => \inst3|Add0~6\,
	sumout => \inst3|Add0~1_sumout\);

-- Location: LABCELL_X70_Y42_N24
\inst3|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~1_combout\ = ( \inst3|Add0~13_sumout\ & ( \inst3|Add0~5_sumout\ & ( (\inst3|z_flag~9_combout\ & !\inst3|Mux16~0_combout\) ) ) ) # ( !\inst3|Add0~13_sumout\ & ( \inst3|Add0~5_sumout\ & ( (\inst3|z_flag~9_combout\ & !\inst3|Mux16~0_combout\) ) 
-- ) ) # ( \inst3|Add0~13_sumout\ & ( !\inst3|Add0~5_sumout\ & ( (\inst3|z_flag~9_combout\ & !\inst3|Mux16~0_combout\) ) ) ) # ( !\inst3|Add0~13_sumout\ & ( !\inst3|Add0~5_sumout\ & ( (\inst3|z_flag~9_combout\ & ((!\inst3|Mux16~0_combout\) # 
-- ((!\inst3|Add0~9_sumout\ & !\inst3|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_z_flag~9_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~9_sumout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Add0~13_sumout\,
	dataf => \inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst3|z_flag~1_combout\);

-- Location: LABCELL_X70_Y42_N36
\inst3|z_flag~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|z_flag~7_combout\ = ( \inst3|z_flag~5_combout\ & ( \inst3|z_flag~1_combout\ & ( ((\inst3|z_flag~4_combout\ & (\inst3|z_flag~3_combout\ & \inst3|z_flag~2_combout\))) # (\inst3|z_flag~6_combout\) ) ) ) # ( !\inst3|z_flag~5_combout\ & ( 
-- \inst3|z_flag~1_combout\ & ( \inst3|z_flag~6_combout\ ) ) ) # ( \inst3|z_flag~5_combout\ & ( !\inst3|z_flag~1_combout\ & ( \inst3|z_flag~6_combout\ ) ) ) # ( !\inst3|z_flag~5_combout\ & ( !\inst3|z_flag~1_combout\ & ( \inst3|z_flag~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_z_flag~4_combout\,
	datab => \inst3|ALT_INV_z_flag~6_combout\,
	datac => \inst3|ALT_INV_z_flag~3_combout\,
	datad => \inst3|ALT_INV_z_flag~2_combout\,
	datae => \inst3|ALT_INV_z_flag~5_combout\,
	dataf => \inst3|ALT_INV_z_flag~1_combout\,
	combout => \inst3|z_flag~7_combout\);

-- Location: FF_X70_Y42_N37
\inst3|z_flag~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|z_flag~7_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|z_flag~DUPLICATE_q\);

-- Location: LABCELL_X73_Y40_N15
\inst11|pc[15]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~6_combout\ = ( \inst11|instr_reg\(26) & ( \inst3|z_flag~DUPLICATE_q\ & ( \inst11|instr_reg\(27) ) ) ) # ( \inst11|instr_reg\(26) & ( !\inst3|z_flag~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(27),
	datae => \inst11|ALT_INV_instr_reg\(26),
	dataf => \inst3|ALT_INV_z_flag~DUPLICATE_q\,
	combout => \inst11|pc[15]~6_combout\);

-- Location: LABCELL_X68_Y41_N0
\inst11|pc[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~3_combout\ = ( !\inst1|Mux45~4_combout\ & ( !\inst1|Mux46~4_combout\ & ( (!\inst1|Mux47~4_combout\ & (\inst11|instr_reg\(27) & !\inst1|Mux44~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux47~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(27),
	datac => \inst1|ALT_INV_Mux44~4_combout\,
	datae => \inst1|ALT_INV_Mux45~4_combout\,
	dataf => \inst1|ALT_INV_Mux46~4_combout\,
	combout => \inst11|pc[15]~3_combout\);

-- Location: LABCELL_X73_Y41_N12
\inst11|pc[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~4_combout\ = ( !\inst1|Mux40~4_combout\ & ( (!\inst1|Mux42~4_combout\ & (!\inst1|Mux38~4_combout\ & (!\inst1|Mux41~4_combout\ & !\inst1|Mux39~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux42~4_combout\,
	datab => \inst1|ALT_INV_Mux38~4_combout\,
	datac => \inst1|ALT_INV_Mux41~4_combout\,
	datad => \inst1|ALT_INV_Mux39~4_combout\,
	dataf => \inst1|ALT_INV_Mux40~4_combout\,
	combout => \inst11|pc[15]~4_combout\);

-- Location: LABCELL_X68_Y41_N42
\inst11|pc[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~2_combout\ = ( !\inst1|Mux32~4_combout\ & ( !\inst1|Mux33~4_combout\ & ( (!\inst1|Mux35~4_combout\ & (!\inst1|Mux36~4_combout\ & !\inst1|Mux34~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux35~4_combout\,
	datab => \inst1|ALT_INV_Mux36~4_combout\,
	datac => \inst1|ALT_INV_Mux34~4_combout\,
	datae => \inst1|ALT_INV_Mux32~4_combout\,
	dataf => \inst1|ALT_INV_Mux33~4_combout\,
	combout => \inst11|pc[15]~2_combout\);

-- Location: LABCELL_X68_Y41_N18
\inst11|pc[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~5_combout\ = ( \inst11|pc[15]~4_combout\ & ( \inst11|pc[15]~2_combout\ & ( (\inst11|pc[15]~3_combout\ & (!\inst1|Mux37~4_combout\ & !\inst1|Mux43~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~3_combout\,
	datab => \inst1|ALT_INV_Mux37~4_combout\,
	datac => \inst1|ALT_INV_Mux43~4_combout\,
	datae => \inst11|ALT_INV_pc[15]~4_combout\,
	dataf => \inst11|ALT_INV_pc[15]~2_combout\,
	combout => \inst11|pc[15]~5_combout\);

-- Location: LABCELL_X68_Y41_N36
\inst11|pc[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~9_combout\ = ( \inst11|pc[15]~6_combout\ & ( \inst11|pc[15]~5_combout\ & ( (!\reset_button~input_o\) # ((\inst11|pc[15]~8_combout\ & ((!\inst11|state.T2~q\) # (\inst11|pc[15]~7_combout\)))) ) ) ) # ( !\inst11|pc[15]~6_combout\ & ( 
-- \inst11|pc[15]~5_combout\ & ( (!\reset_button~input_o\) # ((\inst11|pc[15]~8_combout\ & ((!\inst11|state.T2~q\) # (\inst11|pc[15]~7_combout\)))) ) ) ) # ( \inst11|pc[15]~6_combout\ & ( !\inst11|pc[15]~5_combout\ & ( (!\reset_button~input_o\) # 
-- ((!\inst11|state.T2~q\ & \inst11|pc[15]~8_combout\)) ) ) ) # ( !\inst11|pc[15]~6_combout\ & ( !\inst11|pc[15]~5_combout\ & ( (!\reset_button~input_o\) # ((\inst11|pc[15]~8_combout\ & ((!\inst11|state.T2~q\) # (\inst11|pc[15]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010101111101011101010111010101110101011111010111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_button~input_o\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_pc[15]~8_combout\,
	datad => \inst11|ALT_INV_pc[15]~7_combout\,
	datae => \inst11|ALT_INV_pc[15]~6_combout\,
	dataf => \inst11|ALT_INV_pc[15]~5_combout\,
	combout => \inst11|pc[15]~9_combout\);

-- Location: FF_X68_Y41_N56
\inst11|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~24_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(15));

-- Location: LABCELL_X70_Y41_N57
\inst9|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux0~0_combout\ = ( \inst9|Mux11~0_combout\ & ( (!\inst9|Mux11~2_combout\ & ((\inst1|Mux16~4_combout\))) # (\inst9|Mux11~2_combout\ & (\inst11|pc\(15))) ) ) # ( !\inst9|Mux11~0_combout\ & ( (\inst11|instr_reg\(15) & \inst9|Mux11~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(15),
	datab => \inst11|ALT_INV_pc\(15),
	datac => \inst1|ALT_INV_Mux16~4_combout\,
	datad => \inst9|ALT_INV_Mux11~2_combout\,
	dataf => \inst9|ALT_INV_Mux11~0_combout\,
	combout => \inst9|Mux0~0_combout\);

-- Location: M10K_X69_Y41_N0
\inst6|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y38_N45
\inst1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = ( \inst3|Mux16~0_combout\ & ( \inst3|Add0~5_sumout\ & ( \inst1|Mux14~0_combout\ ) ) ) # ( !\inst3|Mux16~0_combout\ & ( \inst3|Add0~5_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux17~0_combout\) ) ) ) # ( \inst3|Mux16~0_combout\ 
-- & ( !\inst3|Add0~5_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux17~0_combout\) ) ) ) # ( !\inst3|Mux16~0_combout\ & ( !\inst3|Add0~5_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux17~0_combout\,
	datae => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst1|Mux1~0_combout\);

-- Location: LABCELL_X74_Y38_N30
\inst1|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~4_combout\ = ( \inst1|Mux33~4_combout\ & ( \inst1|Mux1~0_combout\ ) ) # ( !\inst1|Mux33~4_combout\ & ( \inst1|Mux1~0_combout\ ) ) # ( \inst1|Mux33~4_combout\ & ( !\inst1|Mux1~0_combout\ & ( (((\inst1|Mux14~1_combout\ & 
-- \inst6|altsyncram_component|auto_generated|q_a\(14))) # (\inst1|Mux1~1_combout\)) # (\inst1|Mux1~3_combout\) ) ) ) # ( !\inst1|Mux33~4_combout\ & ( !\inst1|Mux1~0_combout\ & ( ((\inst1|Mux14~1_combout\ & 
-- \inst6|altsyncram_component|auto_generated|q_a\(14))) # (\inst1|Mux1~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux1~3_combout\,
	datab => \inst1|ALT_INV_Mux14~1_combout\,
	datac => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|ALT_INV_Mux1~1_combout\,
	datae => \inst1|ALT_INV_Mux33~4_combout\,
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst1|Mux1~4_combout\);

-- Location: FF_X73_Y42_N29
\inst1|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][14]~q\);

-- Location: LABCELL_X73_Y42_N9
\inst1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~0_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[3][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[1][14]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[2][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][14]~q\,
	datab => \inst1|ALT_INV_regs[1][14]~q\,
	datac => \inst1|ALT_INV_regs[3][14]~q\,
	datad => \inst1|ALT_INV_regs[0][14]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux17~0_combout\);

-- Location: FF_X74_Y38_N55
\inst1|regs[9][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][14]~DUPLICATE_q\);

-- Location: FF_X74_Y38_N5
\inst1|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][14]~q\);

-- Location: LABCELL_X74_Y39_N0
\inst1|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~2_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[11][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[9][14]~DUPLICATE_q\ ) ) ) # ( \inst11|instr_reg\(17) & ( 
-- !\inst11|instr_reg\(16) & ( \inst1|regs[10][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[10][14]~q\,
	datab => \inst1|ALT_INV_regs[9][14]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[8][14]~q\,
	datad => \inst1|ALT_INV_regs[11][14]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux17~2_combout\);

-- Location: FF_X75_Y42_N31
\inst1|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux1~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][14]~q\);

-- Location: LABCELL_X75_Y42_N27
\inst1|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~3_combout\ = ( \inst1|regs[15][14]~q\ & ( \inst11|instr_reg\(16) & ( (\inst1|regs[13][14]~q\) # (\inst11|instr_reg\(17)) ) ) ) # ( !\inst1|regs[15][14]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & \inst1|regs[13][14]~q\) ) ) ) 
-- # ( \inst1|regs[15][14]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[12][14]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][14]~q\)) ) ) ) # ( !\inst1|regs[15][14]~q\ & ( !\inst11|instr_reg\(16) & ( 
-- (!\inst11|instr_reg\(17) & ((\inst1|regs[12][14]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[14][14]~q\,
	datab => \inst11|ALT_INV_instr_reg\(17),
	datac => \inst1|ALT_INV_regs[12][14]~q\,
	datad => \inst1|ALT_INV_regs[13][14]~q\,
	datae => \inst1|ALT_INV_regs[15][14]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux17~3_combout\);

-- Location: LABCELL_X74_Y43_N51
\inst1|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~1_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[7][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[5][14]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[6][14]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][14]~q\,
	datab => \inst1|ALT_INV_regs[6][14]~q\,
	datac => \inst1|ALT_INV_regs[5][14]~q\,
	datad => \inst1|ALT_INV_regs[4][14]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux17~1_combout\);

-- Location: LABCELL_X70_Y39_N51
\inst1|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~4_combout\ = ( \inst1|Mux17~3_combout\ & ( \inst1|Mux17~1_combout\ & ( ((!\inst11|instr_reg\(19) & (\inst1|Mux17~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux17~2_combout\)))) # (\inst11|instr_reg\(18)) ) ) ) # ( 
-- !\inst1|Mux17~3_combout\ & ( \inst1|Mux17~1_combout\ & ( (!\inst11|instr_reg\(19) & (((\inst1|Mux17~0_combout\)) # (\inst11|instr_reg\(18)))) # (\inst11|instr_reg\(19) & (!\inst11|instr_reg\(18) & ((\inst1|Mux17~2_combout\)))) ) ) ) # ( 
-- \inst1|Mux17~3_combout\ & ( !\inst1|Mux17~1_combout\ & ( (!\inst11|instr_reg\(19) & (!\inst11|instr_reg\(18) & (\inst1|Mux17~0_combout\))) # (\inst11|instr_reg\(19) & (((\inst1|Mux17~2_combout\)) # (\inst11|instr_reg\(18)))) ) ) ) # ( 
-- !\inst1|Mux17~3_combout\ & ( !\inst1|Mux17~1_combout\ & ( (!\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & (\inst1|Mux17~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux17~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst1|ALT_INV_Mux17~2_combout\,
	datae => \inst1|ALT_INV_Mux17~3_combout\,
	dataf => \inst1|ALT_INV_Mux17~1_combout\,
	combout => \inst1|Mux17~4_combout\);

-- Location: LABCELL_X68_Y40_N3
\inst9|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux1~0_combout\ = ( \inst1|Mux17~4_combout\ & ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(14)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(14))) ) ) ) # ( !\inst1|Mux17~4_combout\ & ( \inst9|Mux11~2_combout\ & ( 
-- (!\inst9|Mux11~0_combout\ & ((\inst11|instr_reg\(14)))) # (\inst9|Mux11~0_combout\ & (\inst11|pc\(14))) ) ) ) # ( \inst1|Mux17~4_combout\ & ( !\inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc\(14),
	datac => \inst11|ALT_INV_instr_reg\(14),
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	datae => \inst1|ALT_INV_Mux17~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux1~0_combout\);

-- Location: LABCELL_X73_Y38_N3
\inst1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~1_combout\ = ( \inst2|LessThan0~19_combout\ & ( (\inst1|Mux32~4_combout\ & (!\inst1|Mux13~0_combout\ & \inst1|Mux13~1_combout\)) ) ) # ( !\inst2|LessThan0~19_combout\ & ( (\inst1|Mux32~4_combout\ & (!\inst1|Mux13~0_combout\ & 
-- ((\inst1|Mux13~1_combout\) # (\inst1|Mux13~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100000001000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux32~4_combout\,
	datab => \inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst1|ALT_INV_Mux13~2_combout\,
	datad => \inst1|ALT_INV_Mux13~1_combout\,
	dataf => \inst2|ALT_INV_LessThan0~19_combout\,
	combout => \inst1|Mux0~1_combout\);

-- Location: IOIBUF_X74_Y81_N92
\sip[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(15),
	o => \sip[15]~input_o\);

-- Location: LABCELL_X74_Y44_N12
\inst|sip_r[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|sip_r[15]~feeder_combout\ = ( \sip[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sip[15]~input_o\,
	combout => \inst|sip_r[15]~feeder_combout\);

-- Location: FF_X74_Y44_N13
\inst|sip_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|sip_r[15]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(15));

-- Location: MLABCELL_X72_Y42_N48
\inst1|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~3_combout\ = ( !\inst11|Mux11~0_combout\ & ( ((!\inst11|state.T2~q\ & (\inst11|instr_reg\(15))) # (\inst11|state.T2~q\ & (((\inst|sip_r\(15) & \inst11|Mux9~2_combout\))))) ) ) # ( \inst11|Mux11~0_combout\ & ( (\inst11|instr_reg\(15) & 
-- ((!\inst1|Mux32~4_combout\) # (((!\inst11|state.T2~q\) # (!\inst11|Mux9~2_combout\)) # (\inst2|LessThan0~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000000001100110011001100110011000011110011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux32~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(15),
	datac => \inst2|ALT_INV_LessThan0~19_combout\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_Mux11~0_combout\,
	dataf => \inst11|ALT_INV_Mux9~2_combout\,
	datag => \inst|ALT_INV_sip_r\(15),
	combout => \inst1|Mux0~3_combout\);

-- Location: MLABCELL_X72_Y41_N24
\inst1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = (\inst1|Mux14~0_combout\ & (((\inst3|Mux16~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux16~3_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst1|Mux0~0_combout\);

-- Location: MLABCELL_X72_Y41_N9
\inst1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~2_combout\ = ( \inst1|Mux0~3_combout\ & ( \inst1|Mux0~0_combout\ ) ) # ( !\inst1|Mux0~3_combout\ & ( \inst1|Mux0~0_combout\ ) ) # ( \inst1|Mux0~3_combout\ & ( !\inst1|Mux0~0_combout\ & ( (!\inst11|rf_input_sel[1]~0_combout\) # 
-- ((\inst6|altsyncram_component|auto_generated|q_a\(15) & \inst1|Mux14~1_combout\)) ) ) ) # ( !\inst1|Mux0~3_combout\ & ( !\inst1|Mux0~0_combout\ & ( (!\inst11|rf_input_sel[1]~0_combout\ & (((\inst6|altsyncram_component|auto_generated|q_a\(15) & 
-- \inst1|Mux14~1_combout\)) # (\inst1|Mux0~1_combout\))) # (\inst11|rf_input_sel[1]~0_combout\ & (\inst6|altsyncram_component|auto_generated|q_a\(15) & (\inst1|Mux14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011101010111010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux0~1_combout\,
	datae => \inst1|ALT_INV_Mux0~3_combout\,
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst1|Mux0~2_combout\);

-- Location: FF_X68_Y40_N49
\inst1|regs[7][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][15]~DUPLICATE_q\);

-- Location: FF_X72_Y41_N7
\inst1|regs[15][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][15]~DUPLICATE_q\);

-- Location: FF_X68_Y40_N43
\inst1|regs[11][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux0~2_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][15]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y43_N51
\inst1|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux32~3_combout\ = ( \inst1|regs[11][15]~DUPLICATE_q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & (\inst1|regs[7][15]~DUPLICATE_q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[15][15]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst1|regs[11][15]~DUPLICATE_q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & (\inst1|regs[7][15]~DUPLICATE_q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[15][15]~DUPLICATE_q\))) ) ) ) # ( \inst1|regs[11][15]~DUPLICATE_q\ & ( 
-- !\inst11|instr_reg\(22) & ( (\inst1|regs[3][15]~q\) # (\inst11|instr_reg\(23)) ) ) ) # ( !\inst1|regs[11][15]~DUPLICATE_q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & \inst1|regs[3][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][15]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[15][15]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[3][15]~q\,
	datae => \inst1|ALT_INV_regs[11][15]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux32~3_combout\);

-- Location: LABCELL_X71_Y43_N9
\inst1|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux32~2_combout\ = ( \inst1|regs[2][15]~q\ & ( \inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & (\inst1|regs[6][15]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[14][15]~q\))) ) ) ) # ( !\inst1|regs[2][15]~q\ & ( \inst11|instr_reg\(22) & ( 
-- (!\inst11|instr_reg\(23) & (\inst1|regs[6][15]~q\)) # (\inst11|instr_reg\(23) & ((\inst1|regs[14][15]~q\))) ) ) ) # ( \inst1|regs[2][15]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23)) # (\inst1|regs[10][15]~q\) ) ) ) # ( 
-- !\inst1|regs[2][15]~q\ & ( !\inst11|instr_reg\(22) & ( (\inst1|regs[10][15]~q\ & \inst11|instr_reg\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][15]~q\,
	datab => \inst1|ALT_INV_regs[10][15]~q\,
	datac => \inst11|ALT_INV_instr_reg\(23),
	datad => \inst1|ALT_INV_regs[14][15]~q\,
	datae => \inst1|ALT_INV_regs[2][15]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux32~2_combout\);

-- Location: MLABCELL_X72_Y43_N39
\inst1|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux32~1_combout\ = ( \inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[13][15]~q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[5][15]~q\ ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & 
-- ( \inst1|regs[9][15]~q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & ( \inst1|regs[1][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[1][15]~q\,
	datab => \inst1|ALT_INV_regs[5][15]~q\,
	datac => \inst1|ALT_INV_regs[13][15]~q\,
	datad => \inst1|ALT_INV_regs[9][15]~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux32~1_combout\);

-- Location: MLABCELL_X72_Y41_N12
\inst1|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux32~0_combout\ = ( \inst1|regs[12][15]~q\ & ( \inst11|instr_reg\(22) & ( (\inst11|instr_reg\(23)) # (\inst1|regs[4][15]~q\) ) ) ) # ( !\inst1|regs[12][15]~q\ & ( \inst11|instr_reg\(22) & ( (\inst1|regs[4][15]~q\ & !\inst11|instr_reg\(23)) ) ) ) # 
-- ( \inst1|regs[12][15]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) & ((\inst1|regs[0][15]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[8][15]~q\)) ) ) ) # ( !\inst1|regs[12][15]~q\ & ( !\inst11|instr_reg\(22) & ( (!\inst11|instr_reg\(23) 
-- & ((\inst1|regs[0][15]~q\))) # (\inst11|instr_reg\(23) & (\inst1|regs[8][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[8][15]~q\,
	datab => \inst1|ALT_INV_regs[4][15]~q\,
	datac => \inst1|ALT_INV_regs[0][15]~q\,
	datad => \inst11|ALT_INV_instr_reg\(23),
	datae => \inst1|ALT_INV_regs[12][15]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux32~0_combout\);

-- Location: LABCELL_X71_Y43_N24
\inst1|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux32~4_combout\ = ( \inst1|Mux32~1_combout\ & ( \inst1|Mux32~0_combout\ & ( (!\inst11|instr_reg\(21)) # ((!\inst11|instr_reg\(20) & ((\inst1|Mux32~2_combout\))) # (\inst11|instr_reg\(20) & (\inst1|Mux32~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux32~1_combout\ & ( \inst1|Mux32~0_combout\ & ( (!\inst11|instr_reg\(21) & (((!\inst11|instr_reg\(20))))) # (\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux32~2_combout\))) # (\inst11|instr_reg\(20) & 
-- (\inst1|Mux32~3_combout\)))) ) ) ) # ( \inst1|Mux32~1_combout\ & ( !\inst1|Mux32~0_combout\ & ( (!\inst11|instr_reg\(21) & (((\inst11|instr_reg\(20))))) # (\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux32~2_combout\))) # 
-- (\inst11|instr_reg\(20) & (\inst1|Mux32~3_combout\)))) ) ) ) # ( !\inst1|Mux32~1_combout\ & ( !\inst1|Mux32~0_combout\ & ( (\inst11|instr_reg\(21) & ((!\inst11|instr_reg\(20) & ((\inst1|Mux32~2_combout\))) # (\inst11|instr_reg\(20) & 
-- (\inst1|Mux32~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux32~3_combout\,
	datab => \inst1|ALT_INV_Mux32~2_combout\,
	datac => \inst11|ALT_INV_instr_reg\(21),
	datad => \inst11|ALT_INV_instr_reg\(20),
	datae => \inst1|ALT_INV_Mux32~1_combout\,
	dataf => \inst1|ALT_INV_Mux32~0_combout\,
	combout => \inst1|Mux32~4_combout\);

-- Location: LABCELL_X70_Y41_N54
\inst2|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~20_combout\ = ( !\inst1|Mux32~4_combout\ & ( \inst11|instr_reg\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(15),
	dataf => \inst1|ALT_INV_Mux32~4_combout\,
	combout => \inst2|LessThan0~20_combout\);

-- Location: LABCELL_X73_Y38_N48
\inst1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~1_combout\ = ( \inst1|Mux13~2_combout\ & ( \inst2|LessThan0~19_combout\ & ( (!\inst1|Mux13~0_combout\ & (\inst1|Mux13~1_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( !\inst1|Mux13~2_combout\ & ( \inst2|LessThan0~19_combout\ & ( 
-- (!\inst1|Mux13~0_combout\ & (\inst1|Mux13~1_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) ) # ( \inst1|Mux13~2_combout\ & ( !\inst2|LessThan0~19_combout\ & ( (!\inst1|Mux13~0_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & 
-- ((!\inst2|LessThan0~20_combout\) # (\inst1|Mux13~1_combout\)))) ) ) ) # ( !\inst1|Mux13~2_combout\ & ( !\inst2|LessThan0~19_combout\ & ( (!\inst1|Mux13~0_combout\ & (\inst1|Mux13~1_combout\ & !\inst11|rf_input_sel[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000100011000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst1|ALT_INV_Mux13~1_combout\,
	datad => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datae => \inst1|ALT_INV_Mux13~2_combout\,
	dataf => \inst2|ALT_INV_LessThan0~19_combout\,
	combout => \inst1|Mux1~1_combout\);

-- Location: LABCELL_X71_Y38_N54
\inst1|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~2_combout\ = ( \inst3|Mux30~0_combout\ & ( \inst3|Add0~41_sumout\ & ( \inst1|Mux14~0_combout\ ) ) ) # ( !\inst3|Mux30~0_combout\ & ( \inst3|Add0~41_sumout\ & ( (\inst3|Mux16~0_combout\ & \inst1|Mux14~0_combout\) ) ) ) # ( 
-- \inst3|Mux30~0_combout\ & ( !\inst3|Add0~41_sumout\ & ( \inst1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst1|ALT_INV_Mux14~0_combout\,
	datae => \inst3|ALT_INV_Mux30~0_combout\,
	dataf => \inst3|ALT_INV_Add0~41_sumout\,
	combout => \inst1|Mux14~2_combout\);

-- Location: IOIBUF_X89_Y37_N38
\sip[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(1),
	o => \sip[1]~input_o\);

-- Location: FF_X72_Y37_N23
\inst|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[1]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(1));

-- Location: MLABCELL_X72_Y37_N21
\inst1|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~3_combout\ = ( \inst|sip_r\(1) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(1) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(1) ) ) ) # ( !\inst|sip_r\(1) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(1),
	datae => \inst|ALT_INV_sip_r\(1),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux14~3_combout\);

-- Location: MLABCELL_X72_Y38_N15
\inst1|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~4_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux14~3_combout\ & ( (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # ((\inst2|LessThan0~20_combout\) # (\inst2|LessThan0~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~2_combout\,
	datab => \inst1|ALT_INV_Mux13~1_combout\,
	datac => \inst2|ALT_INV_LessThan0~19_combout\,
	datad => \inst2|ALT_INV_LessThan0~20_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux14~3_combout\,
	combout => \inst1|Mux14~4_combout\);

-- Location: LABCELL_X71_Y38_N39
\inst1|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~5_combout\ = ( \inst1|Mux14~4_combout\ & ( \inst6|altsyncram_component|auto_generated|q_a\(1) ) ) # ( !\inst1|Mux14~4_combout\ & ( \inst6|altsyncram_component|auto_generated|q_a\(1) & ( (((\inst1|Mux1~1_combout\ & \inst1|Mux46~4_combout\)) # 
-- (\inst1|Mux14~2_combout\)) # (\inst1|Mux14~1_combout\) ) ) ) # ( \inst1|Mux14~4_combout\ & ( !\inst6|altsyncram_component|auto_generated|q_a\(1) ) ) # ( !\inst1|Mux14~4_combout\ & ( !\inst6|altsyncram_component|auto_generated|q_a\(1) & ( 
-- ((\inst1|Mux1~1_combout\ & \inst1|Mux46~4_combout\)) # (\inst1|Mux14~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111111111111111111100011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux1~1_combout\,
	datab => \inst1|ALT_INV_Mux46~4_combout\,
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux14~2_combout\,
	datae => \inst1|ALT_INV_Mux14~4_combout\,
	dataf => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst1|Mux14~5_combout\);

-- Location: FF_X70_Y40_N22
\inst1|regs[0][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][1]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y40_N6
\inst1|regs[8][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[8][1]~feeder_combout\ = ( \inst1|Mux14~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux14~5_combout\,
	combout => \inst1|regs[8][1]~feeder_combout\);

-- Location: FF_X71_Y40_N8
\inst1|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[8][1]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][1]~q\);

-- Location: FF_X70_Y40_N7
\inst1|regs[4][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][1]~DUPLICATE_q\);

-- Location: FF_X70_Y40_N25
\inst1|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][1]~q\);

-- Location: LABCELL_X71_Y40_N33
\inst1|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux46~0_combout\ = ( \inst1|regs[12][1]~q\ & ( \inst11|instr_reg\(23) & ( (\inst1|regs[8][1]~q\) # (\inst11|instr_reg\(22)) ) ) ) # ( !\inst1|regs[12][1]~q\ & ( \inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & \inst1|regs[8][1]~q\) ) ) ) # ( 
-- \inst1|regs[12][1]~q\ & ( !\inst11|instr_reg\(23) & ( (!\inst11|instr_reg\(22) & (\inst1|regs[0][1]~DUPLICATE_q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[4][1]~DUPLICATE_q\))) ) ) ) # ( !\inst1|regs[12][1]~q\ & ( !\inst11|instr_reg\(23) & ( 
-- (!\inst11|instr_reg\(22) & (\inst1|regs[0][1]~DUPLICATE_q\)) # (\inst11|instr_reg\(22) & ((\inst1|regs[4][1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][1]~DUPLICATE_q\,
	datab => \inst11|ALT_INV_instr_reg\(22),
	datac => \inst1|ALT_INV_regs[8][1]~q\,
	datad => \inst1|ALT_INV_regs[4][1]~DUPLICATE_q\,
	datae => \inst1|ALT_INV_regs[12][1]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux46~0_combout\);

-- Location: FF_X73_Y41_N2
\inst1|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][1]~q\);

-- Location: FF_X73_Y41_N47
\inst1|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][1]~q\);

-- Location: FF_X74_Y39_N50
\inst1|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][1]~q\);

-- Location: FF_X73_Y41_N31
\inst1|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][1]~q\);

-- Location: LABCELL_X73_Y41_N33
\inst1|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux46~2_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[14][1]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[10][1]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[6][1]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[2][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][1]~q\,
	datab => \inst1|ALT_INV_regs[2][1]~q\,
	datac => \inst1|ALT_INV_regs[10][1]~q\,
	datad => \inst1|ALT_INV_regs[14][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux46~2_combout\);

-- Location: FF_X74_Y39_N23
\inst1|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][1]~q\);

-- Location: FF_X73_Y39_N8
\inst1|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][1]~q\);

-- Location: FF_X73_Y39_N55
\inst1|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][1]~q\);

-- Location: FF_X73_Y39_N5
\inst1|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][1]~q\);

-- Location: LABCELL_X73_Y39_N57
\inst1|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux46~1_combout\ = ( \inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[13][1]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( \inst11|instr_reg\(23) & ( \inst1|regs[9][1]~q\ ) ) ) # ( \inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( 
-- \inst1|regs[5][1]~q\ ) ) ) # ( !\inst11|instr_reg\(22) & ( !\inst11|instr_reg\(23) & ( \inst1|regs[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][1]~q\,
	datab => \inst1|ALT_INV_regs[13][1]~q\,
	datac => \inst1|ALT_INV_regs[1][1]~q\,
	datad => \inst1|ALT_INV_regs[5][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(22),
	dataf => \inst11|ALT_INV_instr_reg\(23),
	combout => \inst1|Mux46~1_combout\);

-- Location: FF_X68_Y40_N38
\inst1|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][1]~q\);

-- Location: FF_X68_Y40_N8
\inst1|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][1]~q\);

-- Location: FF_X68_Y40_N32
\inst1|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][1]~q\);

-- Location: FF_X71_Y38_N29
\inst1|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][1]~q\);

-- Location: LABCELL_X68_Y40_N39
\inst1|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux46~3_combout\ = ( \inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[15][1]~q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( \inst11|instr_reg\(22) & ( \inst1|regs[7][1]~q\ ) ) ) # ( \inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & ( 
-- \inst1|regs[11][1]~q\ ) ) ) # ( !\inst11|instr_reg\(23) & ( !\inst11|instr_reg\(22) & ( \inst1|regs[3][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][1]~q\,
	datab => \inst1|ALT_INV_regs[11][1]~q\,
	datac => \inst1|ALT_INV_regs[7][1]~q\,
	datad => \inst1|ALT_INV_regs[15][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(23),
	dataf => \inst11|ALT_INV_instr_reg\(22),
	combout => \inst1|Mux46~3_combout\);

-- Location: LABCELL_X74_Y39_N27
\inst1|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux46~4_combout\ = ( \inst1|Mux46~1_combout\ & ( \inst1|Mux46~3_combout\ & ( ((!\inst11|instr_reg\(21) & (\inst1|Mux46~0_combout\)) # (\inst11|instr_reg\(21) & ((\inst1|Mux46~2_combout\)))) # (\inst11|instr_reg\(20)) ) ) ) # ( 
-- !\inst1|Mux46~1_combout\ & ( \inst1|Mux46~3_combout\ & ( (!\inst11|instr_reg\(21) & (!\inst11|instr_reg\(20) & (\inst1|Mux46~0_combout\))) # (\inst11|instr_reg\(21) & (((\inst1|Mux46~2_combout\)) # (\inst11|instr_reg\(20)))) ) ) ) # ( 
-- \inst1|Mux46~1_combout\ & ( !\inst1|Mux46~3_combout\ & ( (!\inst11|instr_reg\(21) & (((\inst1|Mux46~0_combout\)) # (\inst11|instr_reg\(20)))) # (\inst11|instr_reg\(21) & (!\inst11|instr_reg\(20) & ((\inst1|Mux46~2_combout\)))) ) ) ) # ( 
-- !\inst1|Mux46~1_combout\ & ( !\inst1|Mux46~3_combout\ & ( (!\inst11|instr_reg\(20) & ((!\inst11|instr_reg\(21) & (\inst1|Mux46~0_combout\)) # (\inst11|instr_reg\(21) & ((\inst1|Mux46~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(21),
	datab => \inst11|ALT_INV_instr_reg\(20),
	datac => \inst1|ALT_INV_Mux46~0_combout\,
	datad => \inst1|ALT_INV_Mux46~2_combout\,
	datae => \inst1|ALT_INV_Mux46~1_combout\,
	dataf => \inst1|ALT_INV_Mux46~3_combout\,
	combout => \inst1|Mux46~4_combout\);

-- Location: LABCELL_X75_Y39_N33
\inst10|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux14~0_combout\ = ( \inst1|Mux30~4_combout\ & ( \inst10|Mux13~0_combout\ & ( ((!\inst10|Mux13~1_combout\) # (!\inst10|Mux15~0_combout\)) # (\inst11|instr_reg\(1)) ) ) ) # ( !\inst1|Mux30~4_combout\ & ( \inst10|Mux13~0_combout\ & ( 
-- (!\inst10|Mux15~0_combout\) # ((\inst11|instr_reg\(1) & \inst10|Mux13~1_combout\)) ) ) ) # ( \inst1|Mux30~4_combout\ & ( !\inst10|Mux13~0_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst1|Mux46~4_combout\ & \inst10|Mux13~1_combout\)) ) ) ) # ( 
-- !\inst1|Mux30~4_combout\ & ( !\inst10|Mux13~0_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst1|Mux46~4_combout\ & \inst10|Mux13~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000000111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux46~4_combout\,
	datab => \inst11|ALT_INV_instr_reg\(1),
	datac => \inst10|ALT_INV_Mux13~1_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst1|ALT_INV_Mux30~4_combout\,
	dataf => \inst10|ALT_INV_Mux13~0_combout\,
	combout => \inst10|Mux14~0_combout\);

-- Location: IOIBUF_X68_Y0_N18
\sip[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(12),
	o => \sip[12]~input_o\);

-- Location: FF_X71_Y38_N37
\inst|sip_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[12]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(12));

-- Location: LABCELL_X71_Y38_N45
\inst1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = ( \inst11|instr_reg\(12) & ( (!\inst1|Mux13~0_combout\) # (\inst|sip_r\(12)) ) ) # ( !\inst11|instr_reg\(12) & ( (\inst|sip_r\(12) & \inst1|Mux13~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_sip_r\(12),
	datad => \inst1|ALT_INV_Mux13~0_combout\,
	dataf => \inst11|ALT_INV_instr_reg\(12),
	combout => \inst1|Mux3~1_combout\);

-- Location: MLABCELL_X72_Y38_N27
\inst1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux3~1_combout\ & ( (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # ((\inst2|LessThan0~20_combout\) # (\inst2|LessThan0~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~2_combout\,
	datab => \inst1|ALT_INV_Mux13~1_combout\,
	datac => \inst2|ALT_INV_LessThan0~19_combout\,
	datad => \inst2|ALT_INV_LessThan0~20_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst1|Mux3~2_combout\);

-- Location: LABCELL_X71_Y38_N9
\inst1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = ( \inst3|Mux16~0_combout\ & ( \inst3|Add0~21_sumout\ & ( \inst1|Mux14~0_combout\ ) ) ) # ( !\inst3|Mux16~0_combout\ & ( \inst3|Add0~21_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux19~0_combout\) ) ) ) # ( 
-- \inst3|Mux16~0_combout\ & ( !\inst3|Add0~21_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux19~0_combout\) ) ) ) # ( !\inst3|Mux16~0_combout\ & ( !\inst3|Add0~21_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~0_combout\,
	datad => \inst3|ALT_INV_Mux19~0_combout\,
	datae => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~21_sumout\,
	combout => \inst1|Mux3~0_combout\);

-- Location: LABCELL_X71_Y38_N3
\inst1|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~3_combout\ = ( \inst1|Mux3~2_combout\ & ( \inst1|Mux3~0_combout\ ) ) # ( !\inst1|Mux3~2_combout\ & ( \inst1|Mux3~0_combout\ ) ) # ( \inst1|Mux3~2_combout\ & ( !\inst1|Mux3~0_combout\ ) ) # ( !\inst1|Mux3~2_combout\ & ( !\inst1|Mux3~0_combout\ 
-- & ( (!\inst6|altsyncram_component|auto_generated|q_a\(12) & (\inst1|Mux35~4_combout\ & ((\inst1|Mux1~1_combout\)))) # (\inst6|altsyncram_component|auto_generated|q_a\(12) & (((\inst1|Mux35~4_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst1|Mux14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst1|ALT_INV_Mux35~4_combout\,
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux1~1_combout\,
	datae => \inst1|ALT_INV_Mux3~2_combout\,
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst1|Mux3~3_combout\);

-- Location: FF_X68_Y40_N41
\inst1|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][12]~q\);

-- Location: LABCELL_X71_Y40_N51
\inst1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~0_combout\ = ( \inst1|regs[2][12]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[1][12]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[3][12]~q\)) ) ) ) # ( !\inst1|regs[2][12]~q\ & ( \inst11|instr_reg\(16) & ( 
-- (!\inst11|instr_reg\(17) & ((\inst1|regs[1][12]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[3][12]~q\)) ) ) ) # ( \inst1|regs[2][12]~q\ & ( !\inst11|instr_reg\(16) & ( (\inst11|instr_reg\(17)) # (\inst1|regs[0][12]~q\) ) ) ) # ( !\inst1|regs[2][12]~q\ 
-- & ( !\inst11|instr_reg\(16) & ( (\inst1|regs[0][12]~q\ & !\inst11|instr_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][12]~q\,
	datab => \inst1|ALT_INV_regs[1][12]~q\,
	datac => \inst1|ALT_INV_regs[0][12]~q\,
	datad => \inst11|ALT_INV_instr_reg\(17),
	datae => \inst1|ALT_INV_regs[2][12]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux19~0_combout\);

-- Location: FF_X70_Y38_N52
\inst1|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[8][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][12]~q\);

-- Location: FF_X72_Y39_N37
\inst1|regs[11][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][12]~DUPLICATE_q\);

-- Location: FF_X72_Y39_N8
\inst1|regs[10][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux3~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][12]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y40_N27
\inst1|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~2_combout\ = ( \inst1|regs[11][12]~DUPLICATE_q\ & ( \inst1|regs[10][12]~DUPLICATE_q\ & ( ((!\inst11|instr_reg\(16) & (\inst1|regs[8][12]~q\)) # (\inst11|instr_reg\(16) & ((\inst1|regs[9][12]~q\)))) # (\inst11|instr_reg\(17)) ) ) ) # ( 
-- !\inst1|regs[11][12]~DUPLICATE_q\ & ( \inst1|regs[10][12]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|regs[8][12]~q\)) # (\inst11|instr_reg\(16) & ((\inst1|regs[9][12]~q\))))) # (\inst11|instr_reg\(17) & 
-- (((!\inst11|instr_reg\(16))))) ) ) ) # ( \inst1|regs[11][12]~DUPLICATE_q\ & ( !\inst1|regs[10][12]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|regs[8][12]~q\)) # (\inst11|instr_reg\(16) & ((\inst1|regs[9][12]~q\))))) # 
-- (\inst11|instr_reg\(17) & (((\inst11|instr_reg\(16))))) ) ) ) # ( !\inst1|regs[11][12]~DUPLICATE_q\ & ( !\inst1|regs[10][12]~DUPLICATE_q\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|regs[8][12]~q\)) # (\inst11|instr_reg\(16) & 
-- ((\inst1|regs[9][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(17),
	datab => \inst1|ALT_INV_regs[8][12]~q\,
	datac => \inst11|ALT_INV_instr_reg\(16),
	datad => \inst1|ALT_INV_regs[9][12]~q\,
	datae => \inst1|ALT_INV_regs[11][12]~DUPLICATE_q\,
	dataf => \inst1|ALT_INV_regs[10][12]~DUPLICATE_q\,
	combout => \inst1|Mux19~2_combout\);

-- Location: LABCELL_X77_Y40_N45
\inst1|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~1_combout\ = ( \inst11|instr_reg\(16) & ( \inst1|regs[4][12]~q\ & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[5][12]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[7][12]~q\)) ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst1|regs[4][12]~q\ & ( 
-- (!\inst11|instr_reg\(17)) # (\inst1|regs[6][12]~q\) ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst1|regs[4][12]~q\ & ( (!\inst11|instr_reg\(17) & ((\inst1|regs[5][12]~q\))) # (\inst11|instr_reg\(17) & (\inst1|regs[7][12]~q\)) ) ) ) # ( 
-- !\inst11|instr_reg\(16) & ( !\inst1|regs[4][12]~q\ & ( (\inst11|instr_reg\(17) & \inst1|regs[6][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][12]~q\,
	datab => \inst1|ALT_INV_regs[5][12]~q\,
	datac => \inst11|ALT_INV_instr_reg\(17),
	datad => \inst1|ALT_INV_regs[6][12]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst1|ALT_INV_regs[4][12]~q\,
	combout => \inst1|Mux19~1_combout\);

-- Location: FF_X70_Y38_N20
\inst1|regs[12][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[12][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][12]~DUPLICATE_q\);

-- Location: FF_X70_Y38_N29
\inst1|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[14][12]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][12]~q\);

-- Location: LABCELL_X70_Y38_N54
\inst1|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~3_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[15][12]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[13][12]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & 
-- ( \inst1|regs[14][12]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[12][12]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[12][12]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[15][12]~q\,
	datac => \inst1|ALT_INV_regs[14][12]~q\,
	datad => \inst1|ALT_INV_regs[13][12]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux19~3_combout\);

-- Location: LABCELL_X71_Y40_N42
\inst1|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~4_combout\ = ( \inst1|Mux19~1_combout\ & ( \inst1|Mux19~3_combout\ & ( ((!\inst11|instr_reg\(19) & (\inst1|Mux19~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux19~2_combout\)))) # (\inst11|instr_reg\(18)) ) ) ) # ( 
-- !\inst1|Mux19~1_combout\ & ( \inst1|Mux19~3_combout\ & ( (!\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & (\inst1|Mux19~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux19~2_combout\))))) # (\inst11|instr_reg\(18) & (((\inst11|instr_reg\(19))))) 
-- ) ) ) # ( \inst1|Mux19~1_combout\ & ( !\inst1|Mux19~3_combout\ & ( (!\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & (\inst1|Mux19~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux19~2_combout\))))) # (\inst11|instr_reg\(18) & 
-- (((!\inst11|instr_reg\(19))))) ) ) ) # ( !\inst1|Mux19~1_combout\ & ( !\inst1|Mux19~3_combout\ & ( (!\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & (\inst1|Mux19~0_combout\)) # (\inst11|instr_reg\(19) & ((\inst1|Mux19~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux19~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst11|ALT_INV_instr_reg\(19),
	datad => \inst1|ALT_INV_Mux19~2_combout\,
	datae => \inst1|ALT_INV_Mux19~1_combout\,
	dataf => \inst1|ALT_INV_Mux19~3_combout\,
	combout => \inst1|Mux19~4_combout\);

-- Location: LABCELL_X63_Y41_N27
\inst11|pc~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~23_combout\ = ( \inst11|instr_reg\(12) & ( \inst1|Mux19~4_combout\ & ( (\inst11|Add0~57_sumout\) # (\inst11|state.T2~q\) ) ) ) # ( !\inst11|instr_reg\(12) & ( \inst1|Mux19~4_combout\ & ( (!\inst11|state.T2~q\ & ((\inst11|Add0~57_sumout\))) # 
-- (\inst11|state.T2~q\ & (\inst11|pc[15]~0_combout\)) ) ) ) # ( \inst11|instr_reg\(12) & ( !\inst1|Mux19~4_combout\ & ( (!\inst11|state.T2~q\ & ((\inst11|Add0~57_sumout\))) # (\inst11|state.T2~q\ & (!\inst11|pc[15]~0_combout\)) ) ) ) # ( 
-- !\inst11|instr_reg\(12) & ( !\inst1|Mux19~4_combout\ & ( (!\inst11|state.T2~q\ & \inst11|Add0~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100001111110000000011110011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_pc[15]~0_combout\,
	datad => \inst11|ALT_INV_Add0~57_sumout\,
	datae => \inst11|ALT_INV_instr_reg\(12),
	dataf => \inst1|ALT_INV_Mux19~4_combout\,
	combout => \inst11|pc~23_combout\);

-- Location: FF_X63_Y41_N29
\inst11|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~23_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(12));

-- Location: M10K_X58_Y44_N0
\inst5|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y43_N0
\inst5|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\inst5|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y48_N0
\inst5|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y40_N3
\inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N26
\inst11|instr_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(30));

-- Location: LABCELL_X75_Y38_N57
\inst11|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux13~0_combout\ = ( \inst11|instr_reg\(24) & ( (\inst11|instr_reg\(28) & (!\inst11|instr_reg\(29) & ((!\inst11|instr_reg\(30)) # (!\inst11|instr_reg\(25))))) ) ) # ( !\inst11|instr_reg\(24) & ( (!\inst11|instr_reg\(28) & (!\inst11|instr_reg\(29) 
-- & ((!\inst11|instr_reg\(30)) # (!\inst11|instr_reg\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000110010000000000000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(30),
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(25),
	datad => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(24),
	combout => \inst11|Mux13~0_combout\);

-- Location: LABCELL_X74_Y40_N21
\inst10|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux13~0_combout\ = ( \inst11|Mux13~1_combout\ & ( \inst11|Mux13~0_combout\ & ( \inst11|state.T2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_Mux13~1_combout\,
	dataf => \inst11|ALT_INV_Mux13~0_combout\,
	combout => \inst10|Mux13~0_combout\);

-- Location: LABCELL_X75_Y39_N12
\inst10|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mux15~1_combout\ = ( \inst10|Mux13~1_combout\ & ( \inst1|Mux47~4_combout\ & ( (!\inst10|Mux13~0_combout\) # ((!\inst10|Mux15~0_combout\) # (\inst11|instr_reg\(0))) ) ) ) # ( !\inst10|Mux13~1_combout\ & ( \inst1|Mux47~4_combout\ & ( 
-- (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & \inst1|Mux31~4_combout\)) ) ) ) # ( \inst10|Mux13~1_combout\ & ( !\inst1|Mux47~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & \inst11|instr_reg\(0))) ) ) ) # ( 
-- !\inst10|Mux13~1_combout\ & ( !\inst1|Mux47~4_combout\ & ( (!\inst10|Mux15~0_combout\) # ((\inst10|Mux13~0_combout\ & \inst1|Mux31~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110001000111111111000001011111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Mux13~0_combout\,
	datab => \inst11|ALT_INV_instr_reg\(0),
	datac => \inst1|ALT_INV_Mux31~4_combout\,
	datad => \inst10|ALT_INV_Mux15~0_combout\,
	datae => \inst10|ALT_INV_Mux13~1_combout\,
	dataf => \inst1|ALT_INV_Mux47~4_combout\,
	combout => \inst10|Mux15~1_combout\);

-- Location: LABCELL_X77_Y40_N3
\inst9|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux4~0_combout\ = ( \inst9|Mux11~0_combout\ & ( \inst9|Mux11~2_combout\ & ( \inst11|pc\(11) ) ) ) # ( !\inst9|Mux11~0_combout\ & ( \inst9|Mux11~2_combout\ & ( \inst11|instr_reg\(11) ) ) ) # ( \inst9|Mux11~0_combout\ & ( !\inst9|Mux11~2_combout\ & ( 
-- \inst1|Mux20~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(11),
	datab => \inst11|ALT_INV_pc\(11),
	datad => \inst1|ALT_INV_Mux20~4_combout\,
	datae => \inst9|ALT_INV_Mux11~0_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux4~0_combout\);

-- Location: M10K_X76_Y40_N0
\inst6|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst11|Mux14~1_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X71_Y42_N30
\inst1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = ( \inst3|Add0~37_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux21~0_combout\) # (\inst3|Mux16~0_combout\))) ) ) # ( !\inst3|Add0~37_sumout\ & ( (\inst3|Mux21~0_combout\ & \inst1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Mux21~0_combout\,
	datad => \inst1|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_Add0~37_sumout\,
	combout => \inst1|Mux5~0_combout\);

-- Location: IOIBUF_X72_Y0_N35
\sip[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(10),
	o => \sip[10]~input_o\);

-- Location: FF_X72_Y37_N41
\inst|sip_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[10]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(10));

-- Location: MLABCELL_X72_Y37_N39
\inst1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = ( \inst|sip_r\(10) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(10) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(10) ) ) ) # ( !\inst|sip_r\(10) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(10),
	datae => \inst|ALT_INV_sip_r\(10),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: MLABCELL_X72_Y42_N12
\inst1|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~2_combout\ = ( \inst2|LessThan0~19_combout\ & ( \inst1|Mux5~1_combout\ & ( (!\inst11|rf_input_sel[1]~0_combout\ & !\inst1|Mux13~1_combout\) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( \inst1|Mux5~1_combout\ & ( 
-- (!\inst11|rf_input_sel[1]~0_combout\ & (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datac => \inst1|ALT_INV_Mux13~2_combout\,
	datad => \inst1|ALT_INV_Mux13~1_combout\,
	datae => \inst2|ALT_INV_LessThan0~19_combout\,
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst1|Mux5~2_combout\);

-- Location: LABCELL_X71_Y42_N9
\inst1|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~3_combout\ = ( \inst1|Mux5~2_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux5~2_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(10))) # (\inst1|Mux37~4_combout\)) # 
-- (\inst1|Mux5~0_combout\) ) ) ) # ( \inst1|Mux5~2_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux5~2_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(10))) # 
-- (\inst1|Mux5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111111111111111111100011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~1_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \inst1|ALT_INV_Mux5~0_combout\,
	datad => \inst1|ALT_INV_Mux37~4_combout\,
	datae => \inst1|ALT_INV_Mux5~2_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux5~3_combout\);

-- Location: LABCELL_X75_Y43_N36
\inst1|regs[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[14][10]~feeder_combout\ = ( \inst1|Mux5~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~3_combout\,
	combout => \inst1|regs[14][10]~feeder_combout\);

-- Location: FF_X75_Y43_N37
\inst1|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[14][10]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][10]~q\);

-- Location: LABCELL_X75_Y43_N54
\inst1|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~3_combout\ = ( \inst1|regs[15][10]~q\ & ( \inst11|instr_reg\(17) & ( (\inst1|regs[14][10]~q\) # (\inst11|instr_reg\(16)) ) ) ) # ( !\inst1|regs[15][10]~q\ & ( \inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & \inst1|regs[14][10]~q\) ) ) ) 
-- # ( \inst1|regs[15][10]~q\ & ( !\inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & (\inst1|regs[12][10]~q\)) # (\inst11|instr_reg\(16) & ((\inst1|regs[13][10]~q\))) ) ) ) # ( !\inst1|regs[15][10]~q\ & ( !\inst11|instr_reg\(17) & ( 
-- (!\inst11|instr_reg\(16) & (\inst1|regs[12][10]~q\)) # (\inst11|instr_reg\(16) & ((\inst1|regs[13][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst1|ALT_INV_regs[14][10]~q\,
	datac => \inst1|ALT_INV_regs[12][10]~q\,
	datad => \inst1|ALT_INV_regs[13][10]~q\,
	datae => \inst1|ALT_INV_regs[15][10]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux21~3_combout\);

-- Location: FF_X74_Y43_N38
\inst1|regs[5][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][10]~DUPLICATE_q\);

-- Location: FF_X74_Y43_N32
\inst1|regs[6][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][10]~DUPLICATE_q\);

-- Location: FF_X74_Y43_N59
\inst1|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][10]~q\);

-- Location: LABCELL_X74_Y43_N42
\inst1|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~1_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[7][10]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[5][10]~DUPLICATE_q\ ) ) ) # ( \inst11|instr_reg\(17) & ( 
-- !\inst11|instr_reg\(16) & ( \inst1|regs[6][10]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][10]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[6][10]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_regs[4][10]~q\,
	datad => \inst1|ALT_INV_regs[7][10]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux21~1_combout\);

-- Location: FF_X71_Y42_N26
\inst1|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux5~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][10]~q\);

-- Location: LABCELL_X74_Y42_N27
\inst1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~0_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[3][10]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[1][10]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[2][10]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][10]~q\,
	datab => \inst1|ALT_INV_regs[0][10]~q\,
	datac => \inst1|ALT_INV_regs[2][10]~q\,
	datad => \inst1|ALT_INV_regs[1][10]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux21~0_combout\);

-- Location: LABCELL_X74_Y39_N21
\inst1|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~2_combout\ = ( \inst1|regs[8][10]~q\ & ( \inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17) & (\inst1|regs[9][10]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][10]~q\))) ) ) ) # ( !\inst1|regs[8][10]~q\ & ( \inst11|instr_reg\(16) & ( 
-- (!\inst11|instr_reg\(17) & (\inst1|regs[9][10]~q\)) # (\inst11|instr_reg\(17) & ((\inst1|regs[11][10]~q\))) ) ) ) # ( \inst1|regs[8][10]~q\ & ( !\inst11|instr_reg\(16) & ( (!\inst11|instr_reg\(17)) # (\inst1|regs[10][10]~q\) ) ) ) # ( 
-- !\inst1|regs[8][10]~q\ & ( !\inst11|instr_reg\(16) & ( (\inst1|regs[10][10]~q\ & \inst11|instr_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[9][10]~q\,
	datab => \inst1|ALT_INV_regs[10][10]~q\,
	datac => \inst1|ALT_INV_regs[11][10]~q\,
	datad => \inst11|ALT_INV_instr_reg\(17),
	datae => \inst1|ALT_INV_regs[8][10]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux21~2_combout\);

-- Location: LABCELL_X75_Y43_N12
\inst1|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~4_combout\ = ( \inst1|Mux21~0_combout\ & ( \inst1|Mux21~2_combout\ & ( (!\inst11|instr_reg\(18)) # ((!\inst11|instr_reg\(19) & ((\inst1|Mux21~1_combout\))) # (\inst11|instr_reg\(19) & (\inst1|Mux21~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux21~0_combout\ & ( \inst1|Mux21~2_combout\ & ( (!\inst11|instr_reg\(18) & (\inst11|instr_reg\(19))) # (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|Mux21~1_combout\))) # (\inst11|instr_reg\(19) & (\inst1|Mux21~3_combout\)))) ) ) 
-- ) # ( \inst1|Mux21~0_combout\ & ( !\inst1|Mux21~2_combout\ & ( (!\inst11|instr_reg\(18) & (!\inst11|instr_reg\(19))) # (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|Mux21~1_combout\))) # (\inst11|instr_reg\(19) & 
-- (\inst1|Mux21~3_combout\)))) ) ) ) # ( !\inst1|Mux21~0_combout\ & ( !\inst1|Mux21~2_combout\ & ( (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & ((\inst1|Mux21~1_combout\))) # (\inst11|instr_reg\(19) & (\inst1|Mux21~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(18),
	datab => \inst11|ALT_INV_instr_reg\(19),
	datac => \inst1|ALT_INV_Mux21~3_combout\,
	datad => \inst1|ALT_INV_Mux21~1_combout\,
	datae => \inst1|ALT_INV_Mux21~0_combout\,
	dataf => \inst1|ALT_INV_Mux21~2_combout\,
	combout => \inst1|Mux21~4_combout\);

-- Location: LABCELL_X77_Y40_N33
\inst9|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux5~0_combout\ = ( \inst1|Mux21~4_combout\ & ( \inst9|Mux11~2_combout\ & ( (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(10))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(10)))) ) ) ) # ( !\inst1|Mux21~4_combout\ & ( \inst9|Mux11~2_combout\ & ( 
-- (!\inst9|Mux11~0_combout\ & (\inst11|instr_reg\(10))) # (\inst9|Mux11~0_combout\ & ((\inst11|pc\(10)))) ) ) ) # ( \inst1|Mux21~4_combout\ & ( !\inst9|Mux11~2_combout\ & ( \inst9|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(10),
	datab => \inst9|ALT_INV_Mux11~0_combout\,
	datac => \inst11|ALT_INV_pc\(10),
	datae => \inst1|ALT_INV_Mux21~4_combout\,
	dataf => \inst9|ALT_INV_Mux11~2_combout\,
	combout => \inst9|Mux5~0_combout\);

-- Location: LABCELL_X71_Y42_N39
\inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = ( \inst3|Add0~33_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux16~0_combout\) # (\inst3|Mux20~0_combout\))) ) ) # ( !\inst3|Add0~33_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux20~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	dataf => \inst3|ALT_INV_Add0~33_sumout\,
	combout => \inst1|Mux4~0_combout\);

-- Location: IOIBUF_X89_Y37_N21
\sip[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(11),
	o => \sip[11]~input_o\);

-- Location: FF_X72_Y37_N35
\inst|sip_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[11]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(11));

-- Location: MLABCELL_X72_Y37_N33
\inst1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~1_combout\ = ( \inst|sip_r\(11) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(11) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(11) ) ) ) # ( !\inst|sip_r\(11) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(11),
	datae => \inst|ALT_INV_sip_r\(11),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux4~1_combout\);

-- Location: MLABCELL_X72_Y41_N39
\inst1|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst2|LessThan0~19_combout\ & ( (!\inst1|Mux13~1_combout\ & \inst1|Mux4~1_combout\) ) ) ) # ( !\inst11|rf_input_sel[1]~0_combout\ & ( !\inst2|LessThan0~19_combout\ & ( 
-- (!\inst1|Mux13~1_combout\ & (\inst1|Mux4~1_combout\ & ((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000100000000000000000000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan0~20_combout\,
	datab => \inst1|ALT_INV_Mux13~1_combout\,
	datac => \inst1|ALT_INV_Mux13~2_combout\,
	datad => \inst1|ALT_INV_Mux4~1_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst2|ALT_INV_LessThan0~19_combout\,
	combout => \inst1|Mux4~2_combout\);

-- Location: LABCELL_X71_Y42_N45
\inst1|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~3_combout\ = ( \inst1|Mux4~2_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux4~2_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(11))) # (\inst1|Mux36~4_combout\)) # 
-- (\inst1|Mux4~0_combout\) ) ) ) # ( \inst1|Mux4~2_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux4~2_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst1|Mux14~1_combout\ & \inst6|altsyncram_component|auto_generated|q_a\(11))) # 
-- (\inst1|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111111111111111111100011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~1_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst1|ALT_INV_Mux4~0_combout\,
	datad => \inst1|ALT_INV_Mux36~4_combout\,
	datae => \inst1|ALT_INV_Mux4~2_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux4~3_combout\);

-- Location: FF_X72_Y40_N19
\inst1|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][11]~q\);

-- Location: FF_X71_Y42_N23
\inst1|regs[15][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][11]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y40_N45
\inst1|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~3_combout\ = ( \inst1|regs[11][11]~q\ & ( \inst1|regs[3][11]~q\ & ( (!\inst11|instr_reg\(18)) # ((!\inst11|instr_reg\(19) & (\inst1|regs[7][11]~q\)) # (\inst11|instr_reg\(19) & ((\inst1|regs[15][11]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst1|regs[11][11]~q\ & ( \inst1|regs[3][11]~q\ & ( (!\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18))) # (\inst1|regs[7][11]~q\))) # (\inst11|instr_reg\(19) & (((\inst1|regs[15][11]~DUPLICATE_q\ & \inst11|instr_reg\(18))))) ) ) ) # ( 
-- \inst1|regs[11][11]~q\ & ( !\inst1|regs[3][11]~q\ & ( (!\inst11|instr_reg\(19) & (\inst1|regs[7][11]~q\ & ((\inst11|instr_reg\(18))))) # (\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18)) # (\inst1|regs[15][11]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst1|regs[11][11]~q\ & ( !\inst1|regs[3][11]~q\ & ( (\inst11|instr_reg\(18) & ((!\inst11|instr_reg\(19) & (\inst1|regs[7][11]~q\)) # (\inst11|instr_reg\(19) & ((\inst1|regs[15][11]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst1|ALT_INV_regs[7][11]~q\,
	datac => \inst1|ALT_INV_regs[15][11]~DUPLICATE_q\,
	datad => \inst11|ALT_INV_instr_reg\(18),
	datae => \inst1|ALT_INV_regs[11][11]~q\,
	dataf => \inst1|ALT_INV_regs[3][11]~q\,
	combout => \inst1|Mux20~3_combout\);

-- Location: MLABCELL_X72_Y42_N45
\inst1|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~2_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[14][11]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[6][11]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & 
-- ( \inst1|regs[10][11]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[2][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][11]~q\,
	datab => \inst1|ALT_INV_regs[6][11]~q\,
	datac => \inst1|ALT_INV_regs[10][11]~q\,
	datad => \inst1|ALT_INV_regs[14][11]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux20~2_combout\);

-- Location: FF_X72_Y41_N56
\inst1|regs[0][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux4~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][11]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y41_N33
\inst1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~0_combout\ = ( \inst1|regs[8][11]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18)) # (\inst1|regs[12][11]~q\) ) ) ) # ( !\inst1|regs[8][11]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[12][11]~q\ & \inst11|instr_reg\(18)) ) ) ) # 
-- ( \inst1|regs[8][11]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[0][11]~DUPLICATE_q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[4][11]~q\)) ) ) ) # ( !\inst1|regs[8][11]~q\ & ( !\inst11|instr_reg\(19) & ( 
-- (!\inst11|instr_reg\(18) & ((\inst1|regs[0][11]~DUPLICATE_q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[4][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][11]~q\,
	datab => \inst1|ALT_INV_regs[12][11]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[0][11]~DUPLICATE_q\,
	datae => \inst1|ALT_INV_regs[8][11]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux20~0_combout\);

-- Location: MLABCELL_X72_Y43_N48
\inst1|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~1_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[13][11]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[5][11]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & 
-- ( \inst1|regs[9][11]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[1][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][11]~q\,
	datab => \inst1|ALT_INV_regs[1][11]~q\,
	datac => \inst1|ALT_INV_regs[9][11]~q\,
	datad => \inst1|ALT_INV_regs[5][11]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux20~1_combout\);

-- Location: LABCELL_X73_Y40_N54
\inst1|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~4_combout\ = ( \inst1|Mux20~0_combout\ & ( \inst1|Mux20~1_combout\ & ( (!\inst11|instr_reg\(17)) # ((!\inst11|instr_reg\(16) & ((\inst1|Mux20~2_combout\))) # (\inst11|instr_reg\(16) & (\inst1|Mux20~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux20~0_combout\ & ( \inst1|Mux20~1_combout\ & ( (!\inst11|instr_reg\(17) & (\inst11|instr_reg\(16))) # (\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & ((\inst1|Mux20~2_combout\))) # (\inst11|instr_reg\(16) & (\inst1|Mux20~3_combout\)))) ) ) 
-- ) # ( \inst1|Mux20~0_combout\ & ( !\inst1|Mux20~1_combout\ & ( (!\inst11|instr_reg\(17) & (!\inst11|instr_reg\(16))) # (\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & ((\inst1|Mux20~2_combout\))) # (\inst11|instr_reg\(16) & 
-- (\inst1|Mux20~3_combout\)))) ) ) ) # ( !\inst1|Mux20~0_combout\ & ( !\inst1|Mux20~1_combout\ & ( (\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & ((\inst1|Mux20~2_combout\))) # (\inst11|instr_reg\(16) & (\inst1|Mux20~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(17),
	datab => \inst11|ALT_INV_instr_reg\(16),
	datac => \inst1|ALT_INV_Mux20~3_combout\,
	datad => \inst1|ALT_INV_Mux20~2_combout\,
	datae => \inst1|ALT_INV_Mux20~0_combout\,
	dataf => \inst1|ALT_INV_Mux20~1_combout\,
	combout => \inst1|Mux20~4_combout\);

-- Location: LABCELL_X68_Y39_N3
\inst11|pc~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~22_combout\ = ( \inst1|Mux20~4_combout\ & ( \inst11|Add0~53_sumout\ & ( ((!\inst11|state.T2~q\) # (\inst11|instr_reg\(11))) # (\inst11|pc[15]~0_combout\) ) ) ) # ( !\inst1|Mux20~4_combout\ & ( \inst11|Add0~53_sumout\ & ( (!\inst11|state.T2~q\) 
-- # ((!\inst11|pc[15]~0_combout\ & \inst11|instr_reg\(11))) ) ) ) # ( \inst1|Mux20~4_combout\ & ( !\inst11|Add0~53_sumout\ & ( (\inst11|state.T2~q\ & ((\inst11|instr_reg\(11)) # (\inst11|pc[15]~0_combout\))) ) ) ) # ( !\inst1|Mux20~4_combout\ & ( 
-- !\inst11|Add0~53_sumout\ & ( (!\inst11|pc[15]~0_combout\ & (\inst11|state.T2~q\ & \inst11|instr_reg\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000100110001001111001110110011101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(11),
	datae => \inst1|ALT_INV_Mux20~4_combout\,
	dataf => \inst11|ALT_INV_Add0~53_sumout\,
	combout => \inst11|pc~22_combout\);

-- Location: FF_X68_Y39_N5
\inst11|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~22_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(11));

-- Location: M10K_X76_Y33_N0
\inst5|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\inst5|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y36_N0
\inst5|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y49_N0
\inst5|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y38_N39
\inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # ((\inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N32
\inst11|instr_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(31));

-- Location: LABCELL_X68_Y42_N24
\inst11|instr_reg[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[7]~1_combout\ = ( \inst11|instr_reg\(30) & ( (!\reset_button~input_o\) # ((!\inst11|instr_reg\(31) & \inst11|state.T1~q\)) ) ) # ( !\inst11|instr_reg\(30) & ( (!\reset_button~input_o\) # ((\inst11|instr_reg\(31) & \inst11|state.T1~q\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111110010001011111111000100011111111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(31),
	datab => \inst11|ALT_INV_state.T1~q\,
	datad => \ALT_INV_reset_button~input_o\,
	datae => \inst11|ALT_INV_instr_reg\(30),
	combout => \inst11|instr_reg[7]~1_combout\);

-- Location: FF_X68_Y42_N8
\inst11|instr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(10));

-- Location: LABCELL_X67_Y41_N57
\inst11|pc~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~21_combout\ = ( \inst1|Mux21~4_combout\ & ( (!\inst11|state.T2~q\ & (((\inst11|Add0~49_sumout\)))) # (\inst11|state.T2~q\ & (((\inst11|instr_reg\(10))) # (\inst11|pc[15]~0_combout\))) ) ) # ( !\inst1|Mux21~4_combout\ & ( (!\inst11|state.T2~q\ & 
-- (((\inst11|Add0~49_sumout\)))) # (\inst11|state.T2~q\ & (!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Add0~49_sumout\,
	datad => \inst11|ALT_INV_instr_reg\(10),
	dataf => \inst1|ALT_INV_Mux21~4_combout\,
	combout => \inst11|pc~21_combout\);

-- Location: FF_X67_Y41_N59
\inst11|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~21_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(10));

-- Location: M10K_X58_Y33_N0
\inst5|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\inst5|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\inst5|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y46_N0
\inst5|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y38_N15
\inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N5
\inst11|instr_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(27));

-- Location: LABCELL_X73_Y43_N33
\inst11|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~1_combout\ = ( \inst11|instr_reg\(27) & ( (!\inst11|instr_reg\(29) & !\inst11|instr_reg\(24)) ) ) # ( !\inst11|instr_reg\(27) & ( \inst11|instr_reg\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst11|ALT_INV_instr_reg\(24),
	dataf => \inst11|ALT_INV_instr_reg\(27),
	combout => \inst11|Mux9~1_combout\);

-- Location: LABCELL_X73_Y43_N30
\inst11|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~2_combout\ = ( \inst11|Mux9~0_combout\ & ( (!\inst11|instr_reg\(25) & (((\inst11|instr_reg\(31) & \inst11|Mux15~0_combout\)))) # (\inst11|instr_reg\(25) & (\inst11|Mux9~1_combout\)) ) ) # ( !\inst11|Mux9~0_combout\ & ( 
-- (!\inst11|instr_reg\(25) & (\inst11|instr_reg\(31) & \inst11|Mux15~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000010001000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux9~1_combout\,
	datab => \inst11|ALT_INV_instr_reg\(25),
	datac => \inst11|ALT_INV_instr_reg\(31),
	datad => \inst11|ALT_INV_Mux15~0_combout\,
	dataf => \inst11|ALT_INV_Mux9~0_combout\,
	combout => \inst11|Mux9~2_combout\);

-- Location: LABCELL_X73_Y43_N57
\inst1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~1_combout\ = ( \inst1|Mux13~0_combout\ & ( !\inst11|Mux9~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux9~2_combout\,
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux13~1_combout\);

-- Location: IOIBUF_X70_Y0_N18
\sip[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(9),
	o => \sip[9]~input_o\);

-- Location: FF_X72_Y37_N2
\inst|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[9]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(9));

-- Location: MLABCELL_X72_Y37_N0
\inst1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = ( \inst|sip_r\(9) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(9) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(9) ) ) ) # ( !\inst|sip_r\(9) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_instr_reg\(9),
	datae => \inst|ALT_INV_sip_r\(9),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LABCELL_X74_Y38_N18
\inst1|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~2_combout\ = ( \inst2|LessThan0~19_combout\ & ( \inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & \inst1|Mux6~1_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( \inst1|Mux13~2_combout\ & ( 
-- (!\inst1|Mux13~1_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & (\inst2|LessThan0~20_combout\ & \inst1|Mux6~1_combout\))) ) ) ) # ( \inst2|LessThan0~19_combout\ & ( !\inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & 
-- (!\inst11|rf_input_sel[1]~0_combout\ & \inst1|Mux6~1_combout\)) ) ) ) # ( !\inst2|LessThan0~19_combout\ & ( !\inst1|Mux13~2_combout\ & ( (!\inst1|Mux13~1_combout\ & (!\inst11|rf_input_sel[1]~0_combout\ & \inst1|Mux6~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	datac => \inst2|ALT_INV_LessThan0~20_combout\,
	datad => \inst1|ALT_INV_Mux6~1_combout\,
	datae => \inst2|ALT_INV_LessThan0~19_combout\,
	dataf => \inst1|ALT_INV_Mux13~2_combout\,
	combout => \inst1|Mux6~2_combout\);

-- Location: LABCELL_X74_Y38_N57
\inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = ( \inst3|Add0~57_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux16~0_combout\) # (\inst3|Mux22~0_combout\))) ) ) # ( !\inst3|Add0~57_sumout\ & ( (\inst3|Mux22~0_combout\ & \inst1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001110000011100000101000001010000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux22~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst1|ALT_INV_Mux14~0_combout\,
	datae => \inst3|ALT_INV_Add0~57_sumout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: LABCELL_X74_Y38_N39
\inst1|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~3_combout\ = ( \inst1|Mux6~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux6~0_combout\ & ( \inst1|Mux1~1_combout\ & ( (((\inst6|altsyncram_component|auto_generated|q_a\(9) & \inst1|Mux14~1_combout\)) # (\inst1|Mux38~4_combout\)) # 
-- (\inst1|Mux6~2_combout\) ) ) ) # ( \inst1|Mux6~0_combout\ & ( !\inst1|Mux1~1_combout\ ) ) # ( !\inst1|Mux6~0_combout\ & ( !\inst1|Mux1~1_combout\ & ( ((\inst6|altsyncram_component|auto_generated|q_a\(9) & \inst1|Mux14~1_combout\)) # 
-- (\inst1|Mux6~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111111111111111111101010111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux6~2_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst1|ALT_INV_Mux14~1_combout\,
	datad => \inst1|ALT_INV_Mux38~4_combout\,
	datae => \inst1|ALT_INV_Mux6~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux6~3_combout\);

-- Location: FF_X72_Y40_N14
\inst1|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux6~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][9]~q\);

-- Location: MLABCELL_X72_Y40_N3
\inst1|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~3_combout\ = ( \inst1|regs[11][9]~q\ & ( \inst1|regs[15][9]~q\ & ( ((!\inst11|instr_reg\(18) & ((\inst1|regs[3][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][9]~q\))) # (\inst11|instr_reg\(19)) ) ) ) # ( !\inst1|regs[11][9]~q\ & ( 
-- \inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & ((\inst1|regs[3][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][9]~q\)))) # (\inst11|instr_reg\(19) & (((\inst11|instr_reg\(18))))) ) ) ) # ( \inst1|regs[11][9]~q\ & ( 
-- !\inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & ((\inst1|regs[3][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][9]~q\)))) # (\inst11|instr_reg\(19) & (((!\inst11|instr_reg\(18))))) ) ) ) # ( !\inst1|regs[11][9]~q\ & 
-- ( !\inst1|regs[15][9]~q\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & ((\inst1|regs[3][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst1|ALT_INV_regs[7][9]~q\,
	datac => \inst1|ALT_INV_regs[3][9]~q\,
	datad => \inst11|ALT_INV_instr_reg\(18),
	datae => \inst1|ALT_INV_regs[11][9]~q\,
	dataf => \inst1|ALT_INV_regs[15][9]~q\,
	combout => \inst1|Mux22~3_combout\);

-- Location: LABCELL_X73_Y39_N48
\inst1|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~1_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[13][9]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[9][9]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( 
-- \inst1|regs[5][9]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[1][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][9]~q\,
	datab => \inst1|ALT_INV_regs[5][9]~q\,
	datac => \inst1|ALT_INV_regs[1][9]~q\,
	datad => \inst1|ALT_INV_regs[9][9]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux22~1_combout\);

-- Location: LABCELL_X70_Y40_N45
\inst1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~0_combout\ = ( \inst1|regs[0][9]~q\ & ( \inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[8][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[12][9]~q\)) ) ) ) # ( !\inst1|regs[0][9]~q\ & ( \inst11|instr_reg\(19) & ( 
-- (!\inst11|instr_reg\(18) & ((\inst1|regs[8][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[12][9]~q\)) ) ) ) # ( \inst1|regs[0][9]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18)) # (\inst1|regs[4][9]~q\) ) ) ) # ( !\inst1|regs[0][9]~q\ & ( 
-- !\inst11|instr_reg\(19) & ( (\inst1|regs[4][9]~q\ & \inst11|instr_reg\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[4][9]~q\,
	datab => \inst1|ALT_INV_regs[12][9]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[8][9]~q\,
	datae => \inst1|ALT_INV_regs[0][9]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux22~0_combout\);

-- Location: LABCELL_X73_Y41_N51
\inst1|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~2_combout\ = ( \inst1|regs[14][9]~q\ & ( \inst11|instr_reg\(19) & ( (\inst11|instr_reg\(18)) # (\inst1|regs[10][9]~q\) ) ) ) # ( !\inst1|regs[14][9]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[10][9]~q\ & !\inst11|instr_reg\(18)) ) ) ) # ( 
-- \inst1|regs[14][9]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[2][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][9]~q\)) ) ) ) # ( !\inst1|regs[14][9]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & 
-- ((\inst1|regs[2][9]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[6][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][9]~q\,
	datab => \inst1|ALT_INV_regs[2][9]~q\,
	datac => \inst1|ALT_INV_regs[10][9]~q\,
	datad => \inst11|ALT_INV_instr_reg\(18),
	datae => \inst1|ALT_INV_regs[14][9]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux22~2_combout\);

-- Location: LABCELL_X73_Y40_N21
\inst1|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~4_combout\ = ( \inst1|Mux22~0_combout\ & ( \inst1|Mux22~2_combout\ & ( (!\inst11|instr_reg\(16)) # ((!\inst11|instr_reg\(17) & ((\inst1|Mux22~1_combout\))) # (\inst11|instr_reg\(17) & (\inst1|Mux22~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux22~0_combout\ & ( \inst1|Mux22~2_combout\ & ( (!\inst11|instr_reg\(16) & (((\inst11|instr_reg\(17))))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17) & ((\inst1|Mux22~1_combout\))) # (\inst11|instr_reg\(17) & (\inst1|Mux22~3_combout\)))) 
-- ) ) ) # ( \inst1|Mux22~0_combout\ & ( !\inst1|Mux22~2_combout\ & ( (!\inst11|instr_reg\(16) & (((!\inst11|instr_reg\(17))))) # (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17) & ((\inst1|Mux22~1_combout\))) # (\inst11|instr_reg\(17) & 
-- (\inst1|Mux22~3_combout\)))) ) ) ) # ( !\inst1|Mux22~0_combout\ & ( !\inst1|Mux22~2_combout\ & ( (\inst11|instr_reg\(16) & ((!\inst11|instr_reg\(17) & ((\inst1|Mux22~1_combout\))) # (\inst11|instr_reg\(17) & (\inst1|Mux22~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst1|ALT_INV_Mux22~3_combout\,
	datac => \inst1|ALT_INV_Mux22~1_combout\,
	datad => \inst11|ALT_INV_instr_reg\(17),
	datae => \inst1|ALT_INV_Mux22~0_combout\,
	dataf => \inst1|ALT_INV_Mux22~2_combout\,
	combout => \inst1|Mux22~4_combout\);

-- Location: LABCELL_X67_Y41_N51
\inst11|pc~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~20_combout\ = ( \inst11|instr_reg\(9) & ( (!\inst11|state.T2~q\ & (((\inst11|Add0~45_sumout\)))) # (\inst11|state.T2~q\ & ((!\inst11|pc[15]~0_combout\) # ((\inst1|Mux22~4_combout\)))) ) ) # ( !\inst11|instr_reg\(9) & ( (!\inst11|state.T2~q\ & 
-- (((\inst11|Add0~45_sumout\)))) # (\inst11|state.T2~q\ & (\inst11|pc[15]~0_combout\ & (\inst1|Mux22~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst1|ALT_INV_Mux22~4_combout\,
	datad => \inst11|ALT_INV_Add0~45_sumout\,
	dataf => \inst11|ALT_INV_instr_reg\(9),
	combout => \inst11|pc~20_combout\);

-- Location: FF_X67_Y41_N53
\inst11|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~20_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(9));

-- Location: M10K_X69_Y38_N0
\inst5|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\inst5|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y37_N0
\inst5|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y38_N0
\inst5|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y38_N0
\inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y38_N20
\inst11|instr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(8));

-- Location: LABCELL_X67_Y41_N54
\inst11|pc~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~19_combout\ = ( \inst11|Add0~41_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(8))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux23~4_combout\)))) ) ) # ( !\inst11|Add0~41_sumout\ & ( (\inst11|state.T2~q\ 
-- & ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(8))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux23~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(8),
	datad => \inst1|ALT_INV_Mux23~4_combout\,
	dataf => \inst11|ALT_INV_Add0~41_sumout\,
	combout => \inst11|pc~19_combout\);

-- Location: FF_X67_Y41_N56
\inst11|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~19_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(8));

-- Location: M10K_X58_Y37_N0
\inst5|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y41_N0
\inst5|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y48_N0
\inst5|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y47_N0
\inst5|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y40_N6
\inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & \inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y40_N54
\inst11|instr_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[7]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w7_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[7]~feeder_combout\);

-- Location: FF_X67_Y40_N56
\inst11|instr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[7]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(7));

-- Location: LABCELL_X63_Y41_N57
\inst11|pc~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~18_combout\ = ( \inst1|Mux24~4_combout\ & ( \inst11|state.T2~q\ & ( (\inst11|instr_reg\(7)) # (\inst11|pc[15]~0_combout\) ) ) ) # ( !\inst1|Mux24~4_combout\ & ( \inst11|state.T2~q\ & ( (!\inst11|pc[15]~0_combout\ & \inst11|instr_reg\(7)) ) ) ) 
-- # ( \inst1|Mux24~4_combout\ & ( !\inst11|state.T2~q\ & ( \inst11|Add0~37_sumout\ ) ) ) # ( !\inst1|Mux24~4_combout\ & ( !\inst11|state.T2~q\ & ( \inst11|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Add0~37_sumout\,
	datab => \inst11|ALT_INV_pc[15]~0_combout\,
	datac => \inst11|ALT_INV_instr_reg\(7),
	datae => \inst1|ALT_INV_Mux24~4_combout\,
	dataf => \inst11|ALT_INV_state.T2~q\,
	combout => \inst11|pc~18_combout\);

-- Location: FF_X63_Y41_N59
\inst11|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~18_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(7));

-- Location: M10K_X49_Y44_N0
\inst5|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\inst5|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y50_N0
\inst5|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\inst5|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y40_N27
\inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\);

-- Location: FF_X72_Y40_N26
\inst11|instr_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(22));

-- Location: FF_X72_Y38_N55
\inst1|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[13][6]~q\);

-- Location: FF_X73_Y38_N44
\inst1|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[14][6]~q\);

-- Location: FF_X72_Y38_N49
\inst1|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][6]~q\);

-- Location: FF_X72_Y38_N1
\inst1|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][6]~q\);

-- Location: LABCELL_X73_Y38_N45
\inst1|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux41~3_combout\ = ( \inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[15][6]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( \inst11|instr_reg\(20) & ( \inst1|regs[13][6]~q\ ) ) ) # ( \inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( 
-- \inst1|regs[14][6]~q\ ) ) ) # ( !\inst11|instr_reg\(21) & ( !\inst11|instr_reg\(20) & ( \inst1|regs[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][6]~q\,
	datab => \inst1|ALT_INV_regs[14][6]~q\,
	datac => \inst1|ALT_INV_regs[15][6]~q\,
	datad => \inst1|ALT_INV_regs[12][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(21),
	dataf => \inst11|ALT_INV_instr_reg\(20),
	combout => \inst1|Mux41~3_combout\);

-- Location: FF_X72_Y40_N50
\inst1|regs[11][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][6]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y37_N54
\inst1|regs[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[10][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[10][6]~feeder_combout\);

-- Location: FF_X73_Y37_N55
\inst1|regs[10][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[10][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][6]~DUPLICATE_q\);

-- Location: FF_X73_Y38_N26
\inst1|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[8][6]~q\);

-- Location: LABCELL_X73_Y37_N42
\inst1|regs[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[9][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[9][6]~feeder_combout\);

-- Location: FF_X73_Y37_N44
\inst1|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[9][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[9][6]~q\);

-- Location: MLABCELL_X72_Y40_N51
\inst1|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux41~2_combout\ = ( \inst11|instr_reg\(20) & ( \inst1|regs[9][6]~q\ & ( (!\inst11|instr_reg\(21)) # (\inst1|regs[11][6]~DUPLICATE_q\) ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst1|regs[9][6]~q\ & ( (!\inst11|instr_reg\(21) & 
-- ((\inst1|regs[8][6]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[10][6]~DUPLICATE_q\)) ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst1|regs[9][6]~q\ & ( (\inst1|regs[11][6]~DUPLICATE_q\ & \inst11|instr_reg\(21)) ) ) ) # ( !\inst11|instr_reg\(20) & ( 
-- !\inst1|regs[9][6]~q\ & ( (!\inst11|instr_reg\(21) & ((\inst1|regs[8][6]~q\))) # (\inst11|instr_reg\(21) & (\inst1|regs[10][6]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][6]~DUPLICATE_q\,
	datab => \inst11|ALT_INV_instr_reg\(21),
	datac => \inst1|ALT_INV_regs[10][6]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[8][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst1|ALT_INV_regs[9][6]~q\,
	combout => \inst1|Mux41~2_combout\);

-- Location: FF_X77_Y40_N20
\inst1|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[7][6]~q\);

-- Location: FF_X77_Y40_N37
\inst1|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][6]~q\);

-- Location: MLABCELL_X78_Y40_N27
\inst1|regs[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[6][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[6][6]~feeder_combout\);

-- Location: FF_X78_Y40_N29
\inst1|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[6][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[6][6]~q\);

-- Location: FF_X77_Y40_N14
\inst1|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[5][6]~q\);

-- Location: LABCELL_X77_Y40_N24
\inst1|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux41~1_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[7][6]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[6][6]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[5][6]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][6]~q\,
	datab => \inst1|ALT_INV_regs[4][6]~q\,
	datac => \inst1|ALT_INV_regs[6][6]~q\,
	datad => \inst1|ALT_INV_regs[5][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux41~1_combout\);

-- Location: LABCELL_X74_Y42_N57
\inst1|regs[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[3][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[3][6]~feeder_combout\);

-- Location: FF_X74_Y42_N59
\inst1|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[3][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[3][6]~q\);

-- Location: LABCELL_X73_Y42_N0
\inst1|regs[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[0][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[0][6]~feeder_combout\);

-- Location: FF_X73_Y42_N2
\inst1|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[0][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][6]~q\);

-- Location: LABCELL_X73_Y42_N54
\inst1|regs[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[1][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[1][6]~feeder_combout\);

-- Location: FF_X73_Y42_N55
\inst1|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[1][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[1][6]~q\);

-- Location: LABCELL_X73_Y42_N18
\inst1|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux41~0_combout\ = ( \inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[3][6]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( \inst11|instr_reg\(21) & ( \inst1|regs[2][6]~q\ ) ) ) # ( \inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( 
-- \inst1|regs[1][6]~q\ ) ) ) # ( !\inst11|instr_reg\(20) & ( !\inst11|instr_reg\(21) & ( \inst1|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][6]~q\,
	datab => \inst1|ALT_INV_regs[3][6]~q\,
	datac => \inst1|ALT_INV_regs[0][6]~q\,
	datad => \inst1|ALT_INV_regs[1][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(20),
	dataf => \inst11|ALT_INV_instr_reg\(21),
	combout => \inst1|Mux41~0_combout\);

-- Location: MLABCELL_X72_Y40_N39
\inst1|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux41~4_combout\ = ( \inst1|Mux41~1_combout\ & ( \inst1|Mux41~0_combout\ & ( (!\inst11|instr_reg\(23)) # ((!\inst11|instr_reg\(22) & ((\inst1|Mux41~2_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux41~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux41~1_combout\ & ( \inst1|Mux41~0_combout\ & ( (!\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23)) # ((\inst1|Mux41~2_combout\)))) # (\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & (\inst1|Mux41~3_combout\))) ) ) ) # ( 
-- \inst1|Mux41~1_combout\ & ( !\inst1|Mux41~0_combout\ & ( (!\inst11|instr_reg\(22) & (\inst11|instr_reg\(23) & ((\inst1|Mux41~2_combout\)))) # (\inst11|instr_reg\(22) & ((!\inst11|instr_reg\(23)) # ((\inst1|Mux41~3_combout\)))) ) ) ) # ( 
-- !\inst1|Mux41~1_combout\ & ( !\inst1|Mux41~0_combout\ & ( (\inst11|instr_reg\(23) & ((!\inst11|instr_reg\(22) & ((\inst1|Mux41~2_combout\))) # (\inst11|instr_reg\(22) & (\inst1|Mux41~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(22),
	datab => \inst11|ALT_INV_instr_reg\(23),
	datac => \inst1|ALT_INV_Mux41~3_combout\,
	datad => \inst1|ALT_INV_Mux41~2_combout\,
	datae => \inst1|ALT_INV_Mux41~1_combout\,
	dataf => \inst1|ALT_INV_Mux41~0_combout\,
	combout => \inst1|Mux41~4_combout\);

-- Location: IOIBUF_X89_Y37_N55
\sip[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(6),
	o => \sip[6]~input_o\);

-- Location: FF_X72_Y37_N59
\inst|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[6]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(6));

-- Location: MLABCELL_X72_Y37_N57
\inst1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux9~1_combout\ = ( \inst|sip_r\(6) & ( \inst1|Mux13~0_combout\ ) ) # ( \inst|sip_r\(6) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(6) ) ) ) # ( !\inst|sip_r\(6) & ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(6),
	datae => \inst|ALT_INV_sip_r\(6),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux9~1_combout\);

-- Location: MLABCELL_X72_Y38_N12
\inst1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux9~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux9~1_combout\ & ( (!\inst1|Mux13~1_combout\ & ((!\inst1|Mux13~2_combout\) # ((\inst2|LessThan0~19_combout\) # (\inst2|LessThan0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~2_combout\,
	datab => \inst1|ALT_INV_Mux13~1_combout\,
	datac => \inst2|ALT_INV_LessThan0~20_combout\,
	datad => \inst2|ALT_INV_LessThan0~19_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux9~1_combout\,
	combout => \inst1|Mux9~2_combout\);

-- Location: MLABCELL_X72_Y38_N39
\inst1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux9~0_combout\ = ( \inst3|Add0~53_sumout\ & ( (\inst1|Mux14~0_combout\ & ((\inst3|Mux25~0_combout\) # (\inst3|Mux16~0_combout\))) ) ) # ( !\inst3|Add0~53_sumout\ & ( (\inst1|Mux14~0_combout\ & \inst3|Mux25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst3|ALT_INV_Mux25~0_combout\,
	dataf => \inst3|ALT_INV_Add0~53_sumout\,
	combout => \inst1|Mux9~0_combout\);

-- Location: MLABCELL_X72_Y38_N51
\inst1|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux9~3_combout\ = ( \inst1|Mux1~1_combout\ & ( \inst1|Mux9~0_combout\ ) ) # ( !\inst1|Mux1~1_combout\ & ( \inst1|Mux9~0_combout\ ) ) # ( \inst1|Mux1~1_combout\ & ( !\inst1|Mux9~0_combout\ & ( (((\inst6|altsyncram_component|auto_generated|q_a\(6) & 
-- \inst1|Mux14~1_combout\)) # (\inst1|Mux9~2_combout\)) # (\inst1|Mux41~4_combout\) ) ) ) # ( !\inst1|Mux1~1_combout\ & ( !\inst1|Mux9~0_combout\ & ( ((\inst6|altsyncram_component|auto_generated|q_a\(6) & \inst1|Mux14~1_combout\)) # (\inst1|Mux9~2_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111010111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux41~4_combout\,
	datab => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \inst1|ALT_INV_Mux9~2_combout\,
	datad => \inst1|ALT_INV_Mux14~1_combout\,
	datae => \inst1|ALT_INV_Mux1~1_combout\,
	dataf => \inst1|ALT_INV_Mux9~0_combout\,
	combout => \inst1|Mux9~3_combout\);

-- Location: LABCELL_X73_Y42_N48
\inst1|regs[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|regs[2][6]~feeder_combout\ = ( \inst1|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux9~3_combout\,
	combout => \inst1|regs[2][6]~feeder_combout\);

-- Location: FF_X73_Y42_N50
\inst1|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[2][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][6]~q\);

-- Location: LABCELL_X73_Y42_N39
\inst1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~0_combout\ = ( \inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[3][6]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( \inst11|instr_reg\(16) & ( \inst1|regs[1][6]~q\ ) ) ) # ( \inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( 
-- \inst1|regs[2][6]~q\ ) ) ) # ( !\inst11|instr_reg\(17) & ( !\inst11|instr_reg\(16) & ( \inst1|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[2][6]~q\,
	datab => \inst1|ALT_INV_regs[3][6]~q\,
	datac => \inst1|ALT_INV_regs[1][6]~q\,
	datad => \inst1|ALT_INV_regs[0][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(17),
	dataf => \inst11|ALT_INV_instr_reg\(16),
	combout => \inst1|Mux25~0_combout\);

-- Location: LABCELL_X77_Y40_N15
\inst1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~1_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[7][6]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[6][6]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( 
-- \inst1|regs[5][6]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[7][6]~q\,
	datab => \inst1|ALT_INV_regs[5][6]~q\,
	datac => \inst1|ALT_INV_regs[4][6]~q\,
	datad => \inst1|ALT_INV_regs[6][6]~q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux25~1_combout\);

-- Location: FF_X72_Y38_N50
\inst1|regs[15][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[15][6]~DUPLICATE_q\);

-- Location: FF_X72_Y38_N2
\inst1|regs[12][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[12][6]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y38_N33
\inst1|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~3_combout\ = ( \inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[15][6]~DUPLICATE_q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( \inst11|instr_reg\(17) & ( \inst1|regs[14][6]~q\ ) ) ) # ( \inst11|instr_reg\(16) & ( 
-- !\inst11|instr_reg\(17) & ( \inst1|regs[13][6]~q\ ) ) ) # ( !\inst11|instr_reg\(16) & ( !\inst11|instr_reg\(17) & ( \inst1|regs[12][6]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[15][6]~DUPLICATE_q\,
	datab => \inst1|ALT_INV_regs[13][6]~q\,
	datac => \inst1|ALT_INV_regs[14][6]~q\,
	datad => \inst1|ALT_INV_regs[12][6]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_instr_reg\(16),
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux25~3_combout\);

-- Location: FF_X72_Y40_N49
\inst1|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux9~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][6]~q\);

-- Location: FF_X73_Y37_N56
\inst1|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst1|regs[10][6]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[10][6]~q\);

-- Location: LABCELL_X73_Y37_N21
\inst1|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~2_combout\ = ( \inst1|regs[8][6]~q\ & ( \inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16) & ((\inst1|regs[10][6]~q\))) # (\inst11|instr_reg\(16) & (\inst1|regs[11][6]~q\)) ) ) ) # ( !\inst1|regs[8][6]~q\ & ( \inst11|instr_reg\(17) & ( 
-- (!\inst11|instr_reg\(16) & ((\inst1|regs[10][6]~q\))) # (\inst11|instr_reg\(16) & (\inst1|regs[11][6]~q\)) ) ) ) # ( \inst1|regs[8][6]~q\ & ( !\inst11|instr_reg\(17) & ( (!\inst11|instr_reg\(16)) # (\inst1|regs[9][6]~q\) ) ) ) # ( !\inst1|regs[8][6]~q\ & 
-- ( !\inst11|instr_reg\(17) & ( (\inst11|instr_reg\(16) & \inst1|regs[9][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(16),
	datab => \inst1|ALT_INV_regs[9][6]~q\,
	datac => \inst1|ALT_INV_regs[11][6]~q\,
	datad => \inst1|ALT_INV_regs[10][6]~q\,
	datae => \inst1|ALT_INV_regs[8][6]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(17),
	combout => \inst1|Mux25~2_combout\);

-- Location: LABCELL_X73_Y40_N24
\inst1|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~4_combout\ = ( \inst1|Mux25~3_combout\ & ( \inst1|Mux25~2_combout\ & ( ((!\inst11|instr_reg\(18) & (\inst1|Mux25~0_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux25~1_combout\)))) # (\inst11|instr_reg\(19)) ) ) ) # ( 
-- !\inst1|Mux25~3_combout\ & ( \inst1|Mux25~2_combout\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & (\inst1|Mux25~0_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux25~1_combout\))))) # (\inst11|instr_reg\(19) & (!\inst11|instr_reg\(18))) ) 
-- ) ) # ( \inst1|Mux25~3_combout\ & ( !\inst1|Mux25~2_combout\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & (\inst1|Mux25~0_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux25~1_combout\))))) # (\inst11|instr_reg\(19) & 
-- (\inst11|instr_reg\(18))) ) ) ) # ( !\inst1|Mux25~3_combout\ & ( !\inst1|Mux25~2_combout\ & ( (!\inst11|instr_reg\(19) & ((!\inst11|instr_reg\(18) & (\inst1|Mux25~0_combout\)) # (\inst11|instr_reg\(18) & ((\inst1|Mux25~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(19),
	datab => \inst11|ALT_INV_instr_reg\(18),
	datac => \inst1|ALT_INV_Mux25~0_combout\,
	datad => \inst1|ALT_INV_Mux25~1_combout\,
	datae => \inst1|ALT_INV_Mux25~3_combout\,
	dataf => \inst1|ALT_INV_Mux25~2_combout\,
	combout => \inst1|Mux25~4_combout\);

-- Location: LABCELL_X67_Y41_N48
\inst11|pc~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~17_combout\ = ( \inst11|Add0~33_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(6)))) # (\inst11|pc[15]~0_combout\ & (\inst1|Mux25~4_combout\))) ) ) # ( !\inst11|Add0~33_sumout\ & ( (\inst11|state.T2~q\ 
-- & ((!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(6)))) # (\inst11|pc[15]~0_combout\ & (\inst1|Mux25~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst1|ALT_INV_Mux25~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(6),
	dataf => \inst11|ALT_INV_Add0~33_sumout\,
	combout => \inst11|pc~17_combout\);

-- Location: FF_X67_Y41_N50
\inst11|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~17_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(6));

-- Location: M10K_X69_Y44_N0
\inst5|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y49_N0
\inst5|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y42_N0
\inst5|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y45_N0
\inst5|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y42_N3
\inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) ) ) ) # ( \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & \inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N2
\inst11|instr_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(29));

-- Location: LABCELL_X75_Y38_N48
\inst11|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux14~0_combout\ = ( \inst11|instr_reg\(28) & ( (\inst11|instr_reg\(27) & (!\inst11|instr_reg\(25) & (\inst11|instr_reg\(24) & \inst11|instr_reg\(26)))) ) ) # ( !\inst11|instr_reg\(28) & ( (!\inst11|instr_reg\(27) & (\inst11|instr_reg\(25) & 
-- (!\inst11|instr_reg\(24) & !\inst11|instr_reg\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(27),
	datab => \inst11|ALT_INV_instr_reg\(25),
	datac => \inst11|ALT_INV_instr_reg\(24),
	datad => \inst11|ALT_INV_instr_reg\(26),
	dataf => \inst11|ALT_INV_instr_reg\(28),
	combout => \inst11|Mux14~0_combout\);

-- Location: MLABCELL_X72_Y37_N42
\inst11|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux14~1_combout\ = ( \inst11|state.T2~q\ & ( \inst11|Mux14~0_combout\ & ( !\inst11|instr_reg\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(29),
	datae => \inst11|ALT_INV_state.T2~q\,
	dataf => \inst11|ALT_INV_Mux14~0_combout\,
	combout => \inst11|Mux14~1_combout\);

-- Location: IOIBUF_X70_Y0_N1
\sip[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(5),
	o => \sip[5]~input_o\);

-- Location: FF_X73_Y38_N41
\inst|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \sip[5]~input_o\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sip_r\(5));

-- Location: LABCELL_X74_Y38_N51
\inst1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux10~1_combout\ = ( \inst1|Mux13~0_combout\ & ( \inst|sip_r\(5) ) ) # ( !\inst1|Mux13~0_combout\ & ( \inst11|instr_reg\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_sip_r\(5),
	datad => \inst11|ALT_INV_instr_reg\(5),
	dataf => \inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst1|Mux10~1_combout\);

-- Location: LABCELL_X73_Y38_N18
\inst1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux10~2_combout\ = ( !\inst11|rf_input_sel[1]~0_combout\ & ( \inst1|Mux10~1_combout\ & ( (!\inst1|Mux13~1_combout\ & (((!\inst1|Mux13~2_combout\) # (\inst2|LessThan0~20_combout\)) # (\inst2|LessThan0~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010001010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst2|ALT_INV_LessThan0~19_combout\,
	datac => \inst2|ALT_INV_LessThan0~20_combout\,
	datad => \inst1|ALT_INV_Mux13~2_combout\,
	datae => \inst11|ALT_INV_rf_input_sel[1]~0_combout\,
	dataf => \inst1|ALT_INV_Mux10~1_combout\,
	combout => \inst1|Mux10~2_combout\);

-- Location: LABCELL_X71_Y38_N48
\inst1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = ( \inst3|Mux26~0_combout\ & ( \inst3|Add0~9_sumout\ & ( \inst1|Mux14~0_combout\ ) ) ) # ( !\inst3|Mux26~0_combout\ & ( \inst3|Add0~9_sumout\ & ( (\inst3|Mux16~0_combout\ & \inst1|Mux14~0_combout\) ) ) ) # ( 
-- \inst3|Mux26~0_combout\ & ( !\inst3|Add0~9_sumout\ & ( \inst1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst1|ALT_INV_Mux14~0_combout\,
	datae => \inst3|ALT_INV_Mux26~0_combout\,
	dataf => \inst3|ALT_INV_Add0~9_sumout\,
	combout => \inst1|Mux10~0_combout\);

-- Location: LABCELL_X71_Y38_N33
\inst1|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux10~3_combout\ = ( \inst1|Mux10~2_combout\ & ( \inst1|Mux10~0_combout\ ) ) # ( !\inst1|Mux10~2_combout\ & ( \inst1|Mux10~0_combout\ ) ) # ( \inst1|Mux10~2_combout\ & ( !\inst1|Mux10~0_combout\ ) ) # ( !\inst1|Mux10~2_combout\ & ( 
-- !\inst1|Mux10~0_combout\ & ( (!\inst6|altsyncram_component|auto_generated|q_a\(5) & (((\inst1|Mux42~4_combout\ & \inst1|Mux1~1_combout\)))) # (\inst6|altsyncram_component|auto_generated|q_a\(5) & (((\inst1|Mux42~4_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst1|Mux14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \inst1|ALT_INV_Mux14~1_combout\,
	datac => \inst1|ALT_INV_Mux42~4_combout\,
	datad => \inst1|ALT_INV_Mux1~1_combout\,
	datae => \inst1|ALT_INV_Mux10~2_combout\,
	dataf => \inst1|ALT_INV_Mux10~0_combout\,
	combout => \inst1|Mux10~3_combout\);

-- Location: FF_X68_Y40_N2
\inst1|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[11][5]~q\);

-- Location: LABCELL_X68_Y40_N57
\inst1|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~3_combout\ = ( \inst1|regs[15][5]~q\ & ( \inst11|instr_reg\(19) & ( (\inst11|instr_reg\(18)) # (\inst1|regs[11][5]~q\) ) ) ) # ( !\inst1|regs[15][5]~q\ & ( \inst11|instr_reg\(19) & ( (\inst1|regs[11][5]~q\ & !\inst11|instr_reg\(18)) ) ) ) # ( 
-- \inst1|regs[15][5]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & ((\inst1|regs[3][5]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][5]~q\)) ) ) ) # ( !\inst1|regs[15][5]~q\ & ( !\inst11|instr_reg\(19) & ( (!\inst11|instr_reg\(18) & 
-- ((\inst1|regs[3][5]~q\))) # (\inst11|instr_reg\(18) & (\inst1|regs[7][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[11][5]~q\,
	datab => \inst1|ALT_INV_regs[7][5]~q\,
	datac => \inst11|ALT_INV_instr_reg\(18),
	datad => \inst1|ALT_INV_regs[3][5]~q\,
	datae => \inst1|ALT_INV_regs[15][5]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux26~3_combout\);

-- Location: LABCELL_X70_Y40_N33
\inst1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~0_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[12][5]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[8][5]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( 
-- \inst1|regs[4][5]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][5]~q\,
	datab => \inst1|ALT_INV_regs[4][5]~q\,
	datac => \inst1|ALT_INV_regs[12][5]~q\,
	datad => \inst1|ALT_INV_regs[8][5]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux26~0_combout\);

-- Location: FF_X72_Y42_N32
\inst1|regs[2][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux10~3_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[2][5]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y42_N39
\inst1|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~2_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[14][5]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[6][5]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( 
-- \inst1|regs[10][5]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[2][5]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][5]~q\,
	datab => \inst1|ALT_INV_regs[14][5]~q\,
	datac => \inst1|ALT_INV_regs[2][5]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_regs[10][5]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux26~2_combout\);

-- Location: MLABCELL_X72_Y39_N54
\inst1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~1_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[13][5]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[5][5]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( 
-- \inst1|regs[9][5]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[1][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[13][5]~q\,
	datab => \inst1|ALT_INV_regs[9][5]~q\,
	datac => \inst1|ALT_INV_regs[5][5]~q\,
	datad => \inst1|ALT_INV_regs[1][5]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux26~1_combout\);

-- Location: LABCELL_X71_Y40_N12
\inst1|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~4_combout\ = ( \inst1|Mux26~2_combout\ & ( \inst1|Mux26~1_combout\ & ( (!\inst11|instr_reg\(17) & (((\inst1|Mux26~0_combout\) # (\inst11|instr_reg\(16))))) # (\inst11|instr_reg\(17) & (((!\inst11|instr_reg\(16))) # (\inst1|Mux26~3_combout\))) 
-- ) ) ) # ( !\inst1|Mux26~2_combout\ & ( \inst1|Mux26~1_combout\ & ( (!\inst11|instr_reg\(17) & (((\inst1|Mux26~0_combout\) # (\inst11|instr_reg\(16))))) # (\inst11|instr_reg\(17) & (\inst1|Mux26~3_combout\ & (\inst11|instr_reg\(16)))) ) ) ) # ( 
-- \inst1|Mux26~2_combout\ & ( !\inst1|Mux26~1_combout\ & ( (!\inst11|instr_reg\(17) & (((!\inst11|instr_reg\(16) & \inst1|Mux26~0_combout\)))) # (\inst11|instr_reg\(17) & (((!\inst11|instr_reg\(16))) # (\inst1|Mux26~3_combout\))) ) ) ) # ( 
-- !\inst1|Mux26~2_combout\ & ( !\inst1|Mux26~1_combout\ & ( (!\inst11|instr_reg\(17) & (((!\inst11|instr_reg\(16) & \inst1|Mux26~0_combout\)))) # (\inst11|instr_reg\(17) & (\inst1|Mux26~3_combout\ & (\inst11|instr_reg\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(17),
	datab => \inst1|ALT_INV_Mux26~3_combout\,
	datac => \inst11|ALT_INV_instr_reg\(16),
	datad => \inst1|ALT_INV_Mux26~0_combout\,
	datae => \inst1|ALT_INV_Mux26~2_combout\,
	dataf => \inst1|ALT_INV_Mux26~1_combout\,
	combout => \inst1|Mux26~4_combout\);

-- Location: LABCELL_X68_Y41_N57
\inst11|pc~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~16_combout\ = ( \inst11|Add0~29_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(5)))) # (\inst11|pc[15]~0_combout\ & (\inst1|Mux26~4_combout\))) ) ) # ( !\inst11|Add0~29_sumout\ & ( (\inst11|state.T2~q\ 
-- & ((!\inst11|pc[15]~0_combout\ & ((\inst11|instr_reg\(5)))) # (\inst11|pc[15]~0_combout\ & (\inst1|Mux26~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_pc[15]~0_combout\,
	datac => \inst1|ALT_INV_Mux26~4_combout\,
	datad => \inst11|ALT_INV_instr_reg\(5),
	dataf => \inst11|ALT_INV_Add0~29_sumout\,
	combout => \inst11|pc~16_combout\);

-- Location: FF_X68_Y41_N59
\inst11|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~16_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(5));

-- Location: M10K_X69_Y45_N0
\inst5|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y47_N0
\inst5|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y45_N0
\inst5|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y47_N0
\inst5|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y42_N21
\inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) ) ) ) # ( \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & \inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X68_Y42_N32
\inst11|instr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(4));

-- Location: LABCELL_X68_Y41_N48
\inst11|pc~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~15_combout\ = ( \inst1|Mux27~4_combout\ & ( \inst11|state.T2~q\ & ( (\inst11|pc[15]~0_combout\) # (\inst11|instr_reg\(4)) ) ) ) # ( !\inst1|Mux27~4_combout\ & ( \inst11|state.T2~q\ & ( (\inst11|instr_reg\(4) & !\inst11|pc[15]~0_combout\) ) ) ) 
-- # ( \inst1|Mux27~4_combout\ & ( !\inst11|state.T2~q\ & ( \inst11|Add0~25_sumout\ ) ) ) # ( !\inst1|Mux27~4_combout\ & ( !\inst11|state.T2~q\ & ( \inst11|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(4),
	datab => \inst11|ALT_INV_Add0~25_sumout\,
	datad => \inst11|ALT_INV_pc[15]~0_combout\,
	datae => \inst1|ALT_INV_Mux27~4_combout\,
	dataf => \inst11|ALT_INV_state.T2~q\,
	combout => \inst11|pc~15_combout\);

-- Location: FF_X68_Y41_N50
\inst11|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~15_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(4));

-- Location: M10K_X58_Y40_N0
\inst5|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y48_N0
\inst5|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\inst5|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y51_N0
\inst5|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y40_N33
\inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & 
-- \inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y40_N48
\inst11|instr_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[3]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w3_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[3]~feeder_combout\);

-- Location: FF_X67_Y40_N50
\inst11|instr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[3]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(3));

-- Location: LABCELL_X63_Y41_N12
\inst11|pc~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~14_combout\ = ( \inst11|Add0~21_sumout\ & ( \inst1|Mux28~4_combout\ & ( (!\inst11|state.T2~q\) # ((\inst11|pc[15]~0_combout\) # (\inst11|instr_reg\(3))) ) ) ) # ( !\inst11|Add0~21_sumout\ & ( \inst1|Mux28~4_combout\ & ( (\inst11|state.T2~q\ & 
-- ((\inst11|pc[15]~0_combout\) # (\inst11|instr_reg\(3)))) ) ) ) # ( \inst11|Add0~21_sumout\ & ( !\inst1|Mux28~4_combout\ & ( (!\inst11|state.T2~q\) # ((\inst11|instr_reg\(3) & !\inst11|pc[15]~0_combout\)) ) ) ) # ( !\inst11|Add0~21_sumout\ & ( 
-- !\inst1|Mux28~4_combout\ & ( (\inst11|state.T2~q\ & (\inst11|instr_reg\(3) & !\inst11|pc[15]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000110011111100110000000011001100111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(3),
	datad => \inst11|ALT_INV_pc[15]~0_combout\,
	datae => \inst11|ALT_INV_Add0~21_sumout\,
	dataf => \inst1|ALT_INV_Mux28~4_combout\,
	combout => \inst11|pc~14_combout\);

-- Location: FF_X63_Y41_N14
\inst11|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~14_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(3));

-- Location: M10K_X76_Y34_N0
\inst5|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y34_N0
\inst5|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\inst5|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y41_N0
\inst5|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y38_N9
\inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y38_N36
\inst11|instr_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[2]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w2_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[2]~feeder_combout\);

-- Location: FF_X67_Y38_N38
\inst11|instr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[2]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(2));

-- Location: LABCELL_X68_Y39_N24
\inst11|pc~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~13_combout\ = ( \inst11|Add0~17_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(2))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux29~4_combout\)))) ) ) # ( !\inst11|Add0~17_sumout\ & ( (\inst11|state.T2~q\ 
-- & ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(2))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux29~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(2),
	datad => \inst1|ALT_INV_Mux29~4_combout\,
	dataf => \inst11|ALT_INV_Add0~17_sumout\,
	combout => \inst11|pc~13_combout\);

-- Location: FF_X68_Y39_N26
\inst11|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~13_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(2));

-- Location: M10K_X76_Y35_N0
\inst5|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y39_N0
\inst5|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y37_N0
\inst5|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\inst5|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y39_N9
\inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y40_N11
\inst11|instr_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(17));

-- Location: FF_X70_Y40_N23
\inst1|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[0][1]~q\);

-- Location: FF_X70_Y40_N8
\inst1|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux14~5_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|regs[4][1]~q\);

-- Location: LABCELL_X70_Y40_N3
\inst1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux30~0_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[12][1]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[8][1]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( 
-- \inst1|regs[4][1]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[0][1]~q\,
	datab => \inst1|ALT_INV_regs[4][1]~q\,
	datac => \inst1|ALT_INV_regs[12][1]~q\,
	datad => \inst1|ALT_INV_regs[8][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux30~0_combout\);

-- Location: LABCELL_X73_Y39_N24
\inst1|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux30~1_combout\ = ( \inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[13][1]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( \inst11|instr_reg\(19) & ( \inst1|regs[9][1]~q\ ) ) ) # ( \inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( 
-- \inst1|regs[5][1]~q\ ) ) ) # ( !\inst11|instr_reg\(18) & ( !\inst11|instr_reg\(19) & ( \inst1|regs[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[5][1]~q\,
	datab => \inst1|ALT_INV_regs[1][1]~q\,
	datac => \inst1|ALT_INV_regs[9][1]~q\,
	datad => \inst1|ALT_INV_regs[13][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(18),
	dataf => \inst11|ALT_INV_instr_reg\(19),
	combout => \inst1|Mux30~1_combout\);

-- Location: LABCELL_X73_Y41_N3
\inst1|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux30~2_combout\ = ( \inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[14][1]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( \inst11|instr_reg\(18) & ( \inst1|regs[6][1]~q\ ) ) ) # ( \inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( 
-- \inst1|regs[10][1]~q\ ) ) ) # ( !\inst11|instr_reg\(19) & ( !\inst11|instr_reg\(18) & ( \inst1|regs[2][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[6][1]~q\,
	datab => \inst1|ALT_INV_regs[2][1]~q\,
	datac => \inst1|ALT_INV_regs[10][1]~q\,
	datad => \inst1|ALT_INV_regs[14][1]~q\,
	datae => \inst11|ALT_INV_instr_reg\(19),
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux30~2_combout\);

-- Location: LABCELL_X68_Y40_N45
\inst1|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux30~3_combout\ = ( \inst1|regs[15][1]~q\ & ( \inst11|instr_reg\(18) & ( (\inst11|instr_reg\(19)) # (\inst1|regs[7][1]~q\) ) ) ) # ( !\inst1|regs[15][1]~q\ & ( \inst11|instr_reg\(18) & ( (\inst1|regs[7][1]~q\ & !\inst11|instr_reg\(19)) ) ) ) # ( 
-- \inst1|regs[15][1]~q\ & ( !\inst11|instr_reg\(18) & ( (!\inst11|instr_reg\(19) & (\inst1|regs[3][1]~q\)) # (\inst11|instr_reg\(19) & ((\inst1|regs[11][1]~q\))) ) ) ) # ( !\inst1|regs[15][1]~q\ & ( !\inst11|instr_reg\(18) & ( (!\inst11|instr_reg\(19) & 
-- (\inst1|regs[3][1]~q\)) # (\inst11|instr_reg\(19) & ((\inst1|regs[11][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_regs[3][1]~q\,
	datab => \inst1|ALT_INV_regs[7][1]~q\,
	datac => \inst1|ALT_INV_regs[11][1]~q\,
	datad => \inst11|ALT_INV_instr_reg\(19),
	datae => \inst1|ALT_INV_regs[15][1]~q\,
	dataf => \inst11|ALT_INV_instr_reg\(18),
	combout => \inst1|Mux30~3_combout\);

-- Location: LABCELL_X74_Y39_N6
\inst1|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux30~4_combout\ = ( \inst1|Mux30~2_combout\ & ( \inst1|Mux30~3_combout\ & ( ((!\inst11|instr_reg\(16) & (\inst1|Mux30~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux30~1_combout\)))) # (\inst11|instr_reg\(17)) ) ) ) # ( 
-- !\inst1|Mux30~2_combout\ & ( \inst1|Mux30~3_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux30~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux30~1_combout\))))) # (\inst11|instr_reg\(17) & (\inst11|instr_reg\(16))) ) ) 
-- ) # ( \inst1|Mux30~2_combout\ & ( !\inst1|Mux30~3_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux30~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux30~1_combout\))))) # (\inst11|instr_reg\(17) & 
-- (!\inst11|instr_reg\(16))) ) ) ) # ( !\inst1|Mux30~2_combout\ & ( !\inst1|Mux30~3_combout\ & ( (!\inst11|instr_reg\(17) & ((!\inst11|instr_reg\(16) & (\inst1|Mux30~0_combout\)) # (\inst11|instr_reg\(16) & ((\inst1|Mux30~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(17),
	datab => \inst11|ALT_INV_instr_reg\(16),
	datac => \inst1|ALT_INV_Mux30~0_combout\,
	datad => \inst1|ALT_INV_Mux30~1_combout\,
	datae => \inst1|ALT_INV_Mux30~2_combout\,
	dataf => \inst1|ALT_INV_Mux30~3_combout\,
	combout => \inst1|Mux30~4_combout\);

-- Location: LABCELL_X68_Y39_N57
\inst11|pc~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~12_combout\ = ( \inst11|instr_reg\(1) & ( (!\inst11|state.T2~q\ & (((\inst11|Add0~13_sumout\)))) # (\inst11|state.T2~q\ & ((!\inst11|pc[15]~0_combout\) # ((\inst1|Mux30~4_combout\)))) ) ) # ( !\inst11|instr_reg\(1) & ( (!\inst11|state.T2~q\ & 
-- (((\inst11|Add0~13_sumout\)))) # (\inst11|state.T2~q\ & (\inst11|pc[15]~0_combout\ & ((\inst1|Mux30~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_Add0~13_sumout\,
	datad => \inst1|ALT_INV_Mux30~4_combout\,
	dataf => \inst11|ALT_INV_instr_reg\(1),
	combout => \inst11|pc~12_combout\);

-- Location: FF_X68_Y39_N59
\inst11|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~12_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(1));

-- Location: M10K_X69_Y46_N0
\inst5|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y47_N0
\inst5|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y50_N0
\inst5|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y46_N0
\inst5|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y42_N12
\inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\) ) ) ) # ( \inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y42_N9
\inst11|instr_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|instr_reg[0]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|mux4|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \inst11|instr_reg[0]~feeder_combout\);

-- Location: FF_X68_Y42_N11
\inst11|instr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|instr_reg[0]~feeder_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|instr_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(0));

-- Location: LABCELL_X75_Y39_N3
\inst11|pc~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~11_combout\ = ( \inst1|Mux31~4_combout\ & ( (!\inst11|state.T2~q\ & (((\inst11|Add0~9_sumout\)))) # (\inst11|state.T2~q\ & (((\inst11|pc[15]~0_combout\)) # (\inst11|instr_reg\(0)))) ) ) # ( !\inst1|Mux31~4_combout\ & ( (!\inst11|state.T2~q\ & 
-- (((\inst11|Add0~9_sumout\)))) # (\inst11|state.T2~q\ & (\inst11|instr_reg\(0) & (!\inst11|pc[15]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010111010000100001011101000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(0),
	datac => \inst11|ALT_INV_pc[15]~0_combout\,
	datad => \inst11|ALT_INV_Add0~9_sumout\,
	dataf => \inst1|ALT_INV_Mux31~4_combout\,
	combout => \inst11|pc~11_combout\);

-- Location: FF_X75_Y39_N5
\inst11|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~11_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(0));

-- Location: M10K_X69_Y36_N0
\inst5|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y37_N0
\inst5|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y44_N0
\inst5|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\inst5|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y40_N21
\inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N44
\inst11|instr_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(28));

-- Location: LABCELL_X75_Y39_N18
\inst|dprr[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|dprr[1]~0_combout\ = ( \inst|dprr\(1) & ( \inst11|instr_reg\(26) ) ) # ( \inst|dprr\(1) & ( !\inst11|instr_reg\(26) ) ) # ( !\inst|dprr\(1) & ( !\inst11|instr_reg\(26) & ( (!\inst11|instr_reg\(28) & (\inst11|instr_reg\(29) & (\inst11|state.T2~q\ & 
-- \inst11|irq_clr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(28),
	datab => \inst11|ALT_INV_instr_reg\(29),
	datac => \inst11|ALT_INV_state.T2~q\,
	datad => \inst11|ALT_INV_irq_clr~0_combout\,
	datae => \inst|ALT_INV_dprr\(1),
	dataf => \inst11|ALT_INV_instr_reg\(26),
	combout => \inst|dprr[1]~0_combout\);

-- Location: FF_X75_Y39_N19
\inst|dprr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|dprr[1]~0_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|dprr\(1));

-- Location: IOIBUF_X72_Y0_N18
\debug~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_debug,
	o => \debug~input_o\);

-- Location: IOIBUF_X89_Y9_N38
\button~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button,
	o => \button~input_o\);

-- Location: LABCELL_X81_Y28_N0
\inst15|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~25_sumout\ = SUM(( \inst15|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \inst15|Add0~26\ = CARRY(( \inst15|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(0),
	cin => GND,
	sumout => \inst15|Add0~25_sumout\,
	cout => \inst15|Add0~26\);

-- Location: LABCELL_X81_Y28_N42
\inst15|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|state~0_combout\ = ( \inst15|state~q\ & ( !\button~input_o\ ) ) # ( !\inst15|state~q\ & ( !\button~input_o\ & ( \inst15|LessThan0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_LessThan0~0_combout\,
	datae => \inst15|ALT_INV_state~q\,
	dataf => \ALT_INV_button~input_o\,
	combout => \inst15|state~0_combout\);

-- Location: FF_X81_Y28_N44
\inst15|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|state~q\);

-- Location: LABCELL_X81_Y28_N57
\inst15|counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|counter[3]~0_combout\ = ( \button~input_o\ ) # ( !\button~input_o\ & ( (\inst15|LessThan0~0_combout\) # (\inst15|state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_state~q\,
	datad => \inst15|ALT_INV_LessThan0~0_combout\,
	dataf => \ALT_INV_button~input_o\,
	combout => \inst15|counter[3]~0_combout\);

-- Location: FF_X81_Y28_N2
\inst15|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~25_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(0));

-- Location: LABCELL_X81_Y28_N3
\inst15|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~21_sumout\ = SUM(( \inst15|counter\(1) ) + ( GND ) + ( \inst15|Add0~26\ ))
-- \inst15|Add0~22\ = CARRY(( \inst15|counter\(1) ) + ( GND ) + ( \inst15|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(1),
	cin => \inst15|Add0~26\,
	sumout => \inst15|Add0~21_sumout\,
	cout => \inst15|Add0~22\);

-- Location: FF_X81_Y28_N5
\inst15|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~21_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(1));

-- Location: LABCELL_X81_Y28_N6
\inst15|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~13_sumout\ = SUM(( \inst15|counter\(2) ) + ( GND ) + ( \inst15|Add0~22\ ))
-- \inst15|Add0~14\ = CARRY(( \inst15|counter\(2) ) + ( GND ) + ( \inst15|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(2),
	cin => \inst15|Add0~22\,
	sumout => \inst15|Add0~13_sumout\,
	cout => \inst15|Add0~14\);

-- Location: FF_X81_Y28_N7
\inst15|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~13_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(2));

-- Location: LABCELL_X81_Y28_N9
\inst15|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~17_sumout\ = SUM(( \inst15|counter\(3) ) + ( GND ) + ( \inst15|Add0~14\ ))
-- \inst15|Add0~18\ = CARRY(( \inst15|counter\(3) ) + ( GND ) + ( \inst15|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(3),
	cin => \inst15|Add0~14\,
	sumout => \inst15|Add0~17_sumout\,
	cout => \inst15|Add0~18\);

-- Location: FF_X81_Y28_N11
\inst15|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~17_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(3));

-- Location: LABCELL_X81_Y28_N12
\inst15|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~9_sumout\ = SUM(( \inst15|counter\(4) ) + ( GND ) + ( \inst15|Add0~18\ ))
-- \inst15|Add0~10\ = CARRY(( \inst15|counter\(4) ) + ( GND ) + ( \inst15|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(4),
	cin => \inst15|Add0~18\,
	sumout => \inst15|Add0~9_sumout\,
	cout => \inst15|Add0~10\);

-- Location: FF_X81_Y28_N13
\inst15|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~9_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(4));

-- Location: LABCELL_X81_Y28_N15
\inst15|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~5_sumout\ = SUM(( \inst15|counter\(5) ) + ( GND ) + ( \inst15|Add0~10\ ))
-- \inst15|Add0~6\ = CARRY(( \inst15|counter\(5) ) + ( GND ) + ( \inst15|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(5),
	cin => \inst15|Add0~10\,
	sumout => \inst15|Add0~5_sumout\,
	cout => \inst15|Add0~6\);

-- Location: FF_X81_Y28_N17
\inst15|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~5_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(5));

-- Location: LABCELL_X81_Y28_N18
\inst15|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~1_sumout\ = SUM(( \inst15|counter\(6) ) + ( GND ) + ( \inst15|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_counter\(6),
	cin => \inst15|Add0~6\,
	sumout => \inst15|Add0~1_sumout\);

-- Location: FF_X81_Y28_N20
\inst15|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|Add0~1_sumout\,
	sclr => \inst15|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|counter\(6));

-- Location: LABCELL_X81_Y28_N24
\inst15|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~0_combout\ = ( \inst15|counter\(2) & ( \inst15|counter\(4) & ( (\inst15|counter\(6) & \inst15|counter\(5)) ) ) ) # ( !\inst15|counter\(2) & ( \inst15|counter\(4) & ( (\inst15|counter\(6) & \inst15|counter\(5)) ) ) ) # ( 
-- \inst15|counter\(2) & ( !\inst15|counter\(4) & ( (\inst15|counter\(6) & \inst15|counter\(5)) ) ) ) # ( !\inst15|counter\(2) & ( !\inst15|counter\(4) & ( (\inst15|counter\(3) & (\inst15|counter\(6) & \inst15|counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|ALT_INV_counter\(3),
	datac => \inst15|ALT_INV_counter\(6),
	datad => \inst15|ALT_INV_counter\(5),
	datae => \inst15|ALT_INV_counter\(2),
	dataf => \inst15|ALT_INV_counter\(4),
	combout => \inst15|LessThan0~0_combout\);

-- Location: LABCELL_X81_Y28_N39
\inst15|continue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|continue~0_combout\ = ( !\inst15|state~q\ & ( (!\button~input_o\ & \inst15|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_button~input_o\,
	datad => \inst15|ALT_INV_LessThan0~0_combout\,
	dataf => \inst15|ALT_INV_state~q\,
	combout => \inst15|continue~0_combout\);

-- Location: FF_X81_Y28_N41
\inst15|continue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst15|continue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|continue~q\);

-- Location: LABCELL_X73_Y41_N36
\inst11|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector0~0_combout\ = ( \inst11|state.E0~q\ & ( \inst11|state.Ini~q\ & ( (((\debug~input_o\ & !\inst15|continue~q\)) # (\inst11|state.T2~q\)) # (\inst|dprr\(1)) ) ) ) # ( !\inst11|state.E0~q\ & ( \inst11|state.Ini~q\ & ( \inst11|state.T2~q\ ) ) ) 
-- # ( \inst11|state.E0~q\ & ( !\inst11|state.Ini~q\ ) ) # ( !\inst11|state.E0~q\ & ( !\inst11|state.Ini~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_dprr\(1),
	datab => \ALT_INV_debug~input_o\,
	datac => \inst15|ALT_INV_continue~q\,
	datad => \inst11|ALT_INV_state.T2~q\,
	datae => \inst11|ALT_INV_state.E0~q\,
	dataf => \inst11|ALT_INV_state.Ini~q\,
	combout => \inst11|Selector0~0_combout\);

-- Location: FF_X75_Y37_N50
\inst11|state.E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|Selector0~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|state.E0~q\);

-- Location: LABCELL_X73_Y38_N33
\inst11|state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|state~8_combout\ = ( \reset_button~input_o\ & ( (\inst11|state.E0~q\ & (!\inst|dprr\(1) & ((!\debug~input_o\) # (\inst15|continue~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000001000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.E0~q\,
	datab => \inst|ALT_INV_dprr\(1),
	datac => \inst15|ALT_INV_continue~q\,
	datad => \ALT_INV_debug~input_o\,
	dataf => \ALT_INV_reset_button~input_o\,
	combout => \inst11|state~8_combout\);

-- Location: FF_X73_Y38_N35
\inst11|state.T0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|state.T0~q\);

-- Location: LABCELL_X73_Y38_N24
\inst11|state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|state~9_combout\ = ( \inst11|state.T0~q\ & ( \reset_button~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_button~input_o\,
	dataf => \inst11|ALT_INV_state.T0~q\,
	combout => \inst11|state~9_combout\);

-- Location: FF_X73_Y38_N2
\inst11|state.T1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|state~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|state.T1~q\);

-- Location: LABCELL_X75_Y38_N54
\inst11|state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|state~7_combout\ = ( \reset_button~input_o\ & ( \inst11|state.T1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_state.T1~q\,
	dataf => \ALT_INV_reset_button~input_o\,
	combout => \inst11|state~7_combout\);

-- Location: FF_X75_Y38_N14
\inst11|state.T2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|state~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|state.T2~q\);

-- Location: LABCELL_X68_Y39_N54
\inst11|pc~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~10_combout\ = ( \inst11|Add0~5_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(13))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux18~4_combout\)))) ) ) # ( !\inst11|Add0~5_sumout\ & ( (\inst11|state.T2~q\ & 
-- ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(13))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux18~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(13),
	datad => \inst1|ALT_INV_Mux18~4_combout\,
	dataf => \inst11|ALT_INV_Add0~5_sumout\,
	combout => \inst11|pc~10_combout\);

-- Location: FF_X68_Y39_N56
\inst11|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~10_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(13));

-- Location: LABCELL_X68_Y39_N48
\inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2) = ( !\inst11|pc\(13) & ( !\inst11|pc\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_pc\(14),
	datae => \inst11|ALT_INV_pc\(13),
	combout => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2));

-- Location: M10K_X69_Y43_N0
\inst5|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y45_N0
\inst5|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y42_N0
\inst5|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\inst5|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y42_N57
\inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\))))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\))))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N50
\inst11|instr_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(26));

-- Location: LABCELL_X68_Y39_N9
\inst11|pc[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc[15]~0_combout\ = ( \inst11|instr_reg\(31) & ( !\inst11|instr_reg\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_instr_reg\(26),
	datae => \inst11|ALT_INV_instr_reg\(31),
	combout => \inst11|pc[15]~0_combout\);

-- Location: LABCELL_X68_Y39_N27
\inst11|pc~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|pc~1_combout\ = ( \inst11|Add0~1_sumout\ & ( (!\inst11|state.T2~q\) # ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(14))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux17~4_combout\)))) ) ) # ( !\inst11|Add0~1_sumout\ & ( (\inst11|state.T2~q\ & 
-- ((!\inst11|pc[15]~0_combout\ & (\inst11|instr_reg\(14))) # (\inst11|pc[15]~0_combout\ & ((\inst1|Mux17~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_pc[15]~0_combout\,
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(14),
	datad => \inst1|ALT_INV_Mux17~4_combout\,
	dataf => \inst11|ALT_INV_Add0~1_sumout\,
	combout => \inst11|pc~1_combout\);

-- Location: FF_X68_Y39_N29
\inst11|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|pc~1_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	ena => \inst11|pc[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|pc\(14));

-- Location: FF_X68_Y39_N19
\inst5|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|pc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X68_Y39_N21
\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \inst5|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X68_Y39_N23
\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\);

-- Location: M10K_X58_Y38_N0
\inst5|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w\(2),
	ena1 => VCC,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\inst5|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\inst5|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y39_N0
\inst5|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RecopPipe.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	clk1 => \inst7|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0_combout\,
	ena1 => GND,
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portbdatain => \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y38_N45
\inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout\ = ( \inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( \inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- \inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) ) ) ) # ( \inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # 
-- (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (!\inst5|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\)) # (\inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	combout => \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y38_N47
\inst11|instr_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout\,
	sclr => \ALT_INV_reset_button~input_o\,
	sload => VCC,
	ena => \inst11|instr_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|instr_reg\(25));

-- Location: LABCELL_X70_Y38_N3
\inst11|sop_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|sop_wr~0_combout\ = ( \inst11|instr_reg\(29) & ( \inst11|instr_reg\(28) & ( (\inst11|state.T2~q\ & \inst11|instr_reg\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_state.T2~q\,
	datac => \inst11|ALT_INV_instr_reg\(27),
	datae => \inst11|ALT_INV_instr_reg\(29),
	dataf => \inst11|ALT_INV_instr_reg\(28),
	combout => \inst11|sop_wr~0_combout\);

-- Location: LABCELL_X77_Y40_N48
\inst|eot~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|eot~0_combout\ = ( \inst11|instr_reg\(26) & ( \inst|eot~q\ & ( (!\inst11|instr_reg\(25)) # ((!\inst11|sop_wr~0_combout\) # (\inst11|instr_reg\(24))) ) ) ) # ( !\inst11|instr_reg\(26) & ( \inst|eot~q\ ) ) # ( \inst11|instr_reg\(26) & ( !\inst|eot~q\ 
-- & ( (\inst11|instr_reg\(25) & (\inst11|instr_reg\(24) & \inst11|sop_wr~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010111111111111111111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(25),
	datac => \inst11|ALT_INV_instr_reg\(24),
	datad => \inst11|ALT_INV_sop_wr~0_combout\,
	datae => \inst11|ALT_INV_instr_reg\(26),
	dataf => \inst|ALT_INV_eot~q\,
	combout => \inst|eot~0_combout\);

-- Location: FF_X75_Y38_N56
\inst|eot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst|eot~0_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|eot~q\);

-- Location: LABCELL_X68_Y41_N12
\inst|sop[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|sop[15]~feeder_combout\ = ( \inst1|Mux16~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux16~4_combout\,
	combout => \inst|sop[15]~feeder_combout\);

-- Location: LABCELL_X70_Y39_N42
\inst11|sop_wr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|sop_wr~2_combout\ = ( \inst11|instr_reg\(25) & ( (!\inst11|instr_reg\(24) & !\inst11|instr_reg\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_instr_reg\(24),
	datab => \inst11|ALT_INV_instr_reg\(26),
	dataf => \inst11|ALT_INV_instr_reg\(25),
	combout => \inst11|sop_wr~2_combout\);

-- Location: LABCELL_X70_Y39_N18
\inst11|sop_wr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|sop_wr~3_combout\ = ( \inst11|sop_wr~2_combout\ & ( (\inst11|state.T2~q\ & (\inst11|instr_reg\(28) & (\inst11|instr_reg\(29) & \inst11|instr_reg\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_state.T2~q\,
	datab => \inst11|ALT_INV_instr_reg\(28),
	datac => \inst11|ALT_INV_instr_reg\(29),
	datad => \inst11|ALT_INV_instr_reg\(27),
	dataf => \inst11|ALT_INV_sop_wr~2_combout\,
	combout => \inst11|sop_wr~3_combout\);

-- Location: FF_X68_Y41_N13
\inst|sop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|sop[15]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(15));

-- Location: FF_X68_Y39_N43
\inst|sop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux17~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(14));

-- Location: FF_X71_Y40_N1
\inst|sop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux18~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(13));

-- Location: FF_X71_Y40_N56
\inst|sop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux19~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(12));

-- Location: FF_X75_Y39_N28
\inst|sop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux20~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(11));

-- Location: FF_X67_Y41_N28
\inst|sop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux21~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(10));

-- Location: LABCELL_X77_Y39_N12
\inst|sop[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|sop[9]~feeder_combout\ = ( \inst1|Mux22~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux22~4_combout\,
	combout => \inst|sop[9]~feeder_combout\);

-- Location: FF_X77_Y39_N13
\inst|sop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|sop[9]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(9));

-- Location: FF_X75_Y40_N16
\inst|sop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux23~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(8));

-- Location: MLABCELL_X72_Y36_N51
\inst|sop[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|sop[7]~feeder_combout\ = ( \inst1|Mux24~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux24~4_combout\,
	combout => \inst|sop[7]~feeder_combout\);

-- Location: FF_X72_Y36_N52
\inst|sop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|sop[7]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(7));

-- Location: FF_X75_Y40_N28
\inst|sop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux25~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(6));

-- Location: FF_X71_Y40_N26
\inst|sop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux26~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(5));

-- Location: FF_X77_Y41_N37
\inst|sop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux27~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(4));

-- Location: FF_X70_Y41_N56
\inst|sop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux28~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(3));

-- Location: LABCELL_X77_Y39_N9
\inst|sop[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|sop[2]~feeder_combout\ = ( \inst1|Mux29~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux29~4_combout\,
	combout => \inst|sop[2]~feeder_combout\);

-- Location: FF_X77_Y39_N10
\inst|sop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst|sop[2]~feeder_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(2));

-- Location: FF_X70_Y39_N8
\inst|sop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux30~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(1));

-- Location: FF_X75_Y39_N46
\inst|sop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst1|Mux31~4_combout\,
	clrn => \reset_button~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst11|sop_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sop\(0));


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


