Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Study/PLIS/PLIS-lw9/Game/Scheme_Scheme_sch_tb_isim_beh.exe -prj D:/Study/PLIS/PLIS-lw9/Game/Scheme_Scheme_sch_tb_beh.prj work.Scheme_Scheme_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Study/PLIS/PLIS-lw9/Game/Scheme.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/WIN_CHECK.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/Segs_Const.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/Number_Decoder.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/Devider.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/CAP.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw9/Game/test_scheme.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "D:/Study/PLIS/PLIS-lw9/Game/Scheme.vf" Line 42: Instantiating <XLXI_1> from unknown module <Game_Calc>
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit scheme_scheme_sch_tb in library work failed
