Flow report for hdl
Wed Nov  8 13:59:20 2023
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------+
; Flow Summary                                        ;
+-------------+---------------------------------------+
; Flow Status ; Successful - Wed Nov  8 13:59:20 2023 ;
+-------------+---------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/08/2023 13:58:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; hdl                 ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                         ;
+--------------------------+----------------------------------------------------------------------------------+-----------------------------+-------------+----------------+
; Assignment Name          ; Value                                                                            ; Default Value               ; Entity Name ; Section Id     ;
+--------------------------+----------------------------------------------------------------------------------+-----------------------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 49410864350819.169946995024132                                                   ; --                          ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Verilog Hdl                                                                      ; --                          ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; QuestaSim (Verilog)                                                              ; Questa Intel FPGA (Verilog) ; --          ; --             ;
; EDA_TIME_SCALE           ; 1 ps                                                                             ; --                          ; --          ; eda_simulation ;
; MISC_FILE                ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/fp_add.cmp              ; --                          ; --          ; --             ;
; MISC_FILE                ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add.ip                      ; --                          ; --          ; --             ;
; MISC_FILE                ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/fp_compare.cmp      ; --                          ; --          ; --             ;
; MISC_FILE                ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare.ip                  ; --                          ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; D:/School/Grad/Code/my_hdc/hdl/syn/output_files                                  ; --                          ; --          ; --             ;
; SOPCINFO_FILE            ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/fp_add.sopcinfo         ; --                          ; --          ; --             ;
; SOPCINFO_FILE            ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/fp_compare.sopcinfo ; --                          ; --          ; --             ;
; TOP_LEVEL_ENTITY         ; ElementAdditionCutBipolar_F                                                      ; hdl                         ; --          ; --             ;
+--------------------------+----------------------------------------------------------------------------------+-----------------------------+-------------+----------------+


+--------------------------------------------------+
; Flow Elapsed Time                                ;
+-------------+--------------+---------------------+
; Module Name ; Elapsed Time ; Peak Virtual Memory ;
+-------------+--------------+---------------------+
; Synthesis   ; 00:01:15     ; 656 MB              ;
; Total       ; 00:01:15     ; --                  ;
+-------------+--------------+---------------------+


+---------------------------------------------------------------------------+
; Flow OS Summary                                                           ;
+-------------+------------------+------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------+------------------+------------+------------+----------------+
; Synthesis   ; DESKTOP-N8TC12F  ; Windows 10 ; 10.0.19045 ; x86_64         ;
+-------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --dni --read_settings_files=on --write_settings_files=off --analysis_and_elaboration hdl -c hdl --synthesis



