/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  reg [2:0] _04_;
  wire [9:0] _05_;
  reg [6:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_8z ? celloutsig_0_12z[1] : celloutsig_0_1z);
  assign celloutsig_0_19z = !(celloutsig_0_8z ? celloutsig_0_16z : celloutsig_0_6z);
  assign celloutsig_0_23z = !(in_data[63] ? _01_ : celloutsig_0_6z);
  assign celloutsig_0_13z = ~celloutsig_0_4z[10];
  assign celloutsig_1_6z = ~((celloutsig_1_3z[9] | celloutsig_1_3z[12]) & (celloutsig_1_3z[10] | celloutsig_1_5z[0]));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | _02_) & (celloutsig_0_2z | _00_));
  assign celloutsig_1_4z = celloutsig_1_2z | in_data[122];
  assign celloutsig_0_8z = ~(celloutsig_0_7z[4] ^ celloutsig_0_5z);
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 6'h00;
    else _15_ <= in_data[71:66];
  assign { _03_[5], _02_, _00_, _03_[2:0] } = _15_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 10'h000;
    else _17_ <= celloutsig_0_4z[11:2];
  assign { _05_[9:5], _01_, _05_[3:0] } = _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_12z[8:3], celloutsig_0_1z };
  assign celloutsig_0_4z = { _03_[5], _02_, _00_, _03_[2:0], _03_[5], _02_, _00_, _03_[2:0], celloutsig_0_2z } / { 1'h1, in_data[17:6] };
  assign celloutsig_0_0z = in_data[77:73] == in_data[40:36];
  assign celloutsig_1_1z = in_data[128:117] <= { in_data[165:156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_5z } && { in_data[152:149], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[177:175] != in_data[176:174];
  assign celloutsig_0_24z = { _06_[5:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, _05_[9:5], _01_, _05_[3:0], celloutsig_0_12z, celloutsig_0_11z } !== { celloutsig_0_5z, _05_[9:5], _01_, _05_[3:0], _04_, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, _06_ };
  assign celloutsig_1_3z = in_data[131:116] | in_data[168:153];
  assign celloutsig_1_18z = celloutsig_1_9z[2:0] | celloutsig_1_5z[4:2];
  assign celloutsig_0_6z = & { _00_, _02_, _03_[2] };
  assign celloutsig_0_1z = & in_data[85:76];
  assign celloutsig_0_11z = celloutsig_0_4z[1] & celloutsig_0_7z[1];
  assign celloutsig_1_2z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_0_7z = { celloutsig_0_4z[9:7], celloutsig_0_2z, celloutsig_0_0z } >> { in_data[51:48], celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[105:100], celloutsig_1_4z, celloutsig_1_4z } <<< in_data[122:115];
  assign celloutsig_1_9z = { in_data[118:116], celloutsig_1_2z } <<< { celloutsig_1_3z[2:0], celloutsig_1_4z };
  assign celloutsig_0_12z = in_data[43:34] <<< { celloutsig_0_11z, _03_[5], _02_, _00_, _03_[2:0], _04_ };
  assign celloutsig_0_16z = ~((_04_[2] & celloutsig_0_7z[0]) | celloutsig_0_11z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[31]));
  assign _03_[4:3] = { _02_, _00_ };
  assign _05_[4] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
