Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,HPMS,HS USB,Multi-Mode UART,RCOSC_50MHZ
AXI_GLUE_LOGIC_0/Primitives,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,25,9,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_ApbAddrData/Primitives,18,88,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AHBMasterCtrl/Primitives,430,135,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXIOutReg/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/Primitives,319,73,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_rdFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_wrFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AHBMasterCtrl/Primitives,468,135,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXIOutReg/Primitives,0,71,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/Primitives,293,74,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_rdFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_wrFIFORAM/Primitives,0,37,72,72,0,0,2,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0/Primitives,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0
COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/Primitives,99,16,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/Primitives,459,324,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/data/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/dataArb/Primitives,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/fq/Primitives,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/Primitives,2082,2703,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaReadArb/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaWriteArb/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/tlb/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/Primitives,2540,1426,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/Primitives,491,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/bpu/Primitives,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/csr/Primitives,739,412,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/Primitives,372,119,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/Primitives,227,65,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/Primitives,323,172,252,252,0,0,3,4,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/tlb/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/Primitives,673,362,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_29_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_30_1/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/Primitives,42,10,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/gnt_arb/Primitives,58,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/roq/Primitives,10,20,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/Primitives,243,69,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/Primitives,29,67,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/Primitives,192,129,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/Primitives,7,49,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Primitives,16,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_18_1/Primitives,3,38,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/Primitives,4,35,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/Primitives,10,85,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/Primitives,26,135,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_22_1/Primitives,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/Primitives,311,59,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/acq/Primitives,6,10,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/gnt_arb/Primitives,284,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/Primitives,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/gnt_arb/Primitives,47,5,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqArb/Primitives,235,5,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/Primitives,23,4,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/relRoq/Primitives,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/Primitives,61,10,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/gnt_arb/Primitives,81,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/roq/Primitives,15,10,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_10_1/Primitives,2,37,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_11_1/Primitives,5,34,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/Primitives,9,149,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/Primitives,12,133,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/Primitives,7,78,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_9_1/Primitives,7,209,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientTileLinkNetworkPort_1/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue_1_1/Primitives,9,9,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/Primitives,4,28,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/Primitives,79,145,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/Primitives,12,193,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/Primitives,82,151,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_4/Primitives,2,77,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/arb/Primitives,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/arb/Primitives,103,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/arb/Primitives,194,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/arb/Primitives,20,5,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/mmioManager/Primitives,28,11,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugBusReqFifo/Primitives,52,98,0,0,0,0,0,0,0,0,1,0,0,0,0
CORERISCV_AXI4_0/debugBusRespFifo/Primitives,14,84,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugTransportModuleJtag0/Primitives,204,96,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,78,55,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/Primitives,48,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,16,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/Primitives,33,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,21,5,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/Primitives,95,55,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/address_decode/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/Primitives,35,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/Primitives,40,3,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/u_mux_p_to_b3/Primitives,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_IN/Primitives,2,8,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_OUT/Primitives,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_0/Primitives,134,118,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_1/Primitives,134,118,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/Primitives,29,24,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/Primitives,4,9,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_RX/Primitives,78,41,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_TX/Primitives,29,21,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CCC_0/Primitives,0,0,0,0,1,0,0,0,0,1,1,0,0,0,0
HPMS_0_sb_0/CORECONFIGP_0/Primitives,45,75,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CORERESETP_0/Primitives,35,59,0,0,0,0,0,0,0,0,4,0,0,0,0
HPMS_0_sb_0/ConfigMaster_0/Primitives,679,380,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,34,50,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/masterstage_1/Primitives,88,50,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,38,1,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/Primitives,104,2,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,83,7,0,0,0,0,0,0,0,0,0,0,0,0,0
HPMS_0_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/Primitives,0,0,0,0,46,3,0,0,0,0,2,1,0,0,0
MIRSLV2MIRMSTRBRIDGE_AHB_0/Primitives,33,1,0,0,0,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0
