{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 09:21:21 2012 " "Info: Processing started: Thu Apr 12 09:21:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piggyGame -c piggyGame --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piggyGame -c piggyGame --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[0\] " "Warning: Node \"p1_turn\[0\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[0\] " "Warning: Node \"p1_total\[0\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[6\] " "Warning: Node \"p1_total\[6\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[2\] " "Warning: Node \"p1_total\[2\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[3\] " "Warning: Node \"p1_total\[3\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[5\] " "Warning: Node \"p1_total\[5\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[4\] " "Warning: Node \"p1_total\[4\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[6\] " "Warning: Node \"p1_turn\[6\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[5\] " "Warning: Node \"p1_turn\[5\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[2\] " "Warning: Node \"p1_turn\[2\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[3\] " "Warning: Node \"p1_turn\[3\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[4\] " "Warning: Node \"p1_turn\[4\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_turn\[1\] " "Warning: Node \"p1_turn\[1\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1_total\[1\] " "Warning: Node \"p1_total\[1\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[0\] " "Warning: Node \"p2_total\[0\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[0\] " "Warning: Node \"p2_turn\[0\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[1\] " "Warning: Node \"p2_total\[1\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[1\] " "Warning: Node \"p2_turn\[1\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[2\] " "Warning: Node \"p2_total\[2\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[2\] " "Warning: Node \"p2_turn\[2\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[3\] " "Warning: Node \"p2_turn\[3\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[3\] " "Warning: Node \"p2_total\[3\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[4\] " "Warning: Node \"p2_total\[4\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[4\] " "Warning: Node \"p2_turn\[4\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[5\] " "Warning: Node \"p2_turn\[5\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[5\] " "Warning: Node \"p2_total\[5\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_total\[6\] " "Warning: Node \"p2_total\[6\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p2_turn\[6\] " "Warning: Node \"p2_turn\[6\]\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "winner\$latch " "Warning: Node \"winner\$latch\" is a latch" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "diceNum\[2\] " "Info: Assuming node \"diceNum\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "diceNum\[0\] " "Info: Assuming node \"diceNum\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "diceNum\[1\] " "Info: Assuming node \"diceNum\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "p2_total\[6\] " "Info: Detected ripple clock \"p2_total\[6\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_total\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p2_total\[5\] " "Info: Detected ripple clock \"p2_total\[5\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_total\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p2_total\[4\] " "Info: Detected ripple clock \"p2_total\[4\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_total\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p2_total\[3\] " "Info: Detected ripple clock \"p2_total\[3\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_total\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p2_total\[2\] " "Info: Detected ripple clock \"p2_total\[2\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_total\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p1_total\[4\] " "Info: Detected ripple clock \"p1_total\[4\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1_total\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p1_total\[5\] " "Info: Detected ripple clock \"p1_total\[5\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1_total\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p1_total\[3\] " "Info: Detected ripple clock \"p1_total\[3\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1_total\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p1_total\[2\] " "Info: Detected ripple clock \"p1_total\[2\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1_total\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p1_total\[6\] " "Info: Detected ripple clock \"p1_total\[6\]\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p1_total\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector3~2 " "Info: Detected gated clock \"Selector3~2\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector3~1 " "Info: Detected gated clock \"Selector3~1\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "p2_turn\[0\]~0 " "Info: Detected gated clock \"p2_turn\[0\]~0\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2_turn\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan2~0 " "Info: Detected gated clock \"LessThan2~0\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 51 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector3~0 " "Info: Detected gated clock \"Selector3~0\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pr_state.player2_diceroll " "Info: Detected ripple clock \"pr_state.player2_diceroll\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr_state.player2_diceroll" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~0 " "Info: Detected gated clock \"process_1~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pr_state.player1_diceroll " "Info: Detected ripple clock \"pr_state.player1_diceroll\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr_state.player1_diceroll" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector5~0 " "Info: Detected gated clock \"Selector5~0\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector5~1 " "Info: Detected gated clock \"Selector5~1\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pr_state.player2_hold " "Info: Detected ripple clock \"pr_state.player2_hold\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr_state.player2_hold" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 39 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pr_state.player1_hold " "Info: Detected ripple clock \"pr_state.player1_hold\" as buffer" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr_state.player1_hold" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register p1_total\[2\] register pr_state.player1_diceroll 109.82 MHz 9.106 ns Internal " "Info: Clock \"clk\" has Internal fmax of 109.82 MHz between source register \"p1_total\[2\]\" and destination register \"pr_state.player1_diceroll\" (period= 9.106 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.824 ns + Longest register register " "Info: + Longest register to register delay is 1.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p1_total\[2\] 1 REG LCCOMB_X8_Y8_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y8_N4; Fanout = 3; REG Node = 'p1_total\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_total[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.438 ns) 0.935 ns LessThan2~0 2 COMB LCCOMB_X8_Y8_N30 2 " "Info: 2: + IC(0.497 ns) + CELL(0.438 ns) = 0.935 ns; Loc. = LCCOMB_X8_Y8_N30; Fanout = 2; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { p1_total[2] LessThan2~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 1.337 ns Selector3~0 3 COMB LCCOMB_X8_Y8_N0 2 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 1.337 ns; Loc. = LCCOMB_X8_Y8_N0; Fanout = 2; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LessThan2~0 Selector3~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.740 ns Selector0~0 4 COMB LCCOMB_X8_Y8_N28 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.740 ns; Loc. = LCCOMB_X8_Y8_N28; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Selector3~0 Selector0~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.824 ns pr_state.player1_diceroll 5 REG LCFF_X8_Y8_N29 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.824 ns; Loc. = LCFF_X8_Y8_N29; Fanout = 3; REG Node = 'pr_state.player1_diceroll'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 pr_state.player1_diceroll } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.822 ns ( 45.07 % ) " "Info: Total cell delay = 0.822 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.002 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { p1_total[2] LessThan2~0 Selector3~0 Selector0~0 pr_state.player1_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.824 ns" { p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector0~0 {} pr_state.player1_diceroll {} } { 0.000ns 0.497ns 0.252ns 0.253ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.765 ns - Smallest " "Info: - Smallest clock skew is -2.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.537 ns) 2.481 ns pr_state.player1_diceroll 2 REG LCFF_X8_Y8_N29 3 " "Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.481 ns; Loc. = LCFF_X8_Y8_N29; Fanout = 3; REG Node = 'pr_state.player1_diceroll'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk pr_state.player1_diceroll } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 61.51 % ) " "Info: Total cell delay = 1.526 ns ( 61.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 38.49 % ) " "Info: Total interconnect delay = 0.955 ns ( 38.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk pr_state.player1_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} pr_state.player1_diceroll {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.246 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.233 ns pr_state.player1_hold 2 REG LCFF_X24_Y13_N17 16 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.233 ns; Loc. = LCFF_X24_Y13_N17; Fanout = 16; REG Node = 'pr_state.player1_hold'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk pr_state.player1_hold } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.150 ns) 5.246 ns p1_total\[2\] 3 REG LCCOMB_X8_Y8_N4 3 " "Info: 3: + IC(1.863 ns) + CELL(0.150 ns) = 5.246 ns; Loc. = LCCOMB_X8_Y8_N4; Fanout = 3; REG Node = 'p1_total\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 36.71 % ) " "Info: Total cell delay = 1.926 ns ( 36.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 63.29 % ) " "Info: Total interconnect delay = 3.320 ns ( 63.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { clk pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} } { 0.000ns 0.000ns 1.457ns 1.863ns } { 0.000ns 0.989ns 0.787ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk pr_state.player1_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} pr_state.player1_diceroll {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { clk pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} } { 0.000ns 0.000ns 1.457ns 1.863ns } { 0.000ns 0.989ns 0.787ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { p1_total[2] LessThan2~0 Selector3~0 Selector0~0 pr_state.player1_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.824 ns" { p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector0~0 {} pr_state.player1_diceroll {} } { 0.000ns 0.497ns 0.252ns 0.253ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk pr_state.player1_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} pr_state.player1_diceroll {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { clk pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} } { 0.000ns 0.000ns 1.457ns 1.863ns } { 0.000ns 0.989ns 0.787ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "diceNum\[2\] register p1_turn\[0\] register p1_turn\[2\] 201.69 MHz 4.958 ns Internal " "Info: Clock \"diceNum\[2\]\" has Internal fmax of 201.69 MHz between source register \"p1_turn\[0\]\" and destination register \"p1_turn\[2\]\" (period= 4.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.912 ns + Longest register register " "Info: + Longest register to register delay is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p1_turn\[0\] 1 REG LCCOMB_X21_Y13_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.485 ns) 0.756 ns Add0~15 2 COMB LCCOMB_X21_Y13_N14 2 " "Info: 2: + IC(0.271 ns) + CELL(0.485 ns) = 0.756 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { p1_turn[0] Add0~15 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.827 ns Add0~17 3 COMB LCCOMB_X21_Y13_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.827 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.237 ns Add0~18 4 COMB LCCOMB_X21_Y13_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.237 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~17 Add0~18 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 2.584 ns Add0~32 5 COMB LCCOMB_X27_Y11_N26 1 " "Info: 5: + IC(1.197 ns) + CELL(0.150 ns) = 2.584 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Add0~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Add0~18 Add0~32 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 3.912 ns p1_turn\[2\] 6 REG LCCOMB_X21_Y13_N12 4 " "Info: 6: + IC(1.178 ns) + CELL(0.150 ns) = 3.912 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { Add0~32 p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 32.36 % ) " "Info: Total cell delay = 1.266 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.646 ns ( 67.64 % ) " "Info: Total interconnect delay = 2.646 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.053 ns - Smallest " "Info: - Smallest clock skew is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[2\] destination 6.078 ns + Shortest register " "Info: + Shortest clock path from clock \"diceNum\[2\]\" to destination register is 6.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns diceNum\[2\] 1 CLK PIN_21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 17; CLK Node = 'diceNum\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.150 ns) 2.929 ns process_1~0 2 COMB LCCOMB_X24_Y13_N0 2 " "Info: 2: + IC(1.790 ns) + CELL(0.150 ns) = 2.929 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 2; COMB Node = 'process_1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { diceNum[2] process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.331 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 3.331 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { process_1~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 4.740 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 4.740 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.271 ns) 6.078 ns p1_turn\[2\] 5 REG LCCOMB_X21_Y13_N12 4 " "Info: 5: + IC(1.067 ns) + CELL(0.271 ns) = 6.078 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 25.67 % ) " "Info: Total cell delay = 1.560 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 74.33 % ) " "Info: Total interconnect delay = 4.518 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { diceNum[2] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { diceNum[2] {} diceNum[2]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.790ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[2\] source 6.131 ns - Longest register " "Info: - Longest clock path from clock \"diceNum\[2\]\" to source register is 6.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns diceNum\[2\] 1 CLK PIN_21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 17; CLK Node = 'diceNum\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.150 ns) 2.933 ns Equal0~0 2 COMB LCCOMB_X24_Y13_N20 8 " "Info: 2: + IC(1.794 ns) + CELL(0.150 ns) = 2.933 ns; Loc. = LCCOMB_X24_Y13_N20; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { diceNum[2] Equal0~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.470 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 3.470 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Equal0~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 4.879 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 4.879 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.150 ns) 6.131 ns p1_turn\[0\] 5 REG LCCOMB_X21_Y13_N30 4 " "Info: 5: + IC(1.102 ns) + CELL(0.150 ns) = 6.131 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.564 ns ( 25.51 % ) " "Info: Total cell delay = 1.564 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.567 ns ( 74.49 % ) " "Info: Total interconnect delay = 4.567 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { diceNum[2] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { diceNum[2] {} diceNum[2]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.794ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { diceNum[2] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { diceNum[2] {} diceNum[2]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.790ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { diceNum[2] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { diceNum[2] {} diceNum[2]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.794ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.993 ns + " "Info: + Micro setup delay of destination is 0.993 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { diceNum[2] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { diceNum[2] {} diceNum[2]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.790ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { diceNum[2] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { diceNum[2] {} diceNum[2]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.794ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "diceNum\[0\] register p1_turn\[0\] register p1_turn\[2\] 201.78 MHz 4.956 ns Internal " "Info: Clock \"diceNum\[0\]\" has Internal fmax of 201.78 MHz between source register \"p1_turn\[0\]\" and destination register \"p1_turn\[2\]\" (period= 4.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.912 ns + Longest register register " "Info: + Longest register to register delay is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p1_turn\[0\] 1 REG LCCOMB_X21_Y13_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.485 ns) 0.756 ns Add0~15 2 COMB LCCOMB_X21_Y13_N14 2 " "Info: 2: + IC(0.271 ns) + CELL(0.485 ns) = 0.756 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { p1_turn[0] Add0~15 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.827 ns Add0~17 3 COMB LCCOMB_X21_Y13_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.827 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.237 ns Add0~18 4 COMB LCCOMB_X21_Y13_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.237 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~17 Add0~18 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 2.584 ns Add0~32 5 COMB LCCOMB_X27_Y11_N26 1 " "Info: 5: + IC(1.197 ns) + CELL(0.150 ns) = 2.584 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Add0~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Add0~18 Add0~32 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 3.912 ns p1_turn\[2\] 6 REG LCCOMB_X21_Y13_N12 4 " "Info: 6: + IC(1.178 ns) + CELL(0.150 ns) = 3.912 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { Add0~32 p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 32.36 % ) " "Info: Total cell delay = 1.266 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.646 ns ( 67.64 % ) " "Info: Total interconnect delay = 2.646 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.051 ns - Smallest " "Info: - Smallest clock skew is -0.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[0\] destination 5.737 ns + Shortest register " "Info: + Shortest clock path from clock \"diceNum\[0\]\" to destination register is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns diceNum\[0\] 1 CLK PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_3; Fanout = 17; CLK Node = 'diceNum\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.275 ns) 2.588 ns process_1~0 2 COMB LCCOMB_X24_Y13_N0 2 " "Info: 2: + IC(1.441 ns) + CELL(0.275 ns) = 2.588 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 2; COMB Node = 'process_1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { diceNum[0] process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.990 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.990 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { process_1~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 4.399 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.271 ns) 5.737 ns p1_turn\[2\] 5 REG LCCOMB_X21_Y13_N12 4 " "Info: 5: + IC(1.067 ns) + CELL(0.271 ns) = 5.737 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 27.33 % ) " "Info: Total cell delay = 1.568 ns ( 27.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.169 ns ( 72.67 % ) " "Info: Total interconnect delay = 4.169 ns ( 72.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { diceNum[0] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { diceNum[0] {} diceNum[0]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.441ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[0\] source 5.788 ns - Longest register " "Info: - Longest clock path from clock \"diceNum\[0\]\" to source register is 5.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns diceNum\[0\] 1 CLK PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_3; Fanout = 17; CLK Node = 'diceNum\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.275 ns) 2.590 ns Equal0~0 2 COMB LCCOMB_X24_Y13_N20 8 " "Info: 2: + IC(1.443 ns) + CELL(0.275 ns) = 2.590 ns; Loc. = LCCOMB_X24_Y13_N20; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { diceNum[0] Equal0~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.127 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Equal0~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 4.536 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 4.536 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.150 ns) 5.788 ns p1_turn\[0\] 5 REG LCCOMB_X21_Y13_N30 4 " "Info: 5: + IC(1.102 ns) + CELL(0.150 ns) = 5.788 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 27.16 % ) " "Info: Total cell delay = 1.572 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 72.84 % ) " "Info: Total interconnect delay = 4.216 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { diceNum[0] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.788 ns" { diceNum[0] {} diceNum[0]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.443ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { diceNum[0] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { diceNum[0] {} diceNum[0]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.441ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { diceNum[0] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.788 ns" { diceNum[0] {} diceNum[0]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.443ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.993 ns + " "Info: + Micro setup delay of destination is 0.993 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { diceNum[0] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { diceNum[0] {} diceNum[0]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.441ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { diceNum[0] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.788 ns" { diceNum[0] {} diceNum[0]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.443ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "diceNum\[1\] register p1_turn\[0\] register p1_turn\[2\] 202.55 MHz 4.937 ns Internal " "Info: Clock \"diceNum\[1\]\" has Internal fmax of 202.55 MHz between source register \"p1_turn\[0\]\" and destination register \"p1_turn\[2\]\" (period= 4.937 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.912 ns + Longest register register " "Info: + Longest register to register delay is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p1_turn\[0\] 1 REG LCCOMB_X21_Y13_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.485 ns) 0.756 ns Add0~15 2 COMB LCCOMB_X21_Y13_N14 2 " "Info: 2: + IC(0.271 ns) + CELL(0.485 ns) = 0.756 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { p1_turn[0] Add0~15 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.827 ns Add0~17 3 COMB LCCOMB_X21_Y13_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.827 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.237 ns Add0~18 4 COMB LCCOMB_X21_Y13_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.237 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~17 Add0~18 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 2.584 ns Add0~32 5 COMB LCCOMB_X27_Y11_N26 1 " "Info: 5: + IC(1.197 ns) + CELL(0.150 ns) = 2.584 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Add0~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Add0~18 Add0~32 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 3.912 ns p1_turn\[2\] 6 REG LCCOMB_X21_Y13_N12 4 " "Info: 6: + IC(1.178 ns) + CELL(0.150 ns) = 3.912 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { Add0~32 p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 32.36 % ) " "Info: Total cell delay = 1.266 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.646 ns ( 67.64 % ) " "Info: Total interconnect delay = 2.646 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.032 ns - Smallest " "Info: - Smallest clock skew is -0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[1\] destination 6.238 ns + Shortest register " "Info: + Shortest clock path from clock \"diceNum\[1\]\" to destination register is 6.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns diceNum\[1\] 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'diceNum\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[1] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.413 ns) 3.089 ns process_1~0 2 COMB LCCOMB_X24_Y13_N0 2 " "Info: 2: + IC(1.697 ns) + CELL(0.413 ns) = 3.089 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 2; COMB Node = 'process_1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { diceNum[1] process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.491 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 3.491 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { process_1~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 4.900 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 4.900 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.271 ns) 6.238 ns p1_turn\[2\] 5 REG LCCOMB_X21_Y13_N12 4 " "Info: 5: + IC(1.067 ns) + CELL(0.271 ns) = 6.238 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; REG Node = 'p1_turn\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 29.06 % ) " "Info: Total cell delay = 1.813 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.425 ns ( 70.94 % ) " "Info: Total interconnect delay = 4.425 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.238 ns" { diceNum[1] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.238 ns" { diceNum[1] {} diceNum[1]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.697ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "diceNum\[1\] source 6.270 ns - Longest register " "Info: - Longest clock path from clock \"diceNum\[1\]\" to source register is 6.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns diceNum\[1\] 1 CLK PIN_18 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'diceNum\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[1] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.398 ns) 3.072 ns Equal0~0 2 COMB LCCOMB_X24_Y13_N20 8 " "Info: 2: + IC(1.695 ns) + CELL(0.398 ns) = 3.072 ns; Loc. = LCCOMB_X24_Y13_N20; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { diceNum[1] Equal0~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.609 ns Selector5~1 3 COMB LCCOMB_X24_Y13_N22 1 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 3.609 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Equal0~0 Selector5~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 5.018 ns Selector5~1clkctrl 4 COMB CLKCTRL_G6 7 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 5.018 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'Selector5~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { Selector5~1 Selector5~1clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.150 ns) 6.270 ns p1_turn\[0\] 5 REG LCCOMB_X21_Y13_N30 4 " "Info: 5: + IC(1.102 ns) + CELL(0.150 ns) = 6.270 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 4; REG Node = 'p1_turn\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 28.74 % ) " "Info: Total cell delay = 1.802 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 71.26 % ) " "Info: Total interconnect delay = 4.468 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { diceNum[1] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { diceNum[1] {} diceNum[1]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.695ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.979ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.238 ns" { diceNum[1] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.238 ns" { diceNum[1] {} diceNum[1]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.697ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { diceNum[1] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { diceNum[1] {} diceNum[1]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.695ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.979ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.993 ns + " "Info: + Micro setup delay of destination is 0.993 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { p1_turn[0] Add0~15 Add0~17 Add0~18 Add0~32 p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { p1_turn[0] {} Add0~15 {} Add0~17 {} Add0~18 {} Add0~32 {} p1_turn[2] {} } { 0.000ns 0.271ns 0.000ns 0.000ns 1.197ns 1.178ns } { 0.000ns 0.485ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.238 ns" { diceNum[1] process_1~0 Selector5~1 Selector5~1clkctrl p1_turn[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.238 ns" { diceNum[1] {} diceNum[1]~combout {} process_1~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[2] {} } { 0.000ns 0.000ns 1.697ns 0.252ns 1.409ns 1.067ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { diceNum[1] Equal0~0 Selector5~1 Selector5~1clkctrl p1_turn[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { diceNum[1] {} diceNum[1]~combout {} Equal0~0 {} Selector5~1 {} Selector5~1clkctrl {} p1_turn[0] {} } { 0.000ns 0.000ns 1.695ns 0.262ns 1.409ns 1.102ns } { 0.000ns 0.979ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pr_state.player2_hold winner\$latch clk 3.85 ns " "Info: Found hold time violation between source  pin or register \"pr_state.player2_hold\" and destination pin or register \"winner\$latch\" for clock \"clk\" (Hold time is 3.85 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.837 ns + Largest " "Info: + Largest clock skew is 5.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.233 ns pr_state.player1_hold 2 REG LCFF_X24_Y13_N17 16 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.233 ns; Loc. = LCFF_X24_Y13_N17; Fanout = 16; REG Node = 'pr_state.player1_hold'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk pr_state.player1_hold } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.150 ns) 5.246 ns p1_total\[2\] 3 REG LCCOMB_X8_Y8_N4 3 " "Info: 3: + IC(1.863 ns) + CELL(0.150 ns) = 5.246 ns; Loc. = LCCOMB_X8_Y8_N4; Fanout = 3; REG Node = 'p1_total\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.438 ns) 6.181 ns LessThan2~0 4 COMB LCCOMB_X8_Y8_N30 2 " "Info: 4: + IC(0.497 ns) + CELL(0.438 ns) = 6.181 ns; Loc. = LCCOMB_X8_Y8_N30; Fanout = 2; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { p1_total[2] LessThan2~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.583 ns Selector3~0 5 COMB LCCOMB_X8_Y8_N0 2 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 6.583 ns; Loc. = LCCOMB_X8_Y8_N0; Fanout = 2; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LessThan2~0 Selector3~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.149 ns) 8.419 ns Selector3~2 6 COMB LCCOMB_X27_Y11_N2 1 " "Info: 6: + IC(1.687 ns) + CELL(0.149 ns) = 8.419 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Selector3~0 Selector3~2 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.820 ns winner\$latch 7 REG LCCOMB_X27_Y11_N18 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; REG Node = 'winner\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Selector3~2 winner$latch } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.813 ns ( 31.89 % ) " "Info: Total cell delay = 2.813 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.007 ns ( 68.11 % ) " "Info: Total interconnect delay = 6.007 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk pr_state.player1_hold p1_total[2] LessThan2~0 Selector3~0 Selector3~2 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector3~2 {} winner$latch {} } { 0.000ns 0.000ns 1.457ns 1.863ns 0.497ns 0.252ns 1.687ns 0.251ns } { 0.000ns 0.989ns 0.787ns 0.150ns 0.438ns 0.150ns 0.149ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.983 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.537 ns) 2.983 ns pr_state.player2_hold 2 REG LCFF_X24_Y13_N15 17 " "Info: 2: + IC(1.457 ns) + CELL(0.537 ns) = 2.983 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 17; REG Node = 'pr_state.player2_hold'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { clk pr_state.player2_hold } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 51.16 % ) " "Info: Total cell delay = 1.526 ns ( 51.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.457 ns ( 48.84 % ) " "Info: Total interconnect delay = 1.457 ns ( 48.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { clk pr_state.player2_hold } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { clk {} clk~combout {} pr_state.player2_hold {} } { 0.000ns 0.000ns 1.457ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk pr_state.player1_hold p1_total[2] LessThan2~0 Selector3~0 Selector3~2 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector3~2 {} winner$latch {} } { 0.000ns 0.000ns 1.457ns 1.863ns 0.497ns 0.252ns 1.687ns 0.251ns } { 0.000ns 0.989ns 0.787ns 0.150ns 0.438ns 0.150ns 0.149ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { clk pr_state.player2_hold } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { clk {} clk~combout {} pr_state.player2_hold {} } { 0.000ns 0.000ns 1.457ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.737 ns - Shortest register register " "Info: - Shortest register to register delay is 1.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pr_state.player2_hold 1 REG LCFF_X24_Y13_N15 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 17; REG Node = 'pr_state.player2_hold'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr_state.player2_hold } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.150 ns) 1.217 ns Selector2~0 2 COMB LCCOMB_X27_Y11_N4 1 " "Info: 2: + IC(1.067 ns) + CELL(0.150 ns) = 1.217 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { pr_state.player2_hold Selector2~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 1.737 ns winner\$latch 3 REG LCCOMB_X27_Y11_N18 1 " "Info: 3: + IC(0.249 ns) + CELL(0.271 ns) = 1.737 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; REG Node = 'winner\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Selector2~0 winner$latch } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 24.24 % ) " "Info: Total cell delay = 0.421 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 75.76 % ) " "Info: Total interconnect delay = 1.316 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { pr_state.player2_hold Selector2~0 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.737 ns" { pr_state.player2_hold {} Selector2~0 {} winner$latch {} } { 0.000ns 1.067ns 0.249ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk pr_state.player1_hold p1_total[2] LessThan2~0 Selector3~0 Selector3~2 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector3~2 {} winner$latch {} } { 0.000ns 0.000ns 1.457ns 1.863ns 0.497ns 0.252ns 1.687ns 0.251ns } { 0.000ns 0.989ns 0.787ns 0.150ns 0.438ns 0.150ns 0.149ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { clk pr_state.player2_hold } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { clk {} clk~combout {} pr_state.player2_hold {} } { 0.000ns 0.000ns 1.457ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { pr_state.player2_hold Selector2~0 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.737 ns" { pr_state.player2_hold {} Selector2~0 {} winner$latch {} } { 0.000ns 1.067ns 0.249ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pr_state.player2_diceroll diceNum\[0\] clk 6.362 ns register " "Info: tsu for register \"pr_state.player2_diceroll\" (data pin = \"diceNum\[0\]\", clock pin = \"clk\") is 6.362 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.879 ns + Longest pin register " "Info: + Longest pin to register delay is 8.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns diceNum\[0\] 1 CLK PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_3; Fanout = 17; CLK Node = 'diceNum\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[0] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.584 ns) + CELL(0.389 ns) 6.845 ns Selector1~0 2 COMB LCCOMB_X24_Y13_N12 1 " "Info: 2: + IC(5.584 ns) + CELL(0.389 ns) = 6.845 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { diceNum[0] Selector1~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.420 ns) 8.795 ns Selector1~1 3 COMB LCCOMB_X8_Y8_N2 1 " "Info: 3: + IC(1.530 ns) + CELL(0.420 ns) = 8.795 ns; Loc. = LCCOMB_X8_Y8_N2; Fanout = 1; COMB Node = 'Selector1~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { Selector1~0 Selector1~1 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.879 ns pr_state.player2_diceroll 4 REG LCFF_X8_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.879 ns; Loc. = LCFF_X8_Y8_N3; Fanout = 3; REG Node = 'pr_state.player2_diceroll'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector1~1 pr_state.player2_diceroll } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 19.88 % ) " "Info: Total cell delay = 1.765 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.114 ns ( 80.12 % ) " "Info: Total interconnect delay = 7.114 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { diceNum[0] Selector1~0 Selector1~1 pr_state.player2_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { diceNum[0] {} diceNum[0]~combout {} Selector1~0 {} Selector1~1 {} pr_state.player2_diceroll {} } { 0.000ns 0.000ns 5.584ns 1.530ns 0.000ns } { 0.000ns 0.872ns 0.389ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.537 ns) 2.481 ns pr_state.player2_diceroll 2 REG LCFF_X8_Y8_N3 3 " "Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.481 ns; Loc. = LCFF_X8_Y8_N3; Fanout = 3; REG Node = 'pr_state.player2_diceroll'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk pr_state.player2_diceroll } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 61.51 % ) " "Info: Total cell delay = 1.526 ns ( 61.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 38.49 % ) " "Info: Total interconnect delay = 0.955 ns ( 38.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk pr_state.player2_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} pr_state.player2_diceroll {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { diceNum[0] Selector1~0 Selector1~1 pr_state.player2_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { diceNum[0] {} diceNum[0]~combout {} Selector1~0 {} Selector1~1 {} pr_state.player2_diceroll {} } { 0.000ns 0.000ns 5.584ns 1.530ns 0.000ns } { 0.000ns 0.872ns 0.389ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk pr_state.player2_diceroll } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} pr_state.player2_diceroll {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk winner winner\$latch 12.847 ns register " "Info: tco from clock \"clk\" to destination pin \"winner\" through register \"winner\$latch\" is 12.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.233 ns pr_state.player1_hold 2 REG LCFF_X24_Y13_N17 16 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.233 ns; Loc. = LCFF_X24_Y13_N17; Fanout = 16; REG Node = 'pr_state.player1_hold'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk pr_state.player1_hold } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.150 ns) 5.246 ns p1_total\[2\] 3 REG LCCOMB_X8_Y8_N4 3 " "Info: 3: + IC(1.863 ns) + CELL(0.150 ns) = 5.246 ns; Loc. = LCCOMB_X8_Y8_N4; Fanout = 3; REG Node = 'p1_total\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { pr_state.player1_hold p1_total[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.438 ns) 6.181 ns LessThan2~0 4 COMB LCCOMB_X8_Y8_N30 2 " "Info: 4: + IC(0.497 ns) + CELL(0.438 ns) = 6.181 ns; Loc. = LCCOMB_X8_Y8_N30; Fanout = 2; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { p1_total[2] LessThan2~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.583 ns Selector3~0 5 COMB LCCOMB_X8_Y8_N0 2 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 6.583 ns; Loc. = LCCOMB_X8_Y8_N0; Fanout = 2; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LessThan2~0 Selector3~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.149 ns) 8.419 ns Selector3~2 6 COMB LCCOMB_X27_Y11_N2 1 " "Info: 6: + IC(1.687 ns) + CELL(0.149 ns) = 8.419 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Selector3~0 Selector3~2 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.820 ns winner\$latch 7 REG LCCOMB_X27_Y11_N18 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; REG Node = 'winner\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Selector3~2 winner$latch } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.813 ns ( 31.89 % ) " "Info: Total cell delay = 2.813 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.007 ns ( 68.11 % ) " "Info: Total interconnect delay = 6.007 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk pr_state.player1_hold p1_total[2] LessThan2~0 Selector3~0 Selector3~2 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector3~2 {} winner$latch {} } { 0.000ns 0.000ns 1.457ns 1.863ns 0.497ns 0.252ns 1.687ns 0.251ns } { 0.000ns 0.989ns 0.787ns 0.150ns 0.438ns 0.150ns 0.149ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.027 ns + Longest register pin " "Info: + Longest register to pin delay is 4.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns winner\$latch 1 REG LCCOMB_X27_Y11_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; REG Node = 'winner\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { winner$latch } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(2.642 ns) 4.027 ns winner 2 PIN PIN_9 0 " "Info: 2: + IC(1.385 ns) + CELL(2.642 ns) = 4.027 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'winner'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { winner$latch winner } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 65.61 % ) " "Info: Total cell delay = 2.642 ns ( 65.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 34.39 % ) " "Info: Total interconnect delay = 1.385 ns ( 34.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { winner$latch winner } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.027 ns" { winner$latch {} winner {} } { 0.000ns 1.385ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk pr_state.player1_hold p1_total[2] LessThan2~0 Selector3~0 Selector3~2 winner$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk {} clk~combout {} pr_state.player1_hold {} p1_total[2] {} LessThan2~0 {} Selector3~0 {} Selector3~2 {} winner$latch {} } { 0.000ns 0.000ns 1.457ns 1.863ns 0.497ns 0.252ns 1.687ns 0.251ns } { 0.000ns 0.989ns 0.787ns 0.150ns 0.438ns 0.150ns 0.149ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { winner$latch winner } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.027 ns" { winner$latch {} winner {} } { 0.000ns 1.385ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "p2_turn\[5\] diceNum\[2\] clk 4.548 ns register " "Info: th for register \"p2_turn\[5\]\" (data pin = \"diceNum\[2\]\", clock pin = \"clk\") is 4.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.088 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.787 ns) 2.731 ns pr_state.player2_diceroll 2 REG LCFF_X8_Y8_N3 3 " "Info: 2: + IC(0.955 ns) + CELL(0.787 ns) = 2.731 ns; Loc. = LCFF_X8_Y8_N3; Fanout = 3; REG Node = 'pr_state.player2_diceroll'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clk pr_state.player2_diceroll } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.275 ns) 4.831 ns p2_turn\[0\]~0 3 COMB LCCOMB_X24_Y13_N6 1 " "Info: 3: + IC(1.825 ns) + CELL(0.275 ns) = 4.831 ns; Loc. = LCCOMB_X24_Y13_N6; Fanout = 1; COMB Node = 'p2_turn\[0\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { pr_state.player2_diceroll p2_turn[0]~0 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 6.691 ns p2_turn\[0\]~0clkctrl 4 COMB CLKCTRL_G0 7 " "Info: 4: + IC(1.860 ns) + CELL(0.000 ns) = 6.691 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'p2_turn\[0\]~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { p2_turn[0]~0 p2_turn[0]~0clkctrl } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.271 ns) 8.088 ns p2_turn\[5\] 5 REG LCCOMB_X24_Y13_N4 4 " "Info: 5: + IC(1.126 ns) + CELL(0.271 ns) = 8.088 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 4; REG Node = 'p2_turn\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { p2_turn[0]~0clkctrl p2_turn[5] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 28.71 % ) " "Info: Total cell delay = 2.322 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.766 ns ( 71.29 % ) " "Info: Total interconnect delay = 5.766 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { clk pr_state.player2_diceroll p2_turn[0]~0 p2_turn[0]~0clkctrl p2_turn[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { clk {} clk~combout {} pr_state.player2_diceroll {} p2_turn[0]~0 {} p2_turn[0]~0clkctrl {} p2_turn[5] {} } { 0.000ns 0.000ns 0.955ns 1.825ns 1.860ns 1.126ns } { 0.000ns 0.989ns 0.787ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.540 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns diceNum\[2\] 1 CLK PIN_21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 17; CLK Node = 'diceNum\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diceNum[2] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.271 ns) 3.148 ns Add2~28 2 COMB LCCOMB_X24_Y13_N2 1 " "Info: 2: + IC(1.888 ns) + CELL(0.271 ns) = 3.148 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 1; COMB Node = 'Add2~28'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { diceNum[2] Add2~28 } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.540 ns p2_turn\[5\] 3 REG LCCOMB_X24_Y13_N4 4 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 3.540 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 4; REG Node = 'p2_turn\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Add2~28 p2_turn[5] } "NODE_NAME" } } { "piggyGame.vhd" "" { Text "C:/altera/91sp1/quartus/projects/hw8/piggyGame.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 39.83 % ) " "Info: Total cell delay = 1.410 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 60.17 % ) " "Info: Total interconnect delay = 2.130 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { diceNum[2] Add2~28 p2_turn[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.540 ns" { diceNum[2] {} diceNum[2]~combout {} Add2~28 {} p2_turn[5] {} } { 0.000ns 0.000ns 1.888ns 0.242ns } { 0.000ns 0.989ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { clk pr_state.player2_diceroll p2_turn[0]~0 p2_turn[0]~0clkctrl p2_turn[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { clk {} clk~combout {} pr_state.player2_diceroll {} p2_turn[0]~0 {} p2_turn[0]~0clkctrl {} p2_turn[5] {} } { 0.000ns 0.000ns 0.955ns 1.825ns 1.860ns 1.126ns } { 0.000ns 0.989ns 0.787ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { diceNum[2] Add2~28 p2_turn[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.540 ns" { diceNum[2] {} diceNum[2]~combout {} Add2~28 {} p2_turn[5] {} } { 0.000ns 0.000ns 1.888ns 0.242ns } { 0.000ns 0.989ns 0.271ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 09:21:21 2012 " "Info: Processing ended: Thu Apr 12 09:21:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
