Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 14:04:42 2024
| Host         : Davi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sseg_test_timing_summary_routed.rpt -pb sseg_test_timing_summary_routed.pb -rpx sseg_test_timing_summary_routed.rpx -warn_on_violation
| Design       : sseg_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.396ns  (logic 5.141ns (38.375%)  route 8.255ns (61.625%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           4.937     6.403    dec_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.319     9.846    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.396 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.396    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.165ns  (logic 5.084ns (38.616%)  route 8.081ns (61.384%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           5.167     6.634    dec_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.914     9.672    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.165 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.165    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.003ns  (logic 5.356ns (41.189%)  route 7.647ns (58.811%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           4.948     6.415    B0/dec_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.150     6.565 r  B0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.700     9.264    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.003 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.003    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.568ns  (logic 5.402ns (42.980%)  route 7.166ns (57.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           4.937     6.403    dec_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.150     6.553 r  sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.229     8.783    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    12.568 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.568    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 5.146ns (41.251%)  route 7.329ns (58.749%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           5.235     6.701    dec_IBUF[0]
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.825 r  sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.094     8.919    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.475 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.475    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.316ns  (logic 5.381ns (43.694%)  route 6.935ns (56.306%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           5.235     6.701    dec_IBUF[0]
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.152     6.853 r  sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.553    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    12.316 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.316    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[0]
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 5.124ns (42.505%)  route 6.931ns (57.495%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dec[0] (IN)
                         net (fo=0)                   0.000     0.000    dec[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  dec_IBUF[0]_inst/O
                         net (fo=7, routed)           4.948     6.415    B0/dec_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  B0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.983     8.522    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.055 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.055    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 5.012ns (45.744%)  route 5.944ns (54.256%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           5.944     7.438    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.956 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.956    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_point
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 5.041ns (59.807%)  route 3.388ns (40.193%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  decimal_point (IN)
                         net (fo=0)                   0.000     0.000    decimal_point
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  decimal_point_IBUF_inst/O
                         net (fo=1, routed)           3.388     4.890    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     8.429 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     8.429    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 5.061ns (61.257%)  route 3.201ns (38.743%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           3.201     4.709    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.262 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.262    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.482ns (77.758%)  route 0.424ns (22.242%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.424     0.669    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.906 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.906    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.484ns (75.873%)  route 0.472ns (24.127%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.472     0.719    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.956 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.956    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.511ns (77.031%)  route 0.451ns (22.969%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.451     0.711    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.961 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.961    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.517ns (72.634%)  route 0.572ns (27.366%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.572     0.837    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.089 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.089    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.498ns (64.210%)  route 0.835ns (35.790%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.835     1.080    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.333 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.333    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[2]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.643ns (68.138%)  route 0.768ns (31.862%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  dec[2] (IN)
                         net (fo=0)                   0.000     0.000    dec[2]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  dec_IBUF[2]_inst/O
                         net (fo=7, routed)           0.420     0.698    dec_IBUF[2]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.042     0.740 r  sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.088    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.323     2.411 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.411    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.528ns (62.729%)  route 0.908ns (37.271%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.908     1.161    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.435 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.435    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.530ns (62.591%)  route 0.914ns (37.409%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.914     1.190    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.444 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.444    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_point
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.509ns (61.654%)  route 0.939ns (38.346%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  decimal_point (IN)
                         net (fo=0)                   0.000     0.000    decimal_point
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  decimal_point_IBUF_inst/O
                         net (fo=1, routed)           0.939     1.208    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     2.448 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     2.448    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.592ns (63.729%)  route 0.906ns (36.271%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.692    dec_IBUF[1]
    SLICE_X0Y61          LUT4 (Prop_lut4_I1_O)        0.045     0.737 r  sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.242    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.498 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.498    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





