{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 07 14:06:34 2022 " "Info: Processing started: Mon Feb 07 14:06:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sigma_delta EP2S90F1020C3 " "Info: Selected device EP2S90F1020C3 for design \"sigma_delta\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Info: Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C3 " "Info: Selected EP2S130F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C4 " "Info: Selected EP2S130F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C5 " "Info: Selected EP2S130F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020I4 " "Info: Selected EP2S130F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C3 " "Info: Selected EP2S180F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C4 " "Info: Selected EP2S180F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C5 " "Info: Selected EP2S180F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020I4 " "Info: Selected EP2S180F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C3 " "Info: Selected EP2S60F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C3ES " "Info: Selected EP2S60F1020C3ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C4 " "Info: Selected EP2S60F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C4ES " "Info: Selected EP2S60F1020C4ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C5 " "Info: Selected EP2S60F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C5ES " "Info: Selected EP2S60F1020C5ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020I4 " "Info: Selected EP2S60F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020C4 " "Info: Selected EP2S90F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020C5 " "Info: Selected EP2S90F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020I4 " "Info: Selected EP2S90F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1}  } {  } 0 0 "Selected Migration Device List" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "1001 " "Info: Selected migration device list is legal with 1001 total of migratable pins" {  } {  } 0 0 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll00:inst233\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"altpll00:inst233\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "Info: PLL constraints from migration devices are also being used" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "PLL constraints from migration devices are also being used" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk1 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk2 1 1 210 4667 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 210 degrees (4667 ps) for altpll00:inst233\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk5 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk5 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_GND" "16 " "Info: Selected device migration path implemented 16 pin(s) as GND" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L28 " "Info: Pin \"L28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L27 " "Info: Pin \"L27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF28 " "Info: Pin \"AF28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF27 " "Info: Pin \"AF27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AG25 " "Info: Pin \"AG25\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AG21 " "Info: Pin \"AG21\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF14 " "Info: Pin \"AF14\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE9 " "Info: Pin \"AE9\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF6 " "Info: Pin \"AF6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF5 " "Info: Pin \"AF5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H6 " "Info: Pin \"H6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H5 " "Info: Pin \"H5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H9 " "Info: Pin \"H9\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G14 " "Info: Pin \"G14\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F21 " "Info: Pin \"F21\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F25 " "Info: Pin \"F25\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Selected device migration path implemented %1!d! pin(s) as GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_NC" "24 " "Info: Selected device migration path implemented 24 pin(s) as NC" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G28 " "Info: Pin \"G28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G27 " "Info: Pin \"G27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J30 " "Info: Pin \"J30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J29 " "Info: Pin \"J29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P23 " "Info: Pin \"P23\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P22 " "Info: Pin \"P22\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W23 " "Info: Pin \"W23\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W22 " "Info: Pin \"W22\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AC30 " "Info: Pin \"AC30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AC29 " "Info: Pin \"AC29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD30 " "Info: Pin \"AD30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD29 " "Info: Pin \"AD29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE6 " "Info: Pin \"AE6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE5 " "Info: Pin \"AE5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD4 " "Info: Pin \"AD4\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD3 " "Info: Pin \"AD3\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W11 " "Info: Pin \"W11\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W10 " "Info: Pin \"W10\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N11 " "Info: Pin \"N11\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N10 " "Info: Pin \"N10\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H4 " "Info: Pin \"H4\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H3 " "Info: Pin \"H3\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G6 " "Info: Pin \"G6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G5 " "Info: Pin \"G5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Selected device migration path implemented %1!d! pin(s) as NC" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_MIGRATION_DIFFERENT_SPEED_GRADES" "" "Warning: Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" {  } {  } 0 0 "Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "40 regular " "Info: Selected device migration path cannot use 40 pins as regular I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G28 " "Info: Pin G28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G27 " "Info: Pin G27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L28 " "Info: Pin L28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L27 " "Info: Pin L27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "J30 " "Info: Pin J30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "J29 " "Info: Pin J29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "P23 " "Info: Pin P23" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "P22 " "Info: Pin P22" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W23 " "Info: Pin W23" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W22 " "Info: Pin W22" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AC30 " "Info: Pin AC30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AC29 " "Info: Pin AC29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD30 " "Info: Pin AD30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD29 " "Info: Pin AD29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF28 " "Info: Pin AF28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF27 " "Info: Pin AF27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AG25 " "Info: Pin AG25" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AG21 " "Info: Pin AG21" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF14 " "Info: Pin AF14" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE9 " "Info: Pin AE9" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF6 " "Info: Pin AF6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF5 " "Info: Pin AF5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE6 " "Info: Pin AE6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE5 " "Info: Pin AE5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD4 " "Info: Pin AD4" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD3 " "Info: Pin AD3" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W11 " "Info: Pin W11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W10 " "Info: Pin W10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "N11 " "Info: Pin N11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "N10 " "Info: Pin N10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H4 " "Info: Pin H4" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H3 " "Info: Pin H3" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G6 " "Info: Pin G6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G5 " "Info: Pin G5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H6 " "Info: Pin H6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H5 " "Info: Pin H5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H9 " "Info: Pin H9" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G14 " "Info: Pin G14" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "F21 " "Info: Pin F21" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "F25 " "Info: Pin F25" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "2 RUP " "Info: Selected device migration path cannot use 2 pins as RUP I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD10 " "Info: Pin AD10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L12 " "Info: Pin L12" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "2 RDN " "Info: Selected device migration path cannot use 2 pins as RDN I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AB11 " "Info: Pin AB11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "K11 " "Info: Pin K11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~DATA0~" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 22589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ G20 " "Info: Pin ~CRC_ERROR~ is reserved at location G20" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~CRC_ERROR~" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 22588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_VME:inst22\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"PLL_VME:inst22\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "Info: PLL constraints from migration devices are also being used" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "PLL constraints from migration devices are also being used" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_VME:inst22\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6) " "Info: Promoted node altpll00:inst233\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10629 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk1 (placed in counter C3 of PLL_6) " "Info: Automatically promoted node altpll00:inst233\|altpll:altpll_component\|_clk1 (placed in counter C3 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10629 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_6) " "Info: Automatically promoted node altpll00:inst233\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N11 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N10 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N9 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N7 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10629 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk5 (placed in counter C1 of PLL_6) " "Info: Promoted node altpll00:inst233\|altpll:altpll_component\|_clk5 (placed in counter C1 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10629 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DigIn\[1\]  " "Info: Promoted node DigIn\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11009 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "DigIn\[1\] Global Clock " "Info: Pin DigIn\[1\] drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11009 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_11) " "Info: Automatically promoted node PLL_VME:inst22\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_11)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10692 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 64741 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vme_interface:inst2\|del80  " "Info: Automatically promoted node vme_interface:inst2\|del80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|dataout\[31\]~59 " "Info: Destination node tdc_vme:inst57\|dataout\[31\]~59" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|dataout[31]~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 24825 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_reset~3 " "Info: Destination node tdc_vme:inst57\|vme_reset~3" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 28396 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite69~1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 36187 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Destination node tdc_vme:inst57\|vme_ctrlwrite2" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_ctrlwrite2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10533 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Destination node tdc_vme:inst57\|vme_ctrlwrite1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_ctrlwrite1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10532 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite69~2" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite69~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 37770 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite37~1 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite37~1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite37~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 37886 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|del80 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10777 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite20  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10540 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite21  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10541 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite22  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10542 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite23  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10543 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite24  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10544 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite25  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10545 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite26  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10546 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite27  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10547 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite28  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10548 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "81 I/O " "Extra Info: Packed 81 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNELS_FOUND" "" "Warning: Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter -- changes to this connectivity may affect fitting results" { { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[15\] " "Warning: Differential I/O pin inputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10879 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[14\] " "Warning: Differential I/O pin inputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10880 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[7\] " "Warning: Differential I/O pin inputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10887 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[6\] " "Warning: Differential I/O pin inputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10888 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn\[0\] " "Warning: Differential I/O pin DigIn\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11010 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput " "Warning: Differential I/O pin DigOutput does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1904 -144 32 1920 "DigOutput" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11175 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX2 " "Warning: Differential I/O pin DigOutput_AUX2 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX2 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX2" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2560 272 448 2576 "DigOutput_AUX2" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11176 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX1 " "Warning: Differential I/O pin DigOutput_AUX1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2504 272 448 2520 "DigOutput_AUX1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11178 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_OUT_0 " "Warning: Differential I/O pin Debug_LVDS_OUT_0 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_OUT_0 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_OUT_0" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -264 1032 1208 -248 "Debug_LVDS_OUT_0" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_OUT_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11179 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_OUT_1 " "Warning: Differential I/O pin Debug_LVDS_OUT_1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_OUT_1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_OUT_1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 1032 1208 -200 "Debug_LVDS_OUT_1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_OUT_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11181 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX3 " "Warning: Differential I/O pin DigOutput_AUX3 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX3 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX3" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2616 272 448 2632 "DigOutput_AUX3" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11183 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[15\] " "Warning: Differential I/O pin 1st_outputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11043 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[14\] " "Warning: Differential I/O pin 1st_outputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11044 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[13\] " "Warning: Differential I/O pin 1st_outputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11045 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[12\] " "Warning: Differential I/O pin 1st_outputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11046 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[11\] " "Warning: Differential I/O pin 1st_outputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11047 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[10\] " "Warning: Differential I/O pin 1st_outputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11048 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[9\] " "Warning: Differential I/O pin 1st_outputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11049 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[8\] " "Warning: Differential I/O pin 1st_outputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11050 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[7\] " "Warning: Differential I/O pin 1st_outputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11051 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[6\] " "Warning: Differential I/O pin 1st_outputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11052 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[5\] " "Warning: Differential I/O pin 1st_outputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11053 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[4\] " "Warning: Differential I/O pin 1st_outputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11054 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[3\] " "Warning: Differential I/O pin 1st_outputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11055 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[2\] " "Warning: Differential I/O pin 1st_outputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11056 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[1\] " "Warning: Differential I/O pin 1st_outputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11057 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[0\] " "Warning: Differential I/O pin 1st_outputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11058 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[15\] " "Warning: Differential I/O pin 2nd_outputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11075 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[14\] " "Warning: Differential I/O pin 2nd_outputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11076 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[13\] " "Warning: Differential I/O pin 2nd_outputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11077 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[12\] " "Warning: Differential I/O pin 2nd_outputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11078 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[11\] " "Warning: Differential I/O pin 2nd_outputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11079 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[10\] " "Warning: Differential I/O pin 2nd_outputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11080 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[9\] " "Warning: Differential I/O pin 2nd_outputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11081 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[8\] " "Warning: Differential I/O pin 2nd_outputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11082 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[7\] " "Warning: Differential I/O pin 2nd_outputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11083 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[6\] " "Warning: Differential I/O pin 2nd_outputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11084 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[5\] " "Warning: Differential I/O pin 2nd_outputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11085 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[4\] " "Warning: Differential I/O pin 2nd_outputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11086 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[3\] " "Warning: Differential I/O pin 2nd_outputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11087 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[2\] " "Warning: Differential I/O pin 2nd_outputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11088 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[1\] " "Warning: Differential I/O pin 2nd_outputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11089 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[0\] " "Warning: Differential I/O pin 2nd_outputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11090 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_IN_0 " "Warning: Differential I/O pin Debug_LVDS_IN_0 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_IN_0 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_IN_0" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -264 736 904 -248 "Debug_LVDS_IN_0" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_IN_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11180 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_IN_1 " "Warning: Differential I/O pin Debug_LVDS_IN_1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_IN_1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_IN_1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 736 904 -200 "Debug_LVDS_IN_1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_IN_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11182 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn_AUX " "Warning: Differential I/O pin DigIn_AUX does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn_AUX } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn_AUX" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2112 -480 -312 2128 "DigIn_AUX" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11170 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[0\] " "Warning: Differential I/O pin inputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10894 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[2\] " "Warning: Differential I/O pin inputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10892 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[1\] " "Warning: Differential I/O pin inputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10893 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[3\] " "Warning: Differential I/O pin inputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10891 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn\[1\] " "Warning: Differential I/O pin DigIn\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11009 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[13\] " "Warning: Differential I/O pin inputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10881 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[12\] " "Warning: Differential I/O pin inputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10882 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[11\] " "Warning: Differential I/O pin inputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10883 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[10\] " "Warning: Differential I/O pin inputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10884 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[9\] " "Warning: Differential I/O pin inputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10885 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[8\] " "Warning: Differential I/O pin inputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10886 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[5\] " "Warning: Differential I/O pin inputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10889 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[4\] " "Warning: Differential I/O pin inputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10890 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1}  } {  } 0 0 "Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter -- changes to this connectivity may affect fitting results" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll00:inst233\|altpll:altpll_component\|pll clk\[1\] samplingclock " "Warning: PLL \"altpll00:inst233\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"samplingclock\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -848 -248 8 -600 "inst233" "" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 80 256 -760 "samplingclock" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|vme_interface:inst2\|_vme_data_str~2 " "Info: Asynchronous signal \|sigma_delta\|vme_interface:inst2\|_vme_data_str~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Asynchronous signal \|sigma_delta\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|clr_reg " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "10 0 " "Info: Found 10 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 184 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 184 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:22 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:22" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "master_clock1 " "Warning: Ignored I/O standard assignment to node \"master_clock1\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkswitch " "Warning: Node \"clkswitch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkswitch" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "master_clock1 " "Warning: Node \"master_clock1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "master_clock1(n) " "Warning: Node \"master_clock1(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:39 " "Info: Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:27 " "Info: Fitter placement operations ending: elapsed time is 00:01:27" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:08" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.598 ns register register " "Info: Estimated most critical path is register to register delay of 10.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X61_Y26 5086 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X61_Y26; Fanout = 5086; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.264 ns) + CELL(0.357 ns) 3.621 ns delta_factory:inst282\|LessThan1~24 2 COMB LAB_X25_Y58 1 " "Info: 2: + IC(3.264 ns) + CELL(0.357 ns) = 3.621 ns; Loc. = LAB_X25_Y58; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.621 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] delta_factory:inst282|LessThan1~24 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 4.021 ns delta_factory:inst282\|LessThan1~11 3 COMB LAB_X25_Y58 1 " "Info: 3: + IC(0.347 ns) + CELL(0.053 ns) = 4.021 ns; Loc. = LAB_X25_Y58; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~24 delta_factory:inst282|LessThan1~11 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 4.516 ns delta_factory:inst282\|LessThan1~12 4 COMB LAB_X24_Y58 1 " "Info: 4: + IC(0.442 ns) + CELL(0.053 ns) = 4.516 ns; Loc. = LAB_X24_Y58; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { delta_factory:inst282|LessThan1~11 delta_factory:inst282|LessThan1~12 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 4.916 ns delta_factory:inst282\|LessThan1~13 5 COMB LAB_X24_Y58 1 " "Info: 5: + IC(0.347 ns) + CELL(0.053 ns) = 4.916 ns; Loc. = LAB_X24_Y58; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~12 delta_factory:inst282|LessThan1~13 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.272 ns) 5.316 ns delta_factory:inst282\|LessThan1~15 6 COMB LAB_X24_Y58 1 " "Info: 6: + IC(0.128 ns) + CELL(0.272 ns) = 5.316 ns; Loc. = LAB_X24_Y58; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~13 delta_factory:inst282|LessThan1~15 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.053 ns) 6.084 ns delta_factory:inst282\|LessThan1~16 7 COMB LAB_X24_Y57 1 " "Info: 7: + IC(0.715 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LAB_X24_Y57; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.768 ns" { delta_factory:inst282|LessThan1~15 delta_factory:inst282|LessThan1~16 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 6.484 ns delta_factory:inst282\|LessThan1~17 8 COMB LAB_X24_Y57 1 " "Info: 8: + IC(0.347 ns) + CELL(0.053 ns) = 6.484 ns; Loc. = LAB_X24_Y57; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~16 delta_factory:inst282|LessThan1~17 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 6.884 ns delta_factory:inst282\|LessThan1~18 9 COMB LAB_X24_Y57 1 " "Info: 9: + IC(0.347 ns) + CELL(0.053 ns) = 6.884 ns; Loc. = LAB_X24_Y57; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~17 delta_factory:inst282|LessThan1~18 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 7.284 ns delta_factory:inst282\|LessThan1~19 10 COMB LAB_X24_Y57 1 " "Info: 10: + IC(0.347 ns) + CELL(0.053 ns) = 7.284 ns; Loc. = LAB_X24_Y57; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~18 delta_factory:inst282|LessThan1~19 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 7.684 ns delta_factory:inst282\|LessThan1~20 11 COMB LAB_X24_Y57 1 " "Info: 11: + IC(0.347 ns) + CELL(0.053 ns) = 7.684 ns; Loc. = LAB_X24_Y57; Fanout = 1; COMB Node = 'delta_factory:inst282\|LessThan1~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~19 delta_factory:inst282|LessThan1~20 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.053 ns) 8.482 ns delta_factory:inst282\|LessThan1~21 12 COMB LAB_X24_Y60 23 " "Info: 12: + IC(0.745 ns) + CELL(0.053 ns) = 8.482 ns; Loc. = LAB_X24_Y60; Fanout = 23; COMB Node = 'delta_factory:inst282\|LessThan1~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.798 ns" { delta_factory:inst282|LessThan1~20 delta_factory:inst282|LessThan1~21 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 8.882 ns delta_factory:inst282\|LessThan1~22 13 COMB LAB_X24_Y60 30 " "Info: 13: + IC(0.347 ns) + CELL(0.053 ns) = 8.882 ns; Loc. = LAB_X24_Y60; Fanout = 30; COMB Node = 'delta_factory:inst282\|LessThan1~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~21 delta_factory:inst282|LessThan1~22 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.022 ns) + CELL(0.378 ns) 9.282 ns delta_factory:inst282\|gap_cnt~27 14 COMB LAB_X24_Y60 31 " "Info: 14: + IC(0.022 ns) + CELL(0.378 ns) = 9.282 ns; Loc. = LAB_X24_Y60; Fanout = 31; COMB Node = 'delta_factory:inst282\|gap_cnt~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { delta_factory:inst282|LessThan1~22 delta_factory:inst282|gap_cnt~27 } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.746 ns) 10.598 ns delta_factory:inst282\|gap_cnt\[4\] 15 REG LAB_X25_Y58 4 " "Info: 15: + IC(0.570 ns) + CELL(0.746 ns) = 10.598 ns; Loc. = LAB_X25_Y58; Fanout = 4; REG Node = 'delta_factory:inst282\|gap_cnt\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { delta_factory:inst282|gap_cnt~27 delta_factory:inst282|gap_cnt[4] } "NODE_NAME" } } { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 21.54 % ) " "Info: Total cell delay = 2.283 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.315 ns ( 78.46 % ) " "Info: Total interconnect delay = 8.315 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.598 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] delta_factory:inst282|LessThan1~24 delta_factory:inst282|LessThan1~11 delta_factory:inst282|LessThan1~12 delta_factory:inst282|LessThan1~13 delta_factory:inst282|LessThan1~15 delta_factory:inst282|LessThan1~16 delta_factory:inst282|LessThan1~17 delta_factory:inst282|LessThan1~18 delta_factory:inst282|LessThan1~19 delta_factory:inst282|LessThan1~20 delta_factory:inst282|LessThan1~21 delta_factory:inst282|LessThan1~22 delta_factory:inst282|gap_cnt~27 delta_factory:inst282|gap_cnt[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "604 110678 " "Info: 604 (of 110678) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X33_Y35 X44_Y45 " "Info: Peak interconnect usage is 54% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:28 " "Info: Fitter routing operations ending: elapsed time is 00:01:28" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "198 " "Warning: Found 198 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_dtack 0 " "Info: Pin \"_dtack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_berr 0 " "Info: Pin \"_berr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[31\] 0 " "Info: Pin \"vme_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[30\] 0 " "Info: Pin \"vme_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[29\] 0 " "Info: Pin \"vme_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[28\] 0 " "Info: Pin \"vme_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[27\] 0 " "Info: Pin \"vme_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[26\] 0 " "Info: Pin \"vme_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[25\] 0 " "Info: Pin \"vme_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[24\] 0 " "Info: Pin \"vme_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[23\] 0 " "Info: Pin \"vme_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[22\] 0 " "Info: Pin \"vme_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[21\] 0 " "Info: Pin \"vme_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[20\] 0 " "Info: Pin \"vme_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[19\] 0 " "Info: Pin \"vme_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[18\] 0 " "Info: Pin \"vme_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[17\] 0 " "Info: Pin \"vme_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[16\] 0 " "Info: Pin \"vme_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[15\] 0 " "Info: Pin \"vme_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[14\] 0 " "Info: Pin \"vme_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[13\] 0 " "Info: Pin \"vme_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[12\] 0 " "Info: Pin \"vme_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[11\] 0 " "Info: Pin \"vme_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[10\] 0 " "Info: Pin \"vme_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[9\] 0 " "Info: Pin \"vme_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[8\] 0 " "Info: Pin \"vme_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[7\] 0 " "Info: Pin \"vme_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[6\] 0 " "Info: Pin \"vme_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[5\] 0 " "Info: Pin \"vme_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[4\] 0 " "Info: Pin \"vme_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[3\] 0 " "Info: Pin \"vme_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[2\] 0 " "Info: Pin \"vme_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[1\] 0 " "Info: Pin \"vme_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[0\] 0 " "Info: Pin \"vme_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_CLK 0 " "Info: Pin \"JC_uW_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_DATA 0 " "Info: Pin \"JC_uW_DATA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_GOE 0 " "Info: Pin \"JC_GOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_LE 0 " "Info: Pin \"JC_uW_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_LD 0 " "Info: Pin \"JC_LD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_SYNCn 0 " "Info: Pin \"JC_SYNCn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_ENABLE 0 " "Info: Pin \"0_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_RX_DV 0 " "Info: Pin \"0_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_RX_ER 0 " "Info: Pin \"0_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_ENABLE 0 " "Info: Pin \"1_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_RX_DV 0 " "Info: Pin \"1_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_RX_ER 0 " "Info: Pin \"1_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_ENABLE 0 " "Info: Pin \"2_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_RX_DV 0 " "Info: Pin \"2_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_RX_ER 0 " "Info: Pin \"2_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_ENABLE 0 " "Info: Pin \"3_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_RX_DV 0 " "Info: Pin \"3_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_RX_ER 0 " "Info: Pin \"3_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TX_ER 0 " "Info: Pin \"0_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TX_EN 0 " "Info: Pin \"0_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_LCKREFN 0 " "Info: Pin \"0_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_LCKREFN 0 " "Info: Pin \"1_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TX_ER 0 " "Info: Pin \"1_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TX_EN 0 " "Info: Pin \"1_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_LCKREFN 0 " "Info: Pin \"3_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TX_ER 0 " "Info: Pin \"3_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TX_EN 0 " "Info: Pin \"3_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_LCKREFN 0 " "Info: Pin \"2_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TX_ER 0 " "Info: Pin \"2_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TX_EN 0 " "Info: Pin \"2_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[19\] 0 " "Info: Pin \"debug\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[18\] 0 " "Info: Pin \"debug\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[17\] 0 " "Info: Pin \"debug\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[16\] 0 " "Info: Pin \"debug\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[15\] 0 " "Info: Pin \"debug\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[14\] 0 " "Info: Pin \"debug\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[13\] 0 " "Info: Pin \"debug\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[12\] 0 " "Info: Pin \"debug\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[11\] 0 " "Info: Pin \"debug\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[10\] 0 " "Info: Pin \"debug\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[9\] 0 " "Info: Pin \"debug\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[8\] 0 " "Info: Pin \"debug\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[7\] 0 " "Info: Pin \"debug\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[6\] 0 " "Info: Pin \"debug\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[5\] 0 " "Info: Pin \"debug\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[4\] 0 " "Info: Pin \"debug\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[3\] 0 " "Info: Pin \"debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[2\] 0 " "Info: Pin \"debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_trans 0 " "Info: Pin \"dir_trans\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "transceivers_OE 0 " "Info: Pin \"transceivers_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_0 0 " "Info: Pin \"led_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_1 0 " "Info: Pin \"led_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_2 0 " "Info: Pin \"led_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput 0 " "Info: Pin \"DigOutput\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX2 0 " "Info: Pin \"DigOutput_AUX2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX1 0 " "Info: Pin \"DigOutput_AUX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Debug_LVDS_OUT_0 0 " "Info: Pin \"Debug_LVDS_OUT_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Debug_LVDS_OUT_1 0 " "Info: Pin \"Debug_LVDS_OUT_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX3 0 " "Info: Pin \"DigOutput_AUX3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_XCLK 0 " "Info: Pin \"0_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_XCLK 0 " "Info: Pin \"1_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_XCLK 0 " "Info: Pin \"2_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_XCLK 0 " "Info: Pin \"3_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "samplingclock 0 " "Info: Pin \"samplingclock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[15\] 0 " "Info: Pin \"0_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[14\] 0 " "Info: Pin \"0_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[13\] 0 " "Info: Pin \"0_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[12\] 0 " "Info: Pin \"0_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[11\] 0 " "Info: Pin \"0_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[10\] 0 " "Info: Pin \"0_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[9\] 0 " "Info: Pin \"0_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[8\] 0 " "Info: Pin \"0_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[7\] 0 " "Info: Pin \"0_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[6\] 0 " "Info: Pin \"0_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[5\] 0 " "Info: Pin \"0_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[4\] 0 " "Info: Pin \"0_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[3\] 0 " "Info: Pin \"0_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[2\] 0 " "Info: Pin \"0_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[1\] 0 " "Info: Pin \"0_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[0\] 0 " "Info: Pin \"0_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[15\] 0 " "Info: Pin \"1_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[14\] 0 " "Info: Pin \"1_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[13\] 0 " "Info: Pin \"1_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[12\] 0 " "Info: Pin \"1_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[11\] 0 " "Info: Pin \"1_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[10\] 0 " "Info: Pin \"1_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[9\] 0 " "Info: Pin \"1_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[8\] 0 " "Info: Pin \"1_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[7\] 0 " "Info: Pin \"1_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[6\] 0 " "Info: Pin \"1_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[5\] 0 " "Info: Pin \"1_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[4\] 0 " "Info: Pin \"1_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[3\] 0 " "Info: Pin \"1_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[2\] 0 " "Info: Pin \"1_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[1\] 0 " "Info: Pin \"1_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[0\] 0 " "Info: Pin \"1_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[15\] 0 " "Info: Pin \"1st_outputbus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[14\] 0 " "Info: Pin \"1st_outputbus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[13\] 0 " "Info: Pin \"1st_outputbus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[12\] 0 " "Info: Pin \"1st_outputbus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[11\] 0 " "Info: Pin \"1st_outputbus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[10\] 0 " "Info: Pin \"1st_outputbus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[9\] 0 " "Info: Pin \"1st_outputbus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[8\] 0 " "Info: Pin \"1st_outputbus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[7\] 0 " "Info: Pin \"1st_outputbus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[6\] 0 " "Info: Pin \"1st_outputbus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[5\] 0 " "Info: Pin \"1st_outputbus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[4\] 0 " "Info: Pin \"1st_outputbus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[3\] 0 " "Info: Pin \"1st_outputbus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[2\] 0 " "Info: Pin \"1st_outputbus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[1\] 0 " "Info: Pin \"1st_outputbus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[0\] 0 " "Info: Pin \"1st_outputbus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[15\] 0 " "Info: Pin \"2_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[14\] 0 " "Info: Pin \"2_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[13\] 0 " "Info: Pin \"2_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[12\] 0 " "Info: Pin \"2_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[11\] 0 " "Info: Pin \"2_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[10\] 0 " "Info: Pin \"2_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[9\] 0 " "Info: Pin \"2_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[8\] 0 " "Info: Pin \"2_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[7\] 0 " "Info: Pin \"2_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[6\] 0 " "Info: Pin \"2_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[5\] 0 " "Info: Pin \"2_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[4\] 0 " "Info: Pin \"2_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[3\] 0 " "Info: Pin \"2_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[2\] 0 " "Info: Pin \"2_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[1\] 0 " "Info: Pin \"2_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[0\] 0 " "Info: Pin \"2_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[15\] 0 " "Info: Pin \"2nd_outputbus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[14\] 0 " "Info: Pin \"2nd_outputbus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[13\] 0 " "Info: Pin \"2nd_outputbus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[12\] 0 " "Info: Pin \"2nd_outputbus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[11\] 0 " "Info: Pin \"2nd_outputbus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[10\] 0 " "Info: Pin \"2nd_outputbus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[9\] 0 " "Info: Pin \"2nd_outputbus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[8\] 0 " "Info: Pin \"2nd_outputbus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[7\] 0 " "Info: Pin \"2nd_outputbus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[6\] 0 " "Info: Pin \"2nd_outputbus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[5\] 0 " "Info: Pin \"2nd_outputbus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[4\] 0 " "Info: Pin \"2nd_outputbus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[3\] 0 " "Info: Pin \"2nd_outputbus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[2\] 0 " "Info: Pin \"2nd_outputbus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[1\] 0 " "Info: Pin \"2nd_outputbus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[0\] 0 " "Info: Pin \"2nd_outputbus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[15\] 0 " "Info: Pin \"3_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[14\] 0 " "Info: Pin \"3_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[13\] 0 " "Info: Pin \"3_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[12\] 0 " "Info: Pin \"3_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[11\] 0 " "Info: Pin \"3_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[10\] 0 " "Info: Pin \"3_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[9\] 0 " "Info: Pin \"3_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[8\] 0 " "Info: Pin \"3_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[7\] 0 " "Info: Pin \"3_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[6\] 0 " "Info: Pin \"3_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[5\] 0 " "Info: Pin \"3_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[4\] 0 " "Info: Pin \"3_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[3\] 0 " "Info: Pin \"3_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[2\] 0 " "Info: Pin \"3_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[1\] 0 " "Info: Pin \"3_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[0\] 0 " "Info: Pin \"3_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[3\] 0 " "Info: Pin \"ClockSwitchControl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[2\] 0 " "Info: Pin \"ClockSwitchControl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[1\] 0 " "Info: Pin \"ClockSwitchControl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[0\] 0 " "Info: Pin \"ClockSwitchControl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Warning: Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_CLK a permanently disabled " "Info: Pin JC_uW_CLK has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_CLK } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_CLK" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1248 32 208 1264 "JC_uW_CLK" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_DATA a permanently disabled " "Info: Pin JC_uW_DATA has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_DATA } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_DATA" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1304 32 208 1320 "JC_uW_DATA" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_GOE a permanently disabled " "Info: Pin JC_GOE has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_GOE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_GOE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1416 32 208 1432 "JC_GOE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_GOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_LE a permanently disabled " "Info: Pin JC_uW_LE has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_LE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_LE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1360 32 208 1376 "JC_uW_LE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_LE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_LD a permanently disabled " "Info: Pin JC_LD has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_LD } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_LD" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1472 32 208 1488 "JC_LD" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_LD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_SYNCn a permanently disabled " "Info: Pin JC_SYNCn has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_SYNCn } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_SYNCn" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1528 32 208 1544 "JC_SYNCn" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_SYNCn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_ENABLE a permanently enabled " "Info: Pin 0_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 5808 5984 -448 "0_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_RX_DV a permanently disabled " "Info: Pin 0_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -424 5808 5984 -408 "0_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_RX_ER a permanently disabled " "Info: Pin 0_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -408 5808 5984 -392 "0_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_ENABLE a permanently enabled " "Info: Pin 1_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 360 5808 5984 376 "1_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_RX_DV a permanently disabled " "Info: Pin 1_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 376 5808 5984 392 "1_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_RX_ER a permanently disabled " "Info: Pin 1_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 392 5808 5984 408 "1_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_ENABLE a permanently enabled " "Info: Pin 2_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 4008 4184 -400 "2_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_RX_DV a permanently disabled " "Info: Pin 2_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -392 4016 4192 -376 "2_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_RX_ER a permanently disabled " "Info: Pin 2_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -368 4016 4192 -352 "2_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_ENABLE a permanently enabled " "Info: Pin 3_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 3992 4168 584 "3_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_RX_DV a permanently disabled " "Info: Pin 3_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 608 4000 4176 624 "3_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_RX_ER a permanently disabled " "Info: Pin 3_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 632 4000 4176 648 "3_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_TX_ER a permanently enabled " "Info: Pin 0_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -328 5800 5976 -312 "0_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_TX_EN a permanently enabled " "Info: Pin 0_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -672 6224 6400 -656 "0_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_LCKREFN a permanently enabled " "Info: Pin 0_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -256 5800 5976 -240 "0_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_LCKREFN a permanently enabled " "Info: Pin 1_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 664 5816 5992 680 "1_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_TX_ER a permanently enabled " "Info: Pin 1_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 488 5792 5968 504 "1_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_TX_EN a permanently enabled " "Info: Pin 1_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 6240 6416 232 "1_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_LCKREFN a permanently enabled " "Info: Pin 3_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 792 3992 4168 808 "3_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_TX_ER a permanently enabled " "Info: Pin 3_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 712 3984 4160 728 "3_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_TX_EN a permanently enabled " "Info: Pin 3_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 472 4016 4192 488 "3_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_LCKREFN a permanently enabled " "Info: Pin 2_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 3992 4168 -200 "2_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_TX_ER a permanently enabled " "Info: Pin 2_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -272 4008 4184 -256 "2_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_TX_EN a permanently enabled " "Info: Pin 2_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -616 4240 4416 -600 "2_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[19\] a permanently enabled " "Info: Pin debug\[19\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[19] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[19\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[18\] a permanently enabled " "Info: Pin debug\[18\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[18] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[18\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[17\] a permanently enabled " "Info: Pin debug\[17\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[17] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[17\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[16\] a permanently enabled " "Info: Pin debug\[16\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[16] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[16\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[15\] a permanently enabled " "Info: Pin debug\[15\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[14\] a permanently enabled " "Info: Pin debug\[14\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[13\] a permanently enabled " "Info: Pin debug\[13\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[12\] a permanently enabled " "Info: Pin debug\[12\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[11\] a permanently enabled " "Info: Pin debug\[11\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[10\] a permanently enabled " "Info: Pin debug\[10\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[9\] a permanently enabled " "Info: Pin debug\[9\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[8\] a permanently enabled " "Info: Pin debug\[8\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[7\] a permanently disabled " "Info: Pin debug\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[6\] a permanently disabled " "Info: Pin debug\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[5\] a permanently disabled " "Info: Pin debug\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[4\] a permanently disabled " "Info: Pin debug\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[3\] a permanently disabled " "Info: Pin debug\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[2\] a permanently disabled " "Info: Pin debug\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.fit.smsg " "Info: Generated suppressed messages file C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Info: Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 07 14:11:19 2022 " "Info: Processing ended: Mon Feb 07 14:11:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:04:45 " "Info: Elapsed time: 00:04:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:31 " "Info: Total CPU time (on all processors): 00:07:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
