Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 21:53:14 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_jacobi_2d_imper_optimized_timing_summary_routed.rpt -pb kernel_jacobi_2d_imper_optimized_timing_summary_routed.pb -rpx kernel_jacobi_2d_imper_optimized_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_jacobi_2d_imper_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.058       -0.071                      2                 4143        0.091        0.000                      0                 4143        0.470        0.000                       0                  2949  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.058       -0.071                      2                 4143        0.091        0.000                      0                 4143        0.470        0.000                       0                  2949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.058ns,  Total Violation       -0.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.534ns (21.159%)  route 1.990ns (78.841%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X28Y57         FDRE                                         r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/Q
                         net (fo=10, routed)          0.452     1.393    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[49]_0[15]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.053     1.446 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm[1]_i_6/O
                         net (fo=5, routed)           0.330     1.777    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.830 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.365     2.194    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[41]
    SLICE_X24Y60         LUT6 (Prop_lut6_I5_O)        0.053     2.247 f  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__3_i_1/O
                         net (fo=5, routed)           0.166     2.413    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X24Y60         LUT2 (Prop_lut2_I1_O)        0.053     2.466 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_5/O
                         net (fo=4, routed)           0.677     3.143    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/r_in_V[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I4_O)        0.053     3.196 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.196    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_4
    SLICE_X27Y58         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
    SLICE_X27Y58         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.534ns (21.540%)  route 1.945ns (78.460%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X28Y57         FDRE                                         r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/Q
                         net (fo=10, routed)          0.452     1.393    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[49]_0[15]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.053     1.446 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm[1]_i_6/O
                         net (fo=5, routed)           0.330     1.777    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.830 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.365     2.194    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[41]
    SLICE_X24Y60         LUT6 (Prop_lut6_I5_O)        0.053     2.247 f  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__3_i_1/O
                         net (fo=5, routed)           0.163     2.410    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X24Y60         LUT2 (Prop_lut2_I1_O)        0.053     2.463 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_4/O
                         net (fo=4, routed)           0.635     3.098    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/r_in_V[0]
    SLICE_X24Y59         LUT6 (Prop_lut6_I3_O)        0.053     3.151 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.151    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X24Y59         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X24Y59         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X24Y59         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.534ns (21.954%)  route 1.898ns (78.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X28Y57         FDRE                                         r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/Q
                         net (fo=10, routed)          0.452     1.393    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[49]_0[15]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.053     1.446 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm[1]_i_6/O
                         net (fo=5, routed)           0.330     1.777    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.830 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.365     2.194    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[41]
    SLICE_X24Y60         LUT6 (Prop_lut6_I5_O)        0.053     2.247 f  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__3_i_1/O
                         net (fo=5, routed)           0.163     2.410    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X24Y60         LUT2 (Prop_lut2_I1_O)        0.053     2.463 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_4/O
                         net (fo=4, routed)           0.588     3.051    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/r_in_V[0]
    SLICE_X25Y58         LUT6 (Prop_lut6_I3_O)        0.053     3.104 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.104    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_4
    SLICE_X25Y58         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X25Y58         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X25Y58         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.534ns (21.958%)  route 1.898ns (78.042%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X28Y57         FDRE                                         r  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_operator_double_div5_fu_186/ap_CS_fsm_reg[45]/Q
                         net (fo=10, routed)          0.452     1.393    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[49]_0[15]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.053     1.446 f  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm[1]_i_6/O
                         net (fo=5, routed)           0.330     1.777    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.830 f  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.394     2.223    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X25Y59         LUT5 (Prop_lut5_I4_O)        0.053     2.276 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.128     2.405    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11_n_4
    SLICE_X25Y59         LUT5 (Prop_lut5_I1_O)        0.053     2.458 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.593     3.051    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/sel[1]
    SLICE_X24Y59         LUT6 (Prop_lut6_I1_O)        0.053     3.104 r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.104    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_4
    SLICE_X24Y59         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/ap_clk
    SLICE_X24Y59         FDRE                                         r  grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X24Y59         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_operator_double_div5_fu_186/grp_lut_div5_chunk_fu_140/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 i_reg_139_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_1_reg_163_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.414ns (20.923%)  route 1.565ns (79.077%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    ap_clk
    SLICE_X14Y71         FDRE                                         r  i_reg_139_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  i_reg_139_reg[8]/Q
                         net (fo=6, routed)           0.723     1.703    kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/Q[8]
    SLICE_X15Y72         LUT4 (Prop_lut4_I2_O)        0.053     1.756 f  kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=2, routed)           0.260     2.015    kernel_jacobi_2d_eOg_U16_n_35
    SLICE_X18Y72         LUT6 (Prop_lut6_I4_O)        0.053     2.068 r  i_1_reg_163[9]_i_1/O
                         net (fo=11, routed)          0.582     2.651    ap_NS_fsm13_out
    SLICE_X25Y73         FDSE                                         r  i_1_reg_163_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    ap_clk
    SLICE_X25Y73         FDSE                                         r  i_1_reg_163_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X25Y73         FDSE (Setup_fdse_C_S)       -0.367     2.736    i_1_reg_163_reg[0]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 i_reg_139_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.414ns (20.885%)  route 1.568ns (79.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    ap_clk
    SLICE_X14Y72         FDRE                                         r  i_reg_139_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  i_reg_139_reg[5]/Q
                         net (fo=10, routed)          0.768     1.748    kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/Q[5]
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.053     1.801 r  kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg_i_10/O
                         net (fo=4, routed)           0.364     2.165    kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg_i_10_n_4
    SLICE_X14Y72         LUT5 (Prop_lut5_I3_O)        0.053     2.218 r  kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg_i_1/O
                         net (fo=1, routed)           0.436     2.654    kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/tmp_3_fu_244_p2[9]
    DSP48_X0Y28          DSP48E1                                      r  kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/ap_clk
    DSP48_X0Y28          DSP48E1                                      r  kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X0Y28          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.306     2.797    kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 i_reg_139_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.467ns (20.146%)  route 1.851ns (79.854%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    ap_clk
    SLICE_X14Y71         FDRE                                         r  i_reg_139_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  i_reg_139_reg[8]/Q
                         net (fo=6, routed)           0.723     1.703    kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/Q[8]
    SLICE_X15Y72         LUT4 (Prop_lut4_I2_O)        0.053     1.756 f  kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=2, routed)           0.260     2.015    kernel_jacobi_2d_eOg_U16_n_35
    SLICE_X18Y72         LUT6 (Prop_lut6_I4_O)        0.053     2.068 r  i_1_reg_163[9]_i_1/O
                         net (fo=11, routed)          0.869     2.937    ap_NS_fsm13_out
    SLICE_X24Y74         LUT6 (Prop_lut6_I5_O)        0.053     2.990 r  ap_CS_fsm[71]_i_1/O
                         net (fo=1, routed)           0.000     2.990    ap_NS_fsm[71]
    SLICE_X24Y74         FDRE                                         r  ap_CS_fsm_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    ap_clk
    SLICE_X24Y74         FDRE                                         r  ap_CS_fsm_reg[71]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X24Y74         FDRE (Setup_fdre_C_D)        0.035     3.138    ap_CS_fsm_reg[71]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 i_reg_139_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_1_reg_163_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.414ns (21.699%)  route 1.494ns (78.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    ap_clk
    SLICE_X14Y71         FDRE                                         r  i_reg_139_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  i_reg_139_reg[8]/Q
                         net (fo=6, routed)           0.723     1.703    kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/Q[8]
    SLICE_X15Y72         LUT4 (Prop_lut4_I2_O)        0.053     1.756 f  kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=2, routed)           0.260     2.015    kernel_jacobi_2d_eOg_U16_n_35
    SLICE_X18Y72         LUT6 (Prop_lut6_I4_O)        0.053     2.068 r  i_1_reg_163[9]_i_1/O
                         net (fo=11, routed)          0.511     2.580    ap_NS_fsm13_out
    SLICE_X23Y73         FDRE                                         r  i_1_reg_163_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    ap_clk
    SLICE_X23Y73         FDRE                                         r  i_1_reg_163_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y73         FDRE (Setup_fdre_C_R)       -0.367     2.736    i_1_reg_163_reg[1]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 i_reg_139_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_1_reg_163_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.414ns (21.699%)  route 1.494ns (78.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    ap_clk
    SLICE_X14Y71         FDRE                                         r  i_reg_139_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  i_reg_139_reg[8]/Q
                         net (fo=6, routed)           0.723     1.703    kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/Q[8]
    SLICE_X15Y72         LUT4 (Prop_lut4_I2_O)        0.053     1.756 f  kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=2, routed)           0.260     2.015    kernel_jacobi_2d_eOg_U16_n_35
    SLICE_X18Y72         LUT6 (Prop_lut6_I4_O)        0.053     2.068 r  i_1_reg_163[9]_i_1/O
                         net (fo=11, routed)          0.511     2.580    ap_NS_fsm13_out
    SLICE_X23Y73         FDRE                                         r  i_1_reg_163_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    ap_clk
    SLICE_X23Y73         FDRE                                         r  i_1_reg_163_reg[4]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y73         FDRE (Setup_fdre_C_R)       -0.367     2.736    i_1_reg_163_reg[4]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/r_V_21_reg_789_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.322ns (14.021%)  route 1.975ns (85.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.672     0.672    grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/ap_clk
    SLICE_X23Y64         FDRE                                         r  grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]/Q
                         net (fo=108, routed)         1.975     2.916    grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5]_13[1]
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.053     2.969 r  grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/r_V_21_reg_789[1]_i_1/O
                         net (fo=1, routed)           0.000     2.969    grp_operator_double_div5_fu_186/grp_fu_347_p2[1]
    SLICE_X30Y50         FDRE                                         r  grp_operator_double_div5_fu_186/r_V_21_reg_789_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2948, unset)         0.638     3.138    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X30Y50         FDRE                                         r  grp_operator_double_div5_fu_186/r_V_21_reg_789_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_operator_double_div5_fu_186/r_V_21_reg_789_reg[1]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.467%)  route 0.160ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X34Y83         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.160     0.543    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_4_[23]
    SLICE_X38Y82         SRL16E                                       r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X38Y82         SRL16E                                       r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X38Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X37Y82         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[23]
    SLICE_X37Y82         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X37Y82         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.049     0.347    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[5]
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.044     0.342    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/din0_buf1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/ap_clk
    SLICE_X32Y87         FDRE                                         r  kernel_jacobi_2d_dEe_U14/din0_buf1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/din0_buf1_reg[63]/Q
                         net (fo=2, routed)           0.061     0.444    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X32Y87         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X32Y87         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].dout_array_reg[5][27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.118%)  route 0.078ns (37.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/ap_clk
    SLICE_X23Y55         FDRE                                         r  grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].dout_array_reg[5][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].dout_array_reg[5][27]/Q
                         net (fo=4, routed)           0.078     0.461    grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].dout_array_reg[5]_15[27]
    SLICE_X22Y55         LUT6 (Prop_lut6_I3_O)        0.028     0.489 r  grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/r_V_20_reg_784[25]_i_1/O
                         net (fo=1, routed)           0.000     0.489    grp_operator_double_div5_fu_186/grp_fu_342_p2[25]
    SLICE_X22Y55         FDRE                                         r  grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X22Y55         FDRE                                         r  grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 A_load_1_reg_506_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.906%)  route 0.053ns (29.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    ap_clk
    SLICE_X28Y78         FDRE                                         r  A_load_1_reg_506_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_506_reg[19]/Q
                         net (fo=1, routed)           0.053     0.436    kernel_jacobi_2d_dEe_U14/A_load_1_reg_506_reg[63][19]
    SLICE_X29Y78         LUT5 (Prop_lut5_I4_O)        0.028     0.464 r  kernel_jacobi_2d_dEe_U14/din1_buf1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.464    kernel_jacobi_2d_dEe_U14/din1[19]
    SLICE_X29Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/ap_clk
    SLICE_X29Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.061     0.359    kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/ap_clk
    SLICE_X29Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/din1_buf1_reg[19]/Q
                         net (fo=4, routed)           0.067     0.450    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[19]
    SLICE_X29Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X29Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.067     0.451    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[1]
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X43Y78         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_dEe_U14/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    kernel_jacobi_2d_dEe_U14/ap_clk
    SLICE_X31Y76         FDRE                                         r  kernel_jacobi_2d_dEe_U14/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_dEe_U14/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           0.067     0.451    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[13]
    SLICE_X31Y76         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X31Y76         FDRE                                         r  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div5_fu_186/xf_V_7_reg_794_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.130%)  route 0.055ns (29.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.283     0.283    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X24Y52         FDRE                                         r  grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_operator_double_div5_fu_186/r_V_20_reg_784_reg[17]/Q
                         net (fo=1, routed)           0.055     0.438    grp_operator_double_div5_fu_186/r_V_20_reg_784[17]
    SLICE_X25Y52         LUT3 (Prop_lut3_I0_O)        0.028     0.466 r  grp_operator_double_div5_fu_186/xf_V_7_reg_794[17]_i_1/O
                         net (fo=1, routed)           0.000     0.466    grp_operator_double_div5_fu_186/xf_V_7_fu_356_p3[17]
    SLICE_X25Y52         FDRE                                         r  grp_operator_double_div5_fu_186/xf_V_7_reg_794_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2948, unset)         0.298     0.298    grp_operator_double_div5_fu_186/ap_clk
    SLICE_X25Y52         FDRE                                         r  grp_operator_double_div5_fu_186/xf_V_7_reg_794_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.061     0.359    grp_operator_double_div5_fu_186/xf_V_7_reg_794_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y28   kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y29   kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y28   kernel_jacobi_2d_eOg_U18/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y28   kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][4]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][5]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][6]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][7]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X38Y85  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X27Y77  reg_207_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y87  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y87  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][8]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y87  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][6]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y86  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X38Y87  kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][8]_srl6/CLK



