{"vcs1":{"timestamp_begin":1680808125.404450287, "rt":0.74, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680808126.177823002, "rt":1.26, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1680808127.462873432, "rt":0.42, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680808125.127218549}
{"VCS_COMP_START_TIME": 1680808125.127218549}
{"VCS_COMP_END_TIME": 1680808128.524350770}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340716}}
{"stitch_vcselab": {"peak_mem": 222604}}
