// Seed: 26875814
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output reg id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wand id_1;
  assign id_1 = 1;
  always @(1) id_5 = -1'd0;
  wire id_7;
  assign id_1 = 1;
  assign module_1._id_0 = 0;
  assign id_1 = -1;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd45
) (
    input  wor  _id_0,
    output tri0 id_1,
    output tri  id_2
);
  reg [(  id_0  &  1  )  !=?  -1 'b0 : -1] id_4;
  nor primCall (id_2, id_5, id_4, id_6);
  always begin : LABEL_0
    id_4 = -1 | 1;
  end
  assign id_1 = -1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5
  );
endmodule
