<p><strong>TACHL coverage summary:</strong></p><p>Missing coveage seems to be mostly due to protection and programmable weights.</p><p>Here is a snippets on some of the files.</p><ul><li>arb_rr2.tachl<br/>width ==2 and width == 3 conditions missing</li><li>dffre.tachl<br/>jitterOn conditions missing</li><li>logic_tree.tachl<br/>logic.length &gt; 1  missing</li><li>sym_async_adapter.tachl<br/>protection code missing</li><li>sym_pipe_dp.tachl,sym_pipe_ctl.tachl, sym_switch_arb.tachl<br/>protection code missing<br/>Programmble weights for wrr1 missing.</li></ul><p> </p><p>Code coverage :</p><p>There are not glaring holes in code coveage.</p><p> </p>