msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-12 04:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllegacypinsechardware/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:5
msgid "Hardware"
msgstr "硬件"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:8
msgid "Introduction"
msgstr "简介"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:10
msgid "There is the Pinsec toplevel hardware diagram :"
msgstr "这是Pinsec顶层硬件图："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:16
msgid "RISCV"
msgstr "RISCV"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:18
msgid "The RISCV is a 5 stage pipelined CPU with following features :"
msgstr "RISCV是一款5级流水线CPU，具有以下特性："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:21
msgid "Instruction cache"
msgstr "指令缓存"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:22
msgid "Single cycle Barrel shifter"
msgstr "单周期桶式移位器"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:23
msgid "Single cycle MUL, 34 cycle DIV"
msgstr "单周期MUL、34周期DIV"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:24
msgid "Interruption support"
msgstr "中断支持"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:25
msgid "Dynamic branch prediction"
msgstr "动态分支预测"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:26
msgid "Debug port"
msgstr "调试端口"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:29
msgid "AXI4"
msgstr "AXI4"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:31
msgid ""
"As previously said, Pinsec integrates an AXI4 bus fabric. AXI4 is not the "
"easiest bus to work with but has many advantages like:"
msgstr "如前所述，Pinsec集成了AXI4总线结构。 "
"AXI4不是最容易使用的总线，但具有许多优点，例如："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:34
msgid "A flexible topology"
msgstr "灵活的拓扑结构"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:35
msgid "High bandwidth potential"
msgstr "高带宽潜力"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:36
msgid "Potential out of order request completion"
msgstr "潜在的乱序请求完成"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:37
msgid "Easy methods to meets clocks timings"
msgstr "满足时钟时序的简单方法"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:38
#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:59
msgid "Standard used by many IP cores"
msgstr "被许多IP核使用的标准"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:39
msgid "A handshake methodology that fits with SpinalHDL Stream."
msgstr "适合SpinalHDL反压流(Stream)的握手方法。"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:41
msgid ""
"From an Area utilization perspective, AXI4 is for sure not the lightest "
"solution, but some techniques could dramatically reduce that concern :"
msgstr "从面积利用率的角度来看，AXI4肯定不是最轻量的解决方案，但某些技术可以大大减少"
"这种担忧："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:44
msgid "Using Read-Only/Write-Only AXI4 variations where that is possible"
msgstr "在可能的情况下使用只读/只写AXI4变体"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:45
msgid ""
"Introducing an Axi4-Shared variation where a new ARW channel is introduced "
"to replace and combine AR and AW channels. This solution reduces resource "
"usage by a factor of two for the address decoding and the address "
"arbitration."
msgstr "引入Axi4-Shared变体，其中引入新的ARW通道来代替和组合AR和AW通道。该解决方案将"
"地址解码和地址仲裁的资源使用量减少了两倍。"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:46
msgid ""
"Timing relaxation is possible depending upon the interconnect "
"implementation, and if all masters never stall the R/B channel (RREADY and "
"BREADY are strapped to 1). Both xREADY signals can be removed by synthesis "
"in this case, relaxing timings."
msgstr ""
"根据互连实现的不同，如果所有主设备都不会使R/B通道停滞（RREADY和BREADY被固定为"
"1），则可以进行时序松弛。在这种情况下，可以通过综合去除两个xREADY信号，从而放"
"宽时序。"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:47
msgid ""
"As the AXI4 spec suggests, the interconnect can expand the transactions ID "
"by aggregating the corresponding input port ID. This allows the interconnect"
" to have an infinite number of pending requests and also to support out of "
"order completion with a negligible area cost (transaction ID expand)."
msgstr ""
"正如AXI4规范所建议的，互连可以通过聚合相应的输入端口ID来扩展事务ID。这允许互"
"连具有无限数量的待处理请求，并且能够以极小的面积成本（扩大事务ID）支持乱序完"
"成。"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:49
msgid "The Pinsec interconnect doesn't introduce latency cycles."
msgstr "Pinsec互连不会引入延迟周期。"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:52
msgid "APB3"
msgstr "APB3"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:54
msgid ""
"In Pinsec, all peripherals implement an APB3 bus to be interfaced. The APB3 "
"choice was motivated by following reasons :"
msgstr "在Pinsec中，所有外设均实现了一个APB3总线接口。选择APB3的原因如下："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:57
msgid "Very simple bus (no burst)"
msgstr "非常简单的总线（无突发）"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:58
msgid "Use very few resources"
msgstr "使用很少的资源"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:62
msgid "Generate the RTL"
msgstr "生成RTL"

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:64
msgid "To generate the RTL, you have multiple solutions :"
msgstr "要生成RTL，您有多种方案："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:66
msgid "You can download the SpinalHDL source code, and then run :"
msgstr "您可以下载SpinalHDL源代码，然后运行："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:72
msgid ""
"Or you can create your own main into your own SBT project and then run it :"
msgstr "或者您可以在自己的SBT项目中创建自己的main，然后运行它："

#: ../../SpinalHDL/Legacy/pinsec/hardware.rst:86
msgid ""
"Currently, only the verilog version was tested in simulation and in FPGA "
"because the last release of GHDL is not compatible with cocotb."
msgstr "目前，由于最新版本的GHDL与cocotb不兼容，因此仅在仿真和FPGA中测试了verilog版本"
"。"
