# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/types.sv" \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/fifo.sv" \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/verification/fifo_itf.sv" \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/verification/empty grader/grader.sv" \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/verification/testbench.sv" \
"../../../../Lab1_FIFO.srcs/sources_1/imports/fifo/verification/top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
