
****************
Macro Parameters
****************

Name                            : DREQ_FIFO_DREQ_FIFO_0_LSRAM_top
Family                          : PolarFire
Output Format                   : VHDL
Type                            : RAM
Write Block Enable Polarity     : Active High
Read Block Enable Polarity      : Active High
A_DOUT Enable Polarity          : None
B_DOUT Enable Polarity          : None
A_DOUT Sync-reset Polarity      : None
B_DOUT Sync-reset Polarity      : None
A_DOUT Async-reset Polarity     : None
B_DOUT Async-reset Polarity     : None
Reset Polarity                  : None
Read Clock Edge                 : Rising
Write Clock Edge                : Rising
A_REN Polarity                  : None
B_REN Polarity                  : None
Write Depth                     : 65536
Write Width                     : 40
Read Depth                      : 65536
Read Width                      : 40
Portname DataIn                 : W_DATA
Portname DataOut                : R_DATA
Portname WClock                 : W_CLK
Portname RClock                 : R_CLK
Portname WAddress               : W_ADDR
Portname RAddress               : R_ADDR
Portname Single Clock           : CLK
Portname Single Async-reset     : R_DATA_ARST_N
Portname DataAIn                : 
Portname DataBIn                : 
Portname DataAOut               : 
Portname DataBOut               : 
Portname AddressA               : 
Portname AddressB               : 
Portname CLKA                   : 
Portname CLKB                   : 
Portname RWA                    : 
Portname RWB                    : 
Portname BLKA                   : 
Portname BLKB                   : 
Portname A_DOUT_EN              : R_DATA_EN
Portname B_DOUT_EN              : 
Portname A_DOUT_SRST_N          : R_DATA_SRST_N
Portname B_DOUT_SRST_N          : 
Portname A_DOUT_ARST_N          : 
Portname B_DOUT_ARST_N          : 
Portname Write Enable           : W_EN
Portname Read Enable            : R_EN
Portname A_WBYTE_EN             : 
Portname B_WBYTE_EN             : 
Portname A_REN                  : 
Portname B_REN                  : 
LPM_HINT                        : 0
Device                          : 300
RAM Type                        : Two Port
Optimized for                   : Speed
Initialize RAM                  : False
Clocks                          : Independent Read and Write Clocks
Byte Enables                    : No
Read Pipeline A                 : No
Read Pipeline B                 : No
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
ECC Type                        : Disabled
Lock access                     : Off
ACCESS_BUSY                     : Disabled

Cascade Configuration: 
     Write Port configuration   : 16384x1
     Read Port configuration    : 16384x1
     Number of blocks depth wise: 4
     Number of blocks width wise: 40

Wrote VHDL netlist to C:/Users/vadim/Desktop/Firmware/ROC_FW/Test/ROC/ROC/component/work/DREQ_FIFO/DREQ_FIFO_0/rtl\vhdl\core\DREQ_FIFO_DREQ_FIFO_0_LSRAM_top.vhd.
