Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/clk25MHz.vhd" in Library work.
Architecture behavioral of Entity clk25mhz is up to date.
Compiling vhdl file "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/top.vhdl" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk25MHz> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/top.vhdl" line 105: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <display> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <VGA_Red<2>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <VGA_Red<1>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk25MHz> in library <work> (Architecture <behavioral>).
Entity <clk25MHz> analyzed. Unit <clk25MHz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk25MHz>.
    Related source file is "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/clk25MHz.vhd".
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk25MHz> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/top.vhdl".
WARNING:Xst:1781 - Signal <display> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <current_pixel<1:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <VGA_Red<0>>.
    Found 3-bit register for signal <VGA_Green>.
    Found 2-bit register for signal <VGA_Blue>.
    Found 1-bit register for signal <HSync>.
    Found 1-bit register for signal <VSync>.
    Found 8-bit register for signal <Led>.
    Found 8-bit register for signal <current_pixel>.
    Found 10-bit up counter for signal <hCount>.
    Found 11-bit comparator greatequal for signal <HSync$cmp_ge0000> created at line 87.
    Found 11-bit comparator lessequal for signal <HSync$cmp_le0000> created at line 87.
    Found 10-bit up counter for signal <vCount>.
    Found 11-bit comparator lessequal for signal <VGA_Red_0$cmp_le0000> created at line 101.
    Found 11-bit comparator lessequal for signal <VGA_Red_0$cmp_le0001> created at line 101.
    Found 11-bit comparator greatequal for signal <VSync$cmp_ge0000> created at line 94.
    Found 11-bit comparator lessequal for signal <VSync$cmp_le0000> created at line 94.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 8
 1-bit register                                        : 4
 2-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <current_pixel_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_Red_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <current_pixel_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <current_pixel_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2404 -  FFs/Latches <current_pixel<0:-1>> (without init value) have a constant value of 0 in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <VGA_Red_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 75
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2_D                      : 1
#      LUT3                        : 1
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 8
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 36
#      FDE                         : 8
#      FDR                         : 18
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 8
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       26  out of   4656     0%  
 Number of Slice Flip Flops:             36  out of   9312     0%  
 Number of 4 input LUTs:                 35  out of   9312     0%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock25MHz/slow_clk1               | BUFG                   | 35    |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.688ns (Maximum Frequency: 175.809MHz)
   Minimum input arrival time before clock: 1.973ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock25MHz/slow_clk1'
  Clock period: 5.688ns (frequency: 175.809MHz)
  Total number of paths / destination ports: 629 / 65
-------------------------------------------------------------------------
Delay:               5.688ns (Levels of Logic = 3)
  Source:            hCount_9 (FF)
  Destination:       vCount_0 (FF)
  Source Clock:      clock25MHz/slow_clk1 rising
  Destination Clock: clock25MHz/slow_clk1 rising

  Data Path: hCount_9 to vCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.637  hCount_9 (hCount_9)
     LUT4:I3->O            2   0.704   0.451  vCount_and0000171 (vCount_and0000171)
     LUT4_L:I3->LO         1   0.704   0.104  vCount_and0000127 (vCount_cmp_eq0000)
     LUT4:I3->O           10   0.704   0.882  vCount_and000034 (vCount_and0000)
     FDRE:R                    0.911          vCount_0
    ----------------------------------------
    Total                      5.688ns (3.614ns logic, 2.074ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clock25MHz/slow_clk (FF)
  Destination:       clock25MHz/slow_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock25MHz/slow_clk to clock25MHz/slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clock25MHz/slow_clk (clock25MHz/slow_clk1)
     FDR:R                     0.911          clock25MHz/slow_clk
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock25MHz/slow_clk1'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            sw<6> (PAD)
  Destination:       VGA_Blue_0 (FF)
  Destination Clock: clock25MHz/slow_clk1 rising

  Data Path: sw<6> to VGA_Blue_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  sw_6_IBUF (sw_6_IBUF)
     FDR:D                     0.308          VGA_Blue_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock25MHz/slow_clk1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            VSync (FF)
  Destination:       VSync (PAD)
  Source Clock:      clock25MHz/slow_clk1 rising

  Data Path: VSync to VSync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  VSync (VSync_OBUF)
     OBUF:I->O                 3.272          VSync_OBUF (VSync)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.56 secs
 
--> 

Total memory usage is 153508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    3 (   0 filtered)

