#  The client 10.243.13.80(4) dump flag has just been turned on !
--> ten_drvr_ctl_logging( 0x1 );
#  The client 10.243.13.80(4) dump flag has just been turned off !
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_is_ws_in_progress( 0x0 );
ten_dev_main_init( 0x0 );
ten_mod_main_init( 0x0, 0x0 );
ten_mod_main_init( 0x0, 0x1 );
ten_hl_config_global( 0x0, 0x1, 0x1, 0x1, 0x1, 0x1 );
# WR: 0x00003 = 0x00BE
# WR: 0x00012 = 0x0000
# WR: 0x00026 = 0x0000
# WR: 0x00012 = 0x0000
# WR: 0x00A02 = 0x4206
# WR: 0x00A05 = 0x0033
# WR: 0x00A00 = 0x0000
# WR: 0x00A09 = 0x0000
# WR: 0x00A0A = 0x0000
# WR: 0x00A0C = 0x8000
# WR: 0x00A0C = 0x0000
# WR: 0x00013 = 0x0000
# WR: 0x00011 = 0x0000
# WR: 0x00004 = 0x000F
# WR: 0x00005 = 0x00FF
# WR: 0x00006 = 0x00FF
# WR: 0x00007 = 0x00FF
# WR: 0x00013 = 0x0000
# WR: 0x00021 = 0x00F0
# WR: 0x00021 = 0xF0F0
# WR: 0x00021 = 0xF0F0
# WR: 0x00022 = 0xFFFF
# WR: 0x00023 = 0x0000
# WR: 0x00002 = 0x000F
# WR: 0x0006C = 0x0000
# WR: 0x01001 = 0x0044
# WR: 0x01002 = 0x0044
# WR: 0x01003 = 0x0044
# WR: 0x01004 = 0x0044
# WR: 0x00016 = 0xFF00
# WR: 0x02001 = 0x0044
# WR: 0x02002 = 0x0044
# WR: 0x02003 = 0x0044
# WR: 0x02004 = 0x0044
# WR: 0x00017 = 0xFF00
# WR: 0x00011 = 0x0000
# WR: 0x00A41 = 0x0000
# WR: 0x00A81 = 0x0000
# WR: 0x00AC1 = 0x0000
# WR: 0x00B01 = 0x0000
# WR: 0x00B41 = 0x0000
# WR: 0x00B81 = 0x0000
# WR: 0x00BC1 = 0x0000
# WR: 0x00C01 = 0x0000
# WR: 0x00C41 = 0x0000
# WR: 0x00C81 = 0x0000
# WR: 0x00CC1 = 0x0000
# WR: 0x00D01 = 0x0000
# WR: 0x00D41 = 0x0000
# WR: 0x00D81 = 0x0000
# WR: 0x00DC1 = 0x0000
# WR: 0x00E01 = 0x0000
# WR: 0x01001 = 0x0011
# WR: 0x01002 = 0x0011
# WR: 0x01003 = 0x0011
# WR: 0x01004 = 0x0011
# WR: 0x00016 = 0xFFFF
# WR: 0x02001 = 0x0011
# WR: 0x02002 = 0x0011
# WR: 0x02003 = 0x0011
# WR: 0x02004 = 0x0011
# WR: 0x00017 = 0xFFFF
# WR: 0x00A41 = 0x0000
# WR: 0x00A81 = 0x0000
# WR: 0x00AC1 = 0x0000
# WR: 0x00B01 = 0x0000
# WR: 0x00B41 = 0x0000
# WR: 0x00B81 = 0x0000
# WR: 0x00BC1 = 0x0000
# WR: 0x00C01 = 0x0000
# WR: 0x00C41 = 0x0000
# WR: 0x00C81 = 0x0000
# WR: 0x00CC1 = 0x0000
# WR: 0x00D01 = 0x0000
# WR: 0x00D41 = 0x0000
# WR: 0x00D81 = 0x0000
# WR: 0x00DC1 = 0x0000
# WR: 0x00E01 = 0x0000
# WR: 0x00011 = 0x0000
ten_hl_ohpp_and_shadow_ram_init( 0x0 );
# WR: 0x00015 = 0x0008
# WR: 0x00003 = 0x00B2
# WR: 0x09238 = 0xF000
# WR: 0x09238 = 0xFF00
# WR: 0x09238 = 0xFF1F
# WR: 0x0923A = 0x0000
# WR: 0x092C3 = 0x0270
# WR: 0x00015 = 0x0000
# WR: 0x00003 = 0x00A2
# WR: 0x0D238 = 0xF000
# WR: 0x0D238 = 0xFF00
# WR: 0x0D238 = 0xFF1F
# WR: 0x0D23A = 0x0000
# WR: 0x0D2C3 = 0x0270
ten_cb_rates( 0x0, 10709225320.000000, 0.000000 );
ten_hl_fracdiv_config( 0x0, 0x0, 0x1954fc40, 0x27e51cf );
# WR: 0x00410 = 0x0000
# WR: 0x00411 = 0x0000
# WR: 0x00414 = 0x0003
# WR: 0x0041B = 0x0028
# WR: 0x00413 = 0x4AD3
# WR: 0x00412 = 0x00A3
# WR: 0x00411 = 0x0001
# WR: 0x00415 = 0x0001
# WR: 0x00416 = 0x0001
# WR: 0x00410 = 0x0001
# WR: 0x00410 = 0x0000
ten_dev_is_ws_in_progress( 0x0 );
ten_mpif_rxdiv_cfg0_mode_t41( 0x0, 0x0, 0x0 );
# WR: 0x00134 = 0x0000
ten_hsif_provision_datapath( 0x0, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
# WR: 0x01001 = 0x0000
# WR: 0x01002 = 0x0000
# WR: 0x01003 = 0x0000
# WR: 0x01004 = 0x0000
ten_hsif_provision_datapath( 0x1, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
# WR: 0x02001 = 0x0000
# WR: 0x02002 = 0x0000
# WR: 0x02003 = 0x0000
# WR: 0x02004 = 0x0000
ten_dev_is_t41( 0x0 );
ten_hsif_set_ok_ctrl( 0x0, 0xff, 0x0, 0x0 );
# WR: 0x01007 = 0xFFF0
ten_hl_config_sfi42_10g( 0x0, 0x0, 0x5, 0x1954fc40, 0x0, 0x1 );
# WR: 0x01111 = 0x0000
# WR: 0x01115 = 0x0033
# WR: 0x01080 = 0x0000
# WR: 0x010A2 = 0x0000
# WR: 0x010C4 = 0x0000
# WR: 0x010E6 = 0x0000
# WR: 0x01084 = 0x0033
# WR: 0x010A6 = 0x0033
# WR: 0x010C8 = 0x0033
# WR: 0x010EA = 0x0033
# WR: 0x00005 = 0x00FF
# WR: 0x01001 = 0x0044
# WR: 0x0108B = 0x0000
# WR: 0x010AD = 0x0000
# WR: 0x010CF = 0x0000
# WR: 0x010F1 = 0x0000
# WR: 0x0108C = 0x0000
# WR: 0x010AE = 0x0000
# WR: 0x010D0 = 0x0000
# WR: 0x010F2 = 0x0000
# WR: 0x01119 = 0x0000
# WR: 0x0111A = 0x0000
# WR: 0x01113 = 0x087F
# WR: 0x01110 = 0x0104
# WR: 0x01080 = 0x0004
# WR: 0x010A2 = 0x0004
# WR: 0x010C4 = 0x0004
# WR: 0x010E6 = 0x0004
# WR: 0x01081 = 0x100B
# WR: 0x010A3 = 0x100B
# WR: 0x010C5 = 0x100B
# WR: 0x010E7 = 0x100B
# WR: 0x01112 = 0x100A
# WR: 0x01112 = 0x110A
# WR: 0x01098 = 0x2099
# WR: 0x010BA = 0x2099
# WR: 0x010DC = 0x2099
# WR: 0x010FE = 0x2099
# WR: 0x0190A = 0x000C
# WR: 0x0190A = 0x0000
# WR: 0x01083 = 0x0030
# WR: 0x010A5 = 0x0030
# WR: 0x010C7 = 0x0030
# WR: 0x010E9 = 0x0030
# WR: 0x01084 = 0x0033
# WR: 0x010A6 = 0x0033
# WR: 0x010C8 = 0x0033
# WR: 0x010EA = 0x0033
# WR: 0x01085 = 0x2003
# WR: 0x010A7 = 0x2003
# WR: 0x010C9 = 0x2003
# WR: 0x010EB = 0x2003
# WR: 0x01088 = 0x0F1F
# WR: 0x010AA = 0x0F1F
# WR: 0x010CC = 0x0F1F
# WR: 0x010EE = 0x0F1F
# WR: 0x01108 = 0x0030
# WR: 0x0110A = 0x0030
# WR: 0x0110C = 0x0030
# WR: 0x0110E = 0x0030
# WR: 0x01114 = 0x0072
# WR: 0x01115 = 0x0077
# WR: 0x01098 = 0x2089
# WR: 0x010BA = 0x2089
# WR: 0x010DC = 0x2089
# WR: 0x010FE = 0x2089
# WR: 0x00005 = 0x00EE
# WR: 0x00016 = 0xEEEE
# WR: 0x00020 = 0x0000
# WR: 0x0190C = 0x0008
# WR: 0x01000 = 0xE6E6
# WR: 0x00A41 = 0x0000
# WR: 0x00A45 = 0x0033
# WR: 0x00A49 = 0x0000
# WR: 0x00A4A = 0x0000
# WR: 0x00A43 = 0x0876
# WR: 0x00A42 = 0x4009
# WR: 0x00A40 = 0x0400
# WR: 0x00A40 = 0x8400
# WR: 0x00A4C = 0x8000
# WR: 0x00A4C = 0x0000
# WR: 0x00B41 = 0x0000
# WR: 0x00B45 = 0x0033
# WR: 0x00B49 = 0x0000
# WR: 0x00B4A = 0x0000
# WR: 0x00B43 = 0x0876
# WR: 0x00B42 = 0x4009
# WR: 0x00B40 = 0x0400
# WR: 0x00B40 = 0x8400
# WR: 0x00B4C = 0x8000
# WR: 0x00B4C = 0x0000
# WR: 0x01130 = 0x0003
# WR: 0x01131 = 0x0003
# WR: 0x01132 = 0x0003
# WR: 0x01133 = 0x0003
# WR: 0x01134 = 0x0003
# WR: 0x01130 = 0x0002
# WR: 0x01131 = 0x0002
# WR: 0x01132 = 0x0002
# WR: 0x01133 = 0x0002
# WR: 0x01134 = 0x0002
ten_dev_is_t41( 0x0 );
ten_hl_syncdsync_datapath_config_t41( 0x0, 0x0, 0x0, 0x0, 0xd, 0x10, 0x5, 0x3, 0x40, 0xff, 0x0, 0x4 );
ten_mpif_global_clock_disable_common( 0x0, 0x1, 0x1 );
# WR: 0x00015 = 0x0000
ten_mpif_global_reset_common( 0x0, 0x0, 0x2 );
# WR: 0x00003 = 0x00A0
ten_mpif_global_reset_common( 0x0, 0x0, 0x20 );
# WR: 0x00003 = 0x0080
ten_hl_config_otu2_kpga( 0x0, 0x0, 0x5, 0x0, 0x3, 0x1 );
# WR: 0x0001C = 0x0FEE
# WR: 0x0001A = 0x07BB
# WR: 0x0001C = 0x0EEE
# WR: 0x0000C = 0x0FEE
# WR: 0x0000C = 0x0EEE
# WR: 0x0000C = 0x0EEF
# WR: 0x0000C = 0x0EEF
# WR: 0x0001C = 0x0EEE
# WR: 0x0001A = 0x07BB
# WR: 0x0001C = 0x0EEE
# WR: 0x0000C = 0x0EEE
# WR: 0x0000C = 0x0EEE
# WR: 0x11000 = 0x017F
# WR: 0x11090 = 0x081A
# WR: 0x11180 = 0x8895
# WR: 0x11181 = 0x0000
# WR: 0x11108 = 0x210B
# WR: 0x11115 = 0x8001
# WR: 0x11115 = 0x0001
# WR: 0x11115 = 0x0201
# WR: 0x11115 = 0x0201
# WR: 0x11115 = 0x0201
# WR: 0x11115 = 0x0201
# WR: 0x11115 = 0x0201
# WR: 0x11106 = 0x0FE3
# WR: 0x11107 = 0x0010
# WR: 0x11118 = 0x0000
# WR: 0x11305 = 0x020C
# WR: 0x11303 = 0x3383
# WR: 0x11108 = 0x2583
# WR: 0x11109 = 0x0820
# WR: 0x1110A = 0x0218
# WR: 0x1110D = 0x01EC
# WR: 0x1110E = 0x01EC
# WR: 0x0000C = 0x0EFE
# WR: 0x0000C = 0x0EFE
# WR: 0x0001C = 0x0EEE
# WR: 0x0001A = 0x07BB
# WR: 0x0001C = 0x0EEE
# WR: 0x0000C = 0x0EEE
# WR: 0x0000C = 0x0EEE
# WR: 0x11000 = 0x017F
# WR: 0x1100A = 0x3000
# WR: 0x11201 = 0x0006
# WR: 0x11E01 = 0x0080
# WR: 0x11E01 = 0x0080
# WR: 0x11E01 = 0x0080
# WR: 0x11E01 = 0x0080
# WR: 0x11E02 = 0x0000
# WR: 0x11E02 = 0x0000
# WR: 0x11E02 = 0x0000
# WR: 0x11E03 = 0x0000
# WR: 0x11E4D = 0x0000
# WR: 0x11E04 = 0x0000
# WR: 0x11E05 = 0x0000
# WR: 0x11E06 = 0x0000
# WR: 0x11E09 = 0x0000
# WR: 0x11E09 = 0x0000
# WR: 0x11E4B = 0x0000
# WR: 0x11ECF = 0x0000
# WR: 0x11ECF = 0x0000
# WR: 0x11ECF = 0x0000
# WR: 0x11ECF = 0x0000
# WR: 0x11E50 = 0x0000
# WR: 0x11E8F = 0x0000
# WR: 0x11E55 = 0x0000
# WR: 0x11E56 = 0x0000
# WR: 0x11E57 = 0x0000
# WR: 0x11E58 = 0x0000
# WR: 0x11E59 = 0x0000
# WR: 0x11E5A = 0x0000
# WR: 0x11E5B = 0x0000
# WR: 0x11E5C = 0x0000
# WR: 0x11E5D = 0x0000
# WR: 0x11E5E = 0x0000
# WR: 0x11E5F = 0x0000
# WR: 0x11E60 = 0x0000
# WR: 0x11E61 = 0x0000
# WR: 0x11289 = 0x0002
# WR: 0x11283 = 0x0010
# WR: 0x11283 = 0x0010
# WR: 0x11283 = 0x0010
# WR: 0x11283 = 0x0010
# WR: 0x11280 = 0x0FE3
# WR: 0x11282 = 0x0010
# WR: 0x11284 = 0x0000
# WR: 0x11288 = 0x0000
# WR: 0x1129D = 0x0005
# WR: 0x1129F = 0x0003
# WR: 0x11C15 = 0x0003
# WR: 0x112BD = 0x0000
# WR: 0x11143 = 0x0000
# WR: 0x11115 = 0x0201
# WR: 0x11283 = 0x0010
# WR: 0x11115 = 0x0203
# WR: 0x11283 = 0x0010
# WR: 0x11284 = 0x0000
# WR: 0x00003 = 0x0000
# WR: 0x00015 = 0x0000
# WR: 0x09238 = 0xFF1F
# WR: 0x0923A = 0x0000
# WR: 0x09258 = 0x000A
# WR: 0x09224 = 0x0000
# WR: 0x112A1 = 0x00FF
# WR: 0x11090 = 0x081A
# WR: 0x11115 = 0x0203
# WR: 0x11C0F = 0xFF01
# WR: 0x11201 = 0x0006
# WR: 0x1129D = 0x001B
# WR: 0x11283 = 0x0010
# WR: 0x112A1 = 0x0081
# WR: 0x11201 = 0x0004
# WR: 0x11200 = 0x0003
# WR: 0x11202 = 0x0000
# WR: 0x11203 = 0x0000
# WR: 0x1129D = 0x001B
# WR: 0x1129D = 0x001F
# WR: 0x1129F = 0x00FE
# WR: 0x11C15 = 0x00FE
# WR: 0x11090 = 0x091A
# WR: 0x1110D = 0x01EC
# WR: 0x1110E = 0x01EC
# WR: 0x112A1 = 0x00FF
# WR: 0x11083 = 0x0001
# WR: 0x11084 = 0x0000
ten_hl_config_fec_t41( 0x0, 0x0, 0x0, 0xd );
# WR: 0x00018 = 0x03FA
# WR: 0x00009 = 0x03FA
# WR: 0x00027 = 0x000F
# WR: 0x05010 = 0x6000
# WR: 0x05030 = 0x0000
# WR: 0x11108 = 0x1583
# WR: 0x11289 = 0x0004
# WR: 0x05010 = 0x7000
# WR: 0x11108 = 0x1D83
# WR: 0x11289 = 0x0005
ten_hl_n10g_config_lof_from_traffic( 0x0, 0x0, 0x5, 0xd );
# WR: 0x1110D = 0x01EC
# WR: 0x1110E = 0x01EC
ten_hl_n10g_config_lom_from_traffic( 0x0, 0x0, 0x5, 0xd );
# WR: 0x11DC5 = 0x0271
# WR: 0x11DC6 = 0x0001
# WR: 0x11D73 = 0x0002
# WR: 0x11C0A = 0x0502
ten_hsif_set_ok_ctrl( 0x0, 0xff, 0x0, 0x0 );
# WR: 0x01007 = 0xFFF0
ten_hl_mr_config_clockmux( 0x0, 0x0 );
# WR: 0x01098 = 0x2088
# WR: 0x010BA = 0x2088
# WR: 0x010DC = 0x2088
# WR: 0x010FE = 0x2088
# WR: 0x0002B = 0x0001
# WR: 0x00030 = 0x0001
ten_mpif_clock_select_gpll_in( 0x0, 0x0, 0x0, 0x0, 0x0 );
# WR: 0x00021 = 0xF0E0
ten_hl_gpllx1_waitfor_gpll_lock( 0x0, 0x1 );
ten_hl_config_remove_module_soft_resets( 0x0, 0x0, 0x5 );
# WR: 0x11000 = 0x0000
# WR: 0x04000 = 0x0000
# WR: 0x04080 = 0x0000
# WR: 0x04000 = 0x0000
ten_mpif_set_clock_switch_force( 0x0, 0x0, 0x0, 0x2, 0x0 );
# WR: 0x00029 = 0x0000
# WR: 0x0002E = 0x0000
ten_mpif_global_reset_hsif( 0x0, 0x0, 0x2, 0x0 );
# WR: 0x00004 = 0x000A
ten_reg_read( 0x0, 0x11098 );
