// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dateport_C5_conv_HH_
#define _dateport_C5_conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dateport_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dateport_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dateport_fcmp_32ns_32ns_1_1.h"

namespace ap_rtl {

struct dateport_C5_conv : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > C5_v_address0;
    sc_out< sc_logic > C5_v_ce0;
    sc_out< sc_logic > C5_v_we0;
    sc_out< sc_lv<32> > C5_v_d0;
    sc_in< sc_lv<32> > C5_v_q0;
    sc_out< sc_lv<9> > S4_y_address0;
    sc_out< sc_logic > S4_y_ce0;
    sc_in< sc_lv<32> > S4_y_q0;
    sc_out< sc_lv<14> > C5_mapData_address0;
    sc_out< sc_logic > C5_mapData_ce0;
    sc_in< sc_lv<32> > C5_mapData_q0;
    sc_out< sc_lv<5> > C5_bias_address0;
    sc_out< sc_logic > C5_bias_ce0;
    sc_in< sc_lv<32> > C5_bias_q0;
    sc_out< sc_lv<5> > C5_y_address0;
    sc_out< sc_logic > C5_y_ce0;
    sc_out< sc_logic > C5_y_we0;
    sc_out< sc_lv<32> > C5_y_d0;


    // Module declarations
    dateport_C5_conv(sc_module_name name);
    SC_HAS_PROCESS(dateport_C5_conv);

    ~dateport_C5_conv();

    sc_trace_file* mVcdFile;

    dateport_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dateport_fadd_32ns_32ns_32_5_full_dsp_U24;
    dateport_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dateport_fmul_32ns_32ns_32_4_max_dsp_U25;
    dateport_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dateport_fcmp_32ns_32ns_1_1_U26;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_36;
    sc_signal< sc_lv<9> > indvar_flatten4_reg_182;
    sc_signal< sc_lv<5> > j_reg_193;
    sc_signal< sc_lv<6> > indvar_flatten_reg_204;
    sc_signal< sc_lv<3> > k_reg_215;
    sc_signal< sc_lv<3> > m_reg_226;
    sc_signal< sc_lv<32> > reg_254;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_3;
    sc_signal< bool > ap_sig_bdd_90;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_633;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_10;
    sc_signal< bool > ap_sig_bdd_105;
    sc_signal< sc_lv<5> > i_6_fu_265_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_115;
    sc_signal< sc_lv<1> > exitcond3_fu_276_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_124;
    sc_signal< sc_lv<5> > i_7_fu_282_p2;
    sc_signal< sc_lv<5> > i_7_reg_612;
    sc_signal< sc_lv<64> > tmp_s_fu_288_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_617;
    sc_signal< sc_lv<5> > C5_v_addr_1_reg_623;
    sc_signal< sc_lv<10> > C5_mapData_addr1_cast_fu_301_p1;
    sc_signal< sc_lv<10> > C5_mapData_addr1_cast_reg_628;
    sc_signal< sc_lv<1> > exitcond_flatten4_fu_305_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten4_reg_633_pp0_it1;
    sc_signal< sc_lv<9> > indvar_flatten_next4_fu_311_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next4_reg_637;
    sc_signal< sc_lv<5> > j_mid2_fu_355_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_642;
    sc_signal< sc_lv<3> > m_mid2_fu_375_p3;
    sc_signal< sc_lv<3> > m_mid2_reg_649;
    sc_signal< sc_lv<3> > k_mid2_fu_383_p3;
    sc_signal< sc_lv<3> > k_mid2_reg_656;
    sc_signal< sc_lv<32> > C5_mapData_addr4_fu_432_p2;
    sc_signal< sc_lv<32> > C5_mapData_addr4_reg_662;
    sc_signal< sc_lv<6> > indvar_flatten_next_fu_444_p3;
    sc_signal< sc_lv<6> > indvar_flatten_next_reg_668;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_4;
    sc_signal< bool > ap_sig_bdd_162;
    sc_signal< sc_lv<3> > m_2_fu_547_p2;
    sc_signal< sc_lv<3> > m_2_reg_683;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_5;
    sc_signal< bool > ap_sig_bdd_177;
    sc_signal< sc_lv<32> > grp_fu_243_p2;
    sc_signal< sc_lv<32> > tmp_38_reg_698;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg5_fsm_8;
    sc_signal< bool > ap_sig_bdd_188;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_9;
    sc_signal< bool > ap_sig_bdd_198;
    sc_signal< sc_lv<32> > C5_bias_load_reg_708;
    sc_signal< sc_lv<32> > grp_fu_237_p2;
    sc_signal< sc_lv<32> > temp_reg_713;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_15;
    sc_signal< bool > ap_sig_bdd_208;
    sc_signal< sc_lv<1> > tmp_34_fu_587_p2;
    sc_signal< sc_lv<1> > tmp_34_reg_720;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_16;
    sc_signal< bool > ap_sig_bdd_217;
    sc_signal< sc_lv<5> > i_reg_160;
    sc_signal< sc_lv<1> > exitcond4_fu_259_p2;
    sc_signal< sc_lv<5> > i_1_reg_171;
    sc_signal< sc_logic > ap_sig_cseq_ST_st23_fsm_17;
    sc_signal< bool > ap_sig_bdd_240;
    sc_signal< sc_lv<9> > indvar_flatten4_phi_fu_186_p4;
    sc_signal< sc_lv<5> > j_phi_fu_197_p4;
    sc_signal< sc_lv<6> > indvar_flatten_phi_fu_208_p4;
    sc_signal< sc_lv<3> > k_phi_fu_219_p4;
    sc_signal< sc_lv<3> > m_phi_fu_230_p4;
    sc_signal< sc_lv<64> > tmp_fu_271_p1;
    sc_signal< sc_lv<64> > tmp_86_fu_512_p1;
    sc_signal< sc_lv<64> > tmp_87_fu_542_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_7;
    sc_signal< bool > ap_sig_bdd_265;
    sc_signal< sc_lv<32> > grp_fu_237_p0;
    sc_signal< sc_lv<32> > grp_fu_237_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_11;
    sc_signal< bool > ap_sig_bdd_284;
    sc_signal< sc_lv<32> > grp_fu_243_p0;
    sc_signal< sc_lv<32> > grp_fu_243_p1;
    sc_signal< sc_lv<32> > tmp_33_fu_249_p0;
    sc_signal< sc_lv<32> > tmp_33_fu_249_p1;
    sc_signal< sc_lv<9> > tmp_83_fu_293_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_317_p2;
    sc_signal< sc_lv<1> > exitcond_fu_337_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_331_p2;
    sc_signal< sc_lv<5> > j_s_fu_349_p2;
    sc_signal< sc_lv<3> > k_mid_fu_323_p3;
    sc_signal< sc_lv<1> > exitcond_mid_fu_343_p2;
    sc_signal< sc_lv<1> > tmp_84_fu_369_p2;
    sc_signal< sc_lv<3> > k_7_fu_363_p2;
    sc_signal< sc_lv<10> > tmp_52_trn_cast1_fu_397_p1;
    sc_signal< sc_lv<10> > C5_mapData_addr2_fu_401_p2;
    sc_signal< sc_lv<3> > tmp_36_fu_391_p2;
    sc_signal< sc_lv<12> > tmp_80_fu_414_p3;
    sc_signal< sc_lv<32> > p_shl13_fu_422_p1;
    sc_signal< sc_lv<32> > C5_mapData_addr2_cast_fu_406_p1;
    sc_signal< sc_lv<32> > tmp_55_trn_fu_410_p1;
    sc_signal< sc_lv<32> > C5_mapData_addr3_fu_426_p2;
    sc_signal< sc_lv<6> > indvar_flatten_op_fu_438_p2;
    sc_signal< sc_lv<7> > tmp_85_fu_458_p3;
    sc_signal< sc_lv<8> > p_shl27_cast_fu_465_p1;
    sc_signal< sc_lv<8> > tmp_52_trn_cast_fu_452_p1;
    sc_signal< sc_lv<8> > tmp_53_trn_cast_fu_455_p1;
    sc_signal< sc_lv<8> > S4_y_addr5_fu_469_p2;
    sc_signal< sc_lv<8> > S4_y_addr6_fu_475_p2;
    sc_signal< sc_lv<10> > tmp_79_fu_488_p3;
    sc_signal< sc_lv<32> > p_shl_fu_496_p1;
    sc_signal< sc_lv<32> > S4_y_addr6_cast_fu_481_p1;
    sc_signal< sc_lv<32> > tmp_56_trn_fu_485_p1;
    sc_signal< sc_lv<32> > S4_y_addr7_fu_500_p2;
    sc_signal< sc_lv<32> > S4_y_addr8_fu_506_p2;
    sc_signal< sc_lv<3> > tmp_37_fu_517_p2;
    sc_signal< sc_lv<32> > tmp_81_fu_526_p2;
    sc_signal< sc_lv<32> > tmp_58_trn_fu_522_p1;
    sc_signal< sc_lv<32> > C5_mapData_addr5_fu_531_p2;
    sc_signal< sc_lv<32> > C5_mapData_addr6_fu_536_p2;
    sc_signal< sc_lv<32> > temp_to_int_fu_552_p1;
    sc_signal< sc_lv<8> > tmp_30_fu_555_p4;
    sc_signal< sc_lv<23> > tmp_78_fu_565_p1;
    sc_signal< sc_lv<1> > notrhs_fu_575_p2;
    sc_signal< sc_lv<1> > notlhs_fu_569_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_581_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_249_p2;
    sc_signal< sc_logic > grp_fu_237_ce;
    sc_signal< sc_logic > grp_fu_243_ce;
    sc_signal< sc_lv<5> > tmp_33_fu_249_opcode;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_st1_fsm_0;
    static const sc_lv<18> ap_ST_st2_fsm_1;
    static const sc_lv<18> ap_ST_st3_fsm_2;
    static const sc_lv<18> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<18> ap_ST_pp0_stg1_fsm_4;
    static const sc_lv<18> ap_ST_pp0_stg2_fsm_5;
    static const sc_lv<18> ap_ST_pp0_stg3_fsm_6;
    static const sc_lv<18> ap_ST_pp0_stg4_fsm_7;
    static const sc_lv<18> ap_ST_pp0_stg5_fsm_8;
    static const sc_lv<18> ap_ST_st15_fsm_9;
    static const sc_lv<18> ap_ST_st16_fsm_10;
    static const sc_lv<18> ap_ST_st17_fsm_11;
    static const sc_lv<18> ap_ST_st18_fsm_12;
    static const sc_lv<18> ap_ST_st19_fsm_13;
    static const sc_lv<18> ap_ST_st20_fsm_14;
    static const sc_lv<18> ap_ST_st21_fsm_15;
    static const sc_lv<18> ap_ST_st22_fsm_16;
    static const sc_lv<18> ap_ST_st23_fsm_17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C5_bias_address0();
    void thread_C5_bias_ce0();
    void thread_C5_mapData_addr1_cast_fu_301_p1();
    void thread_C5_mapData_addr2_cast_fu_406_p1();
    void thread_C5_mapData_addr2_fu_401_p2();
    void thread_C5_mapData_addr3_fu_426_p2();
    void thread_C5_mapData_addr4_fu_432_p2();
    void thread_C5_mapData_addr5_fu_531_p2();
    void thread_C5_mapData_addr6_fu_536_p2();
    void thread_C5_mapData_address0();
    void thread_C5_mapData_ce0();
    void thread_C5_v_address0();
    void thread_C5_v_ce0();
    void thread_C5_v_d0();
    void thread_C5_v_we0();
    void thread_C5_y_address0();
    void thread_C5_y_ce0();
    void thread_C5_y_d0();
    void thread_C5_y_we0();
    void thread_S4_y_addr5_fu_469_p2();
    void thread_S4_y_addr6_cast_fu_481_p1();
    void thread_S4_y_addr6_fu_475_p2();
    void thread_S4_y_addr7_fu_500_p2();
    void thread_S4_y_addr8_fu_506_p2();
    void thread_S4_y_address0();
    void thread_S4_y_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_105();
    void thread_ap_sig_bdd_115();
    void thread_ap_sig_bdd_124();
    void thread_ap_sig_bdd_162();
    void thread_ap_sig_bdd_177();
    void thread_ap_sig_bdd_188();
    void thread_ap_sig_bdd_198();
    void thread_ap_sig_bdd_208();
    void thread_ap_sig_bdd_217();
    void thread_ap_sig_bdd_240();
    void thread_ap_sig_bdd_265();
    void thread_ap_sig_bdd_284();
    void thread_ap_sig_bdd_36();
    void thread_ap_sig_bdd_90();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_4();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_5();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_7();
    void thread_ap_sig_cseq_ST_pp0_stg5_fsm_8();
    void thread_ap_sig_cseq_ST_st15_fsm_9();
    void thread_ap_sig_cseq_ST_st16_fsm_10();
    void thread_ap_sig_cseq_ST_st17_fsm_11();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st21_fsm_15();
    void thread_ap_sig_cseq_ST_st22_fsm_16();
    void thread_ap_sig_cseq_ST_st23_fsm_17();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_exitcond3_fu_276_p2();
    void thread_exitcond4_fu_259_p2();
    void thread_exitcond_flatten4_fu_305_p2();
    void thread_exitcond_flatten_fu_317_p2();
    void thread_exitcond_fu_337_p2();
    void thread_exitcond_mid_fu_343_p2();
    void thread_grp_fu_237_ce();
    void thread_grp_fu_237_p0();
    void thread_grp_fu_237_p1();
    void thread_grp_fu_243_ce();
    void thread_grp_fu_243_p0();
    void thread_grp_fu_243_p1();
    void thread_i_6_fu_265_p2();
    void thread_i_7_fu_282_p2();
    void thread_indvar_flatten4_phi_fu_186_p4();
    void thread_indvar_flatten_next4_fu_311_p2();
    void thread_indvar_flatten_next_fu_444_p3();
    void thread_indvar_flatten_op_fu_438_p2();
    void thread_indvar_flatten_phi_fu_208_p4();
    void thread_j_mid2_fu_355_p3();
    void thread_j_phi_fu_197_p4();
    void thread_j_s_fu_349_p2();
    void thread_k_7_fu_363_p2();
    void thread_k_mid2_fu_383_p3();
    void thread_k_mid_fu_323_p3();
    void thread_k_phi_fu_219_p4();
    void thread_m_2_fu_547_p2();
    void thread_m_mid2_fu_375_p3();
    void thread_m_phi_fu_230_p4();
    void thread_not_exitcond_flatten_fu_331_p2();
    void thread_notlhs_fu_569_p2();
    void thread_notrhs_fu_575_p2();
    void thread_p_shl13_fu_422_p1();
    void thread_p_shl27_cast_fu_465_p1();
    void thread_p_shl_fu_496_p1();
    void thread_temp_to_int_fu_552_p1();
    void thread_tmp_30_fu_555_p4();
    void thread_tmp_32_fu_581_p2();
    void thread_tmp_33_fu_249_opcode();
    void thread_tmp_33_fu_249_p0();
    void thread_tmp_33_fu_249_p1();
    void thread_tmp_34_fu_587_p2();
    void thread_tmp_36_fu_391_p2();
    void thread_tmp_37_fu_517_p2();
    void thread_tmp_52_trn_cast1_fu_397_p1();
    void thread_tmp_52_trn_cast_fu_452_p1();
    void thread_tmp_53_trn_cast_fu_455_p1();
    void thread_tmp_55_trn_fu_410_p1();
    void thread_tmp_56_trn_fu_485_p1();
    void thread_tmp_58_trn_fu_522_p1();
    void thread_tmp_78_fu_565_p1();
    void thread_tmp_79_fu_488_p3();
    void thread_tmp_80_fu_414_p3();
    void thread_tmp_81_fu_526_p2();
    void thread_tmp_83_fu_293_p3();
    void thread_tmp_84_fu_369_p2();
    void thread_tmp_85_fu_458_p3();
    void thread_tmp_86_fu_512_p1();
    void thread_tmp_87_fu_542_p1();
    void thread_tmp_fu_271_p1();
    void thread_tmp_s_fu_288_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
