
*** Running vivado
    with args -log DigitalTimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalTimer.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DigitalTimer.tcl -notrace
Command: synth_design -top DigitalTimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1121.383 ; gain = 13.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalTimer' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:1]
INFO: [Synth 8-6157] synthesizing module 'freq_div' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:557]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 100 - type: integer 
	Parameter MAX_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_div' (1#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:557]
INFO: [Synth 8-6157] synthesizing module 'freq_div__parameterized0' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:557]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 10000 - type: integer 
	Parameter MAX_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_div__parameterized0' (1#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:557]
INFO: [Synth 8-6157] synthesizing module 'counter_100' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:343]
INFO: [Synth 8-6155] done synthesizing module 'counter_100' (2#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:343]
WARNING: [Synth 8-689] width (32) of port connection 'cnt_set' does not match port width (8) of module 'counter_100' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:137]
INFO: [Synth 8-6157] synthesizing module 'counter_60' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:284]
INFO: [Synth 8-6155] done synthesizing module 'counter_60' (3#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:284]
WARNING: [Synth 8-689] width (32) of port connection 'cnt_set' does not match port width (8) of module 'counter_60' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:147]
WARNING: [Synth 8-689] width (32) of port connection 'cnt_set' does not match port width (8) of module 'counter_60' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_24' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:402]
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (4#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:402]
WARNING: [Synth 8-689] width (32) of port connection 'cnt_set' does not match port width (8) of module 'counter_24' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:168]
INFO: [Synth 8-6157] synthesizing module 'hex2seg' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:586]
INFO: [Synth 8-226] default block is never used [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:594]
INFO: [Synth 8-6155] done synthesizing module 'hex2seg' (5#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:586]
INFO: [Synth 8-6157] synthesizing module 'shine_per_sec' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:479]
	Parameter TIME bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 100 - type: integer 
	Parameter COLOR bound to: 3'b010 
	Parameter MAX_COUNT bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shine_per_sec' (6#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:479]
INFO: [Synth 8-6157] synthesizing module 'shine_per_sec__parameterized0' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:479]
	Parameter TIME bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 100 - type: integer 
	Parameter COLOR bound to: 3'b100 
	Parameter MAX_COUNT bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shine_per_sec__parameterized0' (6#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:479]
INFO: [Synth 8-6155] done synthesizing module 'DigitalTimer' (7#1) [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.320 ; gain = 75.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.320 ; gain = 75.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.320 ; gain = 75.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1183.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.xdc]
Finished Parsing XDC File [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DigitalTimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DigitalTimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1289.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 20    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 33    
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 47    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.449 ; gain = 181.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.562 ; gain = 183.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    50|
|3     |LUT1   |    19|
|4     |LUT2   |    67|
|5     |LUT3   |    43|
|6     |LUT4   |   117|
|7     |LUT5   |    78|
|8     |LUT6   |   160|
|9     |MUXF7  |     1|
|10    |FDRE   |   276|
|11    |IBUF   |    19|
|12    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.582 ; gain = 88.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.582 ; gain = 194.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1314.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1314.664 ; gain = 207.035
INFO: [Common 17-1381] The checkpoint 'D:/Code/Verilog/project_2_3_clock/project_2_3_clock.runs/synth_1/DigitalTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DigitalTimer_utilization_synth.rpt -pb DigitalTimer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 23:08:35 2025...
