
centos-preinstalled/eqn:     file format elf32-littlearm


Disassembly of section .init:

00008d0c <.init>:
    8d0c:	push	{r3, lr}
    8d10:	bl	98d4 <fputs@plt+0x98c>
    8d14:	pop	{r3, pc}

Disassembly of section .plt:

00008d18 <strerror@plt-0x14>:
    8d18:	push	{lr}		; (str lr, [sp, #-4]!)
    8d1c:	ldr	lr, [pc, #4]	; 8d28 <strerror@plt-0x4>
    8d20:	add	lr, pc, lr
    8d24:	ldr	pc, [lr, #8]!
    8d28:	ldrdeq	r1, [r2], -r8

00008d2c <strerror@plt>:
    8d2c:	add	ip, pc, #0, 12
    8d30:	add	ip, ip, #135168	; 0x21000
    8d34:	ldr	pc, [ip, #728]!	; 0x2d8

00008d38 <abort@plt>:
    8d38:	add	ip, pc, #0, 12
    8d3c:	add	ip, ip, #135168	; 0x21000
    8d40:	ldr	pc, [ip, #720]!	; 0x2d0

00008d44 <memcmp@plt>:
    8d44:	add	ip, pc, #0, 12
    8d48:	add	ip, ip, #135168	; 0x21000
    8d4c:	ldr	pc, [ip, #712]!	; 0x2c8

00008d50 <__libc_start_main@plt>:
    8d50:	add	ip, pc, #0, 12
    8d54:	add	ip, ip, #135168	; 0x21000
    8d58:	ldr	pc, [ip, #704]!	; 0x2c0

00008d5c <setbuf@plt>:
    8d5c:	add	ip, pc, #0, 12
    8d60:	add	ip, ip, #135168	; 0x21000
    8d64:	ldr	pc, [ip, #696]!	; 0x2b8

00008d68 <__gmon_start__@plt>:
    8d68:	add	ip, pc, #0, 12
    8d6c:	add	ip, ip, #135168	; 0x21000
    8d70:	ldr	pc, [ip, #688]!	; 0x2b0

00008d74 <fclose@plt>:
    8d74:	add	ip, pc, #0, 12
    8d78:	add	ip, ip, #135168	; 0x21000
    8d7c:	ldr	pc, [ip, #680]!	; 0x2a8

00008d80 <getenv@plt>:
    8d80:	add	ip, pc, #0, 12
    8d84:	add	ip, ip, #135168	; 0x21000
    8d88:	ldr	pc, [ip, #672]!	; 0x2a0

00008d8c <__printf_chk@plt>:
    8d8c:	add	ip, pc, #0, 12
    8d90:	add	ip, ip, #135168	; 0x21000
    8d94:	ldr	pc, [ip, #664]!	; 0x298

00008d98 <_IO_getc@plt>:
    8d98:	add	ip, pc, #0, 12
    8d9c:	add	ip, ip, #135168	; 0x21000
    8da0:	ldr	pc, [ip, #656]!	; 0x290

00008da4 <strchr@plt>:
    8da4:	add	ip, pc, #0, 12
    8da8:	add	ip, ip, #135168	; 0x21000
    8dac:	ldr	pc, [ip, #648]!	; 0x288

00008db0 <putchar@plt>:
    8db0:	add	ip, pc, #0, 12
    8db4:	add	ip, ip, #135168	; 0x21000
    8db8:	ldr	pc, [ip, #640]!	; 0x280

00008dbc <fopen@plt>:
    8dbc:	add	ip, pc, #0, 12
    8dc0:	add	ip, ip, #135168	; 0x21000
    8dc4:	ldr	pc, [ip, #632]!	; 0x278

00008dc8 <__cxa_end_cleanup@plt>:
    8dc8:	add	ip, pc, #0, 12
    8dcc:	add	ip, ip, #135168	; 0x21000
    8dd0:	ldr	pc, [ip, #624]!	; 0x270

00008dd4 <_exit@plt>:
    8dd4:	add	ip, pc, #0, 12
    8dd8:	add	ip, ip, #135168	; 0x21000
    8ddc:	ldr	pc, [ip, #616]!	; 0x268

00008de0 <free@plt>:
    8de0:	add	ip, pc, #0, 12
    8de4:	add	ip, ip, #135168	; 0x21000
    8de8:	ldr	pc, [ip, #608]!	; 0x260

00008dec <write@plt>:
    8dec:	add	ip, pc, #0, 12
    8df0:	add	ip, ip, #135168	; 0x21000
    8df4:	ldr	pc, [ip, #600]!	; 0x258

00008df8 <fflush@plt>:
    8df8:	add	ip, pc, #0, 12
    8dfc:	add	ip, ip, #135168	; 0x21000
    8e00:	ldr	pc, [ip, #592]!	; 0x250

00008e04 <strlen@plt>:
    8e04:	add	ip, pc, #0, 12
    8e08:	add	ip, ip, #135168	; 0x21000
    8e0c:	ldr	pc, [ip, #584]!	; 0x248

00008e10 <sscanf@plt>:
    8e10:	add	ip, pc, #0, 12
    8e14:	add	ip, ip, #135168	; 0x21000
    8e18:	ldr	pc, [ip, #576]!	; 0x240

00008e1c <memcpy@plt>:
    8e1c:	add	ip, pc, #0, 12
    8e20:	add	ip, ip, #135168	; 0x21000
    8e24:	ldr	pc, [ip, #568]!	; 0x238

00008e28 <strtol@plt>:
    8e28:	add	ip, pc, #0, 12
    8e2c:	add	ip, ip, #135168	; 0x21000
    8e30:	ldr	pc, [ip, #560]!	; 0x230

00008e34 <strcpy@plt>:
    8e34:	add	ip, pc, #0, 12
    8e38:	add	ip, ip, #135168	; 0x21000
    8e3c:	ldr	pc, [ip, #552]!	; 0x228

00008e40 <__cxa_pure_virtual@plt>:
    8e40:	add	ip, pc, #0, 12
    8e44:	add	ip, ip, #135168	; 0x21000
    8e48:	ldr	pc, [ip, #544]!	; 0x220

00008e4c <fwrite@plt>:
    8e4c:	add	ip, pc, #0, 12
    8e50:	add	ip, ip, #135168	; 0x21000
    8e54:	ldr	pc, [ip, #536]!	; 0x218

00008e58 <_Znaj@plt>:
    8e58:	add	ip, pc, #0, 12
    8e5c:	add	ip, ip, #135168	; 0x21000
    8e60:	ldr	pc, [ip, #528]!	; 0x210

00008e64 <__aeabi_uidivmod@plt>:
    8e64:	add	ip, pc, #0, 12
    8e68:	add	ip, ip, #135168	; 0x21000
    8e6c:	ldr	pc, [ip, #520]!	; 0x208

00008e70 <__ctype_b_loc@plt>:
    8e70:	add	ip, pc, #0, 12
    8e74:	add	ip, ip, #135168	; 0x21000
    8e78:	ldr	pc, [ip, #512]!	; 0x200

00008e7c <malloc@plt>:
    8e7c:	add	ip, pc, #0, 12
    8e80:	add	ip, ip, #135168	; 0x21000
    8e84:	ldr	pc, [ip, #504]!	; 0x1f8

00008e88 <__stack_chk_fail@plt>:
    8e88:	add	ip, pc, #0, 12
    8e8c:	add	ip, ip, #135168	; 0x21000
    8e90:	ldr	pc, [ip, #496]!	; 0x1f0

00008e94 <__fprintf_chk@plt>:
    8e94:	add	ip, pc, #0, 12
    8e98:	add	ip, ip, #135168	; 0x21000
    8e9c:	ldr	pc, [ip, #488]!	; 0x1e8

00008ea0 <fputc@plt>:
    8ea0:	add	ip, pc, #0, 12
    8ea4:	add	ip, ip, #135168	; 0x21000
    8ea8:	ldr	pc, [ip, #480]!	; 0x1e0

00008eac <strcat@plt>:
    8eac:	add	ip, pc, #0, 12
    8eb0:	add	ip, ip, #135168	; 0x21000
    8eb4:	ldr	pc, [ip, #472]!	; 0x1d8

00008eb8 <_ZdaPv@plt>:
    8eb8:	add	ip, pc, #0, 12
    8ebc:	add	ip, ip, #135168	; 0x21000
    8ec0:	ldr	pc, [ip, #464]!	; 0x1d0

00008ec4 <__aeabi_atexit@plt>:
    8ec4:	add	ip, pc, #0, 12
    8ec8:	add	ip, ip, #135168	; 0x21000
    8ecc:	ldr	pc, [ip, #456]!	; 0x1c8

00008ed0 <puts@plt>:
    8ed0:	add	ip, pc, #0, 12
    8ed4:	add	ip, ip, #135168	; 0x21000
    8ed8:	ldr	pc, [ip, #448]!	; 0x1c0

00008edc <__sprintf_chk@plt>:
    8edc:	add	ip, pc, #0, 12
    8ee0:	add	ip, ip, #135168	; 0x21000
    8ee4:	ldr	pc, [ip, #440]!	; 0x1b8

00008ee8 <strncmp@plt>:
    8ee8:	add	ip, pc, #0, 12
    8eec:	add	ip, ip, #135168	; 0x21000
    8ef0:	ldr	pc, [ip, #432]!	; 0x1b0

00008ef4 <__gxx_personality_v0@plt>:
    8ef4:	add	ip, pc, #0, 12
    8ef8:	add	ip, ip, #135168	; 0x21000
    8efc:	ldr	pc, [ip, #424]!	; 0x1a8

00008f00 <ferror@plt>:
    8f00:	add	ip, pc, #0, 12
    8f04:	add	ip, ip, #135168	; 0x21000
    8f08:	ldr	pc, [ip, #416]!	; 0x1a0

00008f0c <_IO_putc@plt>:
    8f0c:	add	ip, pc, #0, 12
    8f10:	add	ip, ip, #135168	; 0x21000
    8f14:	ldr	pc, [ip, #408]!	; 0x198

00008f18 <memchr@plt>:
    8f18:	add	ip, pc, #0, 12
    8f1c:	add	ip, ip, #135168	; 0x21000
    8f20:	ldr	pc, [ip, #400]!	; 0x190

00008f24 <strcmp@plt>:
    8f24:	add	ip, pc, #0, 12
    8f28:	add	ip, ip, #135168	; 0x21000
    8f2c:	ldr	pc, [ip, #392]!	; 0x188

00008f30 <exit@plt>:
    8f30:	add	ip, pc, #0, 12
    8f34:	add	ip, ip, #135168	; 0x21000
    8f38:	ldr	pc, [ip, #384]!	; 0x180

00008f3c <__errno_location@plt>:
    8f3c:	add	ip, pc, #0, 12
    8f40:	add	ip, ip, #135168	; 0x21000
    8f44:	ldr	pc, [ip, #376]!	; 0x178

00008f48 <fputs@plt>:
    8f48:	add	ip, pc, #0, 12
    8f4c:	add	ip, ip, #135168	; 0x21000
    8f50:	ldr	pc, [ip, #368]!	; 0x170

Disassembly of section .text:

00008f54 <_Znwj@@Base-0xfce4>:
    8f54:	push	{r4, lr}
    8f58:	mov	r4, r0
    8f5c:	bl	8e04 <strlen@plt>
    8f60:	mov	r1, r4
    8f64:	pop	{r4, lr}
    8f68:	mov	r2, r0
    8f6c:	mov	r0, #2
    8f70:	b	8dec <write@plt>
    8f74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f78:	movw	fp, #44984	; 0xafb8
    8f7c:	movt	fp, #2
    8f80:	ldr	r3, [r1]
    8f84:	movw	sl, #45048	; 0xaff8
    8f88:	movt	sl, #2
    8f8c:	ldr	r2, [fp]
    8f90:	sub	sp, sp, #60	; 0x3c
    8f94:	movw	r8, #58512	; 0xe490
    8f98:	movt	r8, #2
    8f9c:	mov	r5, r1
    8fa0:	mov	r6, r0
    8fa4:	ldr	r1, [pc, #1576]	; 95d4 <fputs@plt+0x68c>
    8fa8:	movw	r9, #44648	; 0xae68
    8fac:	ldr	r0, [sl]
    8fb0:	movw	r7, #58528	; 0xe4a0
    8fb4:	str	r2, [sp, #52]	; 0x34
    8fb8:	movt	r9, #2
    8fbc:	str	r3, [r8]
    8fc0:	movw	r2, #44664	; 0xae78
    8fc4:	movt	r7, #2
    8fc8:	str	r2, [sp, #8]
    8fcc:	bl	8d5c <setbuf@plt>
    8fd0:	ldr	r3, [sp, #8]
    8fd4:	mov	r0, #1
    8fd8:	str	r0, [sp, #12]
    8fdc:	movt	r3, #2
    8fe0:	str	r3, [sp, #8]
    8fe4:	mov	r4, #0
    8fe8:	str	r4, [sp]
    8fec:	movw	r2, #43444	; 0xa9b4
    8ff0:	movw	r3, #42896	; 0xa790
    8ff4:	movt	r2, #1
    8ff8:	movt	r3, #1
    8ffc:	mov	r0, r6
    9000:	mov	r1, r5
    9004:	bl	18800 <fputs@plt+0xf8b8>
    9008:	cmn	r0, #1
    900c:	beq	9358 <fputs@plt+0x410>
    9010:	cmp	r0, #100	; 0x64
    9014:	beq	92a8 <fputs@plt+0x360>
    9018:	bgt	9060 <fputs@plt+0x118>
    901c:	cmp	r0, #77	; 0x4d
    9020:	beq	9294 <fputs@plt+0x34c>
    9024:	bgt	9090 <fputs@plt+0x148>
    9028:	cmp	r0, #67	; 0x43
    902c:	beq	9280 <fputs@plt+0x338>
    9030:	cmp	r0, #68	; 0x44
    9034:	beq	91a8 <fputs@plt+0x260>
    9038:	cmp	r0, #63	; 0x3f
    903c:	bne	90d4 <fputs@plt+0x18c>
    9040:	ldr	r0, [sl]
    9044:	movw	r2, #43176	; 0xa8a8
    9048:	ldr	r3, [r8]
    904c:	movt	r2, #1
    9050:	mov	r1, #1
    9054:	bl	8e94 <__fprintf_chk@plt>
    9058:	mov	r0, #1
    905c:	bl	8f30 <exit@plt>
    9060:	cmp	r0, #114	; 0x72
    9064:	beq	926c <fputs@plt+0x324>
    9068:	bgt	90bc <fputs@plt+0x174>
    906c:	cmp	r0, #109	; 0x6d
    9070:	beq	9244 <fputs@plt+0x2fc>
    9074:	cmp	r0, #112	; 0x70
    9078:	beq	9160 <fputs@plt+0x218>
    907c:	cmp	r0, #102	; 0x66
    9080:	bne	90d4 <fputs@plt+0x18c>
    9084:	ldr	r0, [r7]
    9088:	bl	e5ac <fputs@plt+0x5664>
    908c:	b	8fe4 <fputs@plt+0x9c>
    9090:	cmp	r0, #82	; 0x52
    9094:	beq	91d8 <fputs@plt+0x290>
    9098:	cmp	r0, #84	; 0x54
    909c:	beq	9110 <fputs@plt+0x1c8>
    90a0:	cmp	r0, #78	; 0x4e
    90a4:	bne	90d4 <fputs@plt+0x18c>
    90a8:	movw	r3, #45068	; 0xb00c
    90ac:	movt	r3, #2
    90b0:	mov	r2, #1
    90b4:	str	r2, [r3, #20]
    90b8:	b	8fe4 <fputs@plt+0x9c>
    90bc:	cmp	r0, #118	; 0x76
    90c0:	beq	91e4 <fputs@plt+0x29c>
    90c4:	cmp	r0, #256	; 0x100
    90c8:	beq	90e8 <fputs@plt+0x1a0>
    90cc:	cmp	r0, #115	; 0x73
    90d0:	beq	9208 <fputs@plt+0x2c0>
    90d4:	movw	r1, #43432	; 0xa9a8
    90d8:	movw	r0, #373	; 0x175
    90dc:	movt	r1, #1
    90e0:	bl	17060 <fputs@plt+0xe118>
    90e4:	b	8fe4 <fputs@plt+0x9c>
    90e8:	movw	r1, #45044	; 0xaff4
    90ec:	movt	r1, #2
    90f0:	ldr	r3, [r8]
    90f4:	movw	r2, #43176	; 0xa8a8
    90f8:	ldr	r0, [r1]
    90fc:	movt	r2, #1
    9100:	mov	r1, #1
    9104:	bl	8e94 <__fprintf_chk@plt>
    9108:	mov	r0, #0
    910c:	bl	8f30 <exit@plt>
    9110:	ldr	r4, [r7]
    9114:	movw	r1, #43308	; 0xa92c
    9118:	movt	r1, #1
    911c:	mov	r0, r4
    9120:	str	r4, [r9]
    9124:	bl	8f24 <strcmp@plt>
    9128:	cmp	r0, #0
    912c:	beq	9310 <fputs@plt+0x3c8>
    9130:	movw	r1, #43316	; 0xa934
    9134:	mov	r0, r4
    9138:	movt	r1, #1
    913c:	bl	8f24 <strcmp@plt>
    9140:	cmp	r0, #0
    9144:	bne	9498 <fputs@plt+0x550>
    9148:	movw	r3, #45068	; 0xb00c
    914c:	movt	r3, #2
    9150:	mov	r2, #1
    9154:	str	r0, [sp, #12]
    9158:	str	r2, [r3]
    915c:	b	8fe4 <fputs@plt+0x9c>
    9160:	movw	r1, #42852	; 0xa764
    9164:	ldr	r0, [r7]
    9168:	movt	r1, #1
    916c:	add	r2, sp, #16
    9170:	bl	8e10 <sscanf@plt>
    9174:	cmp	r0, #1
    9178:	beq	948c <fputs@plt+0x544>
    917c:	ldr	r1, [r7]
    9180:	add	r0, sp, #32
    9184:	bl	17428 <fputs@plt+0xe4e0>
    9188:	movw	r2, #58368	; 0xe400
    918c:	movt	r2, #2
    9190:	add	r1, sp, #32
    9194:	movw	r0, #43360	; 0xa960
    9198:	movt	r0, #1
    919c:	mov	r3, r2
    91a0:	bl	178cc <fputs@plt+0xe984>
    91a4:	b	8fe4 <fputs@plt+0x9c>
    91a8:	movw	r1, #58368	; 0xe400
    91ac:	movt	r1, #2
    91b0:	movw	r0, #43376	; 0xa970
    91b4:	movt	r0, #1
    91b8:	mov	r2, r1
    91bc:	mov	r3, r1
    91c0:	bl	178fc <fputs@plt+0xe9b4>
    91c4:	movw	r3, #53252	; 0xd004
    91c8:	movt	r3, #2
    91cc:	mov	r2, #1
    91d0:	str	r2, [r3, #48]	; 0x30
    91d4:	b	8fe4 <fputs@plt+0x9c>
    91d8:	mov	r2, #0
    91dc:	str	r2, [sp, #12]
    91e0:	b	8fe8 <fputs@plt+0xa0>
    91e4:	movw	r3, #44920	; 0xaf78
    91e8:	movt	r3, #2
    91ec:	movw	r1, #43244	; 0xa8ec
    91f0:	mov	r0, #1
    91f4:	ldr	r2, [r3]
    91f8:	movt	r1, #1
    91fc:	bl	8d8c <__printf_chk@plt>
    9200:	mov	r0, #0
    9204:	bl	8f30 <exit@plt>
    9208:	ldr	r0, [r7]
    920c:	bl	e454 <fputs@plt+0x550c>
    9210:	cmp	r0, #0
    9214:	bne	8fe4 <fputs@plt+0x9c>
    9218:	ldr	r1, [r7]
    921c:	add	r0, sp, #32
    9220:	bl	17428 <fputs@plt+0xe4e0>
    9224:	movw	r2, #58368	; 0xe400
    9228:	movt	r2, #2
    922c:	add	r1, sp, #32
    9230:	movw	r0, #43340	; 0xa94c
    9234:	movt	r0, #1
    9238:	mov	r3, r2
    923c:	bl	178cc <fputs@plt+0xe984>
    9240:	b	8fe4 <fputs@plt+0x9c>
    9244:	movw	r1, #42852	; 0xa764
    9248:	ldr	r0, [r7]
    924c:	movt	r1, #1
    9250:	add	r2, sp, #16
    9254:	bl	8e10 <sscanf@plt>
    9258:	cmp	r0, #1
    925c:	bne	917c <fputs@plt+0x234>
    9260:	ldr	r0, [sp, #16]
    9264:	bl	e77c <fputs@plt+0x5834>
    9268:	b	8fe4 <fputs@plt+0x9c>
    926c:	movw	r3, #53252	; 0xd004
    9270:	movt	r3, #2
    9274:	mov	r2, #1
    9278:	str	r2, [r3, #44]	; 0x2c
    927c:	b	8fe4 <fputs@plt+0x9c>
    9280:	movw	r3, #45068	; 0xb00c
    9284:	movt	r3, #2
    9288:	mov	r2, #1
    928c:	str	r2, [r3, #4]
    9290:	b	8fe4 <fputs@plt+0x9c>
    9294:	movw	r0, #58504	; 0xe488
    9298:	ldr	r1, [r7]
    929c:	movt	r0, #2
    92a0:	bl	18f3c <_ZdlPv@@Base+0x2b4>
    92a4:	b	8fe4 <fputs@plt+0x9c>
    92a8:	ldr	r3, [r7]
    92ac:	ldrb	r1, [r3]
    92b0:	cmp	r1, #0
    92b4:	beq	9338 <fputs@plt+0x3f0>
    92b8:	ldrb	r3, [r3, #1]
    92bc:	cmp	r3, #0
    92c0:	beq	9338 <fputs@plt+0x3f0>
    92c4:	ldr	r0, [sp, #8]
    92c8:	ldrb	r2, [r0, r1]
    92cc:	cmp	r2, #0
    92d0:	bne	92e8 <fputs@plt+0x3a0>
    92d4:	ldr	r0, [sp, #8]
    92d8:	ldrb	r2, [r0, r3]
    92dc:	cmp	r2, #0
    92e0:	beq	951c <fputs@plt+0x5d4>
    92e4:	mov	r1, r3
    92e8:	add	r0, sp, #32
    92ec:	bl	17474 <fputs@plt+0xe52c>
    92f0:	movw	r2, #58368	; 0xe400
    92f4:	movt	r2, #2
    92f8:	add	r1, sp, #32
    92fc:	movw	r0, #43784	; 0xab08
    9300:	movt	r0, #1
    9304:	mov	r3, r2
    9308:	bl	178cc <fputs@plt+0xe984>
    930c:	b	8fe4 <fputs@plt+0x9c>
    9310:	movw	r2, #45068	; 0xb00c
    9314:	movt	r2, #2
    9318:	mov	r1, #1
    931c:	movw	r3, #52668	; 0xcdbc
    9320:	str	r1, [r2, #28]
    9324:	movw	r2, #44648	; 0xae68
    9328:	movt	r2, #2
    932c:	movt	r3, #1
    9330:	str	r3, [r2]
    9334:	b	8fe4 <fputs@plt+0x9c>
    9338:	movw	r1, #58368	; 0xe400
    933c:	movt	r1, #2
    9340:	movw	r0, #43272	; 0xa908
    9344:	movt	r0, #1
    9348:	mov	r2, r1
    934c:	mov	r3, r1
    9350:	bl	178cc <fputs@plt+0xe984>
    9354:	b	8fe4 <fputs@plt+0x9c>
    9358:	movw	r4, #44648	; 0xae68
    935c:	movt	r4, #2
    9360:	ldr	r0, [r4]
    9364:	bl	b9e4 <fputs@plt+0x2a9c>
    9368:	bl	118bc <fputs@plt+0x8974>
    936c:	movw	r3, #45068	; 0xb00c
    9370:	movt	r3, #2
    9374:	ldr	r3, [r3]
    9378:	cmp	r3, #0
    937c:	beq	9588 <fputs@plt+0x640>
    9380:	ldr	r0, [sp, #12]
    9384:	cmp	r0, #0
    9388:	bne	9544 <fputs@plt+0x5fc>
    938c:	movw	r3, #44652	; 0xae6c
    9390:	movt	r3, #2
    9394:	ldr	r4, [r3]
    9398:	cmp	r6, r4
    939c:	ble	9424 <fputs@plt+0x4dc>
    93a0:	movw	r9, #45040	; 0xaff0
    93a4:	add	r5, r5, r4, lsl #2
    93a8:	movt	r9, #2
    93ac:	mov	sl, #0
    93b0:	b	93d0 <fputs@plt+0x488>
    93b4:	movw	r1, #43760	; 0xaaf0
    93b8:	ldr	r0, [r9]
    93bc:	movt	r1, #1
    93c0:	bl	a6fc <fputs@plt+0x17b4>
    93c4:	add	r4, r4, #1
    93c8:	cmp	r4, r6
    93cc:	beq	943c <fputs@plt+0x4f4>
    93d0:	ldr	r7, [r5], #4
    93d4:	movw	r1, #43760	; 0xaaf0
    93d8:	movt	r1, #1
    93dc:	mov	r0, r7
    93e0:	bl	8f24 <strcmp@plt>
    93e4:	cmp	r0, #0
    93e8:	beq	93b4 <fputs@plt+0x46c>
    93ec:	bl	8f3c <__errno_location@plt>
    93f0:	movw	r1, #49400	; 0xc0f8
    93f4:	movt	r1, #1
    93f8:	str	sl, [r0]
    93fc:	mov	r8, r0
    9400:	mov	r0, r7
    9404:	bl	8dbc <fopen@plt>
    9408:	subs	r7, r0, #0
    940c:	beq	94dc <fputs@plt+0x594>
    9410:	ldr	r1, [r5, #-4]
    9414:	bl	a6fc <fputs@plt+0x17b4>
    9418:	mov	r0, r7
    941c:	bl	8d74 <fclose@plt>
    9420:	b	93c4 <fputs@plt+0x47c>
    9424:	movw	r3, #45040	; 0xaff0
    9428:	movt	r3, #2
    942c:	movw	r1, #43760	; 0xaaf0
    9430:	movt	r1, #1
    9434:	ldr	r0, [r3]
    9438:	bl	a6fc <fputs@plt+0x17b4>
    943c:	movw	r4, #45044	; 0xaff4
    9440:	movt	r4, #2
    9444:	ldr	r0, [r4]
    9448:	bl	8f00 <ferror@plt>
    944c:	cmp	r0, #0
    9450:	beq	9530 <fputs@plt+0x5e8>
    9454:	movw	r1, #58368	; 0xe400
    9458:	movt	r1, #2
    945c:	movw	r0, #43804	; 0xab1c
    9460:	movt	r0, #1
    9464:	mov	r2, r1
    9468:	mov	r3, r1
    946c:	bl	1792c <fputs@plt+0xe9e4>
    9470:	ldr	r2, [sp, #52]	; 0x34
    9474:	mov	r0, #0
    9478:	ldr	r3, [fp]
    947c:	cmp	r2, r3
    9480:	bne	95d0 <fputs@plt+0x688>
    9484:	add	sp, sp, #60	; 0x3c
    9488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    948c:	ldr	r0, [sp, #16]
    9490:	bl	e53c <fputs@plt+0x55f4>
    9494:	b	8fe4 <fputs@plt+0x9c>
    9498:	mov	r0, r4
    949c:	movw	r1, #43324	; 0xa93c
    94a0:	movt	r1, #1
    94a4:	bl	8f24 <strcmp@plt>
    94a8:	cmp	r0, #0
    94ac:	bne	8fe4 <fputs@plt+0x9c>
    94b0:	movw	r3, #45068	; 0xb00c
    94b4:	movt	r3, #2
    94b8:	mov	r1, #1
    94bc:	movw	r2, #43316	; 0xa934
    94c0:	str	r1, [r3]
    94c4:	movt	r2, #1
    94c8:	str	r1, [r3, #32]
    94cc:	mov	r3, #0
    94d0:	str	r2, [r9]
    94d4:	str	r3, [sp, #12]
    94d8:	b	8fe4 <fputs@plt+0x9c>
    94dc:	ldr	r1, [r5, #-4]
    94e0:	add	r0, sp, #16
    94e4:	bl	17428 <fputs@plt+0xe4e0>
    94e8:	ldr	r0, [r8]
    94ec:	bl	8d2c <strerror@plt>
    94f0:	mov	r1, r0
    94f4:	add	r0, sp, #32
    94f8:	bl	17428 <fputs@plt+0xe4e0>
    94fc:	movw	r0, #43764	; 0xaaf4
    9500:	movw	r3, #58368	; 0xe400
    9504:	movt	r0, #1
    9508:	movt	r3, #2
    950c:	add	r1, sp, #16
    9510:	add	r2, sp, #32
    9514:	bl	1792c <fputs@plt+0xe9e4>
    9518:	b	93c4 <fputs@plt+0x47c>
    951c:	movw	r2, #45068	; 0xb00c
    9520:	movt	r2, #2
    9524:	strb	r1, [r2, #16]
    9528:	strb	r3, [r2, #24]
    952c:	b	8fe4 <fputs@plt+0x9c>
    9530:	ldr	r0, [r4]
    9534:	bl	8df8 <fflush@plt>
    9538:	cmp	r0, #0
    953c:	bge	9470 <fputs@plt+0x528>
    9540:	b	9454 <fputs@plt+0x50c>
    9544:	movw	r0, #58504	; 0xe488
    9548:	movw	r1, #43752	; 0xaae8
    954c:	movt	r0, #2
    9550:	movt	r1, #1
    9554:	add	r2, sp, #32
    9558:	bl	1902c <_ZdlPv@@Base+0x3a4>
    955c:	subs	r4, r0, #0
    9560:	beq	938c <fputs@plt+0x444>
    9564:	ldr	r1, [sp, #32]
    9568:	bl	a6fc <fputs@plt+0x17b4>
    956c:	mov	r0, r4
    9570:	bl	8d74 <fclose@plt>
    9574:	ldr	r0, [sp, #32]
    9578:	cmp	r0, #0
    957c:	beq	938c <fputs@plt+0x444>
    9580:	bl	8eb8 <_ZdaPv@plt>
    9584:	b	938c <fputs@plt+0x444>
    9588:	ldr	r2, [r4]
    958c:	movw	r1, #43468	; 0xa9cc
    9590:	ldr	r3, [r8]
    9594:	movt	r1, #1
    9598:	mov	r0, #1
    959c:	bl	8d8c <__printf_chk@plt>
    95a0:	ldr	r2, [r4]
    95a4:	ldr	r3, [r8]
    95a8:	movw	r1, #43564	; 0xaa2c
    95ac:	mov	r0, #1
    95b0:	movt	r1, #1
    95b4:	bl	8d8c <__printf_chk@plt>
    95b8:	ldr	r2, [r4]
    95bc:	movw	r1, #43652	; 0xaa84
    95c0:	mov	r0, #1
    95c4:	movt	r1, #1
    95c8:	bl	8d8c <__printf_chk@plt>
    95cc:	b	9380 <fputs@plt+0x438>
    95d0:	bl	8e88 <__stack_chk_fail@plt>
    95d4:	andeq	fp, r2, r0, lsr r0
    95d8:	ldr	r0, [pc]	; 95e0 <fputs@plt+0x698>
    95dc:	b	171a0 <fputs@plt+0xe258>
    95e0:	andeq	sp, r2, r8, lsr r0
    95e4:	push	{r4, r5, r6, lr}
    95e8:	movw	r6, #53308	; 0xd03c
    95ec:	ldr	r0, [pc, #168]	; 969c <fputs@plt+0x754>
    95f0:	movt	r6, #2
    95f4:	bl	171a0 <fputs@plt+0xe258>
    95f8:	ldr	r0, [pc, #160]	; 96a0 <fputs@plt+0x758>
    95fc:	bl	b558 <fputs@plt+0x2610>
    9600:	movw	r1, #45488	; 0xb1b0
    9604:	movw	r2, #40756	; 0x9f34
    9608:	movt	r1, #0
    960c:	movt	r2, #1
    9610:	ldr	r0, [pc, #136]	; 96a0 <fputs@plt+0x758>
    9614:	bl	8ec4 <__aeabi_atexit@plt>
    9618:	ldr	r0, [pc, #132]	; 96a4 <fputs@plt+0x75c>
    961c:	bl	19520 <_ZdlPv@@Base+0x898>
    9620:	movw	r1, #38532	; 0x9684
    9624:	movw	r2, #40756	; 0x9f34
    9628:	movt	r1, #1
    962c:	movt	r2, #1
    9630:	ldr	r0, [pc, #108]	; 96a4 <fputs@plt+0x75c>
    9634:	bl	8ec4 <__aeabi_atexit@plt>
    9638:	mov	r4, #3
    963c:	mov	r5, r6
    9640:	mov	r0, r5
    9644:	bl	19520 <_ZdlPv@@Base+0x898>
    9648:	sub	r4, r4, #1
    964c:	add	r5, r5, #12
    9650:	cmn	r4, #1
    9654:	bne	9640 <fputs@plt+0x6f8>
    9658:	movw	r1, #45844	; 0xb314
    965c:	movw	r2, #40756	; 0x9f34
    9660:	movt	r1, #0
    9664:	movt	r2, #1
    9668:	mov	r0, #0
    966c:	pop	{r4, r5, r6, lr}
    9670:	b	8ec4 <__aeabi_atexit@plt>
    9674:	rsb	r4, r4, #3
    9678:	mov	r3, #12
    967c:	mla	r4, r3, r4, r6
    9680:	cmp	r4, r6
    9684:	beq	9698 <fputs@plt+0x750>
    9688:	sub	r4, r4, #12
    968c:	mov	r0, r4
    9690:	bl	19684 <_ZdlPv@@Base+0x9fc>
    9694:	b	9680 <fputs@plt+0x738>
    9698:	bl	8dc8 <__cxa_end_cleanup@plt>
    969c:	muleq	r2, r0, r0
    96a0:	andeq	sp, r2, ip, rrx
    96a4:	andeq	sp, r2, r0, lsl #1
    96a8:	ldr	r0, [pc]	; 96b0 <fputs@plt+0x768>
    96ac:	b	171a0 <fputs@plt+0xe258>
    96b0:	andeq	sp, r2, ip, lsr #1
    96b4:	movw	r0, #53432	; 0xd0b8
    96b8:	movt	r0, #2
    96bc:	b	171a0 <fputs@plt+0xe258>
    96c0:	movw	r0, #53436	; 0xd0bc
    96c4:	movt	r0, #2
    96c8:	b	171a0 <fputs@plt+0xe258>
    96cc:	movw	r0, #53440	; 0xd0c0
    96d0:	movt	r0, #2
    96d4:	b	171a0 <fputs@plt+0xe258>
    96d8:	push	{r3, lr}
    96dc:	ldr	r0, [pc, #68]	; 9728 <fputs@plt+0x7e0>
    96e0:	bl	171a0 <fputs@plt+0xe258>
    96e4:	ldr	r3, [pc, #64]	; 972c <fputs@plt+0x7e4>
    96e8:	mov	r2, #0
    96ec:	add	r1, r3, #2048	; 0x800
    96f0:	str	r2, [r3, #-8]
    96f4:	add	r3, r3, #8
    96f8:	str	r2, [r3, #-12]
    96fc:	cmp	r3, r1
    9700:	bne	96f0 <fputs@plt+0x7a8>
    9704:	ldr	r0, [pc, #36]	; 9730 <fputs@plt+0x7e8>
    9708:	bl	11338 <fputs@plt+0x83f0>
    970c:	movw	r1, #3540	; 0xdd4
    9710:	movw	r2, #40756	; 0x9f34
    9714:	movt	r1, #1
    9718:	movt	r2, #1
    971c:	ldr	r0, [pc, #12]	; 9730 <fputs@plt+0x7e8>
    9720:	pop	{r3, lr}
    9724:	b	8ec4 <__aeabi_atexit@plt>
    9728:	ldrdeq	sp, [r2], -r0
    972c:	andeq	sp, r2, ip, asr #1
    9730:	andeq	sp, r2, r4, asr #17
    9734:	movw	r0, #55508	; 0xd8d4
    9738:	movt	r0, #2
    973c:	b	171a0 <fputs@plt+0xe258>
    9740:	movw	r0, #55512	; 0xd8d8
    9744:	movt	r0, #2
    9748:	b	171a0 <fputs@plt+0xe258>
    974c:	movw	r0, #55516	; 0xd8dc
    9750:	movt	r0, #2
    9754:	b	171a0 <fputs@plt+0xe258>
    9758:	movw	r0, #55520	; 0xd8e0
    975c:	movt	r0, #2
    9760:	b	171a0 <fputs@plt+0xe258>
    9764:	movw	r0, #55524	; 0xd8e4
    9768:	movt	r0, #2
    976c:	b	171a0 <fputs@plt+0xe258>
    9770:	movw	r0, #55528	; 0xd8e8
    9774:	movt	r0, #2
    9778:	b	171a0 <fputs@plt+0xe258>
    977c:	movw	r0, #55532	; 0xd8ec
    9780:	movt	r0, #2
    9784:	b	171a0 <fputs@plt+0xe258>
    9788:	ldr	r0, [pc]	; 9790 <fputs@plt+0x848>
    978c:	b	171a0 <fputs@plt+0xe258>
    9790:	strdeq	lr, [r2], -r4
    9794:	push	{r3, lr}
    9798:	movw	r0, #1384	; 0x568
    979c:	movt	r0, #2
    97a0:	bl	8d80 <getenv@plt>
    97a4:	cmp	r0, #0
    97a8:	movwne	r3, #44648	; 0xae68
    97ac:	movtne	r3, #2
    97b0:	strne	r0, [r3]
    97b4:	pop	{r3, pc}
    97b8:	movw	r3, #58368	; 0xe400
    97bc:	movt	r3, #2
    97c0:	mov	r2, #0
    97c4:	str	r2, [r3]
    97c8:	bx	lr
    97cc:	movw	r0, #58480	; 0xe470
    97d0:	movt	r0, #2
    97d4:	b	171a0 <fputs@plt+0xe258>
    97d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    97dc:	movw	r4, #58488	; 0xe478
    97e0:	sub	sp, sp, #12
    97e4:	movt	r4, #2
    97e8:	movw	r8, #1984	; 0x7c0
    97ec:	movw	r7, #2000	; 0x7d0
    97f0:	movt	r8, #2
    97f4:	movt	r7, #2
    97f8:	mov	sl, #1
    97fc:	movw	r6, #36636	; 0x8f1c
    9800:	movw	r5, #40756	; 0x9f34
    9804:	movt	r6, #1
    9808:	movt	r5, #1
    980c:	mov	r3, sl
    9810:	add	fp, r4, #8
    9814:	mov	r1, r8
    9818:	mov	r2, r7
    981c:	mov	r0, r4
    9820:	str	sl, [sp]
    9824:	mov	r9, #0
    9828:	bl	18d40 <_ZdlPv@@Base+0xb8>
    982c:	mov	r1, r6
    9830:	mov	r2, r5
    9834:	mov	r0, r4
    9838:	bl	8ec4 <__aeabi_atexit@plt>
    983c:	add	r4, r4, #16
    9840:	mov	r3, sl
    9844:	mov	r1, r8
    9848:	mov	r2, r7
    984c:	mov	r0, fp
    9850:	str	r9, [sp]
    9854:	bl	18d40 <_ZdlPv@@Base+0xb8>
    9858:	mov	r1, r6
    985c:	mov	r2, r5
    9860:	mov	r0, fp
    9864:	bl	8ec4 <__aeabi_atexit@plt>
    9868:	mov	r1, r8
    986c:	mov	r2, r7
    9870:	str	r9, [sp]
    9874:	mov	r3, r9
    9878:	mov	r0, r4
    987c:	bl	18d40 <_ZdlPv@@Base+0xb8>
    9880:	mov	r0, r4
    9884:	mov	r1, r6
    9888:	mov	r2, r5
    988c:	add	sp, sp, #12
    9890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9894:	b	8ec4 <__aeabi_atexit@plt>
    9898:	mov	fp, #0
    989c:	mov	lr, #0
    98a0:	pop	{r1}		; (ldr r1, [sp], #4)
    98a4:	mov	r2, sp
    98a8:	push	{r2}		; (str r2, [sp, #-4]!)
    98ac:	push	{r0}		; (str r0, [sp, #-4]!)
    98b0:	ldr	ip, [pc, #16]	; 98c8 <fputs@plt+0x980>
    98b4:	push	{ip}		; (str ip, [sp, #-4]!)
    98b8:	ldr	r0, [pc, #12]	; 98cc <fputs@plt+0x984>
    98bc:	ldr	r3, [pc, #12]	; 98d0 <fputs@plt+0x988>
    98c0:	bl	8d50 <__libc_start_main@plt>
    98c4:	bl	8d38 <abort@plt>
    98c8:	andeq	r9, r1, r4, lsr #30
    98cc:	andeq	r8, r0, r4, ror pc
    98d0:	andeq	r9, r1, r0, asr #29
    98d4:	ldr	r3, [pc, #20]	; 98f0 <fputs@plt+0x9a8>
    98d8:	ldr	r2, [pc, #20]	; 98f4 <fputs@plt+0x9ac>
    98dc:	add	r3, pc, r3
    98e0:	ldr	r2, [r3, r2]
    98e4:	cmp	r2, #0
    98e8:	bxeq	lr
    98ec:	b	8d68 <__gmon_start__@plt>
    98f0:	andeq	r0, r2, ip, lsl r7
    98f4:	andeq	r0, r0, r4, asr #1
    98f8:	push	{r3, lr}
    98fc:	movw	r0, #44932	; 0xaf84
    9900:	ldr	r3, [pc, #36]	; 992c <fputs@plt+0x9e4>
    9904:	movt	r0, #2
    9908:	rsb	r3, r0, r3
    990c:	cmp	r3, #6
    9910:	popls	{r3, pc}
    9914:	movw	r3, #0
    9918:	movt	r3, #0
    991c:	cmp	r3, #0
    9920:	popeq	{r3, pc}
    9924:	blx	r3
    9928:	pop	{r3, pc}
    992c:	andeq	sl, r2, r7, lsl #31
    9930:	push	{r3, lr}
    9934:	movw	r0, #44932	; 0xaf84
    9938:	movw	r3, #44932	; 0xaf84
    993c:	movt	r0, #2
    9940:	movt	r3, #2
    9944:	rsb	r3, r0, r3
    9948:	asr	r3, r3, #2
    994c:	add	r3, r3, r3, lsr #31
    9950:	asrs	r1, r3, #1
    9954:	popeq	{r3, pc}
    9958:	movw	r2, #0
    995c:	movt	r2, #0
    9960:	cmp	r2, #0
    9964:	popeq	{r3, pc}
    9968:	blx	r2
    996c:	pop	{r3, pc}
    9970:	push	{r4, lr}
    9974:	movw	r4, #45052	; 0xaffc
    9978:	movt	r4, #2
    997c:	ldrb	r3, [r4]
    9980:	cmp	r3, #0
    9984:	popne	{r4, pc}
    9988:	bl	98f8 <fputs@plt+0x9b0>
    998c:	mov	r3, #1
    9990:	strb	r3, [r4]
    9994:	pop	{r4, pc}
    9998:	movw	r0, #40692	; 0x9ef4
    999c:	movt	r0, #2
    99a0:	push	{r3, lr}
    99a4:	ldr	r3, [r0]
    99a8:	cmp	r3, #0
    99ac:	beq	99c4 <fputs@plt+0xa7c>
    99b0:	movw	r3, #0
    99b4:	movt	r3, #0
    99b8:	cmp	r3, #0
    99bc:	beq	99c4 <fputs@plt+0xa7c>
    99c0:	blx	r3
    99c4:	pop	{r3, lr}
    99c8:	b	9930 <fputs@plt+0x9e8>
    99cc:	movw	r1, #44984	; 0xafb8
    99d0:	movt	r1, #2
    99d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    99d8:	sub	sp, sp, #1232	; 0x4d0
    99dc:	sub	sp, sp, #4
    99e0:	ldr	r2, [r1]
    99e4:	movw	r8, #45056	; 0xb000
    99e8:	add	r4, sp, #28
    99ec:	movt	r8, #2
    99f0:	add	r3, sp, #28
    99f4:	movw	r6, #40760	; 0x9f38
    99f8:	str	r3, [sp, #4]
    99fc:	mov	r9, #200	; 0xc8
    9a00:	mov	r3, #0
    9a04:	movt	r6, #1
    9a08:	str	r2, [sp, #1228]	; 0x4cc
    9a0c:	str	r3, [r8]
    9a10:	mvn	r2, #1
    9a14:	str	r8, [sp, #12]
    9a18:	mov	r7, r4
    9a1c:	str	r2, [r8, #4]
    9a20:	mov	fp, r3
    9a24:	mov	r8, r9
    9a28:	add	r5, sp, #428	; 0x1ac
    9a2c:	str	r1, [sp, #8]
    9a30:	str	r3, [sp, #16]
    9a34:	str	r5, [sp, #20]
    9a38:	sub	r3, r8, #-2147483647	; 0x80000001
    9a3c:	strh	fp, [r4]
    9a40:	lsl	r3, r3, #1
    9a44:	add	r2, r7, r3
    9a48:	cmp	r4, r2
    9a4c:	bcc	9b10 <fputs@plt+0xbc8>
    9a50:	rsb	r5, r7, r4
    9a54:	movw	r2, #9999	; 0x270f
    9a58:	cmp	r8, r2
    9a5c:	asr	r5, r5, #1
    9a60:	add	r5, r5, #1
    9a64:	bhi	a3f8 <fputs@plt+0x14b0>
    9a68:	add	r3, r3, #2
    9a6c:	add	r2, r2, #1
    9a70:	cmp	r3, r2
    9a74:	movcc	r8, r3
    9a78:	movcs	r8, r2
    9a7c:	lsl	sl, r8, #1
    9a80:	add	r0, sl, r8
    9a84:	lsl	r0, r0, #1
    9a88:	add	r0, r0, #3
    9a8c:	bl	8e7c <malloc@plt>
    9a90:	subs	r9, r0, #0
    9a94:	beq	a3f8 <fputs@plt+0x14b0>
    9a98:	lsl	r4, r5, #1
    9a9c:	mov	r1, r7
    9aa0:	lsl	r5, r5, #2
    9aa4:	mov	r2, r4
    9aa8:	bl	8e1c <memcpy@plt>
    9aac:	add	r3, sl, #3
    9ab0:	bic	r3, r3, #3
    9ab4:	ldr	r1, [sp, #20]
    9ab8:	add	r3, r9, r3
    9abc:	mov	r2, r5
    9ac0:	mov	r0, r3
    9ac4:	bl	8e1c <memcpy@plt>
    9ac8:	ldr	r1, [sp, #4]
    9acc:	cmp	r7, r1
    9ad0:	mov	r3, r0
    9ad4:	beq	9ae8 <fputs@plt+0xba0>
    9ad8:	mov	r0, r7
    9adc:	str	r3, [sp]
    9ae0:	bl	8de0 <free@plt>
    9ae4:	ldr	r3, [sp]
    9ae8:	sub	r4, r4, #2
    9aec:	sub	sl, sl, #2
    9af0:	add	r4, r9, r4
    9af4:	add	sl, r9, sl
    9af8:	cmp	r4, sl
    9afc:	sub	r5, r5, #4
    9b00:	add	r5, r3, r5
    9b04:	bcs	a414 <fputs@plt+0x14cc>
    9b08:	mov	r7, r9
    9b0c:	str	r3, [sp, #20]
    9b10:	cmp	fp, #72	; 0x48
    9b14:	beq	a40c <fputs@plt+0x14c4>
    9b18:	lsl	r3, fp, #1
    9b1c:	ldrh	sl, [r6, r3]
    9b20:	sxth	r9, sl
    9b24:	cmn	r9, #76	; 0x4c
    9b28:	beq	9b74 <fputs@plt+0xc2c>
    9b2c:	ldr	r2, [sp, #12]
    9b30:	ldr	r0, [r2, #4]
    9b34:	cmn	r0, #2
    9b38:	beq	9ee0 <fputs@plt+0xf98>
    9b3c:	cmp	r0, #0
    9b40:	ble	9e74 <fputs@plt+0xf2c>
    9b44:	cmp	r0, #316	; 0x13c
    9b48:	addcc	r0, r6, r0
    9b4c:	movcs	r3, #2
    9b50:	ldrbcc	r3, [r0, #284]	; 0x11c
    9b54:	add	r9, r9, r3
    9b58:	cmp	r9, #380	; 0x17c
    9b5c:	bcs	9b74 <fputs@plt+0xc2c>
    9b60:	add	r2, r6, r9, lsl #1
    9b64:	add	r2, r2, #600	; 0x258
    9b68:	ldrsh	r2, [r2]
    9b6c:	cmp	r2, r3
    9b70:	beq	9ea4 <fputs@plt+0xf5c>
    9b74:	add	fp, r6, fp
    9b78:	ldrb	r9, [fp, #1740]	; 0x6cc
    9b7c:	cmp	r9, #0
    9b80:	beq	9cc8 <fputs@plt+0xd80>
    9b84:	add	r2, r6, r9
    9b88:	sub	r3, r9, #3
    9b8c:	ldrb	sl, [r2, #1884]	; 0x75c
    9b90:	rsb	r2, sl, #1
    9b94:	ldr	fp, [r5, r2, lsl #2]
    9b98:	cmp	r3, #72	; 0x48
    9b9c:	ldrls	pc, [pc, r3, lsl #2]
    9ba0:	b	9db0 <fputs@plt+0xe68>
    9ba4:	andeq	r9, r0, r8, lsl #31
    9ba8:	andeq	r9, r0, r8, asr lr
    9bac:	andeq	sl, r0, r0, lsr #4
    9bb0:	andeq	r9, r0, r8, asr lr
    9bb4:	andeq	sl, r0, r8, lsr r0
    9bb8:	andeq	sl, r0, r0, ror #3
    9bbc:	andeq	r9, r0, r8, asr lr
    9bc0:	andeq	sl, r0, ip, asr #3
    9bc4:	andeq	sl, r0, r4, ror #7
    9bc8:	andeq	sl, r0, r0, lsl #7
    9bcc:			; <UNDEFINED> instruction: 0x0000a3bc
    9bd0:	andeq	r9, r0, r8, asr lr
    9bd4:	andeq	sl, r0, r8, asr #6
    9bd8:	andeq	sl, r0, r8, lsl #6
    9bdc:	andeq	sl, r0, ip, lsr #7
    9be0:	andeq	r9, r0, r8, asr lr
    9be4:			; <UNDEFINED> instruction: 0x0000a1b8
    9be8:	andeq	r9, r0, r8, asr lr
    9bec:	muleq	r0, r4, r1
    9bf0:	andeq	sl, r0, r0, lsl #3
    9bf4:	andeq	r9, r0, r4, lsr #27
    9bf8:	muleq	r0, r4, r3
    9bfc:	andeq	r9, r0, r4, lsr #27
    9c00:	strheq	sl, [r0], -r8
    9c04:	andeq	sl, r0, r4, lsr #1
    9c08:	muleq	r0, r0, r0
    9c0c:	andeq	sl, r0, ip, ror r0
    9c10:	andeq	r9, r0, r4, lsr #30
    9c14:	andeq	r9, r0, r8, asr #28
    9c18:	andeq	sl, r0, r8, rrx
    9c1c:	andeq	sl, r0, r4, asr r0
    9c20:	andeq	r9, r0, r8, asr #28
    9c24:	andeq	r9, r0, r4, lsr #30
    9c28:	strdeq	r9, [r0], -r0
    9c2c:	ldrdeq	r9, [r0], -ip
    9c30:	andeq	sl, r0, ip, lsr #32
    9c34:	andeq	sl, r0, r0, lsr #32
    9c38:	andeq	sl, r0, r4, lsl r0
    9c3c:	andeq	sl, r0, r4
    9c40:	andeq	r9, r0, r0, asr pc
    9c44:	andeq	sl, r0, r4, asr r3
    9c48:	ldrdeq	sl, [r0], -ip
    9c4c:			; <UNDEFINED> instruction: 0x0000a2b0
    9c50:	muleq	r0, r8, r2
    9c54:	andeq	sl, r0, r0, lsr r3
    9c58:	andeq	sl, r0, r8, lsl r3
    9c5c:	andeq	sl, r0, r0, ror r2
    9c60:	andeq	sl, r0, r4, asr r2
    9c64:	andeq	sl, r0, r4, lsr r1
    9c68:	andeq	sl, r0, r8, lsl r1
    9c6c:	andeq	sl, r0, r4, ror #2
    9c70:	ldrdeq	sl, [r0], -r0
    9c74:	andeq	sl, r0, r4, ror r1
    9c78:	andeq	sl, r0, r8, ror #1
    9c7c:	andeq	sl, r0, ip, asr #2
    9c80:	andeq	sl, r0, r0, lsl r2
    9c84:	andeq	r9, r0, r4, lsr #30
    9c88:	andeq	r9, r0, r4, lsl pc
    9c8c:	andeq	sl, r0, ip, ror #3
    9c90:	ldrdeq	r9, [r0], -r0
    9c94:			; <UNDEFINED> instruction: 0x00009fb8
    9c98:	andeq	r9, r0, r0, ror #30
    9c9c:	andeq	r9, r0, r4, lsr #30
    9ca0:	andeq	sl, r0, r4, lsl #4
    9ca4:	andeq	r9, r0, r0, asr #30
    9ca8:	andeq	sl, r0, r8, lsr #3
    9cac:	andeq	sl, r0, r8, lsl #5
    9cb0:	andeq	r9, r0, r0, asr #30
    9cb4:	andeq	r9, r0, r8, asr lr
    9cb8:	andeq	r9, r0, r8, asr lr
    9cbc:	andeq	r9, r0, r8, asr lr
    9cc0:	andeq	sl, r0, r4, asr #32
    9cc4:	andeq	sl, r0, r8, asr #4
    9cc8:	ldr	r1, [sp, #16]
    9ccc:	cmp	r1, #0
    9cd0:	beq	9e84 <fputs@plt+0xf3c>
    9cd4:	ldr	r3, [sp, #16]
    9cd8:	cmp	r3, #3
    9cdc:	beq	9e24 <fputs@plt+0xedc>
    9ce0:	mov	r3, r4
    9ce4:	mov	r2, sl
    9ce8:	b	9d08 <fputs@plt+0xdc0>
    9cec:	cmp	r7, r3
    9cf0:	beq	9d68 <fputs@plt+0xe20>
    9cf4:	ldrsh	r2, [r4, #-2]
    9cf8:	sub	r5, r5, #4
    9cfc:	sub	r3, r3, #2
    9d00:	lsl	r2, r2, #1
    9d04:	ldrh	r2, [r6, r2]
    9d08:	sxth	r2, r2
    9d0c:	mov	r4, r3
    9d10:	cmn	r2, #76	; 0x4c
    9d14:	beq	9cec <fputs@plt+0xda4>
    9d18:	add	r2, r2, #1
    9d1c:	cmp	r2, #380	; 0x17c
    9d20:	bcs	9cec <fputs@plt+0xda4>
    9d24:	add	r1, r6, r2, lsl #1
    9d28:	add	r1, r1, #600	; 0x258
    9d2c:	ldrsh	r1, [r1]
    9d30:	cmp	r1, #1
    9d34:	bne	9cec <fputs@plt+0xda4>
    9d38:	add	r2, r6, r2
    9d3c:	ldrb	fp, [r2, #1360]	; 0x550
    9d40:	cmp	fp, #0
    9d44:	beq	9cec <fputs@plt+0xda4>
    9d48:	ldr	r3, [sp, #12]
    9d4c:	mov	r1, #3
    9d50:	add	r5, r5, #4
    9d54:	str	r1, [sp, #16]
    9d58:	ldr	r2, [r3, #8]
    9d5c:	str	r2, [r5]
    9d60:	b	9e1c <fputs@plt+0xed4>
    9d64:	bne	9ce0 <fputs@plt+0xd98>
    9d68:	mov	r4, #1
    9d6c:	ldr	r2, [sp, #4]
    9d70:	cmp	r7, r2
    9d74:	beq	9d80 <fputs@plt+0xe38>
    9d78:	mov	r0, r7
    9d7c:	bl	8de0 <free@plt>
    9d80:	ldr	r1, [sp, #8]
    9d84:	mov	r0, r4
    9d88:	ldr	r2, [sp, #1228]	; 0x4cc
    9d8c:	ldr	r3, [r1]
    9d90:	cmp	r2, r3
    9d94:	bne	a438 <fputs@plt+0x14f0>
    9d98:	add	sp, sp, #1232	; 0x4d0
    9d9c:	add	sp, sp, #4
    9da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9da4:	ldr	r0, [r5]
    9da8:	bl	11b58 <fputs@plt+0x8c10>
    9dac:	mov	fp, r0
    9db0:	sxth	sl, sl
    9db4:	lsl	r3, sl, #2
    9db8:	lsl	r2, sl, #1
    9dbc:	rsb	r3, r3, #0
    9dc0:	rsb	r2, r2, #0
    9dc4:	add	r9, r6, r9
    9dc8:	ldrsh	r1, [r4, r2]!
    9dcc:	add	r3, r5, r3
    9dd0:	ldrb	r2, [r9, #1960]	; 0x7a8
    9dd4:	add	r5, r3, #4
    9dd8:	str	fp, [r3, #4]
    9ddc:	sub	r2, r2, #66	; 0x42
    9de0:	add	r3, r6, r2
    9de4:	add	r3, r3, #2032	; 0x7f0
    9de8:	add	r3, r3, #4
    9dec:	ldrsb	r3, [r3]
    9df0:	add	r3, r3, r1
    9df4:	cmp	r3, #380	; 0x17c
    9df8:	bcs	9e10 <fputs@plt+0xec8>
    9dfc:	add	r0, r6, r3, lsl #1
    9e00:	add	r0, r0, #600	; 0x258
    9e04:	ldrsh	r0, [r0]
    9e08:	cmp	r0, r1
    9e0c:	beq	9ef4 <fputs@plt+0xfac>
    9e10:	add	r3, r6, r2, lsl #1
    9e14:	add	r3, r3, #2048	; 0x800
    9e18:	ldrsh	fp, [r3, #8]
    9e1c:	add	r4, r4, #2
    9e20:	b	9a38 <fputs@plt+0xaf0>
    9e24:	ldr	r1, [sp, #12]
    9e28:	ldr	r3, [r1, #4]
    9e2c:	cmp	r3, #0
    9e30:	ble	9d64 <fputs@plt+0xe1c>
    9e34:	movw	r2, #45056	; 0xb000
    9e38:	movt	r2, #2
    9e3c:	mvn	r3, #1
    9e40:	str	r3, [r2, #4]
    9e44:	b	9ce0 <fputs@plt+0xd98>
    9e48:	ldr	r0, [r5]
    9e4c:	mov	r1, #2
    9e50:	add	r0, r0, #12
    9e54:	bl	16bc8 <fputs@plt+0xdc80>
    9e58:	sxth	sl, sl
    9e5c:	ldr	fp, [r5]
    9e60:	lsl	r3, sl, #2
    9e64:	lsl	r2, sl, #1
    9e68:	rsb	r3, r3, #0
    9e6c:	rsb	r2, r2, #0
    9e70:	b	9dc4 <fputs@plt+0xe7c>
    9e74:	ldr	r1, [sp, #12]
    9e78:	mov	r3, #0
    9e7c:	str	r3, [r1, #4]
    9e80:	b	9b54 <fputs@plt+0xc0c>
    9e84:	ldr	r2, [sp, #12]
    9e88:	movw	r0, #42860	; 0xa76c
    9e8c:	movt	r0, #1
    9e90:	ldr	r3, [r2]
    9e94:	add	r3, r3, #1
    9e98:	str	r3, [r2]
    9e9c:	bl	dd40 <fputs@plt+0x4df8>
    9ea0:	b	9ce0 <fputs@plt+0xd98>
    9ea4:	add	r9, r6, r9
    9ea8:	ldrb	fp, [r9, #1360]	; 0x550
    9eac:	cmp	fp, #0
    9eb0:	beq	9f00 <fputs@plt+0xfb8>
    9eb4:	ldr	r1, [sp, #12]
    9eb8:	add	r5, r5, #4
    9ebc:	ldr	r2, [sp, #16]
    9ec0:	ldr	r3, [r1, #8]
    9ec4:	cmp	r2, #0
    9ec8:	subne	r2, r2, #1
    9ecc:	strne	r2, [sp, #16]
    9ed0:	mvn	r2, #1
    9ed4:	str	r2, [r1, #4]
    9ed8:	str	r3, [r5]
    9edc:	b	9e1c <fputs@plt+0xed4>
    9ee0:	bl	dba4 <fputs@plt+0x4c5c>
    9ee4:	movw	r3, #45056	; 0xb000
    9ee8:	movt	r3, #2
    9eec:	str	r0, [r3, #4]
    9ef0:	b	9b3c <fputs@plt+0xbf4>
    9ef4:	add	r3, r6, r3
    9ef8:	ldrb	fp, [r3, #1360]	; 0x550
    9efc:	b	9e1c <fputs@plt+0xed4>
    9f00:	mov	r2, fp
    9f04:	ldr	fp, [r5, #4]
    9f08:	mov	r3, r2
    9f0c:	mov	r9, r2
    9f10:	b	9dc4 <fputs@plt+0xe7c>
    9f14:	ldr	r0, [r5, #-4]
    9f18:	ldr	r1, [r5, #-12]
    9f1c:	add	r0, r0, #12
    9f20:	bl	16bd0 <fputs@plt+0xdc88>
    9f24:	sxth	sl, sl
    9f28:	ldr	fp, [r5, #-4]
    9f2c:	lsl	r3, sl, #2
    9f30:	lsl	r2, sl, #1
    9f34:	rsb	r3, r3, #0
    9f38:	rsb	r2, r2, #0
    9f3c:	b	9dc4 <fputs@plt+0xe7c>
    9f40:	ldr	r0, [r5]
    9f44:	mov	r1, #2
    9f48:	bl	16bc8 <fputs@plt+0xdc80>
    9f4c:	b	9e58 <fputs@plt+0xf10>
    9f50:	ldr	r0, [r5, #-8]
    9f54:	ldr	r1, [r5]
    9f58:	bl	14b94 <fputs@plt+0xbc4c>
    9f5c:	b	9dac <fputs@plt+0xe64>
    9f60:	ldr	r0, [r5, #-8]
    9f64:	ldr	r1, [r5]
    9f68:	sxth	sl, sl
    9f6c:	bl	ec80 <fputs@plt+0x5d38>
    9f70:	ldr	fp, [r5, #-8]
    9f74:	lsl	r3, sl, #2
    9f78:	lsl	r2, sl, #1
    9f7c:	rsb	r3, r3, #0
    9f80:	rsb	r2, r2, #0
    9f84:	b	9dc4 <fputs@plt+0xe7c>
    9f88:	ldr	r0, [r5]
    9f8c:	sxth	sl, sl
    9f90:	bl	e8c4 <fputs@plt+0x597c>
    9f94:	movw	r1, #45076	; 0xb014
    9f98:	movt	r1, #2
    9f9c:	lsl	r3, sl, #2
    9fa0:	lsl	r2, sl, #1
    9fa4:	mov	r0, #1
    9fa8:	rsb	r3, r3, #0
    9fac:	rsb	r2, r2, #0
    9fb0:	str	r0, [r1]
    9fb4:	b	9dc4 <fputs@plt+0xe7c>
    9fb8:	mov	r0, #20
    9fbc:	bl	18c38 <_Znwj@@Base>
    9fc0:	ldr	r1, [r5]
    9fc4:	mov	fp, r0
    9fc8:	bl	16ba4 <fputs@plt+0xdc5c>
    9fcc:	b	9db0 <fputs@plt+0xe68>
    9fd0:	ldmda	r5, {r0, r1}
    9fd4:	bl	16b30 <fputs@plt+0xdbe8>
    9fd8:	b	9f24 <fputs@plt+0xfdc>
    9fdc:	ldr	r0, [r5, #-4]
    9fe0:	mov	r2, #0
    9fe4:	ldr	r1, [r5]
    9fe8:	bl	157a0 <fputs@plt+0xc858>
    9fec:	b	9dac <fputs@plt+0xe64>
    9ff0:	ldr	r0, [r5, #-12]
    9ff4:	ldr	r1, [r5, #-8]
    9ff8:	ldr	r2, [r5]
    9ffc:	bl	157a0 <fputs@plt+0xc858>
    a000:	b	9dac <fputs@plt+0xe64>
    a004:	ldr	r0, [r5, #-8]
    a008:	ldr	r1, [r5]
    a00c:	bl	14a40 <fputs@plt+0xbaf8>
    a010:	b	9dac <fputs@plt+0xe64>
    a014:	ldr	r0, [r5, #-4]
    a018:	bl	11b28 <fputs@plt+0x8be0>
    a01c:	b	9dac <fputs@plt+0xe64>
    a020:	ldr	r0, [r5, #-4]
    a024:	bl	14c20 <fputs@plt+0xbcd8>
    a028:	b	9dac <fputs@plt+0xe64>
    a02c:	ldr	r0, [r5, #-4]
    a030:	bl	14acc <fputs@plt+0xbb84>
    a034:	b	9dac <fputs@plt+0xe64>
    a038:	ldr	r0, [r5]
    a03c:	bl	13108 <fputs@plt+0xa1c0>
    a040:	b	9dac <fputs@plt+0xe64>
    a044:	movw	r0, #42856	; 0xa768
    a048:	movt	r0, #1
    a04c:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    a050:	b	9dac <fputs@plt+0xe64>
    a054:	ldr	r0, [r5]
    a058:	mov	r1, #1
    a05c:	add	r0, r0, #12
    a060:	bl	16bc8 <fputs@plt+0xdc80>
    a064:	b	9e58 <fputs@plt+0xf10>
    a068:	ldr	r0, [r5]
    a06c:	mov	r1, #0
    a070:	add	r0, r0, #12
    a074:	bl	16bc8 <fputs@plt+0xdc80>
    a078:	b	9e58 <fputs@plt+0xf10>
    a07c:	mov	r0, #16
    a080:	bl	18c38 <_Znwj@@Base>
    a084:	mov	fp, r0
    a088:	bl	ee1c <fputs@plt+0x5ed4>
    a08c:	b	9db0 <fputs@plt+0xe68>
    a090:	mov	r0, #12
    a094:	bl	18c38 <_Znwj@@Base>
    a098:	mov	fp, r0
    a09c:	bl	ee58 <fputs@plt+0x5f10>
    a0a0:	b	9db0 <fputs@plt+0xe68>
    a0a4:	mov	r0, #12
    a0a8:	bl	18c38 <_Znwj@@Base>
    a0ac:	mov	fp, r0
    a0b0:	bl	ee90 <fputs@plt+0x5f48>
    a0b4:	b	9db0 <fputs@plt+0xe68>
    a0b8:	mov	r0, #16
    a0bc:	bl	18c38 <_Znwj@@Base>
    a0c0:	ldr	r1, [r5]
    a0c4:	mov	fp, r0
    a0c8:	bl	ede0 <fputs@plt+0x5e98>
    a0cc:	b	9db0 <fputs@plt+0xe68>
    a0d0:	mov	r0, #16
    a0d4:	bl	18c38 <_Znwj@@Base>
    a0d8:	ldr	r1, [r5]
    a0dc:	mov	fp, r0
    a0e0:	bl	14db8 <fputs@plt+0xbe70>
    a0e4:	b	9db0 <fputs@plt+0xe68>
    a0e8:	movw	r1, #42852	; 0xa764
    a0ec:	ldr	r0, [r5]
    a0f0:	movt	r1, #1
    a0f4:	add	r2, sp, #24
    a0f8:	bl	8e10 <sscanf@plt>
    a0fc:	cmp	r0, #1
    a100:	ldr	r0, [r5]
    a104:	ldreq	fp, [sp, #24]
    a108:	cmp	r0, #0
    a10c:	beq	9db0 <fputs@plt+0xe68>
    a110:	bl	8eb8 <_ZdaPv@plt>
    a114:	b	9db0 <fputs@plt+0xe68>
    a118:	mov	r0, #20
    a11c:	bl	18c38 <_Znwj@@Base>
    a120:	ldmda	r5, {r1, r2}
    a124:	rsb	r1, r1, #0
    a128:	mov	fp, r0
    a12c:	bl	14d60 <fputs@plt+0xbe18>
    a130:	b	9db0 <fputs@plt+0xe68>
    a134:	mov	r0, #20
    a138:	bl	18c38 <_Znwj@@Base>
    a13c:	ldmda	r5, {r1, r2}
    a140:	mov	fp, r0
    a144:	bl	14d60 <fputs@plt+0xbe18>
    a148:	b	9db0 <fputs@plt+0xe68>
    a14c:	mov	r0, #32
    a150:	bl	18c38 <_Znwj@@Base>
    a154:	ldr	r1, [r5]
    a158:	mov	fp, r0
    a15c:	bl	16a6c <fputs@plt+0xdb24>
    a160:	b	9db0 <fputs@plt+0xe68>
    a164:	ldr	r0, [r5]
    a168:	ldr	r1, [r5, #-4]
    a16c:	bl	119a4 <fputs@plt+0x8a5c>
    a170:	b	9e58 <fputs@plt+0xf10>
    a174:	ldmda	r5, {r0, r1}
    a178:	bl	16ff0 <fputs@plt+0xe0a8>
    a17c:	b	9dac <fputs@plt+0xe64>
    a180:	ldr	r0, [r5, #-16]
    a184:	ldr	r1, [r5, #-8]
    a188:	ldr	r2, [r5]
    a18c:	bl	12e2c <fputs@plt+0x9ee4>
    a190:	b	9dac <fputs@plt+0xe64>
    a194:	ldr	r0, [r5, #-8]
    a198:	mov	r2, #0
    a19c:	ldr	r1, [r5]
    a1a0:	bl	12e2c <fputs@plt+0x9ee4>
    a1a4:	b	9dac <fputs@plt+0xe64>
    a1a8:	ldr	r0, [r5]
    a1ac:	mov	r1, #0
    a1b0:	bl	16bc8 <fputs@plt+0xdc80>
    a1b4:	b	9e58 <fputs@plt+0xf10>
    a1b8:	ldr	r0, [r5, #-8]
    a1bc:	mov	r1, #0
    a1c0:	ldr	r2, [r5]
    a1c4:	bl	12e2c <fputs@plt+0x9ee4>
    a1c8:	b	9dac <fputs@plt+0xe64>
    a1cc:	ldr	r0, [r5, #-8]
    a1d0:	mov	r1, #0
    a1d4:	ldr	r2, [r5]
    a1d8:	bl	f904 <fputs@plt+0x69bc>
    a1dc:	b	9dac <fputs@plt+0xe64>
    a1e0:	ldr	r0, [r5]
    a1e4:	bl	13198 <fputs@plt+0xa250>
    a1e8:	b	9dac <fputs@plt+0xe64>
    a1ec:	mov	r0, #24
    a1f0:	bl	18c38 <_Znwj@@Base>
    a1f4:	ldr	r1, [r5]
    a1f8:	mov	fp, r0
    a1fc:	bl	16ab8 <fputs@plt+0xdb70>
    a200:	b	9db0 <fputs@plt+0xe68>
    a204:	ldr	r0, [r5, #-4]
    a208:	ldr	r1, [r5, #-12]
    a20c:	b	9f20 <fputs@plt+0xfd8>
    a210:	ldr	r0, [r5, #-8]
    a214:	ldr	r1, [r5]
    a218:	add	r0, r0, #12
    a21c:	b	9f68 <fputs@plt+0x1020>
    a220:	ldr	r0, [r5, #-4]
    a224:	ldr	r3, [r0]
    a228:	ldr	r3, [r3, #28]
    a22c:	blx	r3
    a230:	subs	fp, r0, #0
    a234:	beq	a420 <fputs@plt+0x14d8>
    a238:	mov	r0, fp
    a23c:	ldr	r1, [r5]
    a240:	bl	fc58 <fputs@plt+0x6d10>
    a244:	b	9db0 <fputs@plt+0xe68>
    a248:	movw	r0, #47076	; 0xb7e4
    a24c:	movt	r0, #1
    a250:	b	a04c <fputs@plt+0x1104>
    a254:	mov	r0, #20
    a258:	bl	18c38 <_Znwj@@Base>
    a25c:	ldmda	r5, {r1, r2}
    a260:	rsb	r1, r1, #0
    a264:	mov	fp, r0
    a268:	bl	14d8c <fputs@plt+0xbe44>
    a26c:	b	9db0 <fputs@plt+0xe68>
    a270:	mov	r0, #20
    a274:	bl	18c38 <_Znwj@@Base>
    a278:	ldmda	r5, {r1, r2}
    a27c:	mov	fp, r0
    a280:	bl	14d8c <fputs@plt+0xbe44>
    a284:	b	9db0 <fputs@plt+0xe68>
    a288:	ldr	r0, [r5]
    a28c:	mov	r1, #1
    a290:	bl	16bc8 <fputs@plt+0xdc80>
    a294:	b	9e58 <fputs@plt+0xf10>
    a298:	mov	r0, #16
    a29c:	bl	18c38 <_Znwj@@Base>
    a2a0:	ldr	r1, [r5]
    a2a4:	mov	fp, r0
    a2a8:	bl	14d40 <fputs@plt+0xbdf8>
    a2ac:	b	9db0 <fputs@plt+0xe68>
    a2b0:	bl	e54c <fputs@plt+0x5604>
    a2b4:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    a2b8:	mov	r1, r0
    a2bc:	mov	r0, #20
    a2c0:	str	r1, [sp]
    a2c4:	bl	18c38 <_Znwj@@Base>
    a2c8:	ldr	r1, [sp]
    a2cc:	ldr	r2, [r5]
    a2d0:	mov	fp, r0
    a2d4:	bl	14d14 <fputs@plt+0xbdcc>
    a2d8:	b	9db0 <fputs@plt+0xe68>
    a2dc:	bl	e58c <fputs@plt+0x5644>
    a2e0:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    a2e4:	mov	r1, r0
    a2e8:	mov	r0, #20
    a2ec:	str	r1, [sp]
    a2f0:	bl	18c38 <_Znwj@@Base>
    a2f4:	ldr	r1, [sp]
    a2f8:	ldr	r2, [r5]
    a2fc:	mov	fp, r0
    a300:	bl	14d14 <fputs@plt+0xbdcc>
    a304:	b	9db0 <fputs@plt+0xe68>
    a308:	ldr	r0, [r5, #-8]
    a30c:	ldr	r1, [r5]
    a310:	bl	10b90 <fputs@plt+0x7c48>
    a314:	b	9dac <fputs@plt+0xe64>
    a318:	mov	r0, #20
    a31c:	bl	18c38 <_Znwj@@Base>
    a320:	ldmda	r5, {r1, r2}
    a324:	mov	fp, r0
    a328:	bl	14ce8 <fputs@plt+0xbda0>
    a32c:	b	9db0 <fputs@plt+0xe68>
    a330:	mov	r0, #20
    a334:	bl	18c38 <_Znwj@@Base>
    a338:	ldmda	r5, {r1, r2}
    a33c:	mov	fp, r0
    a340:	bl	14d14 <fputs@plt+0xbdcc>
    a344:	b	9db0 <fputs@plt+0xe68>
    a348:	ldr	r0, [r5]
    a34c:	bl	15cbc <fputs@plt+0xcd74>
    a350:	b	9dac <fputs@plt+0xe64>
    a354:	bl	e56c <fputs@plt+0x5624>
    a358:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    a35c:	mov	r1, r0
    a360:	mov	r0, #20
    a364:	str	r1, [sp]
    a368:	bl	18c38 <_Znwj@@Base>
    a36c:	ldr	r1, [sp]
    a370:	ldr	r2, [r5]
    a374:	mov	fp, r0
    a378:	bl	14d14 <fputs@plt+0xbdcc>
    a37c:	b	9db0 <fputs@plt+0xe68>
    a380:	ldr	r0, [r5, #-16]
    a384:	ldr	r1, [r5, #-8]
    a388:	ldr	r2, [r5]
    a38c:	bl	f904 <fputs@plt+0x69bc>
    a390:	b	9dac <fputs@plt+0xe64>
    a394:	mov	r0, #16
    a398:	bl	18c38 <_Znwj@@Base>
    a39c:	ldr	r1, [r5]
    a3a0:	mov	fp, r0
    a3a4:	bl	ede0 <fputs@plt+0x5e98>
    a3a8:	b	9db0 <fputs@plt+0xe68>
    a3ac:	ldr	r0, [r5, #-8]
    a3b0:	ldr	r1, [r5]
    a3b4:	bl	10be4 <fputs@plt+0x7c9c>
    a3b8:	b	9dac <fputs@plt+0xe64>
    a3bc:	ldr	r1, [r5]
    a3c0:	mov	r2, #0
    a3c4:	ldr	r0, [r5, #-8]
    a3c8:	ldr	fp, [r5, #-16]
    a3cc:	bl	f904 <fputs@plt+0x69bc>
    a3d0:	mov	r2, #0
    a3d4:	mov	r1, r0
    a3d8:	mov	r0, fp
    a3dc:	bl	f904 <fputs@plt+0x69bc>
    a3e0:	b	9dac <fputs@plt+0xe64>
    a3e4:	ldr	r0, [r5, #-8]
    a3e8:	mov	r2, #0
    a3ec:	ldr	r1, [r5]
    a3f0:	bl	f904 <fputs@plt+0x69bc>
    a3f4:	b	9dac <fputs@plt+0xe64>
    a3f8:	movw	r0, #42876	; 0xa77c
    a3fc:	movt	r0, #1
    a400:	bl	dd40 <fputs@plt+0x4df8>
    a404:	mov	r4, #2
    a408:	b	9d6c <fputs@plt+0xe24>
    a40c:	mov	r4, #0
    a410:	b	9d6c <fputs@plt+0xe24>
    a414:	mov	r7, r9
    a418:	mov	r4, #1
    a41c:	b	9d6c <fputs@plt+0xe24>
    a420:	mov	r0, #32
    a424:	bl	18c38 <_Znwj@@Base>
    a428:	ldr	r1, [r5, #-4]
    a42c:	mov	fp, r0
    a430:	bl	fce8 <fputs@plt+0x6da0>
    a434:	b	a238 <fputs@plt+0x12f0>
    a438:	bl	8e88 <__stack_chk_fail@plt>
    a43c:	mov	r0, fp
    a440:	bl	18c88 <_ZdlPv@@Base>
    a444:	bl	8dc8 <__cxa_end_cleanup@plt>
    a448:	b	a43c <fputs@plt+0x14f4>
    a44c:	b	a43c <fputs@plt+0x14f4>
    a450:	b	a43c <fputs@plt+0x14f4>
    a454:	b	a43c <fputs@plt+0x14f4>
    a458:	b	a43c <fputs@plt+0x14f4>
    a45c:	b	a43c <fputs@plt+0x14f4>
    a460:	b	a43c <fputs@plt+0x14f4>
    a464:	b	a43c <fputs@plt+0x14f4>
    a468:	b	a43c <fputs@plt+0x14f4>
    a46c:	b	a43c <fputs@plt+0x14f4>
    a470:	b	a43c <fputs@plt+0x14f4>
    a474:	b	a43c <fputs@plt+0x14f4>
    a478:	b	a43c <fputs@plt+0x14f4>
    a47c:	b	a43c <fputs@plt+0x14f4>
    a480:	b	a43c <fputs@plt+0x14f4>
    a484:	b	a43c <fputs@plt+0x14f4>
    a488:	b	a43c <fputs@plt+0x14f4>
    a48c:	b	a43c <fputs@plt+0x14f4>
    a490:	b	a43c <fputs@plt+0x14f4>
    a494:	ldrb	r3, [r0]
    a498:	cmp	r3, #0
    a49c:	beq	a4c4 <fputs@plt+0x157c>
    a4a0:	cmp	r3, r1
    a4a4:	bxeq	lr
    a4a8:	cmp	r3, #92	; 0x5c
    a4ac:	add	r2, r0, #1
    a4b0:	ldrb	r3, [r0, #1]
    a4b4:	beq	a4cc <fputs@plt+0x1584>
    a4b8:	cmp	r3, #0
    a4bc:	mov	r0, r2
    a4c0:	bne	a4a0 <fputs@plt+0x1558>
    a4c4:	mov	r0, #0
    a4c8:	bx	lr
    a4cc:	cmp	r3, #103	; 0x67
    a4d0:	bhi	a500 <fputs@plt+0x15b8>
    a4d4:	cmp	r3, #102	; 0x66
    a4d8:	bcs	a510 <fputs@plt+0x15c8>
    a4dc:	cmp	r3, #42	; 0x2a
    a4e0:	beq	a510 <fputs@plt+0x15c8>
    a4e4:	cmp	r3, #92	; 0x5c
    a4e8:	beq	a4b8 <fputs@plt+0x1570>
    a4ec:	cmp	r3, #0
    a4f0:	beq	a4b8 <fputs@plt+0x1570>
    a4f4:	ldrb	r3, [r0, #2]
    a4f8:	add	r0, r0, #2
    a4fc:	b	a498 <fputs@plt+0x1550>
    a500:	cmp	r3, #107	; 0x6b
    a504:	beq	a510 <fputs@plt+0x15c8>
    a508:	cmp	r3, #110	; 0x6e
    a50c:	bne	a4f4 <fputs@plt+0x15ac>
    a510:	ldrb	r3, [r0, #2]
    a514:	add	r2, r0, #2
    a518:	cmp	r3, #40	; 0x28
    a51c:	beq	a574 <fputs@plt+0x162c>
    a520:	bls	a560 <fputs@plt+0x1618>
    a524:	cmp	r3, #91	; 0x5b
    a528:	beq	a54c <fputs@plt+0x1604>
    a52c:	cmp	r3, #92	; 0x5c
    a530:	beq	a4b8 <fputs@plt+0x1570>
    a534:	ldrb	r3, [r0, #3]
    a538:	add	r0, r0, #3
    a53c:	b	a498 <fputs@plt+0x1550>
    a540:	cmp	r3, #93	; 0x5d
    a544:	beq	a5b0 <fputs@plt+0x1668>
    a548:	mov	r2, r0
    a54c:	ldrb	r3, [r2, #1]
    a550:	add	r0, r2, #1
    a554:	cmp	r3, #0
    a558:	bne	a540 <fputs@plt+0x15f8>
    a55c:	b	a4c4 <fputs@plt+0x157c>
    a560:	cmp	r3, #0
    a564:	beq	a4b8 <fputs@plt+0x1570>
    a568:	ldrb	r3, [r0, #3]
    a56c:	add	r0, r0, #3
    a570:	b	a498 <fputs@plt+0x1550>
    a574:	ldrb	r3, [r0, #3]
    a578:	add	r2, r0, #3
    a57c:	cmp	r3, #92	; 0x5c
    a580:	beq	a4b8 <fputs@plt+0x1570>
    a584:	cmp	r3, #0
    a588:	beq	a4b8 <fputs@plt+0x1570>
    a58c:	ldrb	r3, [r0, #4]
    a590:	add	r2, r0, #4
    a594:	cmp	r3, #92	; 0x5c
    a598:	beq	a4b8 <fputs@plt+0x1570>
    a59c:	cmp	r3, #0
    a5a0:	beq	a4b8 <fputs@plt+0x1570>
    a5a4:	ldrb	r3, [r0, #5]
    a5a8:	add	r0, r0, #5
    a5ac:	b	a498 <fputs@plt+0x1550>
    a5b0:	add	r0, r0, #1
    a5b4:	ldrb	r3, [r2, #2]
    a5b8:	b	a498 <fputs@plt+0x1550>
    a5bc:	push	{r3, r4, r5, lr}
    a5c0:	subs	r4, r2, #0
    a5c4:	mov	r5, r0
    a5c8:	blt	a5e4 <fputs@plt+0x169c>
    a5cc:	ldr	r3, [r1]
    a5d0:	cmp	r4, r3
    a5d4:	bge	a5e4 <fputs@plt+0x169c>
    a5d8:	ldr	r0, [r5]
    a5dc:	add	r0, r0, r4
    a5e0:	pop	{r3, r4, r5, pc}
    a5e4:	movw	r1, #42944	; 0xa7c0
    a5e8:	mov	r0, #99	; 0x63
    a5ec:	movt	r1, #1
    a5f0:	bl	17060 <fputs@plt+0xe118>
    a5f4:	b	a5d8 <fputs@plt+0x1690>
    a5f8:	push	{r4, r5, r6, r7, r8, r9, lr}
    a5fc:	movw	r8, #44984	; 0xafb8
    a600:	movt	r8, #2
    a604:	sub	sp, sp, #28
    a608:	mov	r6, r0
    a60c:	mov	r0, r1
    a610:	ldr	r3, [r8]
    a614:	mov	r5, r1
    a618:	movw	r7, #44664	; 0xae78
    a61c:	movt	r7, #2
    a620:	str	r3, [sp, #20]
    a624:	bl	19c08 <_ZdlPv@@Base+0xf80>
    a628:	b	a65c <fputs@plt+0x1714>
    a62c:	mov	r1, r4
    a630:	mov	r0, sp
    a634:	bl	17454 <fputs@plt+0xe50c>
    a638:	movw	r2, #58368	; 0xe400
    a63c:	movt	r2, #2
    a640:	movw	r0, #43008	; 0xa800
    a644:	mov	r1, sp
    a648:	movt	r0, #1
    a64c:	mov	r3, r2
    a650:	bl	178cc <fputs@plt+0xe984>
    a654:	cmp	r4, #10
    a658:	beq	a6bc <fputs@plt+0x1774>
    a65c:	mov	r0, r6
    a660:	bl	8d98 <_IO_getc@plt>
    a664:	cmn	r0, #1
    a668:	mov	r4, r0
    a66c:	beq	a6bc <fputs@plt+0x1774>
    a670:	cmp	r4, #0
    a674:	blt	a684 <fputs@plt+0x173c>
    a678:	ldrb	r3, [r7, r4]
    a67c:	cmp	r3, #0
    a680:	bne	a62c <fputs@plt+0x16e4>
    a684:	ldr	r3, [r5, #4]
    a688:	uxtb	r9, r4
    a68c:	ldr	r2, [r5, #8]
    a690:	cmp	r3, r2
    a694:	blt	a6a4 <fputs@plt+0x175c>
    a698:	mov	r0, r5
    a69c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    a6a0:	ldr	r3, [r5, #4]
    a6a4:	ldr	r2, [r5]
    a6a8:	cmp	r4, #10
    a6ac:	add	r1, r3, #1
    a6b0:	str	r1, [r5, #4]
    a6b4:	strb	r9, [r2, r3]
    a6b8:	bne	a65c <fputs@plt+0x1714>
    a6bc:	ldr	r0, [r5, #4]
    a6c0:	movw	r3, #58484	; 0xe474
    a6c4:	ldr	ip, [sp, #20]
    a6c8:	movt	r3, #2
    a6cc:	cmp	r0, #0
    a6d0:	ldr	r1, [r8]
    a6d4:	ldr	r2, [r3]
    a6d8:	movle	r0, #0
    a6dc:	movgt	r0, #1
    a6e0:	cmp	ip, r1
    a6e4:	add	r2, r2, #1
    a6e8:	str	r2, [r3]
    a6ec:	bne	a6f8 <fputs@plt+0x17b0>
    a6f0:	add	sp, sp, #28
    a6f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    a6f8:	bl	8e88 <__stack_chk_fail@plt>
    a6fc:	movw	r2, #44984	; 0xafb8
    a700:	movt	r2, #2
    a704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a708:	sub	sp, sp, #116	; 0x74
    a70c:	ldr	r3, [r2]
    a710:	mov	r4, r0
    a714:	add	r0, sp, #16
    a718:	str	r2, [sp, #12]
    a71c:	mov	r5, r1
    a720:	str	r3, [sp, #108]	; 0x6c
    a724:	bl	19520 <_ZdlPv@@Base+0x898>
    a728:	add	r0, sp, #28
    a72c:	bl	19520 <_ZdlPv@@Base+0x898>
    a730:	movw	r6, #45068	; 0xb00c
    a734:	movt	r6, #2
    a738:	ldr	r3, [r6]
    a73c:	cmp	r3, #0
    a740:	beq	ad68 <fputs@plt+0x1e20>
    a744:	movw	r3, #58388	; 0xe414
    a748:	movt	r3, #2
    a74c:	str	r3, [sp, #4]
    a750:	movw	sl, #58484	; 0xe474
    a754:	ldr	r2, [sp, #4]
    a758:	movt	sl, #2
    a75c:	movw	fp, #45068	; 0xb00c
    a760:	movt	fp, #2
    a764:	mov	r3, #0
    a768:	movw	r1, #45044	; 0xaff4
    a76c:	str	r5, [r2]
    a770:	movt	r1, #2
    a774:	str	r3, [sl]
    a778:	str	r1, [sp, #8]
    a77c:	mov	r0, r4
    a780:	add	r1, sp, #16
    a784:	bl	a5f8 <fputs@plt+0x16b0>
    a788:	subs	r3, r0, #0
    a78c:	beq	ad04 <fputs@plt+0x1dbc>
    a790:	ldr	r3, [sp, #20]
    a794:	cmp	r3, #3
    a798:	bgt	a7bc <fputs@plt+0x1874>
    a79c:	ldrb	r1, [r6, #16]
    a7a0:	cmp	r1, #0
    a7a4:	bne	a998 <fputs@plt+0x1a50>
    a7a8:	ldr	r2, [sp, #8]
    a7ac:	add	r0, sp, #16
    a7b0:	ldr	r1, [r2]
    a7b4:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    a7b8:	b	a77c <fputs@plt+0x1834>
    a7bc:	ldr	r2, [sp, #16]
    a7c0:	ldrb	r1, [r2]
    a7c4:	cmp	r1, #46	; 0x2e
    a7c8:	bne	a79c <fputs@plt+0x1854>
    a7cc:	ldrb	r1, [r2, #1]
    a7d0:	cmp	r1, #108	; 0x6c
    a7d4:	beq	aec4 <fputs@plt+0x1f7c>
    a7d8:	ldrb	r3, [r2]
    a7dc:	cmp	r3, #46	; 0x2e
    a7e0:	bne	a79c <fputs@plt+0x1854>
    a7e4:	ldr	r3, [sp, #20]
    a7e8:	cmp	r3, #1
    a7ec:	bgt	a804 <fputs@plt+0x18bc>
    a7f0:	movw	r1, #42944	; 0xa7c0
    a7f4:	mov	r0, #99	; 0x63
    a7f8:	movt	r1, #1
    a7fc:	bl	17060 <fputs@plt+0xe118>
    a800:	ldr	r2, [sp, #16]
    a804:	ldrb	r3, [r2, #1]
    a808:	cmp	r3, #69	; 0x45
    a80c:	bne	a79c <fputs@plt+0x1854>
    a810:	ldr	r3, [sp, #20]
    a814:	cmp	r3, #2
    a818:	bgt	a830 <fputs@plt+0x18e8>
    a81c:	movw	r1, #42944	; 0xa7c0
    a820:	mov	r0, #99	; 0x63
    a824:	movt	r1, #1
    a828:	bl	17060 <fputs@plt+0xe118>
    a82c:	ldr	r2, [sp, #16]
    a830:	ldrb	r3, [r2, #2]
    a834:	cmp	r3, #81	; 0x51
    a838:	bne	a79c <fputs@plt+0x1854>
    a83c:	add	r5, sp, #20
    a840:	add	r0, sp, #16
    a844:	mov	r2, #3
    a848:	mov	r1, r5
    a84c:	bl	a5bc <fputs@plt+0x1674>
    a850:	ldrb	r3, [r0]
    a854:	cmp	r3, #32
    a858:	beq	a884 <fputs@plt+0x193c>
    a85c:	mov	r1, r5
    a860:	add	r0, sp, #16
    a864:	mov	r2, #3
    a868:	bl	a5bc <fputs@plt+0x1674>
    a86c:	ldrb	r3, [r0]
    a870:	cmp	r3, #10
    a874:	beq	a884 <fputs@plt+0x193c>
    a878:	ldr	r3, [r6, #4]
    a87c:	cmp	r3, #0
    a880:	beq	a79c <fputs@plt+0x1854>
    a884:	ldr	r3, [sp, #8]
    a888:	add	r0, sp, #16
    a88c:	ldr	r1, [r3]
    a890:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    a894:	ldr	r5, [sl]
    a898:	add	r0, sp, #28
    a89c:	add	r5, r5, #1
    a8a0:	bl	19c08 <_ZdlPv@@Base+0xf80>
    a8a4:	b	a8c0 <fputs@plt+0x1978>
    a8a8:	ldr	r3, [sp, #20]
    a8ac:	cmp	r3, #2
    a8b0:	bgt	a8fc <fputs@plt+0x19b4>
    a8b4:	add	r0, sp, #28
    a8b8:	add	r1, sp, #16
    a8bc:	bl	1987c <_ZdlPv@@Base+0xbf4>
    a8c0:	mov	r0, r4
    a8c4:	add	r1, sp, #16
    a8c8:	bl	a5f8 <fputs@plt+0x16b0>
    a8cc:	cmp	r0, #0
    a8d0:	bne	a8a8 <fputs@plt+0x1960>
    a8d4:	movw	r1, #58368	; 0xe400
    a8d8:	movt	r1, #2
    a8dc:	movw	r0, #43056	; 0xa830
    a8e0:	movt	r0, #1
    a8e4:	mov	r2, r1
    a8e8:	mov	r3, r1
    a8ec:	bl	1792c <fputs@plt+0xe9e4>
    a8f0:	ldr	r3, [sp, #20]
    a8f4:	cmp	r3, #2
    a8f8:	ble	a8b4 <fputs@plt+0x196c>
    a8fc:	ldr	r2, [sp, #16]
    a900:	ldrb	r1, [r2]
    a904:	cmp	r1, #46	; 0x2e
    a908:	bne	a8b4 <fputs@plt+0x196c>
    a90c:	ldrb	r1, [r2, #1]
    a910:	cmp	r1, #69	; 0x45
    a914:	bne	a8b4 <fputs@plt+0x196c>
    a918:	ldrb	r1, [r2, #2]
    a91c:	cmp	r1, #78	; 0x4e
    a920:	beq	ad80 <fputs@plt+0x1e38>
    a924:	cmp	r3, #2
    a928:	bgt	a940 <fputs@plt+0x19f8>
    a92c:	movw	r1, #42944	; 0xa7c0
    a930:	mov	r0, #99	; 0x63
    a934:	movt	r1, #1
    a938:	bl	17060 <fputs@plt+0xe118>
    a93c:	ldr	r2, [sp, #16]
    a940:	ldrb	r3, [r2, #2]
    a944:	cmp	r3, #81	; 0x51
    a948:	bne	a8b4 <fputs@plt+0x196c>
    a94c:	ldr	r3, [sp, #20]
    a950:	cmp	r3, #3
    a954:	ble	a8b4 <fputs@plt+0x196c>
    a958:	ldrb	r3, [r2, #3]
    a95c:	cmp	r3, #32
    a960:	beq	a978 <fputs@plt+0x1a30>
    a964:	cmp	r3, #10
    a968:	beq	a978 <fputs@plt+0x1a30>
    a96c:	ldr	r3, [r6, #4]
    a970:	cmp	r3, #0
    a974:	beq	a8b4 <fputs@plt+0x196c>
    a978:	movw	r1, #58368	; 0xe400
    a97c:	movt	r1, #2
    a980:	movw	r0, #43164	; 0xa89c
    a984:	movt	r0, #1
    a988:	mov	r2, r1
    a98c:	mov	r3, r1
    a990:	bl	1792c <fputs@plt+0xe9e4>
    a994:	b	a8b4 <fputs@plt+0x196c>
    a998:	add	r0, sp, #16
    a99c:	bl	19c14 <_ZdlPv@@Base+0xf8c>
    a9a0:	cmp	r0, #0
    a9a4:	blt	a7a8 <fputs@plt+0x1860>
    a9a8:	ldr	r3, [sp, #20]
    a9ac:	ldr	r2, [sp, #24]
    a9b0:	cmp	r3, r2
    a9b4:	bge	acb0 <fputs@plt+0x1d68>
    a9b8:	ldr	r2, [sp, #16]
    a9bc:	add	r0, r3, #1
    a9c0:	mov	r1, #0
    a9c4:	str	r0, [sp, #20]
    a9c8:	strb	r1, [r2, r3]
    a9cc:	ldr	r3, [sp, #20]
    a9d0:	cmp	r3, r1
    a9d4:	bgt	a9e8 <fputs@plt+0x1aa0>
    a9d8:	movw	r1, #42944	; 0xa7c0
    a9dc:	mov	r0, #99	; 0x63
    a9e0:	movt	r1, #1
    a9e4:	bl	17060 <fputs@plt+0xe118>
    a9e8:	ldr	r5, [sp, #16]
    a9ec:	ldrb	r1, [r6, #16]
    a9f0:	mov	r0, r5
    a9f4:	bl	a494 <fputs@plt+0x154c>
    a9f8:	subs	r7, r0, #0
    a9fc:	beq	ad54 <fputs@plt+0x1e0c>
    aa00:	bl	e63c <fputs@plt+0x56f4>
    aa04:	mov	r8, #0
    aa08:	mov	r3, #1
    aa0c:	str	r3, [r6, #12]
    aa10:	ldr	r3, [r6, #20]
    aa14:	cmp	r3, #0
    aa18:	beq	aa40 <fputs@plt+0x1af8>
    aa1c:	ldrb	r3, [fp, #24]
    aa20:	add	r9, r7, #1
    aa24:	mov	r0, r9
    aa28:	mov	r1, r3
    aa2c:	str	r3, [sp]
    aa30:	bl	8da4 <strchr@plt>
    aa34:	ldr	r3, [sp]
    aa38:	cmp	r0, #0
    aa3c:	beq	acc0 <fputs@plt+0x1d78>
    aa40:	ldr	r9, [sl]
    aa44:	mov	r0, r5
    aa48:	strb	r8, [r7]
    aa4c:	bl	e6ec <fputs@plt+0x57a4>
    aa50:	add	r0, sp, #28
    aa54:	add	r5, r7, #1
    aa58:	bl	19c08 <_ZdlPv@@Base+0xf80>
    aa5c:	b	aa90 <fputs@plt+0x1b48>
    aa60:	ldr	r2, [sp, #16]
    aa64:	add	r1, r3, #1
    aa68:	str	r1, [sp, #20]
    aa6c:	strb	r8, [r2, r3]
    aa70:	ldr	r3, [sp, #20]
    aa74:	cmp	r3, #0
    aa78:	bgt	aa8c <fputs@plt+0x1b44>
    aa7c:	movw	r1, #42944	; 0xa7c0
    aa80:	mov	r0, #99	; 0x63
    aa84:	movt	r1, #1
    aa88:	bl	17060 <fputs@plt+0xe118>
    aa8c:	ldr	r5, [sp, #16]
    aa90:	mov	r0, r5
    aa94:	ldrb	r1, [r6, #24]
    aa98:	bl	8da4 <strchr@plt>
    aa9c:	subs	r7, r0, #0
    aaa0:	bne	ab24 <fputs@plt+0x1bdc>
    aaa4:	mov	r1, r5
    aaa8:	add	r0, sp, #28
    aaac:	bl	19804 <_ZdlPv@@Base+0xb7c>
    aab0:	mov	r0, r4
    aab4:	add	r1, sp, #16
    aab8:	bl	a5f8 <fputs@plt+0x16b0>
    aabc:	cmp	r0, #0
    aac0:	beq	aae4 <fputs@plt+0x1b9c>
    aac4:	ldr	r3, [sp, #20]
    aac8:	ldr	r2, [sp, #24]
    aacc:	cmp	r3, r2
    aad0:	blt	aa60 <fputs@plt+0x1b18>
    aad4:	add	r0, sp, #16
    aad8:	bl	197d0 <_ZdlPv@@Base+0xb48>
    aadc:	ldr	r3, [sp, #20]
    aae0:	b	aa60 <fputs@plt+0x1b18>
    aae4:	add	r0, sp, #72	; 0x48
    aae8:	ldrb	r1, [r6, #16]
    aaec:	bl	17474 <fputs@plt+0xe52c>
    aaf0:	add	r0, sp, #56	; 0x38
    aaf4:	mov	r1, r9
    aaf8:	bl	17454 <fputs@plt+0xe50c>
    aafc:	add	r0, sp, #40	; 0x28
    ab00:	ldrb	r1, [r6, #24]
    ab04:	bl	17474 <fputs@plt+0xe52c>
    ab08:	movw	r0, #43104	; 0xa860
    ab0c:	add	r1, sp, #72	; 0x48
    ab10:	movt	r0, #1
    ab14:	add	r2, sp, #56	; 0x38
    ab18:	add	r3, sp, #40	; 0x28
    ab1c:	bl	1792c <fputs@plt+0xe9e4>
    ab20:	b	aac4 <fputs@plt+0x1b7c>
    ab24:	strb	r8, [r7]
    ab28:	mov	r1, r5
    ab2c:	add	r0, sp, #28
    ab30:	bl	19804 <_ZdlPv@@Base+0xb7c>
    ab34:	ldr	r3, [sp, #32]
    ab38:	add	r5, r7, #1
    ab3c:	ldr	r2, [sp, #36]	; 0x24
    ab40:	cmp	r3, r2
    ab44:	bge	ac78 <fputs@plt+0x1d30>
    ab48:	ldr	r2, [sp, #28]
    ab4c:	add	r1, r3, #1
    ab50:	str	r1, [sp, #32]
    ab54:	strb	r8, [r2, r3]
    ab58:	ldr	r3, [r6]
    ab5c:	cmp	r3, #0
    ab60:	bne	ab70 <fputs@plt+0x1c28>
    ab64:	ldr	r3, [fp, #28]
    ab68:	cmp	r3, #0
    ab6c:	bne	ac88 <fputs@plt+0x1d40>
    ab70:	ldr	r3, [sp, #4]
    ab74:	mov	r2, r9
    ab78:	ldr	r0, [sp, #28]
    ab7c:	ldr	r1, [r3]
    ab80:	bl	c1e4 <fputs@plt+0x329c>
    ab84:	bl	99cc <fputs@plt+0xa84>
    ab88:	ldr	r3, [r6]
    ab8c:	cmp	r3, #0
    ab90:	bne	ac64 <fputs@plt+0x1d1c>
    ab94:	ldr	r3, [fp, #28]
    ab98:	cmp	r3, #0
    ab9c:	bne	ac3c <fputs@plt+0x1cf4>
    aba0:	ldr	r3, [r6, #32]
    aba4:	cmp	r3, #0
    aba8:	beq	abd0 <fputs@plt+0x1c88>
    abac:	ldrb	r3, [r7, #1]
    abb0:	cmp	r3, #32
    abb4:	bne	abd0 <fputs@plt+0x1c88>
    abb8:	add	r7, r7, #2
    abbc:	mov	r5, r7
    abc0:	add	r7, r7, #1
    abc4:	ldrb	r3, [r5]
    abc8:	cmp	r3, #32
    abcc:	beq	abbc <fputs@plt+0x1c74>
    abd0:	mov	r0, r5
    abd4:	ldrb	r1, [r6, #16]
    abd8:	bl	a494 <fputs@plt+0x154c>
    abdc:	subs	r7, r0, #0
    abe0:	bne	aa10 <fputs@plt+0x1ac8>
    abe4:	mov	r0, r5
    abe8:	mov	r1, #10
    abec:	bl	8da4 <strchr@plt>
    abf0:	cmp	r0, #0
    abf4:	strbne	r7, [r0]
    abf8:	mov	r0, r5
    abfc:	bl	e6ec <fputs@plt+0x57a4>
    ac00:	bl	e6cc <fputs@plt+0x5784>
    ac04:	ldr	r3, [r6]
    ac08:	cmp	r3, #0
    ac0c:	beq	ad3c <fputs@plt+0x1df4>
    ac10:	bl	e67c <fputs@plt+0x5734>
    ac14:	ldr	r3, [r6]
    ac18:	cmp	r3, #0
    ac1c:	bne	a77c <fputs@plt+0x1834>
    ac20:	ldr	r2, [sl]
    ac24:	movw	r1, #43080	; 0xa848
    ac28:	mov	r0, #1
    ac2c:	movt	r1, #1
    ac30:	add	r2, r2, r0
    ac34:	bl	8d8c <__printf_chk@plt>
    ac38:	b	a77c <fputs@plt+0x1834>
    ac3c:	movw	r1, #43152	; 0xa890
    ac40:	movw	r2, #50816	; 0xc680
    ac44:	movt	r1, #1
    ac48:	movt	r2, #1
    ac4c:	mov	r0, #1
    ac50:	bl	8d8c <__printf_chk@plt>
    ac54:	bl	18910 <fputs@plt+0xf9c8>
    ac58:	mov	r0, #10
    ac5c:	bl	8db0 <putchar@plt>
    ac60:	ldr	r3, [r6]
    ac64:	cmp	r3, #1
    ac68:	bne	aba0 <fputs@plt+0x1c58>
    ac6c:	mov	r0, #10
    ac70:	bl	8db0 <putchar@plt>
    ac74:	b	aba0 <fputs@plt+0x1c58>
    ac78:	add	r0, sp, #28
    ac7c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    ac80:	ldr	r3, [sp, #32]
    ac84:	b	ab48 <fputs@plt+0x1c00>
    ac88:	movw	r1, #43152	; 0xa890
    ac8c:	movw	r2, #50816	; 0xc680
    ac90:	movt	r1, #1
    ac94:	movt	r2, #1
    ac98:	mov	r0, #1
    ac9c:	bl	8d8c <__printf_chk@plt>
    aca0:	bl	188a4 <fputs@plt+0xf95c>
    aca4:	mov	r0, #10
    aca8:	bl	8db0 <putchar@plt>
    acac:	b	ab70 <fputs@plt+0x1c28>
    acb0:	add	r0, sp, #16
    acb4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    acb8:	ldr	r3, [sp, #20]
    acbc:	b	a9b8 <fputs@plt+0x1a70>
    acc0:	mov	r1, r3
    acc4:	add	r0, sp, #88	; 0x58
    acc8:	bl	17474 <fputs@plt+0xe52c>
    accc:	movw	r2, #58368	; 0xe400
    acd0:	movt	r2, #2
    acd4:	movw	r0, #43088	; 0xa850
    acd8:	add	r1, sp, #88	; 0x58
    acdc:	mov	r3, r2
    ace0:	movt	r0, #1
    ace4:	bl	178cc <fputs@plt+0xe984>
    ace8:	mov	r0, r9
    acec:	mov	r1, #10
    acf0:	bl	8da4 <strchr@plt>
    acf4:	cmp	r0, #0
    acf8:	movne	r3, #0
    acfc:	strbne	r3, [r0]
    ad00:	b	abf8 <fputs@plt+0x1cb0>
    ad04:	ldr	r1, [sp, #4]
    ad08:	add	r0, sp, #28
    ad0c:	str	r3, [sl]
    ad10:	str	r3, [r1]
    ad14:	bl	19684 <_ZdlPv@@Base+0x9fc>
    ad18:	add	r0, sp, #16
    ad1c:	bl	19684 <_ZdlPv@@Base+0x9fc>
    ad20:	ldr	r1, [sp, #12]
    ad24:	ldr	r2, [sp, #108]	; 0x6c
    ad28:	ldr	r3, [r1]
    ad2c:	cmp	r2, r3
    ad30:	bne	aee0 <fputs@plt+0x1f98>
    ad34:	add	sp, sp, #116	; 0x74
    ad38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad3c:	movw	r1, #43080	; 0xa848
    ad40:	mov	r0, #1
    ad44:	movt	r1, #1
    ad48:	ldr	r2, [sl]
    ad4c:	bl	8d8c <__printf_chk@plt>
    ad50:	b	ac10 <fputs@plt+0x1cc8>
    ad54:	ldr	r1, [sp, #20]
    ad58:	add	r0, sp, #16
    ad5c:	sub	r1, r1, #1
    ad60:	bl	19bb0 <_ZdlPv@@Base+0xf28>
    ad64:	b	a7a8 <fputs@plt+0x1860>
    ad68:	movw	r1, #43044	; 0xa824
    ad6c:	mov	r0, #1
    ad70:	movt	r1, #1
    ad74:	mov	r2, r5
    ad78:	bl	8d8c <__printf_chk@plt>
    ad7c:	b	a744 <fputs@plt+0x17fc>
    ad80:	cmp	r3, #3
    ad84:	beq	ade8 <fputs@plt+0x1ea0>
    ad88:	bgt	ada0 <fputs@plt+0x1e58>
    ad8c:	movw	r1, #42944	; 0xa7c0
    ad90:	mov	r0, #99	; 0x63
    ad94:	movt	r1, #1
    ad98:	bl	17060 <fputs@plt+0xe118>
    ad9c:	ldr	r2, [sp, #16]
    ada0:	ldrb	r3, [r2, #3]
    ada4:	cmp	r3, #32
    ada8:	beq	ade8 <fputs@plt+0x1ea0>
    adac:	ldr	r1, [sp, #20]
    adb0:	cmp	r1, #3
    adb4:	bgt	add0 <fputs@plt+0x1e88>
    adb8:	movw	r1, #42944	; 0xa7c0
    adbc:	mov	r0, #99	; 0x63
    adc0:	movt	r1, #1
    adc4:	bl	17060 <fputs@plt+0xe118>
    adc8:	ldr	r2, [sp, #16]
    adcc:	ldrb	r3, [r2, #3]
    add0:	cmp	r3, #10
    add4:	beq	ade8 <fputs@plt+0x1ea0>
    add8:	ldr	r3, [r6, #4]
    addc:	cmp	r3, #0
    ade0:	ldreq	r3, [sp, #20]
    ade4:	beq	a924 <fputs@plt+0x19dc>
    ade8:	ldr	r3, [sp, #32]
    adec:	ldr	r2, [sp, #36]	; 0x24
    adf0:	cmp	r3, r2
    adf4:	bge	aea0 <fputs@plt+0x1f58>
    adf8:	ldr	r2, [sp, #28]
    adfc:	add	r1, r3, #1
    ae00:	str	r1, [sp, #32]
    ae04:	mov	r1, #0
    ae08:	strb	r1, [r2, r3]
    ae0c:	bl	e63c <fputs@plt+0x56f4>
    ae10:	ldr	r3, [sp, #4]
    ae14:	mov	r2, r5
    ae18:	ldr	r0, [sp, #28]
    ae1c:	ldr	r1, [r3]
    ae20:	bl	c1e4 <fputs@plt+0x329c>
    ae24:	mov	r3, #0
    ae28:	str	r3, [r6, #8]
    ae2c:	str	r3, [r6, #12]
    ae30:	bl	99cc <fputs@plt+0xa84>
    ae34:	bl	e6cc <fputs@plt+0x5784>
    ae38:	ldr	r3, [r6, #8]
    ae3c:	cmp	r3, #0
    ae40:	beq	ae6c <fputs@plt+0x1f24>
    ae44:	ldr	r3, [fp]
    ae48:	cmp	r3, #1
    ae4c:	beq	aeb0 <fputs@plt+0x1f68>
    ae50:	ldr	r2, [sl]
    ae54:	movw	r1, #43080	; 0xa848
    ae58:	mov	r0, #1
    ae5c:	movt	r1, #1
    ae60:	sub	r2, r2, #1
    ae64:	bl	8d8c <__printf_chk@plt>
    ae68:	bl	e67c <fputs@plt+0x5734>
    ae6c:	ldr	r3, [r6]
    ae70:	cmp	r3, #0
    ae74:	bne	ae8c <fputs@plt+0x1f44>
    ae78:	movw	r1, #43080	; 0xa848
    ae7c:	mov	r0, #1
    ae80:	movt	r1, #1
    ae84:	ldr	r2, [sl]
    ae88:	bl	8d8c <__printf_chk@plt>
    ae8c:	ldr	r3, [sp, #8]
    ae90:	add	r0, sp, #16
    ae94:	ldr	r1, [r3]
    ae98:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    ae9c:	b	a77c <fputs@plt+0x1834>
    aea0:	add	r0, sp, #28
    aea4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    aea8:	ldr	r3, [sp, #32]
    aeac:	b	adf8 <fputs@plt+0x1eb0>
    aeb0:	ldr	r2, [sp, #8]
    aeb4:	mov	r0, #10
    aeb8:	ldr	r1, [r2]
    aebc:	bl	8f0c <_IO_putc@plt>
    aec0:	b	ae6c <fputs@plt+0x1f24>
    aec4:	ldrb	r2, [r2, #2]
    aec8:	cmp	r2, #102	; 0x66
    aecc:	beq	aee4 <fputs@plt+0x1f9c>
    aed0:	cmp	r3, #3
    aed4:	ble	a79c <fputs@plt+0x1854>
    aed8:	ldr	r2, [sp, #16]
    aedc:	b	a7d8 <fputs@plt+0x1890>
    aee0:	bl	8e88 <__stack_chk_fail@plt>
    aee4:	add	r5, sp, #20
    aee8:	add	r0, sp, #16
    aeec:	mov	r2, #3
    aef0:	mov	r1, r5
    aef4:	bl	a5bc <fputs@plt+0x1674>
    aef8:	ldrb	r3, [r0]
    aefc:	cmp	r3, #32
    af00:	beq	af4c <fputs@plt+0x2004>
    af04:	mov	r1, r5
    af08:	add	r0, sp, #16
    af0c:	mov	r2, #3
    af10:	bl	a5bc <fputs@plt+0x1674>
    af14:	ldrb	r3, [r0]
    af18:	cmp	r3, #10
    af1c:	beq	af4c <fputs@plt+0x2004>
    af20:	ldr	r3, [r6, #4]
    af24:	cmp	r3, #0
    af28:	bne	af4c <fputs@plt+0x2004>
    af2c:	ldr	r3, [sp, #20]
    af30:	b	aed0 <fputs@plt+0x1f88>
    af34:	add	r0, sp, #28
    af38:	bl	19684 <_ZdlPv@@Base+0x9fc>
    af3c:	add	r0, sp, #16
    af40:	bl	19684 <_ZdlPv@@Base+0x9fc>
    af44:	bl	8dc8 <__cxa_end_cleanup@plt>
    af48:	b	af3c <fputs@plt+0x1ff4>
    af4c:	ldr	r2, [sp, #8]
    af50:	add	r0, sp, #16
    af54:	ldr	r1, [r2]
    af58:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    af5c:	ldr	r3, [sp, #20]
    af60:	ldr	r2, [sp, #24]
    af64:	cmp	r3, r2
    af68:	bge	afa0 <fputs@plt+0x2058>
    af6c:	ldr	r2, [sp, #16]
    af70:	add	r0, r3, #1
    af74:	mov	r1, #0
    af78:	str	r0, [sp, #20]
    af7c:	strb	r1, [r2, r3]
    af80:	ldr	r0, [sp, #16]
    af84:	add	r0, r0, #3
    af88:	bl	18a48 <fputs@plt+0xfb00>
    af8c:	cmp	r0, #0
    af90:	ldrne	r3, [sl]
    af94:	subne	r3, r3, #1
    af98:	strne	r3, [sl]
    af9c:	b	a77c <fputs@plt+0x1834>
    afa0:	add	r0, sp, #16
    afa4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    afa8:	ldr	r3, [sp, #20]
    afac:	b	af6c <fputs@plt+0x2024>
    afb0:	movw	r3, #58512	; 0xe490
    afb4:	movt	r3, #2
    afb8:	movw	r2, #43176	; 0xa8a8
    afbc:	mov	r1, #1
    afc0:	ldr	r3, [r3]
    afc4:	movt	r2, #1
    afc8:	b	8e94 <__fprintf_chk@plt>
    afcc:	ldr	r3, [pc, #4]	; afd8 <fputs@plt+0x2090>
    afd0:	str	r3, [r0]
    afd4:	bx	lr
    afd8:	andeq	sl, r1, r8, asr #22
    afdc:	mov	r0, #0
    afe0:	bx	lr
    afe4:	mov	r3, r0
    afe8:	mov	r0, #1
    afec:	ldr	ip, [r3, #12]
    aff0:	ldr	r3, [r3, #16]
    aff4:	str	ip, [r1]
    aff8:	str	r3, [r2]
    affc:	bx	lr
    b000:	ldr	r3, [r0, #12]
    b004:	cmp	r3, #0
    b008:	beq	b028 <fputs@plt+0x20e0>
    b00c:	ldrb	r2, [r3]
    b010:	cmp	r2, #0
    b014:	beq	b028 <fputs@plt+0x20e0>
    b018:	add	r2, r3, #1
    b01c:	str	r2, [r0, #12]
    b020:	ldrb	r0, [r3]
    b024:	bx	lr
    b028:	mvn	r0, #0
    b02c:	bx	lr
    b030:	ldr	r3, [r0, #12]
    b034:	cmp	r3, #0
    b038:	beq	b04c <fputs@plt+0x2104>
    b03c:	ldrb	r0, [r3]
    b040:	cmp	r0, #0
    b044:	mvneq	r0, #0
    b048:	bx	lr
    b04c:	mvn	r0, #0
    b050:	bx	lr
    b054:	ldr	r3, [r0, #12]
    b058:	mov	r2, r0
    b05c:	cmp	r3, #0
    b060:	beq	b090 <fputs@plt+0x2148>
    b064:	ldrb	r1, [r3]
    b068:	cmp	r1, #0
    b06c:	beq	b090 <fputs@plt+0x2148>
    b070:	add	r1, r3, #1
    b074:	str	r1, [r0, #12]
    b078:	ldrb	r0, [r3]
    b07c:	cmp	r0, #10
    b080:	ldreq	r3, [r2, #20]
    b084:	addeq	r3, r3, #1
    b088:	streq	r3, [r2, #20]
    b08c:	bx	lr
    b090:	mvn	r0, #0
    b094:	bx	lr
    b098:	mov	r3, r0
    b09c:	mov	r0, #1
    b0a0:	ldr	ip, [r3, #16]
    b0a4:	ldr	r3, [r3, #20]
    b0a8:	str	ip, [r1]
    b0ac:	str	r3, [r2]
    b0b0:	bx	lr
    b0b4:	push	{r4, lr}
    b0b8:	mov	r4, r0
    b0bc:	ldr	r0, [r0, #8]
    b0c0:	ldr	r3, [pc, #28]	; b0e4 <fputs@plt+0x219c>
    b0c4:	cmp	r0, #0
    b0c8:	str	r3, [r4]
    b0cc:	beq	b0d4 <fputs@plt+0x218c>
    b0d0:	bl	8eb8 <_ZdaPv@plt>
    b0d4:	ldr	r3, [pc, #12]	; b0e8 <fputs@plt+0x21a0>
    b0d8:	mov	r0, r4
    b0dc:	str	r3, [r4]
    b0e0:	pop	{r4, pc}
    b0e4:	andeq	sl, r1, r8, ror #22
    b0e8:	andeq	sl, r1, r8, asr #22
    b0ec:	push	{r4, lr}
    b0f0:	mov	r4, r0
    b0f4:	ldr	r0, [r0, #16]
    b0f8:	ldr	r3, [pc, #52]	; b134 <fputs@plt+0x21ec>
    b0fc:	cmp	r0, #0
    b100:	str	r3, [r4]
    b104:	beq	b10c <fputs@plt+0x21c4>
    b108:	bl	8eb8 <_ZdaPv@plt>
    b10c:	ldr	r0, [r4, #8]
    b110:	ldr	r3, [pc, #32]	; b138 <fputs@plt+0x21f0>
    b114:	cmp	r0, #0
    b118:	str	r3, [r4]
    b11c:	beq	b124 <fputs@plt+0x21dc>
    b120:	bl	8eb8 <_ZdaPv@plt>
    b124:	ldr	r3, [pc, #16]	; b13c <fputs@plt+0x21f4>
    b128:	mov	r0, r4
    b12c:	str	r3, [r4]
    b130:	pop	{r4, pc}
    b134:	andeq	sl, r1, r8, lsl #23
    b138:	andeq	sl, r1, r8, ror #22
    b13c:	andeq	sl, r1, r8, asr #22
    b140:	ldr	r3, [r0, #20]
    b144:	ldr	r2, [pc, #92]	; b1a8 <fputs@plt+0x2260>
    b148:	cmp	r3, #0
    b14c:	push	{r4, r5, r6, lr}
    b150:	mov	r6, r0
    b154:	str	r2, [r0]
    b158:	movgt	r5, r0
    b15c:	movgt	r4, #0
    b160:	ble	b188 <fputs@plt+0x2240>
    b164:	ldr	r0, [r5, #24]
    b168:	add	r4, r4, #1
    b16c:	add	r5, r5, #4
    b170:	cmp	r0, #0
    b174:	beq	b180 <fputs@plt+0x2238>
    b178:	bl	8eb8 <_ZdaPv@plt>
    b17c:	ldr	r3, [r6, #20]
    b180:	cmp	r3, r4
    b184:	bgt	b164 <fputs@plt+0x221c>
    b188:	ldr	r0, [r6, #8]
    b18c:	cmp	r0, #0
    b190:	beq	b198 <fputs@plt+0x2250>
    b194:	bl	8eb8 <_ZdaPv@plt>
    b198:	ldr	r3, [pc, #12]	; b1ac <fputs@plt+0x2264>
    b19c:	mov	r0, r6
    b1a0:	str	r3, [r6]
    b1a4:	pop	{r4, r5, r6, pc}
    b1a8:	andeq	sl, r1, r8, lsr #23
    b1ac:	andeq	sl, r1, r8, asr #22
    b1b0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    b1b4:	mov	r9, r0
    b1b8:	ldr	r3, [r0, #4]
    b1bc:	cmp	r3, #0
    b1c0:	ldr	r3, [r0]
    b1c4:	movne	r7, #0
    b1c8:	beq	b264 <fputs@plt+0x231c>
    b1cc:	ldr	r0, [r3, r7, lsl #3]
    b1d0:	lsl	r6, r7, #3
    b1d4:	add	r2, r3, r6
    b1d8:	cmp	r0, #0
    b1dc:	beq	b1ec <fputs@plt+0x22a4>
    b1e0:	bl	8eb8 <_ZdaPv@plt>
    b1e4:	ldr	r3, [r9]
    b1e8:	add	r2, r3, r6
    b1ec:	ldr	r2, [r2, #4]
    b1f0:	cmp	r2, #0
    b1f4:	beq	b254 <fputs@plt+0x230c>
    b1f8:	ldr	r8, [r2, #-4]
    b1fc:	add	r8, r2, r8, lsl #3
    b200:	sub	r5, r8, #8
    b204:	mov	r4, r8
    b208:	b	b238 <fputs@plt+0x22f0>
    b20c:	ldrb	r3, [r3, r5]
    b210:	cmp	r3, #0
    b214:	beq	b234 <fputs@plt+0x22ec>
    b218:	ldr	r0, [r1, #4]
    b21c:	cmp	r0, #0
    b220:	beq	b234 <fputs@plt+0x22ec>
    b224:	bl	8eb8 <_ZdaPv@plt>
    b228:	ldr	r3, [r9]
    b22c:	add	r3, r3, r6
    b230:	ldr	r2, [r3, #4]
    b234:	sub	r4, r4, #8
    b238:	cmp	r2, r4
    b23c:	rsb	r3, r8, r4
    b240:	add	r1, r3, r5
    b244:	bne	b20c <fputs@plt+0x22c4>
    b248:	sub	r0, r2, #8
    b24c:	bl	8eb8 <_ZdaPv@plt>
    b250:	ldr	r3, [r9]
    b254:	ldr	r2, [r9, #4]
    b258:	add	r7, r7, #1
    b25c:	cmp	r2, r7
    b260:	bhi	b1cc <fputs@plt+0x2284>
    b264:	cmp	r3, #0
    b268:	beq	b274 <fputs@plt+0x232c>
    b26c:	mov	r0, r3
    b270:	bl	8eb8 <_ZdaPv@plt>
    b274:	mov	r0, r9
    b278:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    b27c:	ldr	r3, [pc, #20]	; b298 <fputs@plt+0x2350>
    b280:	push	{r4, lr}
    b284:	mov	r4, r0
    b288:	str	r3, [r0]
    b28c:	bl	18c88 <_ZdlPv@@Base>
    b290:	mov	r0, r4
    b294:	pop	{r4, pc}
    b298:	andeq	sl, r1, r8, asr #22
    b29c:	push	{r4, lr}
    b2a0:	mov	r4, r0
    b2a4:	ldr	r0, [r0, #8]
    b2a8:	ldr	r3, [pc, #36]	; b2d4 <fputs@plt+0x238c>
    b2ac:	cmp	r0, #0
    b2b0:	str	r3, [r4]
    b2b4:	beq	b2bc <fputs@plt+0x2374>
    b2b8:	bl	8eb8 <_ZdaPv@plt>
    b2bc:	ldr	r3, [pc, #20]	; b2d8 <fputs@plt+0x2390>
    b2c0:	mov	r0, r4
    b2c4:	str	r3, [r4]
    b2c8:	bl	18c88 <_ZdlPv@@Base>
    b2cc:	mov	r0, r4
    b2d0:	pop	{r4, pc}
    b2d4:	andeq	sl, r1, r8, ror #22
    b2d8:	andeq	sl, r1, r8, asr #22
    b2dc:	push	{r4, lr}
    b2e0:	mov	r4, r0
    b2e4:	bl	b0ec <fputs@plt+0x21a4>
    b2e8:	mov	r0, r4
    b2ec:	bl	18c88 <_ZdlPv@@Base>
    b2f0:	mov	r0, r4
    b2f4:	pop	{r4, pc}
    b2f8:	push	{r4, lr}
    b2fc:	mov	r4, r0
    b300:	bl	b140 <fputs@plt+0x21f8>
    b304:	mov	r0, r4
    b308:	bl	18c88 <_ZdlPv@@Base>
    b30c:	mov	r0, r4
    b310:	pop	{r4, pc}
    b314:	push	{r4, lr}
    b318:	movw	r4, #53308	; 0xd03c
    b31c:	movt	r4, #2
    b320:	add	r0, r4, #36	; 0x24
    b324:	bl	19684 <_ZdlPv@@Base+0x9fc>
    b328:	add	r0, r4, #24
    b32c:	bl	19684 <_ZdlPv@@Base+0x9fc>
    b330:	add	r0, r4, #12
    b334:	bl	19684 <_ZdlPv@@Base+0x9fc>
    b338:	mov	r0, r4
    b33c:	pop	{r4, lr}
    b340:	b	19684 <_ZdlPv@@Base+0x9fc>
    b344:	push	{r4, lr}
    b348:	mov	r4, r0
    b34c:	ldr	r0, [r0, #12]
    b350:	ldr	r3, [pc, #68]	; b39c <fputs@plt+0x2454>
    b354:	cmp	r0, #0
    b358:	str	r3, [r4]
    b35c:	beq	b364 <fputs@plt+0x241c>
    b360:	bl	8eb8 <_ZdaPv@plt>
    b364:	ldr	r0, [r4, #8]
    b368:	bl	8d74 <fclose@plt>
    b36c:	add	r0, r4, #20
    b370:	bl	19684 <_ZdlPv@@Base+0x9fc>
    b374:	ldr	r3, [pc, #36]	; b3a0 <fputs@plt+0x2458>
    b378:	mov	r0, r4
    b37c:	str	r3, [r4]
    b380:	pop	{r4, pc}
    b384:	add	r0, r4, #20
    b388:	bl	19684 <_ZdlPv@@Base+0x9fc>
    b38c:	ldr	r3, [pc, #12]	; b3a0 <fputs@plt+0x2458>
    b390:	str	r3, [r4]
    b394:	bl	8dc8 <__cxa_end_cleanup@plt>
    b398:	b	b38c <fputs@plt+0x2444>
    b39c:	andeq	sl, r1, r8, asr #23
    b3a0:	andeq	sl, r1, r8, asr #22
    b3a4:	push	{r4, lr}
    b3a8:	mov	r4, r0
    b3ac:	bl	b344 <fputs@plt+0x23fc>
    b3b0:	mov	r0, r4
    b3b4:	bl	18c88 <_ZdlPv@@Base>
    b3b8:	mov	r0, r4
    b3bc:	pop	{r4, pc}
    b3c0:	ldr	r3, [r0, #16]
    b3c4:	cmp	r3, #0
    b3c8:	beq	b3dc <fputs@plt+0x2494>
    b3cc:	ldrb	r2, [r3]
    b3d0:	cmp	r2, #0
    b3d4:	streq	r2, [r0, #16]
    b3d8:	bne	b454 <fputs@plt+0x250c>
    b3dc:	ldr	r3, [r0, #12]
    b3e0:	cmp	r3, #0
    b3e4:	beq	b464 <fputs@plt+0x251c>
    b3e8:	mov	ip, r3
    b3ec:	ldrb	r2, [r3], #1
    b3f0:	sub	r1, r2, #14
    b3f4:	cmp	r1, #8
    b3f8:	bhi	b440 <fputs@plt+0x24f8>
    b3fc:	str	r3, [r0, #12]
    b400:	ldrb	r2, [r3, #-1]
    b404:	ldr	r1, [r0, #20]
    b408:	sub	ip, r2, #8
    b40c:	sub	r2, r2, #14
    b410:	cmp	r2, r1
    b414:	bge	b3e8 <fputs@plt+0x24a0>
    b418:	ldr	r2, [r0, ip, lsl #2]
    b41c:	cmp	r2, #0
    b420:	beq	b3e8 <fputs@plt+0x24a0>
    b424:	ldrb	r1, [r2]
    b428:	cmp	r1, #0
    b42c:	beq	b3e8 <fputs@plt+0x24a0>
    b430:	add	r3, r2, #1
    b434:	str	r3, [r0, #16]
    b438:	ldrb	r0, [r2]
    b43c:	bx	lr
    b440:	cmp	r2, #0
    b444:	beq	b464 <fputs@plt+0x251c>
    b448:	str	r3, [r0, #12]
    b44c:	ldrb	r0, [ip]
    b450:	bx	lr
    b454:	add	r2, r3, #1
    b458:	str	r2, [r0, #16]
    b45c:	ldrb	r0, [r3]
    b460:	bx	lr
    b464:	mvn	r0, #0
    b468:	bx	lr
    b46c:	ldr	r3, [r0, #16]
    b470:	cmp	r3, #0
    b474:	beq	b488 <fputs@plt+0x2540>
    b478:	ldrb	r2, [r3]
    b47c:	cmp	r2, #0
    b480:	streq	r2, [r0, #16]
    b484:	bne	b4f4 <fputs@plt+0x25ac>
    b488:	ldr	r3, [r0, #12]
    b48c:	cmp	r3, #0
    b490:	beq	b4fc <fputs@plt+0x25b4>
    b494:	ldrb	r2, [r3], #1
    b498:	sub	r1, r2, #14
    b49c:	cmp	r1, #8
    b4a0:	bhi	b4e4 <fputs@plt+0x259c>
    b4a4:	str	r3, [r0, #12]
    b4a8:	ldrb	r2, [r3, #-1]
    b4ac:	ldr	r1, [r0, #20]
    b4b0:	sub	ip, r2, #8
    b4b4:	sub	r2, r2, #14
    b4b8:	cmp	r2, r1
    b4bc:	bge	b494 <fputs@plt+0x254c>
    b4c0:	ldr	r2, [r0, ip, lsl #2]
    b4c4:	cmp	r2, #0
    b4c8:	beq	b494 <fputs@plt+0x254c>
    b4cc:	ldrb	r1, [r2]
    b4d0:	cmp	r1, #0
    b4d4:	beq	b494 <fputs@plt+0x254c>
    b4d8:	str	r2, [r0, #16]
    b4dc:	ldrb	r0, [r2]
    b4e0:	bx	lr
    b4e4:	cmp	r2, #0
    b4e8:	movne	r0, r2
    b4ec:	mvneq	r0, #0
    b4f0:	bx	lr
    b4f4:	mov	r0, r2
    b4f8:	bx	lr
    b4fc:	mvn	r0, #0
    b500:	bx	lr
    b504:	mov	r2, #0
    b508:	mov	r1, #1
    b50c:	strb	r2, [r0, #1]
    b510:	strb	r1, [r0]
    b514:	str	r2, [r0, #4]
    b518:	bx	lr
    b51c:	push	{r4, lr}
    b520:	mov	r4, r0
    b524:	ldrb	r3, [r0]
    b528:	cmp	r3, #0
    b52c:	beq	b540 <fputs@plt+0x25f8>
    b530:	ldr	r0, [r0, #4]
    b534:	cmp	r0, #0
    b538:	beq	b540 <fputs@plt+0x25f8>
    b53c:	bl	8eb8 <_ZdaPv@plt>
    b540:	mov	r0, r4
    b544:	pop	{r4, pc}
    b548:	mov	r2, #0
    b54c:	str	r2, [r0]
    b550:	str	r2, [r0, #4]
    b554:	bx	lr
    b558:	push	{r4, lr}
    b55c:	mov	r4, r0
    b560:	mov	r3, #17
    b564:	mov	r0, #136	; 0x88
    b568:	str	r3, [r4, #4]
    b56c:	bl	8e58 <_Znaj@plt>
    b570:	mov	r2, #0
    b574:	add	r3, r0, #8
    b578:	add	ip, r0, #144	; 0x90
    b57c:	str	r2, [r3, #-8]
    b580:	add	r3, r3, #8
    b584:	str	r2, [r3, #-12]
    b588:	cmp	r3, ip
    b58c:	mov	r1, #0
    b590:	bne	b57c <fputs@plt+0x2634>
    b594:	str	r0, [r4]
    b598:	mov	r0, r4
    b59c:	str	r1, [r4, #8]
    b5a0:	pop	{r4, pc}
    b5a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b5a8:	subs	r6, r1, #0
    b5ac:	sub	sp, sp, #12
    b5b0:	mov	r8, r0
    b5b4:	str	r2, [sp]
    b5b8:	beq	b81c <fputs@plt+0x28d4>
    b5bc:	mov	r0, r6
    b5c0:	bl	18c94 <_ZdlPv@@Base+0xc>
    b5c4:	ldr	r7, [r8, #4]
    b5c8:	mov	r1, r7
    b5cc:	str	r0, [sp, #4]
    b5d0:	bl	8e64 <__aeabi_uidivmod@plt>
    b5d4:	ldr	r9, [r8]
    b5d8:	mov	r4, r1
    b5dc:	b	b5f8 <fputs@plt+0x26b0>
    b5e0:	bl	8f24 <strcmp@plt>
    b5e4:	cmp	r0, #0
    b5e8:	beq	b670 <fputs@plt+0x2728>
    b5ec:	cmp	r4, #0
    b5f0:	sub	r4, r4, #1
    b5f4:	subeq	r4, r7, #1
    b5f8:	ldr	r5, [r9, r4, lsl #3]
    b5fc:	lsl	sl, r4, #3
    b600:	mov	r1, r6
    b604:	add	fp, r9, sl
    b608:	cmp	r5, #0
    b60c:	mov	r0, r5
    b610:	bne	b5e0 <fputs@plt+0x2698>
    b614:	ldr	r3, [sp]
    b618:	cmp	r3, #0
    b61c:	beq	b830 <fputs@plt+0x28e8>
    b620:	ldr	r1, [r8, #8]
    b624:	cmp	r7, r1, lsl #2
    b628:	bls	b6f4 <fputs@plt+0x27ac>
    b62c:	mov	r0, r6
    b630:	bl	8e04 <strlen@plt>
    b634:	add	r0, r0, #1
    b638:	bl	8e58 <_Znaj@plt>
    b63c:	mov	r1, r6
    b640:	bl	8e34 <strcpy@plt>
    b644:	ldr	r1, [r8]
    b648:	ldr	r4, [r8, #8]
    b64c:	add	ip, r1, sl
    b650:	add	r3, r4, #1
    b654:	mov	r2, r0
    b658:	str	r2, [r1, sl]
    b65c:	ldr	r2, [sp]
    b660:	str	r2, [ip, #4]
    b664:	str	r3, [r8, #8]
    b668:	add	sp, sp, #12
    b66c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b670:	ldr	r1, [fp, #4]
    b674:	cmp	r1, #0
    b678:	beq	b6e0 <fputs@plt+0x2798>
    b67c:	ldr	r6, [r1, #-4]
    b680:	add	r6, r1, r6, lsl #3
    b684:	sub	r5, r6, #8
    b688:	mov	r4, r6
    b68c:	b	b6bc <fputs@plt+0x2774>
    b690:	ldrb	r2, [r2, r5]
    b694:	cmp	r2, #0
    b698:	beq	b6b8 <fputs@plt+0x2770>
    b69c:	ldr	r0, [r0, #4]
    b6a0:	cmp	r0, #0
    b6a4:	beq	b6b8 <fputs@plt+0x2770>
    b6a8:	bl	8eb8 <_ZdaPv@plt>
    b6ac:	ldr	r2, [r8]
    b6b0:	add	r2, r2, sl
    b6b4:	ldr	r1, [r2, #4]
    b6b8:	sub	r4, r4, #8
    b6bc:	cmp	r1, r4
    b6c0:	rsb	r2, r6, r4
    b6c4:	add	r0, r2, r5
    b6c8:	bne	b690 <fputs@plt+0x2748>
    b6cc:	sub	r0, r1, #8
    b6d0:	bl	8eb8 <_ZdaPv@plt>
    b6d4:	ldr	r2, [r8]
    b6d8:	add	fp, r2, sl
    b6dc:	ldr	r5, [r2, sl]
    b6e0:	ldr	r2, [sp]
    b6e4:	mov	r0, r5
    b6e8:	str	r2, [fp, #4]
    b6ec:	add	sp, sp, #12
    b6f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b6f4:	mov	r0, r7
    b6f8:	bl	18ce0 <_ZdlPv@@Base+0x58>
    b6fc:	cmp	r0, #266338304	; 0xfe00000
    b700:	mov	r4, r0
    b704:	str	r0, [r8, #4]
    b708:	lslls	r0, r0, #3
    b70c:	mvnhi	r0, #0
    b710:	bl	8e58 <_Znaj@plt>
    b714:	cmp	r4, #0
    b718:	movne	r1, #0
    b71c:	addne	r3, r0, #8
    b720:	movne	ip, r1
    b724:	beq	b740 <fputs@plt+0x27f8>
    b728:	add	r1, r1, #1
    b72c:	str	ip, [r3, #-8]
    b730:	cmp	r1, r4
    b734:	str	ip, [r3, #-4]
    b738:	add	r3, r3, #8
    b73c:	bne	b728 <fputs@plt+0x27e0>
    b740:	cmp	r7, #0
    b744:	str	r0, [r8]
    b748:	moveq	r4, r0
    b74c:	beq	b7d0 <fputs@plt+0x2888>
    b750:	mov	r4, #0
    b754:	mov	fp, r4
    b758:	ldr	r0, [r9, r4]
    b75c:	cmp	r0, #0
    b760:	beq	b7bc <fputs@plt+0x2874>
    b764:	add	sl, r9, r4
    b768:	ldr	r3, [sl, #4]
    b76c:	cmp	r3, #0
    b770:	beq	b814 <fputs@plt+0x28cc>
    b774:	bl	18c94 <_ZdlPv@@Base+0xc>
    b778:	ldr	r5, [r8, #4]
    b77c:	mov	r1, r5
    b780:	bl	8e64 <__aeabi_uidivmod@plt>
    b784:	mov	r3, r1
    b788:	ldr	r1, [r8]
    b78c:	b	b79c <fputs@plt+0x2854>
    b790:	cmp	r3, #0
    b794:	sub	r3, r3, #1
    b798:	subeq	r3, r5, #1
    b79c:	ldr	r0, [r1, r3, lsl #3]
    b7a0:	add	lr, r1, r3, lsl #3
    b7a4:	cmp	r0, #0
    b7a8:	bne	b790 <fputs@plt+0x2848>
    b7ac:	ldr	r3, [r9, r4]
    b7b0:	str	r3, [lr]
    b7b4:	ldr	r3, [sl, #4]
    b7b8:	str	r3, [lr, #4]
    b7bc:	add	fp, fp, #1
    b7c0:	add	r4, r4, #8
    b7c4:	cmp	fp, r7
    b7c8:	bne	b758 <fputs@plt+0x2810>
    b7cc:	ldr	r4, [r8]
    b7d0:	ldr	r5, [r8, #4]
    b7d4:	ldr	r0, [sp, #4]
    b7d8:	mov	r1, r5
    b7dc:	bl	8e64 <__aeabi_uidivmod@plt>
    b7e0:	b	b7f0 <fputs@plt+0x28a8>
    b7e4:	cmp	r1, #0
    b7e8:	sub	r1, r1, #1
    b7ec:	subeq	r1, r5, #1
    b7f0:	ldr	r0, [r4, r1, lsl #3]
    b7f4:	lsl	sl, r1, #3
    b7f8:	cmp	r0, #0
    b7fc:	bne	b7e4 <fputs@plt+0x289c>
    b800:	cmp	r9, #0
    b804:	beq	b62c <fputs@plt+0x26e4>
    b808:	mov	r0, r9
    b80c:	bl	8eb8 <_ZdaPv@plt>
    b810:	b	b62c <fputs@plt+0x26e4>
    b814:	bl	8eb8 <_ZdaPv@plt>
    b818:	b	b7bc <fputs@plt+0x2874>
    b81c:	movw	r1, #45720	; 0xb298
    b820:	mov	r0, #55	; 0x37
    b824:	movt	r1, #1
    b828:	bl	17060 <fputs@plt+0xe118>
    b82c:	b	b5bc <fputs@plt+0x2674>
    b830:	ldr	r0, [sp]
    b834:	b	b668 <fputs@plt+0x2720>
    b838:	push	{r4, r5, r6, r7, r8, lr}
    b83c:	subs	r6, r1, #0
    b840:	mov	r5, r0
    b844:	beq	b8a4 <fputs@plt+0x295c>
    b848:	mov	r0, r6
    b84c:	bl	18c94 <_ZdlPv@@Base+0xc>
    b850:	ldr	r8, [r5, #4]
    b854:	mov	r1, r8
    b858:	bl	8e64 <__aeabi_uidivmod@plt>
    b85c:	ldr	r5, [r5]
    b860:	mov	r4, r1
    b864:	b	b880 <fputs@plt+0x2938>
    b868:	bl	8f24 <strcmp@plt>
    b86c:	cmp	r0, #0
    b870:	beq	b89c <fputs@plt+0x2954>
    b874:	cmp	r4, #0
    b878:	sub	r4, r4, #1
    b87c:	subeq	r4, r8, #1
    b880:	ldr	r3, [r5, r4, lsl #3]
    b884:	mov	r1, r6
    b888:	add	r7, r5, r4, lsl #3
    b88c:	cmp	r3, #0
    b890:	mov	r0, r3
    b894:	bne	b868 <fputs@plt+0x2920>
    b898:	pop	{r4, r5, r6, r7, r8, pc}
    b89c:	ldr	r0, [r7, #4]
    b8a0:	pop	{r4, r5, r6, r7, r8, pc}
    b8a4:	movw	r1, #45720	; 0xb298
    b8a8:	mov	r0, #55	; 0x37
    b8ac:	movt	r1, #1
    b8b0:	bl	17060 <fputs@plt+0xe118>
    b8b4:	b	b848 <fputs@plt+0x2900>
    b8b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b8bc:	mov	fp, r1
    b8c0:	ldr	r6, [r1]
    b8c4:	mov	sl, r0
    b8c8:	cmp	r6, #0
    b8cc:	beq	b938 <fputs@plt+0x29f0>
    b8d0:	mov	r0, r6
    b8d4:	bl	18c94 <_ZdlPv@@Base+0xc>
    b8d8:	ldr	r9, [sl, #4]
    b8dc:	mov	r1, r9
    b8e0:	bl	8e64 <__aeabi_uidivmod@plt>
    b8e4:	ldr	r7, [sl]
    b8e8:	mov	r4, r1
    b8ec:	b	b908 <fputs@plt+0x29c0>
    b8f0:	bl	8f24 <strcmp@plt>
    b8f4:	cmp	r0, #0
    b8f8:	beq	b924 <fputs@plt+0x29dc>
    b8fc:	cmp	r4, #0
    b900:	sub	r4, r4, #1
    b904:	subeq	r4, r9, #1
    b908:	ldr	r5, [r7, r4, lsl #3]
    b90c:	mov	r1, r6
    b910:	lsl	r8, r4, #3
    b914:	cmp	r5, #0
    b918:	mov	r0, r5
    b91c:	bne	b8f0 <fputs@plt+0x29a8>
    b920:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b924:	str	r5, [fp]
    b928:	ldr	r3, [sl]
    b92c:	add	r8, r3, r8
    b930:	ldr	r0, [r8, #4]
    b934:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b938:	movw	r1, #45720	; 0xb298
    b93c:	mov	r0, #55	; 0x37
    b940:	movt	r1, #1
    b944:	bl	17060 <fputs@plt+0xe118>
    b948:	b	b8d0 <fputs@plt+0x2988>
    b94c:	mov	r2, #0
    b950:	stm	r0, {r1, r2}
    b954:	bx	lr
    b958:	ldr	ip, [r0]
    b95c:	push	{r4, r5, r6, r7}
    b960:	ldr	r3, [r0, #4]
    b964:	ldm	ip, {r6, r7}
    b968:	cmp	r7, r3
    b96c:	bls	b9b0 <fputs@plt+0x2a68>
    b970:	ldr	r5, [r6, r3, lsl #3]
    b974:	add	r6, r6, r3, lsl #3
    b978:	cmp	r5, #0
    b97c:	moveq	ip, r6
    b980:	beq	b998 <fputs@plt+0x2a50>
    b984:	b	b9c0 <fputs@plt+0x2a78>
    b988:	ldr	r5, [ip, #8]
    b98c:	mov	ip, r4
    b990:	cmp	r5, #0
    b994:	bne	b9c0 <fputs@plt+0x2a78>
    b998:	add	r3, r3, #1
    b99c:	add	r4, ip, #8
    b9a0:	cmp	r7, r3
    b9a4:	mov	r6, r4
    b9a8:	bhi	b988 <fputs@plt+0x2a40>
    b9ac:	str	r3, [r0, #4]
    b9b0:	mov	r1, #0
    b9b4:	mov	r0, r1
    b9b8:	pop	{r4, r5, r6, r7}
    b9bc:	bx	lr
    b9c0:	str	r5, [r1]
    b9c4:	mov	r1, #1
    b9c8:	ldr	ip, [r6, #4]
    b9cc:	add	r3, r3, #1
    b9d0:	pop	{r4, r5, r6, r7}
    b9d4:	str	ip, [r2]
    b9d8:	str	r3, [r0, #4]
    b9dc:	mov	r0, r1
    b9e0:	bx	lr
    b9e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b9e8:	mov	r4, #0
    b9ec:	ldr	r6, [pc, #488]	; bbdc <fputs@plt+0x2c94>
    b9f0:	mov	r9, r0
    b9f4:	mov	r5, r4
    b9f8:	mov	r8, #8
    b9fc:	mov	r7, #1
    ba00:	mov	r0, #16
    ba04:	bl	8e58 <_Znaj@plt>
    ba08:	add	r1, r6, r4
    ba0c:	str	r8, [r0]
    ba10:	mov	r3, r0
    ba14:	str	r7, [r0, #4]
    ba18:	add	r2, r0, #8
    ba1c:	strb	r5, [r0, #9]
    ba20:	str	r5, [r0, #12]
    ba24:	strb	r5, [r0, #8]
    ba28:	ldr	ip, [r1, #4]
    ba2c:	ldr	r0, [pc, #428]	; bbe0 <fputs@plt+0x2c98>
    ba30:	ldr	r1, [r6, r4]
    ba34:	add	r4, r4, #8
    ba38:	str	ip, [r3, #12]
    ba3c:	bl	b5a4 <fputs@plt+0x265c>
    ba40:	cmp	r4, #456	; 0x1c8
    ba44:	bne	ba00 <fputs@plt+0x2ab8>
    ba48:	ldr	r8, [pc, #404]	; bbe4 <fputs@plt+0x2c9c>
    ba4c:	mov	r5, #0
    ba50:	mov	r7, r5
    ba54:	mov	sl, #8
    ba58:	mov	r6, #1
    ba5c:	mov	r0, #16
    ba60:	bl	8e58 <_Znaj@plt>
    ba64:	add	r3, r8, r5
    ba68:	mov	r4, r0
    ba6c:	strb	r6, [r0, #8]
    ba70:	strb	r7, [r0, #9]
    ba74:	str	r7, [r0, #12]
    ba78:	str	sl, [r0]
    ba7c:	str	r6, [r0, #4]
    ba80:	ldr	r0, [r3, #4]
    ba84:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    ba88:	ldr	r1, [r8, r5]
    ba8c:	strb	r6, [r4, #9]
    ba90:	add	r2, r4, #8
    ba94:	add	r5, r5, #8
    ba98:	str	r0, [r4, #12]
    ba9c:	ldr	r0, [pc, #316]	; bbe0 <fputs@plt+0x2c98>
    baa0:	bl	b5a4 <fputs@plt+0x265c>
    baa4:	cmp	r5, #920	; 0x398
    baa8:	bne	ba5c <fputs@plt+0x2b14>
    baac:	movw	r3, #45068	; 0xb00c
    bab0:	movt	r3, #2
    bab4:	ldr	r5, [r3]
    bab8:	cmp	r5, #0
    babc:	bne	bb70 <fputs@plt+0x2c28>
    bac0:	ldr	r8, [pc, #288]	; bbe8 <fputs@plt+0x2ca0>
    bac4:	mov	r7, r5
    bac8:	mov	sl, #8
    bacc:	mov	r6, #1
    bad0:	mov	r0, #16
    bad4:	bl	8e58 <_Znaj@plt>
    bad8:	add	r3, r8, r5
    badc:	mov	r4, r0
    bae0:	strb	r6, [r0, #8]
    bae4:	strb	r7, [r0, #9]
    bae8:	str	r7, [r0, #12]
    baec:	str	sl, [r0]
    baf0:	str	r6, [r0, #4]
    baf4:	ldr	r0, [r3, #4]
    baf8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bafc:	ldr	r1, [r8, r5]
    bb00:	strb	r6, [r4, #9]
    bb04:	add	r2, r4, #8
    bb08:	add	r5, r5, #8
    bb0c:	str	r0, [r4, #12]
    bb10:	ldr	r0, [pc, #200]	; bbe0 <fputs@plt+0x2c98>
    bb14:	bl	b5a4 <fputs@plt+0x265c>
    bb18:	cmp	r5, #128	; 0x80
    bb1c:	bne	bad0 <fputs@plt+0x2b88>
    bb20:	mov	r0, #16
    bb24:	bl	8e58 <_Znaj@plt>
    bb28:	mov	r2, #1
    bb2c:	mov	r3, #8
    bb30:	mov	r4, r0
    bb34:	str	r3, [r0]
    bb38:	str	r2, [r0, #4]
    bb3c:	mov	r3, #0
    bb40:	strb	r2, [r4, #8]
    bb44:	movw	r0, #45728	; 0xb2a0
    bb48:	strb	r3, [r4, #9]
    bb4c:	movt	r0, #1
    bb50:	str	r3, [r4, #12]
    bb54:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bb58:	add	r2, r4, #8
    bb5c:	mov	r1, r9
    bb60:	str	r0, [r4, #12]
    bb64:	ldr	r0, [pc, #116]	; bbe0 <fputs@plt+0x2c98>
    bb68:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    bb6c:	b	b5a4 <fputs@plt+0x265c>
    bb70:	cmp	r5, #1
    bb74:	bne	bb20 <fputs@plt+0x2bd8>
    bb78:	ldr	r8, [pc, #108]	; bbec <fputs@plt+0x2ca4>
    bb7c:	mov	r6, #0
    bb80:	mov	r7, r6
    bb84:	mov	sl, #8
    bb88:	mov	r0, #16
    bb8c:	bl	8e58 <_Znaj@plt>
    bb90:	add	r3, r8, r6
    bb94:	mov	r4, r0
    bb98:	strb	r5, [r0, #8]
    bb9c:	strb	r7, [r0, #9]
    bba0:	str	r7, [r0, #12]
    bba4:	str	sl, [r0]
    bba8:	str	r5, [r0, #4]
    bbac:	ldr	r0, [r3, #4]
    bbb0:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bbb4:	ldr	r1, [r8, r6]
    bbb8:	strb	r5, [r4, #9]
    bbbc:	add	r2, r4, #8
    bbc0:	add	r6, r6, #8
    bbc4:	str	r0, [r4, #12]
    bbc8:	ldr	r0, [pc, #16]	; bbe0 <fputs@plt+0x2c98>
    bbcc:	bl	b5a4 <fputs@plt+0x265c>
    bbd0:	cmp	r6, #88	; 0x58
    bbd4:	bne	bb88 <fputs@plt+0x2c40>
    bbd8:	b	bb20 <fputs@plt+0x2bd8>
    bbdc:	ldrdeq	sl, [r1], -ip
    bbe0:	andeq	sp, r2, ip, rrx
    bbe4:	andeq	sl, r1, r4, lsr #27
    bbe8:	andeq	fp, r1, ip, lsr r1
    bbec:			; <UNDEFINED> instruction: 0x0001b1bc
    bbf0:	ldr	r2, [pc, #8]	; bc00 <fputs@plt+0x2cb8>
    bbf4:	str	r1, [r0, #4]
    bbf8:	str	r2, [r0]
    bbfc:	bx	lr
    bc00:	andeq	sl, r1, r8, asr #22
    bc04:	push	{r4, r5, r6, r7, r8, lr}
    bc08:	add	r6, r0, #20
    bc0c:	ldr	r5, [pc, #92]	; bc70 <fputs@plt+0x2d28>
    bc10:	mov	r4, r0
    bc14:	str	r3, [r0, #4]
    bc18:	mov	r3, #0
    bc1c:	add	r0, r5, #128	; 0x80
    bc20:	str	r3, [r4, #16]
    bc24:	str	r0, [r4]
    bc28:	mov	r0, r6
    bc2c:	mov	r8, r1
    bc30:	mov	r7, r2
    bc34:	bl	19520 <_ZdlPv@@Base+0x898>
    bc38:	movw	r3, #51644	; 0xc9bc
    bc3c:	str	r8, [r4, #8]
    bc40:	movt	r3, #1
    bc44:	mov	r0, r7
    bc48:	str	r3, [r4, #32]
    bc4c:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bc50:	str	r0, [r4, #12]
    bc54:	mov	r0, r4
    bc58:	pop	{r4, r5, r6, r7, r8, pc}
    bc5c:	str	r5, [r4]
    bc60:	bl	8dc8 <__cxa_end_cleanup@plt>
    bc64:	mov	r0, r6
    bc68:	bl	19684 <_ZdlPv@@Base+0x9fc>
    bc6c:	b	bc5c <fputs@plt+0x2d14>
    bc70:	andeq	sl, r1, r8, asr #22
    bc74:	push	{r3, r4, r5, lr}
    bc78:	mov	r4, r0
    bc7c:	ldr	r5, [pc, #40]	; bcac <fputs@plt+0x2d64>
    bc80:	str	r2, [r0, #4]
    bc84:	mov	r0, r1
    bc88:	add	r3, r5, #32
    bc8c:	str	r3, [r4]
    bc90:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bc94:	str	r0, [r4, #8]
    bc98:	str	r0, [r4, #12]
    bc9c:	mov	r0, r4
    bca0:	pop	{r3, r4, r5, pc}
    bca4:	str	r5, [r4]
    bca8:	bl	8dc8 <__cxa_end_cleanup@plt>
    bcac:	andeq	sl, r1, r8, asr #22
    bcb0:	push	{r4, r5, r6, r7, r8, lr}
    bcb4:	mov	r4, r0
    bcb8:	ldr	ip, [sp, #24]
    bcbc:	mov	r0, r1
    bcc0:	ldr	r5, [pc, #96]	; bd28 <fputs@plt+0x2de0>
    bcc4:	mov	r8, r2
    bcc8:	mov	r7, r3
    bccc:	add	r6, r5, #32
    bcd0:	str	ip, [r4, #4]
    bcd4:	str	r6, [r4]
    bcd8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bcdc:	mov	r1, r0
    bce0:	add	r3, r5, #64	; 0x40
    bce4:	mov	r0, r8
    bce8:	str	r1, [r4, #8]
    bcec:	str	r1, [r4, #12]
    bcf0:	str	r7, [r4, #20]
    bcf4:	str	r3, [r4]
    bcf8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bcfc:	str	r0, [r4, #16]
    bd00:	mov	r0, r4
    bd04:	pop	{r4, r5, r6, r7, r8, pc}
    bd08:	str	r5, [r4]
    bd0c:	bl	8dc8 <__cxa_end_cleanup@plt>
    bd10:	ldr	r0, [r4, #8]
    bd14:	str	r6, [r4]
    bd18:	cmp	r0, #0
    bd1c:	beq	bd08 <fputs@plt+0x2dc0>
    bd20:	bl	8eb8 <_ZdaPv@plt>
    bd24:	b	bd08 <fputs@plt+0x2dc0>
    bd28:	andeq	sl, r1, r8, asr #22
    bd2c:	push	{r3, r4, r5, lr}
    bd30:	cmp	r2, #0
    bd34:	ldr	ip, [sp, #16]
    bd38:	mov	r4, r0
    bd3c:	ldr	r5, [pc, #224]	; be24 <fputs@plt+0x2edc>
    bd40:	subgt	r3, r3, #4
    bd44:	str	r2, [r0, #20]
    bd48:	addgt	r2, r3, r2, lsl #2
    bd4c:	str	ip, [r0, #4]
    bd50:	add	ip, r5, #96	; 0x60
    bd54:	mov	r0, #0
    bd58:	str	ip, [r4]
    bd5c:	str	r0, [r4, #16]
    bd60:	movgt	ip, r4
    bd64:	ble	bd7c <fputs@plt+0x2e34>
    bd68:	ldr	lr, [r3, #4]!
    bd6c:	add	ip, ip, #4
    bd70:	cmp	r3, r2
    bd74:	str	lr, [ip, #20]
    bd78:	bne	bd68 <fputs@plt+0x2e20>
    bd7c:	mov	r0, r1
    bd80:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    bd84:	str	r0, [r4, #8]
    bd88:	mov	r1, r0
    bd8c:	str	r0, [r4, #12]
    bd90:	ldrb	r2, [r0]
    bd94:	cmp	r2, #0
    bd98:	movne	r0, #0
    bd9c:	movne	ip, r0
    bda0:	movne	r3, r0
    bda4:	bne	bdcc <fputs@plt+0x2e84>
    bda8:	b	be08 <fputs@plt+0x2ec0>
    bdac:	strb	r2, [r1, ip]
    bdb0:	add	ip, ip, #1
    bdb4:	ldr	r1, [r4, #8]
    bdb8:	add	r3, r3, #1
    bdbc:	mov	r0, r3
    bdc0:	ldrb	r2, [r1, r3]
    bdc4:	cmp	r2, #0
    bdc8:	beq	be0c <fputs@plt+0x2ec4>
    bdcc:	cmp	r2, #36	; 0x24
    bdd0:	bne	bdac <fputs@plt+0x2e64>
    bdd4:	add	r0, r1, r0
    bdd8:	ldrb	r0, [r0, #1]
    bddc:	sub	r5, r0, #48	; 0x30
    bde0:	cmp	r5, #9
    bde4:	bhi	bdac <fputs@plt+0x2e64>
    bde8:	cmp	r0, #48	; 0x30
    bdec:	beq	bdb4 <fputs@plt+0x2e6c>
    bdf0:	add	r3, r3, #1
    bdf4:	ldrb	r2, [r1, r3]
    bdf8:	sub	r2, r2, #35	; 0x23
    bdfc:	strb	r2, [r1, ip]
    be00:	add	ip, ip, #1
    be04:	b	bdb4 <fputs@plt+0x2e6c>
    be08:	mov	ip, r2
    be0c:	mov	r3, #0
    be10:	mov	r0, r4
    be14:	strb	r3, [r1, ip]
    be18:	pop	{r3, r4, r5, pc}
    be1c:	str	r5, [r4]
    be20:	bl	8dc8 <__cxa_end_cleanup@plt>
    be24:	andeq	sl, r1, r8, asr #22
    be28:	push	{r4, lr}
    be2c:	movw	r4, #53308	; 0xd03c
    be30:	movt	r4, #2
    be34:	ldr	r0, [r4, #60]	; 0x3c
    be38:	cmp	r0, #0
    be3c:	beq	be78 <fputs@plt+0x2f30>
    be40:	ldr	r3, [r0]
    be44:	ldr	r3, [r3, #8]
    be48:	blx	r3
    be4c:	cmn	r0, #1
    be50:	popne	{r4, pc}
    be54:	ldr	r3, [r4, #60]	; 0x3c
    be58:	ldr	r2, [r3, #4]
    be5c:	mov	r0, r3
    be60:	ldr	r3, [r3]
    be64:	str	r2, [r4, #60]	; 0x3c
    be68:	ldr	r3, [r3, #4]
    be6c:	blx	r3
    be70:	mov	r0, #10
    be74:	pop	{r4, pc}
    be78:	mvn	r0, #0
    be7c:	pop	{r4, pc}
    be80:	push	{r3, lr}
    be84:	movw	r3, #53308	; 0xd03c
    be88:	movt	r3, #2
    be8c:	ldr	r0, [r3, #60]	; 0x3c
    be90:	cmp	r0, #0
    be94:	beq	beb0 <fputs@plt+0x2f68>
    be98:	ldr	r3, [r0]
    be9c:	ldr	r3, [r3, #12]
    bea0:	blx	r3
    bea4:	cmn	r0, #1
    bea8:	moveq	r0, #10
    beac:	pop	{r3, pc}
    beb0:	mvn	r0, #0
    beb4:	pop	{r3, pc}
    beb8:	movw	r3, #53308	; 0xd03c
    bebc:	movt	r3, #2
    bec0:	push	{r4, r5, r6, lr}
    bec4:	mov	r6, r0
    bec8:	ldr	r4, [r3, #60]	; 0x3c
    becc:	mov	r5, r1
    bed0:	cmp	r4, #0
    bed4:	bne	bee8 <fputs@plt+0x2fa0>
    bed8:	b	bf10 <fputs@plt+0x2fc8>
    bedc:	ldr	r4, [r4, #4]
    bee0:	cmp	r4, #0
    bee4:	beq	bf10 <fputs@plt+0x2fc8>
    bee8:	ldr	r3, [r4]
    beec:	mov	r0, r4
    bef0:	mov	r1, r6
    bef4:	mov	r2, r5
    bef8:	ldr	r3, [r3, #16]
    befc:	blx	r3
    bf00:	cmp	r0, #0
    bf04:	beq	bedc <fputs@plt+0x2f94>
    bf08:	mov	r0, #1
    bf0c:	pop	{r4, r5, r6, pc}
    bf10:	mov	r0, #0
    bf14:	pop	{r4, r5, r6, pc}
    bf18:	push	{r4, r5, r6, lr}
    bf1c:	movw	r5, #53308	; 0xd03c
    bf20:	movt	r5, #2
    bf24:	add	r6, r5, #48	; 0x30
    bf28:	mov	r4, r5
    bf2c:	mov	r0, r4
    bf30:	movw	r1, #51644	; 0xc9bc
    bf34:	add	r4, r4, #12
    bf38:	movt	r1, #1
    bf3c:	bl	196e4 <_ZdlPv@@Base+0xa5c>
    bf40:	cmp	r4, r6
    bf44:	bne	bf2c <fputs@plt+0x2fe4>
    bf48:	mov	r3, #0
    bf4c:	str	r3, [r5, #64]	; 0x40
    bf50:	pop	{r4, r5, r6, pc}
    bf54:	push	{r4, r5, r6, r7, r8, lr}
    bf58:	movw	r6, #45048	; 0xaff8
    bf5c:	movt	r6, #2
    bf60:	movw	r8, #53308	; 0xd03c
    bf64:	movt	r8, #2
    bf68:	movw	r0, #45732	; 0xb2a4
    bf6c:	ldr	r3, [r6]
    bf70:	mov	r1, #1
    bf74:	movt	r0, #1
    bf78:	mov	r2, #13
    bf7c:	ldr	r4, [r8, #64]	; 0x40
    bf80:	mov	r7, r8
    bf84:	bl	8e4c <fwrite@plt>
    bf88:	ldr	ip, [r8, #64]	; 0x40
    bf8c:	b	bfb8 <fputs@plt+0x3070>
    bf90:	ldr	r3, [r1, #4]
    bf94:	cmp	r3, #0
    bf98:	ble	bfb4 <fputs@plt+0x306c>
    bf9c:	ldr	r1, [r6]
    bfa0:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    bfa4:	mov	r0, #32
    bfa8:	ldr	r1, [r6]
    bfac:	bl	8f0c <_IO_putc@plt>
    bfb0:	ldr	ip, [r7, #64]	; 0x40
    bfb4:	mov	r4, r5
    bfb8:	add	r2, r4, #1
    bfbc:	add	r1, r4, r4, lsl #1
    bfc0:	asr	r3, r2, #31
    bfc4:	add	r1, r8, r1, lsl #2
    bfc8:	lsr	r3, r3, #30
    bfcc:	mov	r0, r1
    bfd0:	add	r5, r2, r3
    bfd4:	and	r5, r5, #3
    bfd8:	rsb	r5, r3, r5
    bfdc:	cmp	r5, ip
    bfe0:	bne	bf90 <fputs@plt+0x3048>
    bfe4:	ldr	r3, [r6]
    bfe8:	mov	r2, #4
    bfec:	mov	r1, #1
    bff0:	movw	r0, #45748	; 0xb2b4
    bff4:	movt	r0, #1
    bff8:	bl	8e4c <fwrite@plt>
    bffc:	add	r0, r4, r4, lsl #1
    c000:	ldr	r1, [r6]
    c004:	add	r0, r8, r0, lsl #2
    c008:	bl	19dd0 <_ZdlPv@@Base+0x1148>
    c00c:	mov	r1, #1
    c010:	ldr	r3, [r6]
    c014:	movw	r0, #45756	; 0xb2bc
    c018:	mov	r2, #4
    c01c:	movt	r0, #1
    c020:	bl	8e4c <fwrite@plt>
    c024:	ldr	r1, [r6]
    c028:	mov	r0, #10
    c02c:	pop	{r4, r5, r6, r7, r8, lr}
    c030:	b	8f0c <_IO_putc@plt>
    c034:	push	{r4, lr}
    c038:	movw	r4, #53308	; 0xd03c
    c03c:	movt	r4, #2
    c040:	mov	r1, r0
    c044:	ldr	r3, [r4, #64]	; 0x40
    c048:	add	r0, r3, r3, lsl #1
    c04c:	add	r0, r4, r0, lsl #2
    c050:	bl	196a4 <_ZdlPv@@Base+0xa1c>
    c054:	ldr	r2, [r4, #64]	; 0x40
    c058:	add	r2, r2, #1
    c05c:	asr	r3, r2, #31
    c060:	lsr	r3, r3, #30
    c064:	add	r2, r2, r3
    c068:	and	r2, r2, #3
    c06c:	rsb	r3, r3, r2
    c070:	str	r3, [r4, #64]	; 0x40
    c074:	pop	{r4, pc}
    c078:	push	{r4, lr}
    c07c:	movw	r4, #53308	; 0xd03c
    c080:	movt	r4, #2
    c084:	mov	r1, r0
    c088:	ldr	r3, [r4, #64]	; 0x40
    c08c:	add	r0, r3, r3, lsl #1
    c090:	add	r0, r4, r0, lsl #2
    c094:	bl	19758 <_ZdlPv@@Base+0xad0>
    c098:	ldr	r2, [r4, #64]	; 0x40
    c09c:	add	r2, r2, #1
    c0a0:	asr	r3, r2, #31
    c0a4:	lsr	r3, r3, #30
    c0a8:	add	r2, r2, r3
    c0ac:	and	r2, r2, #3
    c0b0:	rsb	r3, r3, r2
    c0b4:	str	r3, [r4, #64]	; 0x40
    c0b8:	pop	{r4, pc}
    c0bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c0c0:	movw	r8, #53308	; 0xd03c
    c0c4:	movt	r8, #2
    c0c8:	mov	r6, r0
    c0cc:	mov	r1, #34	; 0x22
    c0d0:	ldr	r9, [r8, #64]	; 0x40
    c0d4:	mov	sl, r8
    c0d8:	add	r9, r9, r9, lsl #1
    c0dc:	lsl	r9, r9, #2
    c0e0:	add	r5, r8, r9
    c0e4:	mov	r0, r5
    c0e8:	bl	19758 <_ZdlPv@@Base+0xad0>
    c0ec:	ldr	r3, [r6, #4]
    c0f0:	cmp	r3, #0
    c0f4:	movgt	r4, #0
    c0f8:	bgt	c160 <fputs@plt+0x3218>
    c0fc:	b	c190 <fputs@plt+0x3248>
    c100:	ldr	r3, [r6, #4]
    c104:	movw	r1, #42944	; 0xa7c0
    c108:	mov	r0, #105	; 0x69
    c10c:	movt	r1, #1
    c110:	cmp	r3, r4
    c114:	bgt	c124 <fputs@plt+0x31dc>
    c118:	bl	17060 <fputs@plt+0xe118>
    c11c:	ldr	r3, [r6]
    c120:	ldrb	r7, [r3, r4]
    c124:	ldr	r3, [r5, #4]
    c128:	ldr	r2, [r5, #8]
    c12c:	cmp	r3, r2
    c130:	blt	c140 <fputs@plt+0x31f8>
    c134:	mov	r0, r5
    c138:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c13c:	ldr	r3, [r5, #4]
    c140:	ldr	r2, [r5]
    c144:	add	r1, r3, #1
    c148:	str	r1, [r5, #4]
    c14c:	add	r4, r4, #1
    c150:	strb	r7, [r2, r3]
    c154:	ldr	r3, [r6, #4]
    c158:	cmp	r3, r4
    c15c:	ble	c190 <fputs@plt+0x3248>
    c160:	ldr	r3, [r6]
    c164:	ldrb	r7, [r3, r4]
    c168:	cmp	r7, #34	; 0x22
    c16c:	bne	c100 <fputs@plt+0x31b8>
    c170:	movw	r1, #45764	; 0xb2c4
    c174:	mov	r0, r5
    c178:	movt	r1, #1
    c17c:	add	r4, r4, #1
    c180:	bl	19804 <_ZdlPv@@Base+0xb7c>
    c184:	ldr	r3, [r6, #4]
    c188:	cmp	r3, r4
    c18c:	bgt	c160 <fputs@plt+0x3218>
    c190:	ldr	r3, [r5, #4]
    c194:	ldr	r2, [r5, #8]
    c198:	cmp	r3, r2
    c19c:	blt	c1ac <fputs@plt+0x3264>
    c1a0:	mov	r0, r5
    c1a4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c1a8:	ldr	r3, [r5, #4]
    c1ac:	ldr	r2, [sl, r9]
    c1b0:	add	r0, r3, #1
    c1b4:	mov	r1, #34	; 0x22
    c1b8:	str	r0, [r5, #4]
    c1bc:	strb	r1, [r2, r3]
    c1c0:	ldr	r2, [r8, #64]	; 0x40
    c1c4:	add	r2, r2, #1
    c1c8:	asr	r3, r2, #31
    c1cc:	lsr	r3, r3, #30
    c1d0:	add	r2, r2, r3
    c1d4:	and	r2, r2, #3
    c1d8:	rsb	r3, r3, r2
    c1dc:	str	r3, [r8, #64]	; 0x40
    c1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c1e4:	push	{r4, r5, r6, r7, r8, lr}
    c1e8:	movw	r4, #53308	; 0xd03c
    c1ec:	movt	r4, #2
    c1f0:	sub	sp, sp, #8
    c1f4:	mov	r5, r0
    c1f8:	mov	r6, r1
    c1fc:	ldr	ip, [r4, #60]	; 0x3c
    c200:	mov	r7, r2
    c204:	cmp	ip, #0
    c208:	beq	c230 <fputs@plt+0x32e8>
    c20c:	ldr	lr, [ip, #4]
    c210:	mov	r0, ip
    c214:	ldr	ip, [ip]
    c218:	str	lr, [r4, #60]	; 0x3c
    c21c:	ldr	ip, [ip, #4]
    c220:	blx	ip
    c224:	ldr	ip, [r4, #60]	; 0x3c
    c228:	cmp	ip, #0
    c22c:	bne	c20c <fputs@plt+0x32c4>
    c230:	mov	r0, #24
    c234:	bl	18c38 <_Znwj@@Base>
    c238:	mov	ip, #0
    c23c:	mov	r1, r5
    c240:	mov	r2, r6
    c244:	mov	r3, r7
    c248:	str	ip, [sp]
    c24c:	mov	r8, r0
    c250:	bl	bcb0 <fputs@plt+0x2d68>
    c254:	str	r8, [r4, #60]	; 0x3c
    c258:	add	sp, sp, #8
    c25c:	pop	{r4, r5, r6, r7, r8, lr}
    c260:	b	bf18 <fputs@plt+0x2fd0>
    c264:	mov	r0, r8
    c268:	bl	18c88 <_ZdlPv@@Base>
    c26c:	bl	8dc8 <__cxa_end_cleanup@plt>
    c270:	push	{r4, r5, r6, r7, r8, r9, lr}
    c274:	movw	r5, #53308	; 0xd03c
    c278:	movt	r5, #2
    c27c:	movw	r6, #44984	; 0xafb8
    c280:	movt	r6, #2
    c284:	sub	sp, sp, #52	; 0x34
    c288:	ldr	r4, [r5, #60]	; 0x3c
    c28c:	ldr	r3, [r6]
    c290:	cmp	r4, #0
    c294:	str	r3, [sp, #44]	; 0x2c
    c298:	bne	c2ac <fputs@plt+0x3364>
    c29c:	b	c2d4 <fputs@plt+0x338c>
    c2a0:	ldr	r4, [r4, #4]
    c2a4:	cmp	r4, #0
    c2a8:	beq	c2d4 <fputs@plt+0x338c>
    c2ac:	ldr	r3, [r4]
    c2b0:	mov	r0, r4
    c2b4:	add	r1, sp, #12
    c2b8:	add	r2, sp, #16
    c2bc:	ldr	r3, [r3, #16]
    c2c0:	blx	r3
    c2c4:	cmp	r0, #0
    c2c8:	beq	c2a0 <fputs@plt+0x3358>
    c2cc:	mov	r8, #1
    c2d0:	b	c2d8 <fputs@plt+0x3390>
    c2d4:	mov	r8, #0
    c2d8:	bl	be28 <fputs@plt+0x2ee0>
    c2dc:	sub	r3, r0, #9
    c2e0:	mov	r4, r0
    c2e4:	cmp	r0, #32
    c2e8:	cmpne	r3, #1
    c2ec:	bls	c2d8 <fputs@plt+0x3390>
    c2f0:	ldr	r0, [pc, #460]	; c4c4 <fputs@plt+0x357c>
    c2f4:	bl	19c08 <_ZdlPv@@Base+0xf80>
    c2f8:	cmn	r4, #1
    c2fc:	movwne	r9, #53308	; 0xd03c
    c300:	movtne	r9, #2
    c304:	bne	c344 <fputs@plt+0x33fc>
    c308:	b	c424 <fputs@plt+0x34dc>
    c30c:	cmp	r4, r0
    c310:	beq	c3ac <fputs@plt+0x3464>
    c314:	ldr	r3, [r5, #72]	; 0x48
    c318:	uxtb	r7, r0
    c31c:	ldr	r2, [r5, #76]	; 0x4c
    c320:	cmp	r3, r2
    c324:	blt	c334 <fputs@plt+0x33ec>
    c328:	ldr	r0, [pc, #404]	; c4c4 <fputs@plt+0x357c>
    c32c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c330:	ldr	r3, [r9, #72]	; 0x48
    c334:	ldr	r2, [r5, #68]	; 0x44
    c338:	add	r1, r3, #1
    c33c:	str	r1, [r5, #72]	; 0x48
    c340:	strb	r7, [r2, r3]
    c344:	bl	be28 <fputs@plt+0x2ee0>
    c348:	cmn	r0, #1
    c34c:	bne	c30c <fputs@plt+0x33c4>
    c350:	cmp	r8, #0
    c354:	bne	c454 <fputs@plt+0x350c>
    c358:	movw	r1, #58368	; 0xe400
    c35c:	movt	r1, #2
    c360:	movw	r0, #45768	; 0xb2c8
    c364:	movt	r0, #1
    c368:	mov	r2, r1
    c36c:	mov	r3, r1
    c370:	bl	178cc <fputs@plt+0xe984>
    c374:	ldr	ip, [r5, #72]	; 0x48
    c378:	add	r7, sp, #32
    c37c:	ldr	r3, [r5, #68]	; 0x44
    c380:	add	r1, sp, #20
    c384:	mov	r0, r7
    c388:	mov	r2, #1
    c38c:	str	ip, [sp]
    c390:	strb	r4, [sp, #20]
    c394:	bl	19964 <_ZdlPv@@Base+0xcdc>
    c398:	mov	r0, r7
    c39c:	bl	c034 <fputs@plt+0x30ec>
    c3a0:	mov	r0, r7
    c3a4:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c3a8:	b	c40c <fputs@plt+0x34c4>
    c3ac:	ldr	ip, [r5, #72]	; 0x48
    c3b0:	add	r7, sp, #32
    c3b4:	ldr	r3, [r5, #68]	; 0x44
    c3b8:	add	r1, sp, #10
    c3bc:	mov	r2, #1
    c3c0:	add	r0, sp, #20
    c3c4:	str	ip, [sp]
    c3c8:	uxtb	r4, r4
    c3cc:	strb	r4, [sp, #10]
    c3d0:	bl	19964 <_ZdlPv@@Base+0xcdc>
    c3d4:	mov	ip, #1
    c3d8:	ldr	r1, [sp, #20]
    c3dc:	mov	r0, r7
    c3e0:	ldr	r2, [sp, #24]
    c3e4:	add	r3, sp, #11
    c3e8:	str	ip, [sp]
    c3ec:	strb	r4, [sp, #11]
    c3f0:	bl	19964 <_ZdlPv@@Base+0xcdc>
    c3f4:	mov	r0, r7
    c3f8:	bl	c034 <fputs@plt+0x30ec>
    c3fc:	mov	r0, r7
    c400:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c404:	add	r0, sp, #20
    c408:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c40c:	ldr	r2, [sp, #44]	; 0x2c
    c410:	ldr	r3, [r6]
    c414:	cmp	r2, r3
    c418:	bne	c4c0 <fputs@plt+0x3578>
    c41c:	add	sp, sp, #52	; 0x34
    c420:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c424:	cmp	r8, #0
    c428:	beq	c47c <fputs@plt+0x3534>
    c42c:	ldr	r0, [sp, #12]
    c430:	movw	r3, #58368	; 0xe400
    c434:	ldr	r1, [sp, #16]
    c438:	movt	r3, #2
    c43c:	movw	r2, #45768	; 0xb2c8
    c440:	str	r3, [sp]
    c444:	str	r3, [sp, #4]
    c448:	movt	r2, #1
    c44c:	bl	1795c <fputs@plt+0xea14>
    c450:	b	c40c <fputs@plt+0x34c4>
    c454:	ldr	r0, [sp, #12]
    c458:	movw	r3, #58368	; 0xe400
    c45c:	ldr	r1, [sp, #16]
    c460:	movt	r3, #2
    c464:	movw	r2, #45768	; 0xb2c8
    c468:	str	r3, [sp]
    c46c:	str	r3, [sp, #4]
    c470:	movt	r2, #1
    c474:	bl	1795c <fputs@plt+0xea14>
    c478:	b	c374 <fputs@plt+0x342c>
    c47c:	movw	r1, #58368	; 0xe400
    c480:	movt	r1, #2
    c484:	movw	r0, #45768	; 0xb2c8
    c488:	movt	r0, #1
    c48c:	mov	r2, r1
    c490:	mov	r3, r1
    c494:	bl	178cc <fputs@plt+0xe984>
    c498:	b	c40c <fputs@plt+0x34c4>
    c49c:	mov	r0, r7
    c4a0:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c4a4:	bl	8dc8 <__cxa_end_cleanup@plt>
    c4a8:	add	r0, sp, #20
    c4ac:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c4b0:	bl	8dc8 <__cxa_end_cleanup@plt>
    c4b4:	mov	r0, r7
    c4b8:	bl	19684 <_ZdlPv@@Base+0x9fc>
    c4bc:	b	c4a8 <fputs@plt+0x3560>
    c4c0:	bl	8e88 <__stack_chk_fail@plt>
    c4c4:	andeq	sp, r2, r0, lsl #1
    c4c8:	movw	ip, #53308	; 0xd03c
    c4cc:	movt	ip, #2
    c4d0:	push	{r4, r5, r6, r7, r8, r9, lr}
    c4d4:	movw	r5, #44984	; 0xafb8
    c4d8:	movt	r5, #2
    c4dc:	ldr	r4, [ip, #60]	; 0x3c
    c4e0:	mov	r9, r0
    c4e4:	sub	sp, sp, #28
    c4e8:	ldr	r0, [r5]
    c4ec:	cmp	r4, #0
    c4f0:	mov	r8, r1
    c4f4:	mov	r7, r2
    c4f8:	mov	r6, r3
    c4fc:	str	r0, [sp, #20]
    c500:	bne	c514 <fputs@plt+0x35cc>
    c504:	b	c554 <fputs@plt+0x360c>
    c508:	ldr	r4, [r4, #4]
    c50c:	cmp	r4, #0
    c510:	beq	c554 <fputs@plt+0x360c>
    c514:	ldr	ip, [r4]
    c518:	mov	r0, r4
    c51c:	add	r1, sp, #12
    c520:	add	r2, sp, #16
    c524:	ldr	ip, [ip, #16]
    c528:	blx	ip
    c52c:	cmp	r0, #0
    c530:	beq	c508 <fputs@plt+0x35c0>
    c534:	ldr	r0, [sp, #12]
    c538:	mov	r2, r9
    c53c:	ldr	r1, [sp, #16]
    c540:	mov	r3, r8
    c544:	str	r7, [sp]
    c548:	str	r6, [sp, #4]
    c54c:	bl	1795c <fputs@plt+0xea14>
    c550:	b	c568 <fputs@plt+0x3620>
    c554:	mov	r0, r9
    c558:	mov	r1, r8
    c55c:	mov	r2, r7
    c560:	mov	r3, r6
    c564:	bl	178cc <fputs@plt+0xe984>
    c568:	ldr	r2, [sp, #20]
    c56c:	ldr	r3, [r5]
    c570:	cmp	r2, r3
    c574:	bne	c580 <fputs@plt+0x3638>
    c578:	add	sp, sp, #28
    c57c:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c580:	bl	8e88 <__stack_chk_fail@plt>
    c584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c588:	movw	r8, #44984	; 0xafb8
    c58c:	movt	r8, #2
    c590:	sub	sp, sp, #24
    c594:	movw	r6, #44664	; 0xae78
    c598:	movw	r9, #45072	; 0xb010
    c59c:	ldr	r3, [r8]
    c5a0:	add	r7, r0, #20
    c5a4:	movt	r6, #2
    c5a8:	movt	r9, #2
    c5ac:	mov	r5, r0
    c5b0:	str	r3, [sp, #20]
    c5b4:	mov	r0, r7
    c5b8:	bl	19c08 <_ZdlPv@@Base+0xf80>
    c5bc:	ldr	r3, [r5, #16]
    c5c0:	add	r3, r3, #1
    c5c4:	str	r3, [r5, #16]
    c5c8:	ldr	r0, [r5, #8]
    c5cc:	bl	8d98 <_IO_getc@plt>
    c5d0:	cmn	r0, #1
    c5d4:	mov	r4, r0
    c5d8:	beq	c654 <fputs@plt+0x370c>
    c5dc:	cmp	r0, #0
    c5e0:	blt	c61c <fputs@plt+0x36d4>
    c5e4:	ldrb	r3, [r6, r0]
    c5e8:	cmp	r3, #0
    c5ec:	beq	c61c <fputs@plt+0x36d4>
    c5f0:	mov	r1, r0
    c5f4:	mov	r0, sp
    c5f8:	bl	17454 <fputs@plt+0xe50c>
    c5fc:	movw	r2, #58368	; 0xe400
    c600:	movt	r2, #2
    c604:	movw	r0, #45804	; 0xb2ec
    c608:	mov	r1, sp
    c60c:	movt	r0, #1
    c610:	mov	r3, r2
    c614:	bl	c4c8 <fputs@plt+0x3580>
    c618:	b	c5c8 <fputs@plt+0x3680>
    c61c:	ldr	r3, [r5, #24]
    c620:	uxtb	sl, r4
    c624:	ldr	r2, [r5, #28]
    c628:	cmp	r3, r2
    c62c:	blt	c63c <fputs@plt+0x36f4>
    c630:	mov	r0, r7
    c634:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c638:	ldr	r3, [r5, #24]
    c63c:	ldr	r2, [r5, #20]
    c640:	cmp	r4, #10
    c644:	add	r1, r3, #1
    c648:	str	r1, [r5, #24]
    c64c:	strb	sl, [r2, r3]
    c650:	bne	c5c8 <fputs@plt+0x3680>
    c654:	ldr	r0, [r5, #24]
    c658:	cmp	r0, #0
    c65c:	beq	c714 <fputs@plt+0x37cc>
    c660:	cmp	r0, #2
    c664:	ble	c6e8 <fputs@plt+0x37a0>
    c668:	ldr	r3, [r5, #20]
    c66c:	ldrb	r2, [r3]
    c670:	cmp	r2, #46	; 0x2e
    c674:	bne	c6e8 <fputs@plt+0x37a0>
    c678:	ldrb	r2, [r3, #1]
    c67c:	cmp	r2, #69	; 0x45
    c680:	bne	c6e8 <fputs@plt+0x37a0>
    c684:	ldrb	r2, [r3, #2]
    c688:	cmp	r2, #81	; 0x51
    c68c:	beq	c698 <fputs@plt+0x3750>
    c690:	cmp	r2, #78	; 0x4e
    c694:	bne	c6e8 <fputs@plt+0x37a0>
    c698:	cmp	r0, #3
    c69c:	beq	c5b4 <fputs@plt+0x366c>
    c6a0:	ldrb	r3, [r3, #3]
    c6a4:	cmp	r3, #32
    c6a8:	beq	c5b4 <fputs@plt+0x366c>
    c6ac:	ldr	r2, [r5, #24]
    c6b0:	cmp	r2, #3
    c6b4:	bgt	c6d0 <fputs@plt+0x3788>
    c6b8:	movw	r1, #42944	; 0xa7c0
    c6bc:	mov	r0, #99	; 0x63
    c6c0:	movt	r1, #1
    c6c4:	bl	17060 <fputs@plt+0xe118>
    c6c8:	ldr	r3, [r5, #20]
    c6cc:	ldrb	r3, [r3, #3]
    c6d0:	cmp	r3, #10
    c6d4:	beq	c5b4 <fputs@plt+0x366c>
    c6d8:	ldr	r3, [r9]
    c6dc:	cmp	r3, #0
    c6e0:	bne	c5b4 <fputs@plt+0x366c>
    c6e4:	ldr	r0, [r5, #24]
    c6e8:	ldr	r3, [r5, #28]
    c6ec:	cmp	r0, r3
    c6f0:	bge	c72c <fputs@plt+0x37e4>
    c6f4:	ldr	r3, [r5, #20]
    c6f8:	add	r1, r0, #1
    c6fc:	mov	r2, #0
    c700:	str	r1, [r5, #24]
    c704:	strb	r2, [r3, r0]
    c708:	mov	r0, #1
    c70c:	ldr	r3, [r5, #20]
    c710:	str	r3, [r5, #32]
    c714:	ldr	r2, [sp, #20]
    c718:	ldr	r3, [r8]
    c71c:	cmp	r2, r3
    c720:	bne	c73c <fputs@plt+0x37f4>
    c724:	add	sp, sp, #24
    c728:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c72c:	mov	r0, r7
    c730:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c734:	ldr	r0, [r5, #24]
    c738:	b	c6f4 <fputs@plt+0x37ac>
    c73c:	bl	8e88 <__stack_chk_fail@plt>
    c740:	ldr	r3, [r0, #32]
    c744:	push	{r4, lr}
    c748:	mov	r4, r0
    c74c:	ldrb	r2, [r3]
    c750:	cmp	r2, #0
    c754:	beq	c768 <fputs@plt+0x3820>
    c758:	add	r2, r3, #1
    c75c:	str	r2, [r4, #32]
    c760:	ldrb	r0, [r3]
    c764:	pop	{r4, pc}
    c768:	bl	c584 <fputs@plt+0x363c>
    c76c:	cmp	r0, #0
    c770:	ldrne	r3, [r4, #32]
    c774:	bne	c758 <fputs@plt+0x3810>
    c778:	mvn	r0, #0
    c77c:	pop	{r4, pc}
    c780:	ldr	r3, [r0, #32]
    c784:	push	{r4, lr}
    c788:	mov	r4, r0
    c78c:	ldrb	r3, [r3]
    c790:	cmp	r3, #0
    c794:	beq	c7a0 <fputs@plt+0x3858>
    c798:	mov	r0, r3
    c79c:	pop	{r4, pc}
    c7a0:	bl	c584 <fputs@plt+0x363c>
    c7a4:	cmp	r0, #0
    c7a8:	ldrne	r3, [r4, #32]
    c7ac:	ldrbne	r0, [r3]
    c7b0:	mvneq	r0, #0
    c7b4:	pop	{r4, pc}
    c7b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c7bc:	movw	r8, #44984	; 0xafb8
    c7c0:	movt	r8, #2
    c7c4:	sub	sp, sp, #60	; 0x3c
    c7c8:	add	r3, sp, #12
    c7cc:	add	r2, sp, #48	; 0x30
    c7d0:	ldr	ip, [r8]
    c7d4:	mov	r1, #0
    c7d8:	str	r0, [sp, #12]
    c7dc:	str	ip, [sp, #52]	; 0x34
    c7e0:	str	r1, [r3, #4]!
    c7e4:	cmp	r3, r2
    c7e8:	bne	c7e0 <fputs@plt+0x3898>
    c7ec:	movw	r4, #53308	; 0xd03c
    c7f0:	movt	r4, #2
    c7f4:	add	r9, sp, #16
    c7f8:	mov	r7, #0
    c7fc:	mov	r6, r4
    c800:	ldr	r0, [pc, #312]	; c940 <fputs@plt+0x39f8>
    c804:	mov	r5, #0
    c808:	bl	19c08 <_ZdlPv@@Base+0xf80>
    c80c:	bl	be28 <fputs@plt+0x2ee0>
    c810:	cmn	r0, #1
    c814:	mov	fp, r0
    c818:	beq	c884 <fputs@plt+0x393c>
    c81c:	cmp	r5, #0
    c820:	ldr	r2, [r4, #72]	; 0x48
    c824:	bne	c834 <fputs@plt+0x38ec>
    c828:	cmp	r0, #44	; 0x2c
    c82c:	cmpne	r0, #41	; 0x29
    c830:	beq	c8e0 <fputs@plt+0x3998>
    c834:	ldr	r0, [r4, #76]	; 0x4c
    c838:	uxtb	sl, fp
    c83c:	cmp	r2, r0
    c840:	blt	c850 <fputs@plt+0x3908>
    c844:	ldr	r0, [pc, #244]	; c940 <fputs@plt+0x39f8>
    c848:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c84c:	ldr	r2, [r6, #72]	; 0x48
    c850:	ldr	r0, [r4, #68]	; 0x44
    c854:	cmp	fp, #40	; 0x28
    c858:	add	ip, r2, #1
    c85c:	addeq	r5, r5, #1
    c860:	str	ip, [r4, #72]	; 0x48
    c864:	strb	sl, [r0, r2]
    c868:	beq	c80c <fputs@plt+0x38c4>
    c86c:	cmp	fp, #41	; 0x29
    c870:	subeq	r5, r5, #1
    c874:	bl	be28 <fputs@plt+0x2ee0>
    c878:	cmn	r0, #1
    c87c:	mov	fp, r0
    c880:	bne	c81c <fputs@plt+0x38d4>
    c884:	movw	r1, #58368	; 0xe400
    c888:	movt	r1, #2
    c88c:	movw	r0, #45836	; 0xb30c
    c890:	movt	r0, #1
    c894:	mov	r2, r1
    c898:	mov	r3, r1
    c89c:	bl	c4c8 <fputs@plt+0x3580>
    c8a0:	mov	r0, #60	; 0x3c
    c8a4:	bl	18c38 <_Znwj@@Base>
    c8a8:	ldr	ip, [r4, #60]	; 0x3c
    c8ac:	ldr	r1, [sp, #12]
    c8b0:	mov	r2, r7
    c8b4:	mov	r3, r9
    c8b8:	str	ip, [sp]
    c8bc:	mov	r5, r0
    c8c0:	bl	bd2c <fputs@plt+0x2de4>
    c8c4:	ldr	r2, [sp, #52]	; 0x34
    c8c8:	ldr	r3, [r8]
    c8cc:	str	r5, [r4, #60]	; 0x3c
    c8d0:	cmp	r2, r3
    c8d4:	bne	c93c <fputs@plt+0x39f4>
    c8d8:	add	sp, sp, #60	; 0x3c
    c8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c8e0:	cmp	r2, #0
    c8e4:	ble	c920 <fputs@plt+0x39d8>
    c8e8:	ldr	r1, [r6, #76]	; 0x4c
    c8ec:	cmp	r2, r1
    c8f0:	blt	c900 <fputs@plt+0x39b8>
    c8f4:	ldr	r0, [pc, #68]	; c940 <fputs@plt+0x39f8>
    c8f8:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c8fc:	ldr	r2, [r6, #72]	; 0x48
    c900:	ldr	r1, [r4, #68]	; 0x44
    c904:	add	r0, r2, #1
    c908:	mov	r3, #0
    c90c:	str	r0, [r4, #72]	; 0x48
    c910:	strb	r3, [r1, r2]
    c914:	ldr	r0, [r4, #68]	; 0x44
    c918:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    c91c:	str	r0, [r9, r7, lsl #2]
    c920:	cmp	fp, #41	; 0x29
    c924:	add	r7, r7, #1
    c928:	bne	c800 <fputs@plt+0x38b8>
    c92c:	b	c8a0 <fputs@plt+0x3958>
    c930:	mov	r0, r5
    c934:	bl	18c88 <_ZdlPv@@Base>
    c938:	bl	8dc8 <__cxa_end_cleanup@plt>
    c93c:	bl	8e88 <__stack_chk_fail@plt>
    c940:	andeq	sp, r2, r0, lsl #1
    c944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c948:	movw	r7, #44984	; 0xafb8
    c94c:	movt	r7, #2
    c950:	ldr	r9, [pc, #1592]	; cf90 <fputs@plt+0x4048>
    c954:	sub	sp, sp, #20
    c958:	movw	r5, #53308	; 0xd03c
    c95c:	ldr	r3, [r7]
    c960:	movt	r5, #2
    c964:	mov	r8, r0
    c968:	str	r3, [sp, #12]
    c96c:	bl	be28 <fputs@plt+0x2ee0>
    c970:	cmp	r0, #32
    c974:	cmpne	r0, #10
    c978:	mov	r4, r0
    c97c:	beq	c96c <fputs@plt+0x3a24>
    c980:	cmp	r0, #94	; 0x5e
    c984:	beq	cbbc <fputs@plt+0x3c74>
    c988:	bgt	cba4 <fputs@plt+0x3c5c>
    c98c:	cmp	r0, #9
    c990:	beq	cbbc <fputs@plt+0x3c74>
    c994:	cmp	r0, #34	; 0x22
    c998:	beq	cab8 <fputs@plt+0x3b70>
    c99c:	cmn	r0, #1
    c9a0:	beq	ca7c <fputs@plt+0x3b34>
    c9a4:	movw	r6, #53308	; 0xd03c
    c9a8:	movt	r6, #2
    c9ac:	add	r0, r6, #68	; 0x44
    c9b0:	bl	19c08 <_ZdlPv@@Base+0xf80>
    c9b4:	cmp	r4, #92	; 0x5c
    c9b8:	beq	cc90 <fputs@plt+0x3d48>
    c9bc:	ldr	r3, [r6, #72]	; 0x48
    c9c0:	uxtb	r4, r4
    c9c4:	ldr	r2, [r6, #76]	; 0x4c
    c9c8:	cmp	r3, r2
    c9cc:	blt	c9dc <fputs@plt+0x3a94>
    c9d0:	add	r0, r6, #68	; 0x44
    c9d4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    c9d8:	ldr	r3, [r6, #72]	; 0x48
    c9dc:	ldr	r2, [r5, #68]	; 0x44
    c9e0:	adds	r6, r8, #0
    c9e4:	mov	fp, #0
    c9e8:	add	r1, r3, #1
    c9ec:	movne	r6, #1
    c9f0:	str	r1, [r5, #72]	; 0x48
    c9f4:	strb	r4, [r2, r3]
    c9f8:	mov	sl, #0
    c9fc:	ldr	r0, [r5, #60]	; 0x3c
    ca00:	cmp	r0, #0
    ca04:	beq	ca68 <fputs@plt+0x3b20>
    ca08:	ldr	r3, [r0]
    ca0c:	ldr	r3, [r3, #12]
    ca10:	blx	r3
    ca14:	cmn	r0, #1
    ca18:	beq	ce28 <fputs@plt+0x3ee0>
    ca1c:	eor	r3, fp, #1
    ca20:	tst	r6, r3
    ca24:	beq	cca0 <fputs@plt+0x3d58>
    ca28:	cmp	r0, #40	; 0x28
    ca2c:	movne	r4, r0
    ca30:	beq	ce70 <fputs@plt+0x3f28>
    ca34:	cmp	r4, #34	; 0x22
    ca38:	beq	cbe8 <fputs@plt+0x3ca0>
    ca3c:	ble	ce30 <fputs@plt+0x3ee8>
    ca40:	cmp	r4, #123	; 0x7b
    ca44:	beq	cbe8 <fputs@plt+0x3ca0>
    ca48:	bgt	cee4 <fputs@plt+0x3f9c>
    ca4c:	cmp	r4, #92	; 0x5c
    ca50:	bne	cf00 <fputs@plt+0x3fb8>
    ca54:	bl	be28 <fputs@plt+0x2ee0>
    ca58:	ldr	r0, [r5, #60]	; 0x3c
    ca5c:	mov	fp, #1
    ca60:	cmp	r0, #0
    ca64:	bne	ca08 <fputs@plt+0x3ac0>
    ca68:	mvn	r4, #0
    ca6c:	eor	r3, fp, #1
    ca70:	tst	r6, r3
    ca74:	bne	ca34 <fputs@plt+0x3aec>
    ca78:	b	cca4 <fputs@plt+0x3d5c>
    ca7c:	movw	r1, #45880	; 0xb338
    ca80:	mov	r0, sp
    ca84:	movt	r1, #1
    ca88:	bl	19598 <_ZdlPv@@Base+0x910>
    ca8c:	mov	r0, sp
    ca90:	bl	c034 <fputs@plt+0x30ec>
    ca94:	mov	r0, sp
    ca98:	bl	19684 <_ZdlPv@@Base+0x9fc>
    ca9c:	mov	r0, #0
    caa0:	ldr	r2, [sp, #12]
    caa4:	ldr	r3, [r7]
    caa8:	cmp	r2, r3
    caac:	bne	cf48 <fputs@plt+0x4000>
    cab0:	add	sp, sp, #20
    cab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cab8:	ldr	r0, [pc, #1236]	; cf94 <fputs@plt+0x404c>
    cabc:	movw	r6, #53308	; 0xd03c
    cac0:	bl	19c08 <_ZdlPv@@Base+0xf80>
    cac4:	movt	r6, #2
    cac8:	mov	r8, #0
    cacc:	bl	be28 <fputs@plt+0x2ee0>
    cad0:	cmn	r0, #1
    cad4:	mov	r5, r0
    cad8:	beq	cb2c <fputs@plt+0x3be4>
    cadc:	cmp	r0, #10
    cae0:	beq	cf0c <fputs@plt+0x3fc4>
    cae4:	cmp	r0, #34	; 0x22
    cae8:	bne	cb58 <fputs@plt+0x3c10>
    caec:	cmp	r8, #0
    caf0:	beq	cb48 <fputs@plt+0x3c00>
    caf4:	ldr	r3, [r6, #72]	; 0x48
    caf8:	subs	r5, r3, #1
    cafc:	bpl	cb10 <fputs@plt+0x3bc8>
    cb00:	movw	r1, #42944	; 0xa7c0
    cb04:	mov	r0, #99	; 0x63
    cb08:	movt	r1, #1
    cb0c:	bl	17060 <fputs@plt+0xe118>
    cb10:	ldr	r3, [r6, #68]	; 0x44
    cb14:	mov	r8, #0
    cb18:	strb	r4, [r3, r5]
    cb1c:	bl	be28 <fputs@plt+0x2ee0>
    cb20:	cmn	r0, #1
    cb24:	mov	r5, r0
    cb28:	bne	cadc <fputs@plt+0x3b94>
    cb2c:	movw	r1, #58368	; 0xe400
    cb30:	movt	r1, #2
    cb34:	movw	r0, #45896	; 0xb348
    cb38:	movt	r0, #1
    cb3c:	mov	r2, r1
    cb40:	mov	r3, r1
    cb44:	bl	c4c8 <fputs@plt+0x3580>
    cb48:	ldr	r0, [pc, #1092]	; cf94 <fputs@plt+0x404c>
    cb4c:	bl	c0bc <fputs@plt+0x3174>
    cb50:	movw	r0, #282	; 0x11a
    cb54:	b	caa0 <fputs@plt+0x3b58>
    cb58:	ldr	r3, [r6, #72]	; 0x48
    cb5c:	movw	r9, #53308	; 0xd03c
    cb60:	ldr	r2, [r6, #76]	; 0x4c
    cb64:	movt	r9, #2
    cb68:	uxtb	sl, r0
    cb6c:	cmp	r3, r2
    cb70:	blt	cb80 <fputs@plt+0x3c38>
    cb74:	add	r0, r9, #68	; 0x44
    cb78:	bl	197d0 <_ZdlPv@@Base+0xb48>
    cb7c:	ldr	r3, [r9, #72]	; 0x48
    cb80:	ldr	r2, [r6, #68]	; 0x44
    cb84:	eor	r8, r8, #1
    cb88:	add	r1, r3, #1
    cb8c:	cmp	r5, #92	; 0x5c
    cb90:	movne	r8, #0
    cb94:	andeq	r8, r8, #1
    cb98:	str	r1, [r6, #72]	; 0x48
    cb9c:	strb	sl, [r2, r3]
    cba0:	b	cacc <fputs@plt+0x3b84>
    cba4:	cmp	r0, #123	; 0x7b
    cba8:	beq	cbbc <fputs@plt+0x3c74>
    cbac:	blt	c9a4 <fputs@plt+0x3a5c>
    cbb0:	sub	r3, r0, #125	; 0x7d
    cbb4:	cmp	r3, #1
    cbb8:	bhi	c9a4 <fputs@plt+0x3a5c>
    cbbc:	uxtb	r0, r4
    cbc0:	bl	c078 <fputs@plt+0x3130>
    cbc4:	mov	r0, r4
    cbc8:	b	caa0 <fputs@plt+0x3b58>
    cbcc:	movw	r1, #58368	; 0xe400
    cbd0:	movt	r1, #2
    cbd4:	movw	r0, #45976	; 0xb398
    cbd8:	movt	r0, #1
    cbdc:	mov	r2, r1
    cbe0:	mov	r3, r1
    cbe4:	bl	c4c8 <fputs@plt+0x3580>
    cbe8:	ldr	r3, [r5, #72]	; 0x48
    cbec:	cmp	r3, #0
    cbf0:	beq	c96c <fputs@plt+0x3a24>
    cbf4:	cmp	r6, #0
    cbf8:	beq	cf4c <fputs@plt+0x4004>
    cbfc:	ldr	r2, [r5, #76]	; 0x4c
    cc00:	cmp	r3, r2
    cc04:	blt	cc14 <fputs@plt+0x3ccc>
    cc08:	ldr	r0, [pc, #900]	; cf94 <fputs@plt+0x404c>
    cc0c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    cc10:	ldr	r3, [r5, #72]	; 0x48
    cc14:	ldr	r2, [r5, #68]	; 0x44
    cc18:	add	r0, r3, #1
    cc1c:	mov	r1, #0
    cc20:	str	r0, [r5, #72]	; 0x48
    cc24:	ldr	r0, [pc, #876]	; cf98 <fputs@plt+0x4050>
    cc28:	strb	r1, [r2, r3]
    cc2c:	ldr	r1, [r5, #68]	; 0x44
    cc30:	bl	b838 <fputs@plt+0x28f0>
    cc34:	ldr	r1, [r5, #72]	; 0x48
    cc38:	sub	r1, r1, #1
    cc3c:	mov	r6, r0
    cc40:	ldr	r0, [pc, #844]	; cf94 <fputs@plt+0x404c>
    cc44:	bl	19bb0 <_ZdlPv@@Base+0xf28>
    cc48:	cmp	r6, #0
    cc4c:	beq	cf4c <fputs@plt+0x4004>
    cc50:	ldrb	r3, [r6]
    cc54:	cmp	r3, #0
    cc58:	beq	cf78 <fputs@plt+0x4030>
    cc5c:	mov	r0, #16
    cc60:	ldr	sl, [pc, #820]	; cf9c <fputs@plt+0x4054>
    cc64:	bl	18c38 <_Znwj@@Base>
    cc68:	ldr	r3, [r5, #60]	; 0x3c
    cc6c:	mov	r4, r0
    cc70:	ldr	r0, [r6, #4]
    cc74:	str	r9, [r4]
    cc78:	str	r3, [r4, #4]
    cc7c:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    cc80:	str	r0, [r4, #8]
    cc84:	str	r0, [r4, #12]
    cc88:	str	r4, [r5, #60]	; 0x3c
    cc8c:	b	c96c <fputs@plt+0x3a24>
    cc90:	adds	r6, r8, #0
    cc94:	mov	fp, #1
    cc98:	movne	r6, #1
    cc9c:	b	c9f8 <fputs@plt+0x3ab0>
    cca0:	mov	r4, r0
    cca4:	cmp	fp, #0
    cca8:	beq	ca34 <fputs@plt+0x3aec>
    ccac:	add	r3, r4, #1
    ccb0:	cmp	r3, #35	; 0x23
    ccb4:	ldrls	pc, [pc, r3, lsl #2]
    ccb8:	b	cdc8 <fputs@plt+0x3e80>
    ccbc:	andeq	ip, r0, r8, lsr #27
    ccc0:	andeq	ip, r0, r8, asr #27
    ccc4:	andeq	ip, r0, r8, asr #27
    ccc8:	andeq	ip, r0, r8, asr #27
    cccc:	andeq	ip, r0, r8, asr #27
    ccd0:	andeq	ip, r0, r8, asr #27
    ccd4:	andeq	ip, r0, r8, asr #27
    ccd8:	andeq	ip, r0, r8, asr #27
    ccdc:	andeq	ip, r0, r8, asr #27
    cce0:	andeq	ip, r0, r8, asr #27
    cce4:	andeq	ip, r0, r8, lsl #27
    cce8:	andeq	ip, r0, ip, asr #23
    ccec:	andeq	ip, r0, r8, asr #27
    ccf0:	andeq	ip, r0, r8, asr #27
    ccf4:	andeq	ip, r0, r8, asr #27
    ccf8:	andeq	ip, r0, r8, asr #27
    ccfc:	andeq	ip, r0, r8, asr #27
    cd00:	andeq	ip, r0, r8, asr #27
    cd04:	andeq	ip, r0, r8, asr #27
    cd08:	andeq	ip, r0, r8, asr #27
    cd0c:	andeq	ip, r0, r8, asr #27
    cd10:	andeq	ip, r0, r8, asr #27
    cd14:	andeq	ip, r0, r8, asr #27
    cd18:	andeq	ip, r0, r8, asr #27
    cd1c:	andeq	ip, r0, r8, asr #27
    cd20:	andeq	ip, r0, r8, asr #27
    cd24:	andeq	ip, r0, r8, asr #27
    cd28:	andeq	ip, r0, r8, asr #27
    cd2c:	andeq	ip, r0, r8, asr #27
    cd30:	andeq	ip, r0, r8, asr #27
    cd34:	andeq	ip, r0, r8, asr #27
    cd38:	andeq	ip, r0, r8, asr #27
    cd3c:	andeq	ip, r0, r8, asr #27
    cd40:	andeq	ip, r0, r8, asr #27
    cd44:	andeq	ip, r0, r8, asr #27
    cd48:	andeq	ip, r0, ip, asr #26
    cd4c:	bl	be28 <fputs@plt+0x2ee0>
    cd50:	ldr	r3, [r5, #72]	; 0x48
    cd54:	ldr	r2, [r5, #76]	; 0x4c
    cd58:	cmp	r3, r2
    cd5c:	blt	cd6c <fputs@plt+0x3e24>
    cd60:	ldr	r0, [pc, #556]	; cf94 <fputs@plt+0x404c>
    cd64:	bl	197d0 <_ZdlPv@@Base+0xb48>
    cd68:	ldr	r3, [r5, #72]	; 0x48
    cd6c:	ldr	r2, [r5, #68]	; 0x44
    cd70:	add	r0, r3, #1
    cd74:	mov	r1, #34	; 0x22
    cd78:	str	r0, [r5, #72]	; 0x48
    cd7c:	mov	fp, #0
    cd80:	strb	r1, [r2, r3]
    cd84:	b	c9fc <fputs@plt+0x3ab4>
    cd88:	movw	r1, #58368	; 0xe400
    cd8c:	movt	r1, #2
    cd90:	movw	r0, #46016	; 0xb3c0
    cd94:	movt	r0, #1
    cd98:	mov	r2, r1
    cd9c:	mov	r3, r1
    cda0:	bl	c4c8 <fputs@plt+0x3580>
    cda4:	b	cbe8 <fputs@plt+0x3ca0>
    cda8:	movw	r1, #58368	; 0xe400
    cdac:	movt	r1, #2
    cdb0:	movw	r0, #45944	; 0xb378
    cdb4:	movt	r0, #1
    cdb8:	mov	r2, r1
    cdbc:	mov	r3, r1
    cdc0:	bl	c4c8 <fputs@plt+0x3580>
    cdc4:	b	cbe8 <fputs@plt+0x3ca0>
    cdc8:	bl	be28 <fputs@plt+0x2ee0>
    cdcc:	ldr	r3, [r5, #72]	; 0x48
    cdd0:	ldr	r2, [r5, #76]	; 0x4c
    cdd4:	cmp	r3, r2
    cdd8:	blt	cde8 <fputs@plt+0x3ea0>
    cddc:	ldr	r0, [pc, #432]	; cf94 <fputs@plt+0x404c>
    cde0:	bl	197d0 <_ZdlPv@@Base+0xb48>
    cde4:	ldr	r3, [r5, #72]	; 0x48
    cde8:	ldr	r2, [r5, #68]	; 0x44
    cdec:	add	r0, r3, #1
    cdf0:	mov	r1, #92	; 0x5c
    cdf4:	str	r0, [r5, #72]	; 0x48
    cdf8:	uxtb	r4, r4
    cdfc:	strb	r1, [r2, r3]
    ce00:	ldr	r3, [r5, #72]	; 0x48
    ce04:	ldr	r2, [r5, #76]	; 0x4c
    ce08:	cmp	r3, r2
    ce0c:	bge	ce60 <fputs@plt+0x3f18>
    ce10:	ldr	r2, [r5, #68]	; 0x44
    ce14:	add	r1, r3, #1
    ce18:	mov	fp, #0
    ce1c:	str	r1, [r5, #72]	; 0x48
    ce20:	strb	r4, [r2, r3]
    ce24:	b	c9fc <fputs@plt+0x3ab4>
    ce28:	mov	r4, #10
    ce2c:	b	ca6c <fputs@plt+0x3b24>
    ce30:	cmp	r4, #10
    ce34:	bgt	cef4 <fputs@plt+0x3fac>
    ce38:	cmp	r4, #9
    ce3c:	bge	cbe8 <fputs@plt+0x3ca0>
    ce40:	cmn	r4, #1
    ce44:	beq	cbe8 <fputs@plt+0x3ca0>
    ce48:	bl	be28 <fputs@plt+0x2ee0>
    ce4c:	ldr	r3, [r5, #72]	; 0x48
    ce50:	ldr	r2, [r5, #76]	; 0x4c
    ce54:	uxtb	r4, r4
    ce58:	cmp	r3, r2
    ce5c:	blt	ce10 <fputs@plt+0x3ec8>
    ce60:	ldr	r0, [pc, #300]	; cf94 <fputs@plt+0x404c>
    ce64:	bl	197d0 <_ZdlPv@@Base+0xb48>
    ce68:	ldr	r3, [r5, #72]	; 0x48
    ce6c:	b	ce10 <fputs@plt+0x3ec8>
    ce70:	ldr	r3, [r5, #72]	; 0x48
    ce74:	ldr	r2, [r5, #76]	; 0x4c
    ce78:	cmp	r3, r2
    ce7c:	blt	ce8c <fputs@plt+0x3f44>
    ce80:	ldr	r0, [pc, #268]	; cf94 <fputs@plt+0x404c>
    ce84:	bl	197d0 <_ZdlPv@@Base+0xb48>
    ce88:	ldr	r3, [r5, #72]	; 0x48
    ce8c:	ldr	r2, [r5, #68]	; 0x44
    ce90:	add	r1, r3, #1
    ce94:	ldr	r0, [pc, #252]	; cf98 <fputs@plt+0x4050>
    ce98:	str	r1, [r5, #72]	; 0x48
    ce9c:	strb	sl, [r2, r3]
    cea0:	ldr	r1, [r5, #68]	; 0x44
    cea4:	bl	b838 <fputs@plt+0x28f0>
    cea8:	subs	r4, r0, #0
    ceac:	beq	cec8 <fputs@plt+0x3f80>
    ceb0:	ldrb	r3, [r4]
    ceb4:	cmp	r3, #0
    ceb8:	beq	cec8 <fputs@plt+0x3f80>
    cebc:	ldrb	r3, [r4, #1]
    cec0:	cmp	r3, #0
    cec4:	beq	cf38 <fputs@plt+0x3ff0>
    cec8:	ldr	r1, [r5, #72]	; 0x48
    cecc:	mov	r4, #40	; 0x28
    ced0:	ldr	r0, [pc, #188]	; cf94 <fputs@plt+0x404c>
    ced4:	sub	r1, r1, #1
    ced8:	bl	19bb0 <_ZdlPv@@Base+0xf28>
    cedc:	cmp	r4, #34	; 0x22
    cee0:	b	ca3c <fputs@plt+0x3af4>
    cee4:	sub	r3, r4, #125	; 0x7d
    cee8:	cmp	r3, #1
    ceec:	bhi	ce48 <fputs@plt+0x3f00>
    cef0:	b	cbe8 <fputs@plt+0x3ca0>
    cef4:	cmp	r4, #32
    cef8:	bne	ce48 <fputs@plt+0x3f00>
    cefc:	b	cbe8 <fputs@plt+0x3ca0>
    cf00:	cmp	r4, #94	; 0x5e
    cf04:	bne	ce48 <fputs@plt+0x3f00>
    cf08:	b	cbe8 <fputs@plt+0x3ca0>
    cf0c:	movw	r1, #58368	; 0xe400
    cf10:	movt	r1, #2
    cf14:	movw	r0, #45908	; 0xb354
    cf18:	movt	r0, #1
    cf1c:	mov	r2, r1
    cf20:	mov	r3, r1
    cf24:	bl	c4c8 <fputs@plt+0x3580>
    cf28:	ldr	r0, [pc, #100]	; cf94 <fputs@plt+0x404c>
    cf2c:	bl	c0bc <fputs@plt+0x3174>
    cf30:	movw	r0, #282	; 0x11a
    cf34:	b	caa0 <fputs@plt+0x3b58>
    cf38:	bl	be28 <fputs@plt+0x2ee0>
    cf3c:	ldr	r0, [r4, #4]
    cf40:	bl	c7b8 <fputs@plt+0x3870>
    cf44:	b	c96c <fputs@plt+0x3a24>
    cf48:	bl	8e88 <__stack_chk_fail@plt>
    cf4c:	ldr	r0, [pc, #64]	; cf94 <fputs@plt+0x404c>
    cf50:	bl	c034 <fputs@plt+0x30ec>
    cf54:	movw	r0, #281	; 0x119
    cf58:	b	caa0 <fputs@plt+0x3b58>
    cf5c:	mov	r0, sp
    cf60:	bl	19684 <_ZdlPv@@Base+0x9fc>
    cf64:	bl	8dc8 <__cxa_end_cleanup@plt>
    cf68:	mov	r0, r4
    cf6c:	str	sl, [r4]
    cf70:	bl	18c88 <_ZdlPv@@Base>
    cf74:	bl	8dc8 <__cxa_end_cleanup@plt>
    cf78:	cmp	r8, #1
    cf7c:	bne	cf4c <fputs@plt+0x4004>
    cf80:	ldr	r0, [pc, #12]	; cf94 <fputs@plt+0x404c>
    cf84:	bl	c034 <fputs@plt+0x30ec>
    cf88:	ldr	r0, [r6, #4]
    cf8c:	b	caa0 <fputs@plt+0x3b58>
    cf90:	andeq	sl, r1, r8, ror #22
    cf94:	andeq	sp, r2, r0, lsl #1
    cf98:	andeq	sp, r2, ip, rrx
    cf9c:	andeq	sl, r1, r8, asr #22
    cfa0:	push	{r4, r5, r6, r7, r8, r9, lr}
    cfa4:	movw	r4, #44984	; 0xafb8
    cfa8:	movt	r4, #2
    cfac:	sub	sp, sp, #28
    cfb0:	mov	r0, #2
    cfb4:	ldr	r3, [r4]
    cfb8:	str	r3, [sp, #20]
    cfbc:	bl	c944 <fputs@plt+0x39fc>
    cfc0:	sub	r0, r0, #280	; 0x118
    cfc4:	sub	r0, r0, #1
    cfc8:	cmp	r0, #1
    cfcc:	bls	d004 <fputs@plt+0x40bc>
    cfd0:	movw	r1, #58368	; 0xe400
    cfd4:	movt	r1, #2
    cfd8:	movw	r0, #46052	; 0xb3e4
    cfdc:	movt	r0, #1
    cfe0:	mov	r2, r1
    cfe4:	mov	r3, r1
    cfe8:	bl	c4c8 <fputs@plt+0x3580>
    cfec:	ldr	r2, [sp, #20]
    cff0:	ldr	r3, [r4]
    cff4:	cmp	r2, r3
    cff8:	bne	d0b8 <fputs@plt+0x4170>
    cffc:	add	sp, sp, #28
    d000:	pop	{r4, r5, r6, r7, r8, r9, pc}
    d004:	movw	r5, #53308	; 0xd03c
    d008:	movt	r5, #2
    d00c:	ldr	r3, [r5, #72]	; 0x48
    d010:	ldr	r2, [r5, #76]	; 0x4c
    d014:	cmp	r3, r2
    d018:	blt	d028 <fputs@plt+0x40e0>
    d01c:	add	r0, r5, #68	; 0x44
    d020:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d024:	ldr	r3, [r5, #72]	; 0x48
    d028:	ldr	r2, [r5, #68]	; 0x44
    d02c:	add	r1, r3, #1
    d030:	mov	r8, #0
    d034:	str	r1, [r5, #72]	; 0x48
    d038:	movw	r6, #53308	; 0xd03c
    d03c:	movt	r6, #2
    d040:	strb	r8, [r2, r3]
    d044:	bl	8f3c <__errno_location@plt>
    d048:	ldr	r7, [r5, #68]	; 0x44
    d04c:	movw	r1, #49400	; 0xc0f8
    d050:	movt	r1, #1
    d054:	str	r8, [r0]
    d058:	mov	r0, r7
    d05c:	bl	8dbc <fopen@plt>
    d060:	subs	r8, r0, #0
    d064:	beq	d08c <fputs@plt+0x4144>
    d068:	mov	r0, #36	; 0x24
    d06c:	bl	18c38 <_Znwj@@Base>
    d070:	mov	r1, r8
    d074:	mov	r2, r7
    d078:	ldr	r3, [r6, #60]	; 0x3c
    d07c:	mov	r9, r0
    d080:	bl	bc04 <fputs@plt+0x2cbc>
    d084:	str	r9, [r5, #60]	; 0x3c
    d088:	b	cfec <fputs@plt+0x40a4>
    d08c:	mov	r1, r7
    d090:	mov	r0, sp
    d094:	bl	17428 <fputs@plt+0xe4e0>
    d098:	movw	r2, #58368	; 0xe400
    d09c:	movt	r2, #2
    d0a0:	mov	r1, sp
    d0a4:	movw	r0, #46080	; 0xb400
    d0a8:	movt	r0, #1
    d0ac:	mov	r3, r2
    d0b0:	bl	c4c8 <fputs@plt+0x3580>
    d0b4:	b	cfec <fputs@plt+0x40a4>
    d0b8:	bl	8e88 <__stack_chk_fail@plt>
    d0bc:	mov	r0, r9
    d0c0:	bl	18c88 <_ZdlPv@@Base>
    d0c4:	bl	8dc8 <__cxa_end_cleanup@plt>
    d0c8:	push	{r4, lr}
    d0cc:	mov	r0, #0
    d0d0:	bl	c944 <fputs@plt+0x39fc>
    d0d4:	movw	r3, #281	; 0x119
    d0d8:	cmp	r0, r3
    d0dc:	beq	d100 <fputs@plt+0x41b8>
    d0e0:	movw	r1, #58368	; 0xe400
    d0e4:	movt	r1, #2
    d0e8:	movw	r0, #46112	; 0xb420
    d0ec:	movt	r0, #1
    d0f0:	mov	r2, r1
    d0f4:	mov	r3, r1
    d0f8:	pop	{r4, lr}
    d0fc:	b	c4c8 <fputs@plt+0x3580>
    d100:	pop	{r4, lr}
    d104:	b	c270 <fputs@plt+0x3328>
    d108:	push	{r4, r5, r6, r7, r8, lr}
    d10c:	mov	r7, r0
    d110:	mov	r0, #0
    d114:	bl	c944 <fputs@plt+0x39fc>
    d118:	movw	r3, #281	; 0x119
    d11c:	cmp	r0, r3
    d120:	beq	d144 <fputs@plt+0x41fc>
    d124:	movw	r1, #58368	; 0xe400
    d128:	movt	r1, #2
    d12c:	movw	r0, #46112	; 0xb420
    d130:	movt	r0, #1
    d134:	mov	r2, r1
    d138:	mov	r3, r1
    d13c:	pop	{r4, r5, r6, r7, r8, lr}
    d140:	b	c4c8 <fputs@plt+0x3580>
    d144:	movw	r4, #53308	; 0xd03c
    d148:	movt	r4, #2
    d14c:	ldr	r3, [r4, #72]	; 0x48
    d150:	ldr	r2, [r4, #76]	; 0x4c
    d154:	cmp	r3, r2
    d158:	blt	d168 <fputs@plt+0x4220>
    d15c:	add	r0, r4, #68	; 0x44
    d160:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d164:	ldr	r3, [r4, #72]	; 0x48
    d168:	ldr	r2, [r4, #68]	; 0x44
    d16c:	add	r0, r3, #1
    d170:	mov	r1, #0
    d174:	str	r0, [r4, #72]	; 0x48
    d178:	ldr	r0, [pc, #196]	; d244 <fputs@plt+0x42fc>
    d17c:	strb	r1, [r2, r3]
    d180:	ldr	r6, [r4, #68]	; 0x44
    d184:	mov	r1, r6
    d188:	bl	b838 <fputs@plt+0x28f0>
    d18c:	subs	r5, r0, #0
    d190:	beq	d208 <fputs@plt+0x42c0>
    d194:	ldrb	r3, [r5]
    d198:	cmp	r3, #0
    d19c:	beq	d1b0 <fputs@plt+0x4268>
    d1a0:	ldr	r0, [r5, #4]
    d1a4:	cmp	r0, #0
    d1a8:	beq	d1b0 <fputs@plt+0x4268>
    d1ac:	bl	8eb8 <_ZdaPv@plt>
    d1b0:	bl	c270 <fputs@plt+0x3328>
    d1b4:	ldr	r3, [r4, #72]	; 0x48
    d1b8:	ldr	r2, [r4, #76]	; 0x4c
    d1bc:	movw	r6, #53308	; 0xd03c
    d1c0:	movt	r6, #2
    d1c4:	cmp	r3, r2
    d1c8:	blt	d1d8 <fputs@plt+0x4290>
    d1cc:	add	r0, r6, #68	; 0x44
    d1d0:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d1d4:	ldr	r3, [r6, #72]	; 0x48
    d1d8:	ldr	r1, [r4, #68]	; 0x44
    d1dc:	add	r2, r3, #1
    d1e0:	mov	r0, #0
    d1e4:	str	r2, [r4, #72]	; 0x48
    d1e8:	mov	r2, #1
    d1ec:	strb	r0, [r1, r3]
    d1f0:	strb	r2, [r5]
    d1f4:	ldr	r0, [r4, #68]	; 0x44
    d1f8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    d1fc:	strb	r7, [r5, #1]
    d200:	str	r0, [r5, #4]
    d204:	pop	{r4, r5, r6, r7, r8, pc}
    d208:	mov	r0, #16
    d20c:	bl	8e58 <_Znaj@plt>
    d210:	mov	r3, #1
    d214:	mov	r2, #8
    d218:	mov	r1, r6
    d21c:	strb	r5, [r0, #9]
    d220:	str	r5, [r0, #12]
    d224:	add	r5, r0, #8
    d228:	str	r2, [r0]
    d22c:	str	r3, [r0, #4]
    d230:	mov	r2, r5
    d234:	strb	r3, [r0, #8]
    d238:	ldr	r0, [pc, #4]	; d244 <fputs@plt+0x42fc>
    d23c:	bl	b5a4 <fputs@plt+0x265c>
    d240:	b	d1b0 <fputs@plt+0x4268>
    d244:	andeq	sp, r2, ip, rrx
    d248:	push	{r4, lr}
    d24c:	mov	r0, #0
    d250:	bl	c944 <fputs@plt+0x39fc>
    d254:	movw	r3, #281	; 0x119
    d258:	cmp	r0, r3
    d25c:	beq	d280 <fputs@plt+0x4338>
    d260:	movw	r1, #58368	; 0xe400
    d264:	movt	r1, #2
    d268:	movw	r0, #46128	; 0xb430
    d26c:	movt	r0, #1
    d270:	mov	r2, r1
    d274:	mov	r3, r1
    d278:	pop	{r4, lr}
    d27c:	b	c4c8 <fputs@plt+0x3580>
    d280:	movw	r4, #53308	; 0xd03c
    d284:	movt	r4, #2
    d288:	ldr	r3, [r4, #72]	; 0x48
    d28c:	ldr	r2, [r4, #76]	; 0x4c
    d290:	cmp	r3, r2
    d294:	blt	d2a4 <fputs@plt+0x435c>
    d298:	add	r0, r4, #68	; 0x44
    d29c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d2a0:	ldr	r3, [r4, #72]	; 0x48
    d2a4:	ldr	ip, [r4, #68]	; 0x44
    d2a8:	mov	r1, #0
    d2ac:	add	r0, r3, #1
    d2b0:	mov	r2, r1
    d2b4:	str	r0, [r4, #72]	; 0x48
    d2b8:	strb	r1, [ip, r3]
    d2bc:	ldr	r0, [pc, #8]	; d2cc <fputs@plt+0x4384>
    d2c0:	ldr	r1, [r4, #68]	; 0x44
    d2c4:	pop	{r4, lr}
    d2c8:	b	b5a4 <fputs@plt+0x265c>
    d2cc:	andeq	sp, r2, ip, rrx
    d2d0:	push	{r4, r5, r6, lr}
    d2d4:	movw	r4, #44984	; 0xafb8
    d2d8:	movt	r4, #2
    d2dc:	sub	sp, sp, #24
    d2e0:	mov	r0, #2
    d2e4:	ldr	r3, [r4]
    d2e8:	str	r3, [sp, #20]
    d2ec:	bl	c944 <fputs@plt+0x39fc>
    d2f0:	sub	r0, r0, #280	; 0x118
    d2f4:	sub	r0, r0, #1
    d2f8:	cmp	r0, #1
    d2fc:	bls	d334 <fputs@plt+0x43ec>
    d300:	movw	r1, #58368	; 0xe400
    d304:	movt	r1, #2
    d308:	movw	r0, #46148	; 0xb444
    d30c:	movt	r0, #1
    d310:	mov	r2, r1
    d314:	mov	r3, r1
    d318:	bl	c4c8 <fputs@plt+0x3580>
    d31c:	ldr	r2, [sp, #20]
    d320:	ldr	r3, [r4]
    d324:	cmp	r2, r3
    d328:	bne	d3b0 <fputs@plt+0x4468>
    d32c:	add	sp, sp, #24
    d330:	pop	{r4, r5, r6, pc}
    d334:	movw	r5, #53308	; 0xd03c
    d338:	movt	r5, #2
    d33c:	ldr	r3, [r5, #72]	; 0x48
    d340:	ldr	r2, [r5, #76]	; 0x4c
    d344:	cmp	r3, r2
    d348:	blt	d358 <fputs@plt+0x4410>
    d34c:	add	r0, r5, #68	; 0x44
    d350:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d354:	ldr	r3, [r5, #72]	; 0x48
    d358:	ldr	r2, [r5, #68]	; 0x44
    d35c:	add	r0, r3, #1
    d360:	mov	r1, #0
    d364:	str	r0, [r5, #72]	; 0x48
    d368:	movw	r6, #53308	; 0xd03c
    d36c:	movt	r6, #2
    d370:	strb	r1, [r2, r3]
    d374:	ldr	r0, [r5, #68]	; 0x44
    d378:	bl	e454 <fputs@plt+0x550c>
    d37c:	cmp	r0, #0
    d380:	bne	d31c <fputs@plt+0x43d4>
    d384:	ldr	r1, [r6, #68]	; 0x44
    d388:	mov	r0, sp
    d38c:	bl	17428 <fputs@plt+0xe4e0>
    d390:	movw	r2, #58368	; 0xe400
    d394:	movt	r2, #2
    d398:	mov	r1, sp
    d39c:	movw	r0, #43340	; 0xa94c
    d3a0:	movt	r0, #1
    d3a4:	mov	r3, r2
    d3a8:	bl	c4c8 <fputs@plt+0x3580>
    d3ac:	b	d31c <fputs@plt+0x43d4>
    d3b0:	bl	8e88 <__stack_chk_fail@plt>
    d3b4:	push	{r4, lr}
    d3b8:	mov	r0, #2
    d3bc:	bl	c944 <fputs@plt+0x39fc>
    d3c0:	sub	r0, r0, #280	; 0x118
    d3c4:	sub	r0, r0, #1
    d3c8:	cmp	r0, #1
    d3cc:	bls	d3f0 <fputs@plt+0x44a8>
    d3d0:	movw	r1, #58368	; 0xe400
    d3d4:	movt	r1, #2
    d3d8:	movw	r0, #46180	; 0xb464
    d3dc:	movt	r0, #1
    d3e0:	mov	r2, r1
    d3e4:	mov	r3, r1
    d3e8:	pop	{r4, lr}
    d3ec:	b	c4c8 <fputs@plt+0x3580>
    d3f0:	movw	r4, #53308	; 0xd03c
    d3f4:	movt	r4, #2
    d3f8:	ldr	r3, [r4, #72]	; 0x48
    d3fc:	ldr	r2, [r4, #76]	; 0x4c
    d400:	cmp	r3, r2
    d404:	blt	d414 <fputs@plt+0x44cc>
    d408:	add	r0, r4, #68	; 0x44
    d40c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d410:	ldr	r3, [r4, #72]	; 0x48
    d414:	ldr	r2, [r4, #68]	; 0x44
    d418:	add	r0, r3, #1
    d41c:	mov	r1, #0
    d420:	str	r0, [r4, #72]	; 0x48
    d424:	strb	r1, [r2, r3]
    d428:	ldr	r0, [r4, #68]	; 0x44
    d42c:	pop	{r4, lr}
    d430:	b	e5ac <fputs@plt+0x5664>
    d434:	push	{r4, lr}
    d438:	mov	r0, #2
    d43c:	bl	c944 <fputs@plt+0x39fc>
    d440:	sub	r0, r0, #280	; 0x118
    d444:	sub	r0, r0, #1
    d448:	cmp	r0, #1
    d44c:	bls	d470 <fputs@plt+0x4528>
    d450:	movw	r1, #58368	; 0xe400
    d454:	movt	r1, #2
    d458:	movw	r0, #46212	; 0xb484
    d45c:	movt	r0, #1
    d460:	mov	r2, r1
    d464:	mov	r3, r1
    d468:	pop	{r4, lr}
    d46c:	b	c4c8 <fputs@plt+0x3580>
    d470:	movw	r4, #53308	; 0xd03c
    d474:	movt	r4, #2
    d478:	ldr	r3, [r4, #72]	; 0x48
    d47c:	ldr	r2, [r4, #76]	; 0x4c
    d480:	cmp	r3, r2
    d484:	blt	d494 <fputs@plt+0x454c>
    d488:	add	r0, r4, #68	; 0x44
    d48c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d490:	ldr	r3, [r4, #72]	; 0x48
    d494:	ldr	r2, [r4, #68]	; 0x44
    d498:	add	r0, r3, #1
    d49c:	mov	r1, #0
    d4a0:	str	r0, [r4, #72]	; 0x48
    d4a4:	strb	r1, [r2, r3]
    d4a8:	ldr	r0, [r4, #68]	; 0x44
    d4ac:	pop	{r4, lr}
    d4b0:	b	e5dc <fputs@plt+0x5694>
    d4b4:	push	{r4, lr}
    d4b8:	mov	r0, #2
    d4bc:	bl	c944 <fputs@plt+0x39fc>
    d4c0:	sub	r0, r0, #280	; 0x118
    d4c4:	sub	r0, r0, #1
    d4c8:	cmp	r0, #1
    d4cc:	bls	d4f0 <fputs@plt+0x45a8>
    d4d0:	movw	r1, #58368	; 0xe400
    d4d4:	movt	r1, #2
    d4d8:	movw	r0, #46244	; 0xb4a4
    d4dc:	movt	r0, #1
    d4e0:	mov	r2, r1
    d4e4:	mov	r3, r1
    d4e8:	pop	{r4, lr}
    d4ec:	b	c4c8 <fputs@plt+0x3580>
    d4f0:	movw	r4, #53308	; 0xd03c
    d4f4:	movt	r4, #2
    d4f8:	ldr	r3, [r4, #72]	; 0x48
    d4fc:	ldr	r2, [r4, #76]	; 0x4c
    d500:	cmp	r3, r2
    d504:	blt	d514 <fputs@plt+0x45cc>
    d508:	add	r0, r4, #68	; 0x44
    d50c:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d510:	ldr	r3, [r4, #72]	; 0x48
    d514:	ldr	r2, [r4, #68]	; 0x44
    d518:	add	r0, r3, #1
    d51c:	mov	r1, #0
    d520:	str	r0, [r4, #72]	; 0x48
    d524:	strb	r1, [r2, r3]
    d528:	ldr	r0, [r4, #68]	; 0x44
    d52c:	pop	{r4, lr}
    d530:	b	e60c <fputs@plt+0x56c4>
    d534:	push	{r4, r5, r6, lr}
    d538:	movw	r4, #44984	; 0xafb8
    d53c:	movt	r4, #2
    d540:	sub	sp, sp, #32
    d544:	mov	r0, #2
    d548:	ldr	r3, [r4]
    d54c:	str	r3, [sp, #28]
    d550:	bl	c944 <fputs@plt+0x39fc>
    d554:	sub	r0, r0, #280	; 0x118
    d558:	sub	r0, r0, #1
    d55c:	cmp	r0, #1
    d560:	bls	d598 <fputs@plt+0x4650>
    d564:	movw	r1, #58368	; 0xe400
    d568:	movt	r1, #2
    d56c:	movw	r0, #46276	; 0xb4c4
    d570:	movt	r0, #1
    d574:	mov	r2, r1
    d578:	mov	r3, r1
    d57c:	bl	c4c8 <fputs@plt+0x3580>
    d580:	ldr	r2, [sp, #28]
    d584:	ldr	r3, [r4]
    d588:	cmp	r2, r3
    d58c:	bne	d630 <fputs@plt+0x46e8>
    d590:	add	sp, sp, #32
    d594:	pop	{r4, r5, r6, pc}
    d598:	movw	r5, #53308	; 0xd03c
    d59c:	movt	r5, #2
    d5a0:	ldr	r3, [r5, #72]	; 0x48
    d5a4:	ldr	r2, [r5, #76]	; 0x4c
    d5a8:	cmp	r3, r2
    d5ac:	blt	d5bc <fputs@plt+0x4674>
    d5b0:	add	r0, r5, #68	; 0x44
    d5b4:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d5b8:	ldr	r3, [r5, #72]	; 0x48
    d5bc:	ldr	r0, [r5, #68]	; 0x44
    d5c0:	add	r2, r3, #1
    d5c4:	mov	ip, #0
    d5c8:	str	r2, [r5, #72]	; 0x48
    d5cc:	add	r1, sp, #4
    d5d0:	mov	r2, #10
    d5d4:	strb	ip, [r0, r3]
    d5d8:	movw	r6, #53308	; 0xd03c
    d5dc:	ldr	r0, [r5, #68]	; 0x44
    d5e0:	movt	r6, #2
    d5e4:	bl	8e28 <strtol@plt>
    d5e8:	cmp	r0, #0
    d5ec:	bne	d600 <fputs@plt+0x46b8>
    d5f0:	ldr	r1, [r6, #68]	; 0x44
    d5f4:	ldr	r3, [sp, #4]
    d5f8:	cmp	r1, r3
    d5fc:	beq	d608 <fputs@plt+0x46c0>
    d600:	bl	e438 <fputs@plt+0x54f0>
    d604:	b	d580 <fputs@plt+0x4638>
    d608:	add	r0, sp, #8
    d60c:	bl	17428 <fputs@plt+0xe4e0>
    d610:	movw	r2, #58368	; 0xe400
    d614:	movt	r2, #2
    d618:	add	r1, sp, #8
    d61c:	movw	r0, #46308	; 0xb4e4
    d620:	movt	r0, #1
    d624:	mov	r3, r2
    d628:	bl	c4c8 <fputs@plt+0x3580>
    d62c:	b	d580 <fputs@plt+0x4638>
    d630:	bl	8e88 <__stack_chk_fail@plt>
    d634:	push	{r4, r5, r6, r7, r8, lr}
    d638:	mov	r0, #0
    d63c:	bl	c944 <fputs@plt+0x39fc>
    d640:	movw	r3, #281	; 0x119
    d644:	cmp	r0, r3
    d648:	beq	d66c <fputs@plt+0x4724>
    d64c:	movw	r1, #58368	; 0xe400
    d650:	movt	r1, #2
    d654:	movw	r0, #46344	; 0xb508
    d658:	movt	r0, #1
    d65c:	mov	r2, r1
    d660:	mov	r3, r1
    d664:	pop	{r4, r5, r6, r7, r8, lr}
    d668:	b	c4c8 <fputs@plt+0x3580>
    d66c:	movw	r4, #53308	; 0xd03c
    d670:	movt	r4, #2
    d674:	ldr	r3, [r4, #72]	; 0x48
    d678:	ldr	r2, [r4, #76]	; 0x4c
    d67c:	cmp	r3, r2
    d680:	blt	d690 <fputs@plt+0x4748>
    d684:	add	r0, r4, #68	; 0x44
    d688:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d68c:	ldr	r3, [r4, #72]	; 0x48
    d690:	ldr	r2, [r4, #68]	; 0x44
    d694:	movw	r5, #53308	; 0xd03c
    d698:	movt	r5, #2
    d69c:	add	r0, r3, #1
    d6a0:	mov	r1, #0
    d6a4:	str	r0, [r4, #72]	; 0x48
    d6a8:	strb	r1, [r2, r3]
    d6ac:	add	r0, r5, #48	; 0x30
    d6b0:	ldr	r1, [r4, #68]	; 0x44
    d6b4:	bl	b838 <fputs@plt+0x28f0>
    d6b8:	cmp	r0, #0
    d6bc:	beq	d738 <fputs@plt+0x47f0>
    d6c0:	ldrb	r3, [r0]
    d6c4:	cmp	r3, #0
    d6c8:	beq	d738 <fputs@plt+0x47f0>
    d6cc:	ldrb	r3, [r0, #1]
    d6d0:	cmp	r3, #0
    d6d4:	bne	d738 <fputs@plt+0x47f0>
    d6d8:	bl	c270 <fputs@plt+0x3328>
    d6dc:	ldr	r3, [r5, #72]	; 0x48
    d6e0:	ldr	r2, [r5, #76]	; 0x4c
    d6e4:	cmp	r3, r2
    d6e8:	bge	d740 <fputs@plt+0x47f8>
    d6ec:	ldr	r2, [r4, #68]	; 0x44
    d6f0:	add	r0, r3, #1
    d6f4:	mov	r1, #0
    d6f8:	str	r0, [r4, #72]	; 0x48
    d6fc:	mov	r0, #16
    d700:	ldr	r6, [pc, #88]	; d760 <fputs@plt+0x4818>
    d704:	strb	r1, [r2, r3]
    d708:	ldr	r7, [r4, #68]	; 0x44
    d70c:	bl	18c38 <_Znwj@@Base>
    d710:	ldr	r3, [r4, #60]	; 0x3c
    d714:	add	r2, r6, #32
    d718:	mov	r5, r0
    d71c:	mov	r0, r7
    d720:	stm	r5, {r2, r3}
    d724:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    d728:	str	r0, [r5, #8]
    d72c:	str	r0, [r5, #12]
    d730:	str	r5, [r4, #60]	; 0x3c
    d734:	pop	{r4, r5, r6, r7, r8, pc}
    d738:	pop	{r4, r5, r6, r7, r8, lr}
    d73c:	b	c270 <fputs@plt+0x3328>
    d740:	add	r0, r5, #68	; 0x44
    d744:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d748:	ldr	r3, [r5, #72]	; 0x48
    d74c:	b	d6ec <fputs@plt+0x47a4>
    d750:	mov	r0, r5
    d754:	str	r6, [r5]
    d758:	bl	18c88 <_ZdlPv@@Base>
    d75c:	bl	8dc8 <__cxa_end_cleanup@plt>
    d760:	andeq	sl, r1, r8, asr #22
    d764:	push	{r4, r5, r6, r7, r8, lr}
    d768:	bl	be28 <fputs@plt+0x2ee0>
    d76c:	cmp	r0, #32
    d770:	cmpne	r0, #10
    d774:	mov	r4, r0
    d778:	beq	d768 <fputs@plt+0x4820>
    d77c:	cmn	r0, #1
    d780:	beq	d810 <fputs@plt+0x48c8>
    d784:	bl	be28 <fputs@plt+0x2ee0>
    d788:	cmn	r0, #1
    d78c:	mov	r5, r0
    d790:	beq	d810 <fputs@plt+0x48c8>
    d794:	subs	r3, r4, #111	; 0x6f
    d798:	rsbs	r7, r3, #0
    d79c:	adcs	r7, r7, r3
    d7a0:	cmp	r0, #102	; 0x66
    d7a4:	cmpeq	r4, #111	; 0x6f
    d7a8:	bne	d830 <fputs@plt+0x48e8>
    d7ac:	movw	r6, #53308	; 0xd03c
    d7b0:	movt	r6, #2
    d7b4:	ldr	r0, [r6, #60]	; 0x3c
    d7b8:	cmp	r0, #0
    d7bc:	beq	d830 <fputs@plt+0x48e8>
    d7c0:	ldr	r3, [r0]
    d7c4:	ldr	r3, [r3, #12]
    d7c8:	blx	r3
    d7cc:	cmn	r0, #1
    d7d0:	beq	d830 <fputs@plt+0x48e8>
    d7d4:	cmp	r0, #102	; 0x66
    d7d8:	bne	d830 <fputs@plt+0x48e8>
    d7dc:	bl	be28 <fputs@plt+0x2ee0>
    d7e0:	movw	r2, #45084	; 0xb01c
    d7e4:	movw	r3, #45092	; 0xb024
    d7e8:	movt	r2, #2
    d7ec:	movt	r3, #2
    d7f0:	mov	r1, #0
    d7f4:	ldrb	ip, [r2]
    d7f8:	ldrb	r0, [r3]
    d7fc:	strb	r1, [r2]
    d800:	strb	ip, [r6, #80]	; 0x50
    d804:	strb	r1, [r3]
    d808:	strb	r0, [r6, #81]	; 0x51
    d80c:	pop	{r4, r5, r6, r7, r8, pc}
    d810:	movw	r1, #58368	; 0xe400
    d814:	movt	r1, #2
    d818:	movw	r0, #46356	; 0xb514
    d81c:	movt	r0, #1
    d820:	mov	r2, r1
    d824:	mov	r3, r1
    d828:	pop	{r4, r5, r6, r7, r8, lr}
    d82c:	b	c4c8 <fputs@plt+0x3580>
    d830:	cmp	r5, #110	; 0x6e
    d834:	movne	r3, #0
    d838:	andeq	r3, r7, #1
    d83c:	cmp	r3, #0
    d840:	beq	d858 <fputs@plt+0x4910>
    d844:	movw	r3, #45072	; 0xb010
    d848:	movt	r3, #2
    d84c:	ldr	r3, [r3]
    d850:	cmp	r3, #0
    d854:	beq	d874 <fputs@plt+0x492c>
    d858:	movw	r2, #45084	; 0xb01c
    d85c:	movw	r3, #45092	; 0xb024
    d860:	movt	r2, #2
    d864:	movt	r3, #2
    d868:	strb	r4, [r2]
    d86c:	strb	r5, [r3]
    d870:	pop	{r4, r5, r6, r7, r8, pc}
    d874:	movw	r3, #53308	; 0xd03c
    d878:	movt	r3, #2
    d87c:	movw	r1, #45084	; 0xb01c
    d880:	movw	r2, #45092	; 0xb024
    d884:	ldrb	r0, [r3, #80]	; 0x50
    d888:	movt	r1, #2
    d88c:	ldrb	r3, [r3, #81]	; 0x51
    d890:	movt	r2, #2
    d894:	strb	r0, [r1]
    d898:	strb	r3, [r2]
    d89c:	pop	{r4, r5, r6, r7, r8, pc}
    d8a0:	push	{r4, r5, r6, lr}
    d8a4:	movw	r4, #44984	; 0xafb8
    d8a8:	movt	r4, #2
    d8ac:	sub	sp, sp, #16
    d8b0:	mov	r0, #2
    d8b4:	ldr	r3, [r4]
    d8b8:	str	r3, [sp, #12]
    d8bc:	bl	c944 <fputs@plt+0x39fc>
    d8c0:	sub	r0, r0, #280	; 0x118
    d8c4:	sub	r0, r0, #1
    d8c8:	cmp	r0, #1
    d8cc:	bls	d904 <fputs@plt+0x49bc>
    d8d0:	movw	r1, #58368	; 0xe400
    d8d4:	movt	r1, #2
    d8d8:	movw	r0, #46404	; 0xb544
    d8dc:	movt	r0, #1
    d8e0:	mov	r2, r1
    d8e4:	mov	r3, r1
    d8e8:	bl	c4c8 <fputs@plt+0x3580>
    d8ec:	ldr	r2, [sp, #12]
    d8f0:	ldr	r3, [r4]
    d8f4:	cmp	r2, r3
    d8f8:	bne	d9dc <fputs@plt+0x4a94>
    d8fc:	add	sp, sp, #16
    d900:	pop	{r4, r5, r6, pc}
    d904:	movw	r5, #53308	; 0xd03c
    d908:	movt	r5, #2
    d90c:	ldr	r3, [r5, #72]	; 0x48
    d910:	ldr	r2, [r5, #76]	; 0x4c
    d914:	cmp	r3, r2
    d918:	bge	d97c <fputs@plt+0x4a34>
    d91c:	ldr	r2, [r5, #68]	; 0x44
    d920:	add	r1, r3, #1
    d924:	mov	r6, #0
    d928:	str	r1, [r5, #72]	; 0x48
    d92c:	mov	r0, sp
    d930:	ldr	r1, [pc, #180]	; d9ec <fputs@plt+0x4aa4>
    d934:	strb	r6, [r2, r3]
    d938:	bl	1962c <_ZdlPv@@Base+0x9a4>
    d93c:	mov	r0, r6
    d940:	bl	c944 <fputs@plt+0x39fc>
    d944:	sub	r0, r0, #280	; 0x118
    d948:	sub	r0, r0, #1
    d94c:	cmp	r0, #1
    d950:	bls	d98c <fputs@plt+0x4a44>
    d954:	movw	r1, #58368	; 0xe400
    d958:	movt	r1, #2
    d95c:	movw	r0, #46404	; 0xb544
    d960:	movt	r0, #1
    d964:	mov	r2, r1
    d968:	mov	r3, r1
    d96c:	bl	c4c8 <fputs@plt+0x3580>
    d970:	mov	r0, sp
    d974:	bl	19684 <_ZdlPv@@Base+0x9fc>
    d978:	b	d8ec <fputs@plt+0x49a4>
    d97c:	add	r0, r5, #68	; 0x44
    d980:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d984:	ldr	r3, [r5, #72]	; 0x48
    d988:	b	d91c <fputs@plt+0x49d4>
    d98c:	ldr	r3, [r5, #72]	; 0x48
    d990:	ldr	r2, [r5, #76]	; 0x4c
    d994:	cmp	r3, r2
    d998:	bge	d9cc <fputs@plt+0x4a84>
    d99c:	ldr	r2, [r5, #68]	; 0x44
    d9a0:	add	r0, r3, #1
    d9a4:	mov	r1, #0
    d9a8:	str	r0, [r5, #72]	; 0x48
    d9ac:	strb	r1, [r2, r3]
    d9b0:	ldr	r0, [r5, #68]	; 0x44
    d9b4:	ldr	r5, [sp]
    d9b8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    d9bc:	mov	r1, r0
    d9c0:	mov	r0, r5
    d9c4:	bl	12374 <fputs@plt+0x942c>
    d9c8:	b	d970 <fputs@plt+0x4a28>
    d9cc:	ldr	r0, [pc, #24]	; d9ec <fputs@plt+0x4aa4>
    d9d0:	bl	197d0 <_ZdlPv@@Base+0xb48>
    d9d4:	ldr	r3, [r5, #72]	; 0x48
    d9d8:	b	d99c <fputs@plt+0x4a54>
    d9dc:	bl	8e88 <__stack_chk_fail@plt>
    d9e0:	mov	r0, sp
    d9e4:	bl	19684 <_ZdlPv@@Base+0x9fc>
    d9e8:	bl	8dc8 <__cxa_end_cleanup@plt>
    d9ec:	andeq	sp, r2, r0, lsl #1
    d9f0:	push	{r4, r5, r6, lr}
    d9f4:	movw	r4, #44984	; 0xafb8
    d9f8:	movt	r4, #2
    d9fc:	sub	sp, sp, #40	; 0x28
    da00:	mov	r0, #2
    da04:	ldr	r3, [r4]
    da08:	str	r3, [sp, #36]	; 0x24
    da0c:	bl	c944 <fputs@plt+0x39fc>
    da10:	sub	r0, r0, #280	; 0x118
    da14:	sub	r0, r0, #1
    da18:	cmp	r0, #1
    da1c:	bls	da54 <fputs@plt+0x4b0c>
    da20:	movw	r1, #58368	; 0xe400
    da24:	movt	r1, #2
    da28:	movw	r0, #46420	; 0xb554
    da2c:	movt	r0, #1
    da30:	mov	r2, r1
    da34:	mov	r3, r1
    da38:	bl	c4c8 <fputs@plt+0x3580>
    da3c:	ldr	r2, [sp, #36]	; 0x24
    da40:	ldr	r3, [r4]
    da44:	cmp	r2, r3
    da48:	bne	db90 <fputs@plt+0x4c48>
    da4c:	add	sp, sp, #40	; 0x28
    da50:	pop	{r4, r5, r6, pc}
    da54:	movw	r5, #53308	; 0xd03c
    da58:	movt	r5, #2
    da5c:	ldr	r3, [r5, #72]	; 0x48
    da60:	ldr	r2, [r5, #76]	; 0x4c
    da64:	cmp	r3, r2
    da68:	bge	dacc <fputs@plt+0x4b84>
    da6c:	ldr	r2, [r5, #68]	; 0x44
    da70:	add	r1, r3, #1
    da74:	mov	r6, #0
    da78:	str	r1, [r5, #72]	; 0x48
    da7c:	add	r0, sp, #4
    da80:	ldr	r1, [pc, #280]	; dba0 <fputs@plt+0x4c58>
    da84:	strb	r6, [r2, r3]
    da88:	bl	1962c <_ZdlPv@@Base+0x9a4>
    da8c:	mov	r0, r6
    da90:	bl	c944 <fputs@plt+0x39fc>
    da94:	sub	r0, r0, #280	; 0x118
    da98:	sub	r0, r0, #1
    da9c:	cmp	r0, #1
    daa0:	bls	dadc <fputs@plt+0x4b94>
    daa4:	movw	r1, #58368	; 0xe400
    daa8:	movt	r1, #2
    daac:	movw	r0, #46420	; 0xb554
    dab0:	movt	r0, #1
    dab4:	mov	r2, r1
    dab8:	mov	r3, r1
    dabc:	bl	c4c8 <fputs@plt+0x3580>
    dac0:	add	r0, sp, #4
    dac4:	bl	19684 <_ZdlPv@@Base+0x9fc>
    dac8:	b	da3c <fputs@plt+0x4af4>
    dacc:	add	r0, r5, #68	; 0x44
    dad0:	bl	197d0 <_ZdlPv@@Base+0xb48>
    dad4:	ldr	r3, [r5, #72]	; 0x48
    dad8:	b	da6c <fputs@plt+0x4b24>
    dadc:	ldr	r3, [r5, #72]	; 0x48
    dae0:	ldr	r2, [r5, #76]	; 0x4c
    dae4:	cmp	r3, r2
    dae8:	bge	db70 <fputs@plt+0x4c28>
    daec:	ldr	r2, [r5, #68]	; 0x44
    daf0:	add	r0, r3, #1
    daf4:	mov	r1, #0
    daf8:	str	r0, [r5, #72]	; 0x48
    dafc:	strb	r1, [r2, r3]
    db00:	ldr	r3, [r5, #72]	; 0x48
    db04:	cmp	r3, r1
    db08:	ble	db5c <fputs@plt+0x4c14>
    db0c:	ldr	r0, [r5, #68]	; 0x44
    db10:	movw	r1, #42852	; 0xa764
    db14:	mov	r2, sp
    db18:	movt	r1, #1
    db1c:	bl	8e10 <sscanf@plt>
    db20:	movw	r3, #53308	; 0xd03c
    db24:	movt	r3, #2
    db28:	cmp	r0, #1
    db2c:	beq	db80 <fputs@plt+0x4c38>
    db30:	ldr	r1, [r3, #68]	; 0x44
    db34:	add	r0, sp, #16
    db38:	bl	17428 <fputs@plt+0xe4e0>
    db3c:	movw	r2, #58368	; 0xe400
    db40:	movt	r2, #2
    db44:	movw	r0, #46428	; 0xb55c
    db48:	add	r1, sp, #16
    db4c:	mov	r3, r2
    db50:	movt	r0, #1
    db54:	bl	c4c8 <fputs@plt+0x3580>
    db58:	b	dac0 <fputs@plt+0x4b78>
    db5c:	movw	r1, #42944	; 0xa7c0
    db60:	mov	r0, #99	; 0x63
    db64:	movt	r1, #1
    db68:	bl	17060 <fputs@plt+0xe118>
    db6c:	b	db0c <fputs@plt+0x4bc4>
    db70:	ldr	r0, [pc, #40]	; dba0 <fputs@plt+0x4c58>
    db74:	bl	197d0 <_ZdlPv@@Base+0xb48>
    db78:	ldr	r3, [r5, #72]	; 0x48
    db7c:	b	daec <fputs@plt+0x4ba4>
    db80:	ldr	r0, [sp, #4]
    db84:	ldr	r1, [sp]
    db88:	bl	e368 <fputs@plt+0x5420>
    db8c:	b	dac0 <fputs@plt+0x4b78>
    db90:	bl	8e88 <__stack_chk_fail@plt>
    db94:	add	r0, sp, #4
    db98:	bl	19684 <_ZdlPv@@Base+0x9fc>
    db9c:	bl	8dc8 <__cxa_end_cleanup@plt>
    dba0:	andeq	sp, r2, r0, lsl #1
    dba4:	push	{r3, r4, r5, lr}
    dba8:	movw	r5, #53424	; 0xd0b0
    dbac:	movt	r5, #2
    dbb0:	mov	r0, #1
    dbb4:	bl	c944 <fputs@plt+0x39fc>
    dbb8:	sub	r3, r0, #280	; 0x118
    dbbc:	mov	r4, r0
    dbc0:	sub	r3, r3, #1
    dbc4:	cmp	r3, #34	; 0x22
    dbc8:	ldrls	pc, [pc, r3, lsl #2]
    dbcc:	b	dcc0 <fputs@plt+0x4d78>
    dbd0:	andeq	sp, r0, r4, ror ip
    dbd4:	andeq	sp, r0, r4, ror ip
    dbd8:	andeq	sp, r0, r0, asr #25
    dbdc:	andeq	sp, r0, r0, asr #25
    dbe0:	andeq	sp, r0, r0, asr #25
    dbe4:	andeq	sp, r0, r0, asr #25
    dbe8:	andeq	sp, r0, r0, asr #25
    dbec:	andeq	sp, r0, r0, asr #25
    dbf0:	andeq	sp, r0, r0, asr #25
    dbf4:	andeq	sp, r0, r0, asr #25
    dbf8:	andeq	sp, r0, r0, asr #25
    dbfc:	andeq	sp, r0, r0, asr #25
    dc00:	andeq	sp, r0, r0, asr #25
    dc04:	andeq	sp, r0, r0, asr #25
    dc08:	andeq	sp, r0, r0, asr #25
    dc0c:	andeq	sp, r0, r0, asr #25
    dc10:	andeq	sp, r0, r0, asr #25
    dc14:	andeq	sp, r0, r0, asr #25
    dc18:	andeq	sp, r0, r0, asr #25
    dc1c:	andeq	sp, r0, r0, asr #25
    dc20:	andeq	sp, r0, r8, lsr sp
    dc24:	andeq	sp, r0, r0, lsr sp
    dc28:	andeq	sp, r0, r8, lsr #26
    dc2c:	andeq	sp, r0, r8, ror #24
    dc30:	andeq	sp, r0, ip, asr ip
    dc34:	andeq	sp, r0, r4, lsl sp
    dc38:	andeq	sp, r0, r8, lsl #26
    dc3c:	andeq	sp, r0, r0, lsl #26
    dc40:	strdeq	sp, [r0], -r8
    dc44:	strdeq	sp, [r0], -r0
    dc48:	andeq	sp, r0, r8, ror #25
    dc4c:	andeq	sp, r0, r0, ror #25
    dc50:	ldrdeq	sp, [r0], -r8
    dc54:	ldrdeq	sp, [r0], -r0
    dc58:	andeq	sp, r0, r8, asr #25
    dc5c:	ldr	r3, [r5]
    dc60:	cmp	r3, #0
    dc64:	beq	dd20 <fputs@plt+0x4dd8>
    dc68:	mov	r0, #0
    dc6c:	bl	d108 <fputs@plt+0x41c0>
    dc70:	b	dbb0 <fputs@plt+0x4c68>
    dc74:	movw	r5, #53308	; 0xd03c
    dc78:	movt	r5, #2
    dc7c:	ldr	r3, [r5, #72]	; 0x48
    dc80:	ldr	r2, [r5, #76]	; 0x4c
    dc84:	cmp	r3, r2
    dc88:	blt	dc98 <fputs@plt+0x4d50>
    dc8c:	add	r0, r5, #68	; 0x44
    dc90:	bl	197d0 <_ZdlPv@@Base+0xb48>
    dc94:	ldr	r3, [r5, #72]	; 0x48
    dc98:	ldr	r2, [r5, #68]	; 0x44
    dc9c:	add	r0, r3, #1
    dca0:	mov	r1, #0
    dca4:	str	r0, [r5, #72]	; 0x48
    dca8:	strb	r1, [r2, r3]
    dcac:	ldr	r0, [r5, #68]	; 0x44
    dcb0:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    dcb4:	movw	r3, #45064	; 0xb008
    dcb8:	movt	r3, #2
    dcbc:	str	r0, [r3]
    dcc0:	mov	r0, r4
    dcc4:	pop	{r3, r4, r5, pc}
    dcc8:	bl	d4b4 <fputs@plt+0x456c>
    dccc:	b	dbb0 <fputs@plt+0x4c68>
    dcd0:	bl	d434 <fputs@plt+0x44ec>
    dcd4:	b	dbb0 <fputs@plt+0x4c68>
    dcd8:	bl	d9f0 <fputs@plt+0x4aa8>
    dcdc:	b	dbb0 <fputs@plt+0x4c68>
    dce0:	bl	d8a0 <fputs@plt+0x4958>
    dce4:	b	dbb0 <fputs@plt+0x4c68>
    dce8:	bl	d764 <fputs@plt+0x481c>
    dcec:	b	dbb0 <fputs@plt+0x4c68>
    dcf0:	bl	cfa0 <fputs@plt+0x4058>
    dcf4:	b	dbb0 <fputs@plt+0x4c68>
    dcf8:	bl	d634 <fputs@plt+0x46ec>
    dcfc:	b	dbb0 <fputs@plt+0x4c68>
    dd00:	bl	d248 <fputs@plt+0x4300>
    dd04:	b	dbb0 <fputs@plt+0x4c68>
    dd08:	mov	r0, #1
    dd0c:	bl	d108 <fputs@plt+0x41c0>
    dd10:	b	dbb0 <fputs@plt+0x4c68>
    dd14:	ldr	r3, [r5]
    dd18:	cmp	r3, #0
    dd1c:	beq	dc68 <fputs@plt+0x4d20>
    dd20:	bl	d0c8 <fputs@plt+0x4180>
    dd24:	b	dbb0 <fputs@plt+0x4c68>
    dd28:	bl	d2d0 <fputs@plt+0x4388>
    dd2c:	b	dbb0 <fputs@plt+0x4c68>
    dd30:	bl	d3b4 <fputs@plt+0x446c>
    dd34:	b	dbb0 <fputs@plt+0x4c68>
    dd38:	bl	d534 <fputs@plt+0x45ec>
    dd3c:	b	dbb0 <fputs@plt+0x4c68>
    dd40:	movw	r3, #53308	; 0xd03c
    dd44:	movt	r3, #2
    dd48:	push	{r4, r5, r6, lr}
    dd4c:	movw	r5, #44984	; 0xafb8
    dd50:	movt	r5, #2
    dd54:	ldr	r4, [r3, #60]	; 0x3c
    dd58:	sub	sp, sp, #24
    dd5c:	mov	r6, r0
    dd60:	ldr	r3, [r5]
    dd64:	cmp	r4, #0
    dd68:	str	r3, [sp, #20]
    dd6c:	bne	dd80 <fputs@plt+0x4e38>
    dd70:	b	ddc4 <fputs@plt+0x4e7c>
    dd74:	ldr	r4, [r4, #4]
    dd78:	cmp	r4, #0
    dd7c:	beq	ddc4 <fputs@plt+0x4e7c>
    dd80:	ldr	r3, [r4]
    dd84:	mov	r0, r4
    dd88:	add	r1, sp, #12
    dd8c:	add	r2, sp, #16
    dd90:	ldr	r3, [r3, #16]
    dd94:	blx	r3
    dd98:	cmp	r0, #0
    dd9c:	beq	dd74 <fputs@plt+0x4e2c>
    dda0:	ldr	r0, [sp, #12]
    dda4:	movw	r3, #58368	; 0xe400
    dda8:	ldr	r1, [sp, #16]
    ddac:	movt	r3, #2
    ddb0:	mov	r2, r6
    ddb4:	str	r3, [sp]
    ddb8:	str	r3, [sp, #4]
    ddbc:	bl	1795c <fputs@plt+0xea14>
    ddc0:	b	dddc <fputs@plt+0x4e94>
    ddc4:	movw	r1, #58368	; 0xe400
    ddc8:	movt	r1, #2
    ddcc:	mov	r0, r6
    ddd0:	mov	r2, r1
    ddd4:	mov	r3, r1
    ddd8:	bl	178cc <fputs@plt+0xe984>
    dddc:	bl	bf54 <fputs@plt+0x300c>
    dde0:	ldr	r2, [sp, #20]
    dde4:	ldr	r3, [r5]
    dde8:	cmp	r2, r3
    ddec:	bne	ddf8 <fputs@plt+0x4eb0>
    ddf0:	add	sp, sp, #24
    ddf4:	pop	{r4, r5, r6, pc}
    ddf8:	bl	8e88 <__stack_chk_fail@plt>
    ddfc:	ldr	r3, [pc, #4]	; de08 <fputs@plt+0x4ec0>
    de00:	str	r3, [r0]
    de04:	bx	lr
    de08:	strdeq	ip, [r1], -r8
    de0c:	bx	lr
    de10:	bx	lr
    de14:	mov	r0, #0
    de18:	bx	lr
    de1c:	mov	r0, #0
    de20:	bx	lr
    de24:	mov	r0, #0
    de28:	bx	lr
    de2c:	bx	lr
    de30:	bx	lr
    de34:	push	{r4, lr}
    de38:	mov	r4, r0
    de3c:	ldr	r0, [r0, #12]
    de40:	ldr	r3, [pc, #48]	; de78 <fputs@plt+0x4f30>
    de44:	cmp	r0, #0
    de48:	str	r3, [r4]
    de4c:	beq	de5c <fputs@plt+0x4f14>
    de50:	ldr	r3, [r0]
    de54:	ldr	r3, [r3, #8]
    de58:	blx	r3
    de5c:	ldr	r3, [pc, #24]	; de7c <fputs@plt+0x4f34>
    de60:	mov	r0, r4
    de64:	str	r3, [r4]
    de68:	pop	{r4, pc}
    de6c:	ldr	r3, [pc, #8]	; de7c <fputs@plt+0x4f34>
    de70:	str	r3, [r4]
    de74:	bl	8dc8 <__cxa_end_cleanup@plt>
    de78:	andeq	ip, r1, r0, asr #4
    de7c:	strdeq	ip, [r1], -r8
    de80:	ldr	r0, [r0, #12]
    de84:	push	{r3, lr}
    de88:	ldr	r3, [r0]
    de8c:	ldr	r3, [r3, #56]	; 0x38
    de90:	blx	r3
    de94:	pop	{r3, pc}
    de98:	bx	lr
    de9c:	bx	lr
    dea0:	mov	r0, #0
    dea4:	bx	lr
    dea8:	mov	r0, #1
    deac:	bx	lr
    deb0:	push	{r4, lr}
    deb4:	mov	r4, r0
    deb8:	ldr	r0, [r0, #12]
    debc:	ldr	r3, [pc, #28]	; dee0 <fputs@plt+0x4f98>
    dec0:	cmp	r0, #0
    dec4:	str	r3, [r4]
    dec8:	beq	ded0 <fputs@plt+0x4f88>
    decc:	bl	8eb8 <_ZdaPv@plt>
    ded0:	ldr	r3, [pc, #12]	; dee4 <fputs@plt+0x4f9c>
    ded4:	mov	r0, r4
    ded8:	str	r3, [r4]
    dedc:	pop	{r4, pc}
    dee0:	andeq	ip, r1, r8, lsr #7
    dee4:	strdeq	ip, [r1], -r8
    dee8:	push	{r4, lr}
    deec:	movw	r1, #50336	; 0xc4a0
    def0:	mov	r4, r0
    def4:	ldr	r2, [r0, #8]
    def8:	movt	r1, #1
    defc:	mov	r0, #1
    df00:	bl	8d8c <__printf_chk@plt>
    df04:	ldr	r2, [r4, #8]
    df08:	movw	r1, #50348	; 0xc4ac
    df0c:	mov	r0, #1
    df10:	movt	r1, #1
    df14:	bl	8d8c <__printf_chk@plt>
    df18:	ldr	r2, [r4, #8]
    df1c:	movw	r1, #50360	; 0xc4b8
    df20:	mov	r0, #1
    df24:	movt	r1, #1
    df28:	bl	8d8c <__printf_chk@plt>
    df2c:	mov	r0, #0
    df30:	pop	{r4, pc}
    df34:	ldr	r2, [r0, #8]
    df38:	movw	r1, #50372	; 0xc4c4
    df3c:	mov	r0, #1
    df40:	movt	r1, #1
    df44:	b	8d8c <__printf_chk@plt>
    df48:	ldr	r2, [r0, #8]
    df4c:	movw	r1, #50384	; 0xc4d0
    df50:	mov	r0, #1
    df54:	movt	r1, #1
    df58:	b	8d8c <__printf_chk@plt>
    df5c:	push	{r3, r4, r5, lr}
    df60:	mov	r4, r0
    df64:	ldr	r0, [r0, #12]
    df68:	ldr	r3, [r0]
    df6c:	ldr	r3, [r3, #12]
    df70:	blx	r3
    df74:	ldr	r3, [r4, #12]
    df78:	ldr	r2, [r4, #8]
    df7c:	movw	r1, #50396	; 0xc4dc
    df80:	movt	r1, #1
    df84:	ldr	r3, [r3, #8]
    df88:	mov	r5, r0
    df8c:	mov	r0, #1
    df90:	bl	8d8c <__printf_chk@plt>
    df94:	ldr	r3, [r4, #12]
    df98:	ldr	r2, [r4, #8]
    df9c:	movw	r1, #50416	; 0xc4f0
    dfa0:	mov	r0, #1
    dfa4:	movt	r1, #1
    dfa8:	ldr	r3, [r3, #8]
    dfac:	bl	8d8c <__printf_chk@plt>
    dfb0:	ldr	r3, [r4, #12]
    dfb4:	ldr	r2, [r4, #8]
    dfb8:	movw	r1, #50436	; 0xc504
    dfbc:	mov	r0, #1
    dfc0:	movt	r1, #1
    dfc4:	ldr	r3, [r3, #8]
    dfc8:	bl	8d8c <__printf_chk@plt>
    dfcc:	mov	r0, r5
    dfd0:	pop	{r3, r4, r5, pc}
    dfd4:	push	{r4, lr}
    dfd8:	mov	r4, r0
    dfdc:	ldr	r0, [r0, #12]
    dfe0:	ldr	r3, [r0]
    dfe4:	ldr	r3, [r3, #16]
    dfe8:	blx	r3
    dfec:	ldr	r3, [r4, #12]
    dff0:	ldr	r2, [r4, #8]
    dff4:	movw	r1, #50456	; 0xc518
    dff8:	mov	r0, #1
    dffc:	movt	r1, #1
    e000:	ldr	r3, [r3, #8]
    e004:	pop	{r4, lr}
    e008:	b	8d8c <__printf_chk@plt>
    e00c:	push	{r4, lr}
    e010:	mov	r4, r0
    e014:	ldr	r0, [r0, #12]
    e018:	ldr	r3, [r0]
    e01c:	ldr	r3, [r3, #20]
    e020:	blx	r3
    e024:	ldr	r3, [r4, #12]
    e028:	ldr	r2, [r4, #8]
    e02c:	movw	r1, #50476	; 0xc52c
    e030:	mov	r0, #1
    e034:	movt	r1, #1
    e038:	ldr	r3, [r3, #8]
    e03c:	pop	{r4, lr}
    e040:	b	8d8c <__printf_chk@plt>
    e044:	push	{r4, lr}
    e048:	movw	r1, #50496	; 0xc540
    e04c:	mov	r4, r0
    e050:	ldr	r2, [r0, #8]
    e054:	movt	r1, #1
    e058:	mov	r0, #1
    e05c:	bl	8d8c <__printf_chk@plt>
    e060:	ldr	r3, [r4]
    e064:	mov	r0, r4
    e068:	ldr	r3, [r3, #24]
    e06c:	blx	r3
    e070:	movw	r0, #53476	; 0xd0e4
    e074:	movt	r0, #1
    e078:	bl	8ed0 <puts@plt>
    e07c:	ldr	r2, [r4, #8]
    e080:	movw	r1, #50516	; 0xc554
    e084:	mov	r0, #1
    e088:	movt	r1, #1
    e08c:	bl	8d8c <__printf_chk@plt>
    e090:	ldr	r2, [r4, #8]
    e094:	movw	r1, #50540	; 0xc56c
    e098:	mov	r0, #1
    e09c:	movt	r1, #1
    e0a0:	bl	8d8c <__printf_chk@plt>
    e0a4:	ldr	r2, [r4, #8]
    e0a8:	movw	r1, #50564	; 0xc584
    e0ac:	mov	r0, #1
    e0b0:	movt	r1, #1
    e0b4:	bl	8d8c <__printf_chk@plt>
    e0b8:	ldr	r2, [r4, #8]
    e0bc:	movw	r1, #50588	; 0xc59c
    e0c0:	mov	r0, #1
    e0c4:	movt	r1, #1
    e0c8:	bl	8d8c <__printf_chk@plt>
    e0cc:	mov	r0, #0
    e0d0:	pop	{r4, pc}
    e0d4:	ldr	r3, [pc, #20]	; e0f0 <fputs@plt+0x51a8>
    e0d8:	push	{r4, lr}
    e0dc:	mov	r4, r0
    e0e0:	str	r3, [r0]
    e0e4:	bl	18c88 <_ZdlPv@@Base>
    e0e8:	mov	r0, r4
    e0ec:	pop	{r4, pc}
    e0f0:	strdeq	ip, [r1], -r8
    e0f4:	push	{r4, lr}
    e0f8:	mov	r4, r0
    e0fc:	ldr	r0, [r0, #12]
    e100:	ldr	r3, [pc, #56]	; e140 <fputs@plt+0x51f8>
    e104:	cmp	r0, #0
    e108:	str	r3, [r4]
    e10c:	beq	e11c <fputs@plt+0x51d4>
    e110:	ldr	r3, [r0]
    e114:	ldr	r3, [r3, #8]
    e118:	blx	r3
    e11c:	ldr	r3, [pc, #32]	; e144 <fputs@plt+0x51fc>
    e120:	mov	r0, r4
    e124:	str	r3, [r4]
    e128:	bl	18c88 <_ZdlPv@@Base>
    e12c:	mov	r0, r4
    e130:	pop	{r4, pc}
    e134:	ldr	r3, [pc, #8]	; e144 <fputs@plt+0x51fc>
    e138:	str	r3, [r4]
    e13c:	bl	8dc8 <__cxa_end_cleanup@plt>
    e140:	andeq	ip, r1, r0, asr #4
    e144:	strdeq	ip, [r1], -r8
    e148:	push	{r4, lr}
    e14c:	mov	r4, r0
    e150:	ldr	r0, [r0, #12]
    e154:	ldr	r3, [pc, #36]	; e180 <fputs@plt+0x5238>
    e158:	cmp	r0, #0
    e15c:	str	r3, [r4]
    e160:	beq	e168 <fputs@plt+0x5220>
    e164:	bl	8eb8 <_ZdaPv@plt>
    e168:	ldr	r3, [pc, #20]	; e184 <fputs@plt+0x523c>
    e16c:	mov	r0, r4
    e170:	str	r3, [r4]
    e174:	bl	18c88 <_ZdlPv@@Base>
    e178:	mov	r0, r4
    e17c:	pop	{r4, pc}
    e180:	andeq	ip, r1, r8, lsr #7
    e184:	strdeq	ip, [r1], -r8
    e188:	ldr	r3, [r0, #12]
    e18c:	movw	r1, #45048	; 0xaff8
    e190:	movw	r0, #51644	; 0xc9bc
    e194:	movt	r1, #2
    e198:	movt	r0, #1
    e19c:	cmp	r3, #0
    e1a0:	movw	r2, #50608	; 0xc5b0
    e1a4:	movt	r2, #1
    e1a8:	moveq	r3, r0
    e1ac:	ldr	r0, [r1]
    e1b0:	mov	r1, #1
    e1b4:	b	8e94 <__fprintf_chk@plt>
    e1b8:	movw	r3, #45048	; 0xaff8
    e1bc:	movt	r3, #2
    e1c0:	mov	r0, #94	; 0x5e
    e1c4:	ldr	r1, [r3]
    e1c8:	b	8ea0 <fputc@plt>
    e1cc:	movw	r3, #45048	; 0xaff8
    e1d0:	movt	r3, #2
    e1d4:	mov	r0, #126	; 0x7e
    e1d8:	ldr	r1, [r3]
    e1dc:	b	8ea0 <fputc@plt>
    e1e0:	movw	r3, #45048	; 0xaff8
    e1e4:	movt	r3, #2
    e1e8:	movw	r0, #50616	; 0xc5b8
    e1ec:	mov	r1, #1
    e1f0:	ldr	r3, [r3]
    e1f4:	movt	r0, #1
    e1f8:	mov	r2, #5
    e1fc:	b	8e4c <fwrite@plt>
    e200:	ldr	r3, [r0, #12]
    e204:	cmp	r3, #0
    e208:	bxne	lr
    e20c:	movw	r1, #50624	; 0xc5c0
    e210:	mov	r0, #1
    e214:	movt	r1, #1
    e218:	b	8d8c <__printf_chk@plt>
    e21c:	movw	r3, #45068	; 0xb00c
    e220:	movt	r3, #2
    e224:	ldr	r0, [r3]
    e228:	cmp	r0, #0
    e22c:	beq	e244 <fputs@plt+0x52fc>
    e230:	cmp	r0, #1
    e234:	bxne	lr
    e238:	movw	r1, #50636	; 0xc5cc
    e23c:	movt	r1, #1
    e240:	b	8d8c <__printf_chk@plt>
    e244:	movw	r3, #41164	; 0xa0cc
    e248:	movt	r3, #2
    e24c:	movw	r1, #50628	; 0xc5c4
    e250:	mov	r0, #1
    e254:	ldr	r2, [r3]
    e258:	movt	r1, #1
    e25c:	b	8d8c <__printf_chk@plt>
    e260:	movw	r3, #45068	; 0xb00c
    e264:	movt	r3, #2
    e268:	ldr	r0, [r3]
    e26c:	cmp	r0, #0
    e270:	beq	e288 <fputs@plt+0x5340>
    e274:	cmp	r0, #1
    e278:	bxne	lr
    e27c:	movw	r1, #50660	; 0xc5e4
    e280:	movt	r1, #1
    e284:	b	8d8c <__printf_chk@plt>
    e288:	movw	r3, #41164	; 0xa0cc
    e28c:	movt	r3, #2
    e290:	movw	r1, #50628	; 0xc5c4
    e294:	mov	r0, #1
    e298:	ldr	r2, [r3, #4]
    e29c:	movt	r1, #1
    e2a0:	b	8d8c <__printf_chk@plt>
    e2a4:	cmp	r1, #0
    e2a8:	push	{r4, lr}
    e2ac:	mov	r4, r0
    e2b0:	pople	{r4, pc}
    e2b4:	movw	r1, #58368	; 0xe400
    e2b8:	movt	r1, #2
    e2bc:	movw	r0, #50688	; 0xc600
    e2c0:	movt	r0, #1
    e2c4:	mov	r3, r1
    e2c8:	mov	r2, r1
    e2cc:	bl	178cc <fputs@plt+0xe984>
    e2d0:	mov	r3, #1
    e2d4:	str	r3, [r4, #12]
    e2d8:	pop	{r4, pc}
    e2dc:	push	{r4, r5, r6, lr}
    e2e0:	mov	r5, r0
    e2e4:	ldr	r0, [r0, #12]
    e2e8:	cmp	r0, #0
    e2ec:	popeq	{r4, r5, r6, pc}
    e2f0:	movw	r3, #45068	; 0xb00c
    e2f4:	movt	r3, #2
    e2f8:	ldr	r4, [r3]
    e2fc:	cmp	r4, #0
    e300:	beq	e354 <fputs@plt+0x540c>
    e304:	cmp	r4, #1
    e308:	popne	{r4, r5, r6, pc}
    e30c:	movw	r6, #45044	; 0xaff4
    e310:	movt	r6, #2
    e314:	mov	r1, r4
    e318:	mov	r2, #7
    e31c:	ldr	r3, [r6]
    e320:	movw	r0, #50728	; 0xc628
    e324:	movt	r0, #1
    e328:	bl	8e4c <fwrite@plt>
    e32c:	ldr	r1, [r6]
    e330:	ldr	r0, [r5, #12]
    e334:	bl	8f48 <fputs@plt>
    e338:	ldr	r3, [r6]
    e33c:	mov	r1, r4
    e340:	movw	r0, #50736	; 0xc630
    e344:	mov	r2, #8
    e348:	movt	r0, #1
    e34c:	pop	{r4, r5, r6, lr}
    e350:	b	8e4c <fwrite@plt>
    e354:	movw	r3, #45044	; 0xaff4
    e358:	movt	r3, #2
    e35c:	pop	{r4, r5, r6, lr}
    e360:	ldr	r1, [r3]
    e364:	b	8f48 <fputs@plt>
    e368:	push	{r4, r5, r6, r7, r8, r9, lr}
    e36c:	movw	r7, #41164	; 0xa0cc
    e370:	movt	r7, #2
    e374:	movw	r8, #44984	; 0xafb8
    e378:	movt	r8, #2
    e37c:	sub	sp, sp, #28
    e380:	ldr	r3, [r7, #8]
    e384:	mov	r6, r0
    e388:	ldr	r2, [r8]
    e38c:	mov	r9, r1
    e390:	cmp	r3, #0
    e394:	str	r2, [sp, #20]
    e398:	beq	e3dc <fputs@plt+0x5494>
    e39c:	add	r5, r7, #8
    e3a0:	mov	r4, #0
    e3a4:	b	e3b8 <fputs@plt+0x5470>
    e3a8:	ldr	r3, [r5, #8]!
    e3ac:	add	r4, r4, #1
    e3b0:	cmp	r3, #0
    e3b4:	beq	e3dc <fputs@plt+0x5494>
    e3b8:	mov	r0, r3
    e3bc:	mov	r1, r6
    e3c0:	bl	8f24 <strcmp@plt>
    e3c4:	cmp	r0, #0
    e3c8:	bne	e3a8 <fputs@plt+0x5460>
    e3cc:	add	r4, r7, r4, lsl #3
    e3d0:	ldr	r3, [r4, #12]
    e3d4:	str	r9, [r3]
    e3d8:	b	e404 <fputs@plt+0x54bc>
    e3dc:	mov	r1, r6
    e3e0:	mov	r0, sp
    e3e4:	bl	17428 <fputs@plt+0xe4e0>
    e3e8:	movw	r2, #58368	; 0xe400
    e3ec:	movt	r2, #2
    e3f0:	movw	r0, #50748	; 0xc63c
    e3f4:	mov	r1, sp
    e3f8:	movt	r0, #1
    e3fc:	mov	r3, r2
    e400:	bl	178cc <fputs@plt+0xe984>
    e404:	ldr	r2, [sp, #20]
    e408:	ldr	r3, [r8]
    e40c:	cmp	r2, r3
    e410:	bne	e41c <fputs@plt+0x54d4>
    e414:	add	sp, sp, #28
    e418:	pop	{r4, r5, r6, r7, r8, r9, pc}
    e41c:	bl	8e88 <__stack_chk_fail@plt>
    e420:	cmp	r0, #1
    e424:	subgt	r0, r0, #2
    e428:	bx	lr
    e42c:	tst	r0, #1
    e430:	subne	r0, r0, #1
    e434:	bx	lr
    e438:	movw	r3, #41164	; 0xa0cc
    e43c:	movt	r3, #2
    e440:	cmp	r0, #0
    e444:	rsblt	r0, r0, #0
    e448:	strge	r0, [r3, #324]	; 0x144
    e44c:	strlt	r0, [r3, #320]	; 0x140
    e450:	bx	lr
    e454:	push	{r4, r5, r6, lr}
    e458:	movw	r4, #44984	; 0xafb8
    e45c:	ldrb	r3, [r0]
    e460:	movt	r4, #2
    e464:	sub	sp, sp, #8
    e468:	mov	r5, r0
    e46c:	cmp	r3, #43	; 0x2b
    e470:	cmpne	r3, #45	; 0x2d
    e474:	ldr	r2, [r4]
    e478:	addeq	r6, r0, #1
    e47c:	mov	r1, sp
    e480:	movne	r6, r0
    e484:	str	r2, [sp, #4]
    e488:	mov	r0, r6
    e48c:	mov	r2, #10
    e490:	bl	8e28 <strtol@plt>
    e494:	subs	r2, r0, #0
    e498:	ble	e50c <fputs@plt+0x55c4>
    e49c:	ldr	r3, [sp]
    e4a0:	ldrb	r3, [r3]
    e4a4:	cmp	r3, #0
    e4a8:	bne	e50c <fputs@plt+0x55c4>
    e4ac:	cmp	r6, r5
    e4b0:	movw	r3, #53396	; 0xd094
    e4b4:	movt	r3, #2
    e4b8:	movls	r0, #1
    e4bc:	strls	r2, [r3]
    e4c0:	bls	e510 <fputs@plt+0x55c8>
    e4c4:	ldr	r1, [r3]
    e4c8:	cmp	r1, #0
    e4cc:	moveq	r1, #10
    e4d0:	streq	r1, [r3]
    e4d4:	ldrb	r0, [r5]
    e4d8:	cmp	r0, #43	; 0x2b
    e4dc:	beq	e4f8 <fputs@plt+0x55b0>
    e4e0:	rsb	r1, r2, r1
    e4e4:	cmp	r1, #0
    e4e8:	ble	e50c <fputs@plt+0x55c4>
    e4ec:	str	r1, [r3]
    e4f0:	mov	r0, #1
    e4f4:	b	e510 <fputs@plt+0x55c8>
    e4f8:	movw	r0, #65535	; 0xffff
    e4fc:	movt	r0, #32767	; 0x7fff
    e500:	rsb	r0, r2, r0
    e504:	cmp	r0, r1
    e508:	bge	e528 <fputs@plt+0x55e0>
    e50c:	mov	r0, #0
    e510:	ldr	r2, [sp, #4]
    e514:	ldr	r3, [r4]
    e518:	cmp	r2, r3
    e51c:	bne	e538 <fputs@plt+0x55f0>
    e520:	add	sp, sp, #8
    e524:	pop	{r4, r5, r6, pc}
    e528:	add	r1, r2, r1
    e52c:	mov	r0, #1
    e530:	str	r1, [r3]
    e534:	b	e510 <fputs@plt+0x55c8>
    e538:	bl	8e88 <__stack_chk_fail@plt>
    e53c:	movw	r3, #41164	; 0xa0cc
    e540:	movt	r3, #2
    e544:	str	r0, [r3, #328]	; 0x148
    e548:	bx	lr
    e54c:	movw	r2, #53396	; 0xd094
    e550:	movt	r2, #2
    e554:	movw	r3, #50776	; 0xc658
    e558:	movt	r3, #1
    e55c:	ldr	r0, [r2, #4]
    e560:	cmp	r0, #0
    e564:	moveq	r0, r3
    e568:	bx	lr
    e56c:	movw	r2, #53396	; 0xd094
    e570:	movt	r2, #2
    e574:	movw	r3, #50780	; 0xc65c
    e578:	movt	r3, #1
    e57c:	ldr	r0, [r2, #8]
    e580:	cmp	r0, #0
    e584:	moveq	r0, r3
    e588:	bx	lr
    e58c:	movw	r2, #53396	; 0xd094
    e590:	movt	r2, #2
    e594:	movw	r3, #50784	; 0xc660
    e598:	movt	r3, #1
    e59c:	ldr	r0, [r2, #12]
    e5a0:	cmp	r0, #0
    e5a4:	moveq	r0, r3
    e5a8:	bx	lr
    e5ac:	push	{r3, r4, r5, lr}
    e5b0:	movw	r4, #53396	; 0xd094
    e5b4:	movt	r4, #2
    e5b8:	mov	r5, r0
    e5bc:	ldr	r0, [r4, #4]
    e5c0:	cmp	r0, #0
    e5c4:	beq	e5cc <fputs@plt+0x5684>
    e5c8:	bl	8eb8 <_ZdaPv@plt>
    e5cc:	mov	r0, r5
    e5d0:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    e5d4:	str	r0, [r4, #4]
    e5d8:	pop	{r3, r4, r5, pc}
    e5dc:	push	{r3, r4, r5, lr}
    e5e0:	movw	r4, #53396	; 0xd094
    e5e4:	movt	r4, #2
    e5e8:	mov	r5, r0
    e5ec:	ldr	r0, [r4, #8]
    e5f0:	cmp	r0, #0
    e5f4:	beq	e5fc <fputs@plt+0x56b4>
    e5f8:	bl	8eb8 <_ZdaPv@plt>
    e5fc:	mov	r0, r5
    e600:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    e604:	str	r0, [r4, #8]
    e608:	pop	{r3, r4, r5, pc}
    e60c:	push	{r3, r4, r5, lr}
    e610:	movw	r4, #53396	; 0xd094
    e614:	movt	r4, #2
    e618:	mov	r5, r0
    e61c:	ldr	r0, [r4, #12]
    e620:	cmp	r0, #0
    e624:	beq	e62c <fputs@plt+0x56e4>
    e628:	bl	8eb8 <_ZdaPv@plt>
    e62c:	mov	r0, r5
    e630:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    e634:	str	r0, [r4, #12]
    e638:	pop	{r3, r4, r5, pc}
    e63c:	push	{r3, lr}
    e640:	movw	r3, #45068	; 0xb00c
    e644:	movt	r3, #2
    e648:	ldr	r3, [r3]
    e64c:	cmp	r3, #0
    e650:	popne	{r3, pc}
    e654:	movw	r0, #50788	; 0xc664
    e658:	movt	r0, #1
    e65c:	bl	8ed0 <puts@plt>
    e660:	movw	r0, #50804	; 0xc674
    e664:	movt	r0, #1
    e668:	bl	8ed0 <puts@plt>
    e66c:	movw	r0, #50812	; 0xc67c
    e670:	pop	{r3, lr}
    e674:	movt	r0, #1
    e678:	b	8ed0 <puts@plt>
    e67c:	movw	r3, #45068	; 0xb00c
    e680:	movt	r3, #2
    e684:	ldr	r3, [r3]
    e688:	cmp	r3, #0
    e68c:	beq	e6c0 <fputs@plt+0x5778>
    e690:	cmp	r3, #1
    e694:	bxne	lr
    e698:	movw	r3, #45100	; 0xb02c
    e69c:	movt	r3, #2
    e6a0:	ldr	r3, [r3]
    e6a4:	cmp	r3, #0
    e6a8:	bxne	lr
    e6ac:	movw	r3, #45044	; 0xaff4
    e6b0:	movt	r3, #2
    e6b4:	mov	r0, #10
    e6b8:	ldr	r1, [r3]
    e6bc:	b	8f0c <_IO_putc@plt>
    e6c0:	movw	r0, #50820	; 0xc684
    e6c4:	movt	r0, #1
    e6c8:	b	8ed0 <puts@plt>
    e6cc:	movw	r3, #45068	; 0xb00c
    e6d0:	movt	r3, #2
    e6d4:	ldr	r3, [r3]
    e6d8:	cmp	r3, #0
    e6dc:	bxne	lr
    e6e0:	movw	r0, #50828	; 0xc68c
    e6e4:	movt	r0, #1
    e6e8:	b	8ed0 <puts@plt>
    e6ec:	movw	r3, #45068	; 0xb00c
    e6f0:	movt	r3, #2
    e6f4:	push	{r4, lr}
    e6f8:	mov	r4, r0
    e6fc:	ldr	r3, [r3]
    e700:	cmp	r3, #0
    e704:	beq	e74c <fputs@plt+0x5804>
    e708:	cmp	r3, #1
    e70c:	popne	{r4, pc}
    e710:	movw	r3, #45044	; 0xaff4
    e714:	movt	r3, #2
    e718:	ldr	r1, [r3]
    e71c:	bl	8f48 <fputs@plt>
    e720:	movw	r3, #45100	; 0xb02c
    e724:	movt	r3, #2
    e728:	ldr	r3, [r3]
    e72c:	cmp	r3, #0
    e730:	popeq	{r4, pc}
    e734:	ldrb	r3, [r4]
    e738:	cmp	r3, #0
    e73c:	popeq	{r4, pc}
    e740:	mov	r0, #10
    e744:	pop	{r4, lr}
    e748:	b	8db0 <putchar@plt>
    e74c:	movw	r0, #50840	; 0xc698
    e750:	movt	r0, #1
    e754:	bl	8ed0 <puts@plt>
    e758:	mov	r2, r4
    e75c:	movw	r1, #50844	; 0xc69c
    e760:	mov	r0, #1
    e764:	movt	r1, #1
    e768:	bl	8d8c <__printf_chk@plt>
    e76c:	movw	r0, #50856	; 0xc6a8
    e770:	pop	{r4, lr}
    e774:	movt	r0, #1
    e778:	b	8ed0 <puts@plt>
    e77c:	movw	r3, #41164	; 0xa0cc
    e780:	movt	r3, #2
    e784:	str	r0, [r3, #332]	; 0x14c
    e788:	bx	lr
    e78c:	movw	r1, #41164	; 0xa0cc
    e790:	movt	r1, #2
    e794:	ldr	r3, [r1, #332]	; 0x14c
    e798:	ldr	r2, [r1, #328]	; 0x148
    e79c:	cmp	r3, #0
    e7a0:	movlt	r3, #0
    e7a4:	strlt	r3, [r1, #332]	; 0x14c
    e7a8:	cmp	r2, #0
    e7ac:	blt	e7c0 <fputs@plt+0x5878>
    e7b0:	movw	r1, #50860	; 0xc6ac
    e7b4:	mov	r0, #1
    e7b8:	movt	r1, #1
    e7bc:	b	8d8c <__printf_chk@plt>
    e7c0:	movw	r1, #50880	; 0xc6c0
    e7c4:	mov	r2, r3
    e7c8:	mov	r0, #1
    e7cc:	movt	r1, #1
    e7d0:	b	8d8c <__printf_chk@plt>
    e7d4:	movw	r3, #53396	; 0xd094
    e7d8:	movt	r3, #2
    e7dc:	push	{r4}		; (str r4, [sp, #-4]!)
    e7e0:	mov	ip, #0
    e7e4:	ldr	r1, [r3, #16]
    e7e8:	ldr	r4, [pc, #24]	; e808 <fputs@plt+0x58c0>
    e7ec:	str	ip, [r0, #4]
    e7f0:	add	ip, r1, #1
    e7f4:	str	r1, [r0, #8]
    e7f8:	str	r4, [r0]
    e7fc:	str	ip, [r3, #16]
    e800:	pop	{r4}		; (ldr r4, [sp], #4)
    e804:	bx	lr
    e808:	strdeq	ip, [r1], -r8
    e80c:	push	{r4, r5, lr}
    e810:	movw	r4, #41164	; 0xa0cc
    e814:	movt	r4, #2
    e818:	sub	sp, sp, #12
    e81c:	mov	r5, r0
    e820:	movw	r0, #50908	; 0xc6dc
    e824:	movt	r0, #1
    e828:	bl	8ed0 <puts@plt>
    e82c:	ldr	r2, [r4, #324]	; 0x144
    e830:	cmp	r2, #0
    e834:	blt	e87c <fputs@plt+0x5934>
    e838:	beq	e84c <fputs@plt+0x5904>
    e83c:	movw	r1, #50928	; 0xc6f0
    e840:	mov	r0, #1
    e844:	movt	r1, #1
    e848:	bl	8d8c <__printf_chk@plt>
    e84c:	ldr	r2, [r4, #320]	; 0x140
    e850:	cmp	r2, #0
    e854:	ble	e868 <fputs@plt+0x5920>
    e858:	movw	r1, #50960	; 0xc710
    e85c:	mov	r0, #1
    e860:	movt	r1, #1
    e864:	bl	8d8c <__printf_chk@plt>
    e868:	mvn	r3, #0
    e86c:	str	r3, [r4, #320]	; 0x140
    e870:	str	r3, [r4, #324]	; 0x144
    e874:	add	sp, sp, #12
    e878:	pop	{r4, r5, pc}
    e87c:	ldr	r2, [r4, #320]	; 0x140
    e880:	cmp	r2, #0
    e884:	bge	e850 <fputs@plt+0x5908>
    e888:	ldr	r2, [r5, #8]
    e88c:	movw	r1, #50992	; 0xc730
    e890:	ldr	r3, [r4, #336]	; 0x150
    e894:	movt	r1, #1
    e898:	mov	r0, #1
    e89c:	stm	sp, {r2, r3}
    e8a0:	bl	8d8c <__printf_chk@plt>
    e8a4:	ldr	r2, [r5, #8]
    e8a8:	ldr	r3, [r4, #340]	; 0x154
    e8ac:	movw	r1, #51052	; 0xc76c
    e8b0:	mov	r0, #1
    e8b4:	movt	r1, #1
    e8b8:	stm	sp, {r2, r3}
    e8bc:	bl	8d8c <__printf_chk@plt>
    e8c0:	b	e874 <fputs@plt+0x592c>
    e8c4:	movw	r3, #45068	; 0xb00c
    e8c8:	movt	r3, #2
    e8cc:	push	{r4, r5, r6, r7, r8, lr}
    e8d0:	movw	r5, #44984	; 0xafb8
    e8d4:	movt	r5, #2
    e8d8:	ldr	r3, [r3]
    e8dc:	sub	sp, sp, #24
    e8e0:	mov	r7, r0
    e8e4:	ldr	r2, [r5]
    e8e8:	cmp	r3, #0
    e8ec:	str	r2, [sp, #20]
    e8f0:	beq	e940 <fputs@plt+0x59f8>
    e8f4:	cmp	r3, #1
    e8f8:	beq	eb4c <fputs@plt+0x5c04>
    e8fc:	cmp	r0, #0
    e900:	movw	r4, #53396	; 0xd094
    e904:	movt	r4, #2
    e908:	movne	r6, r0
    e90c:	beq	e920 <fputs@plt+0x59d8>
    e910:	ldr	r3, [r6]
    e914:	mov	r0, r6
    e918:	ldr	r3, [r3, #8]
    e91c:	blx	r3
    e920:	ldr	r2, [sp, #20]
    e924:	mov	r1, #0
    e928:	ldr	r3, [r5]
    e92c:	str	r1, [r4, #16]
    e930:	cmp	r2, r3
    e934:	bne	ec14 <fputs@plt+0x5ccc>
    e938:	add	sp, sp, #24
    e93c:	pop	{r4, r5, r6, r7, r8, pc}
    e940:	movw	r0, #51108	; 0xc7a4
    e944:	movt	r0, #1
    e948:	bl	8ed0 <puts@plt>
    e94c:	movw	r4, #53396	; 0xd094
    e950:	movw	r0, #51128	; 0xc7b8
    e954:	movt	r4, #2
    e958:	movt	r0, #1
    e95c:	bl	8ed0 <puts@plt>
    e960:	movw	r0, #51132	; 0xc7bc
    e964:	movt	r0, #1
    e968:	bl	8ed0 <puts@plt>
    e96c:	ldr	r2, [r4, #4]
    e970:	movw	r3, #50776	; 0xc658
    e974:	movt	r3, #1
    e978:	cmp	r2, #0
    e97c:	movw	r1, #51152	; 0xc7d0
    e980:	mov	r0, #1
    e984:	movt	r1, #1
    e988:	moveq	r2, r3
    e98c:	bl	8d8c <__printf_chk@plt>
    e990:	movw	r0, #51160	; 0xc7d8
    e994:	movt	r0, #1
    e998:	bl	8ed0 <puts@plt>
    e99c:	ldr	r3, [r4]
    e9a0:	cmp	r3, #0
    e9a4:	ble	eb44 <fputs@plt+0x5bfc>
    e9a8:	mov	r1, #1
    e9ac:	mov	r2, #11
    e9b0:	str	r3, [sp]
    e9b4:	add	r0, sp, #8
    e9b8:	movw	r3, #42852	; 0xa764
    e9bc:	movt	r3, #1
    e9c0:	bl	8edc <__sprintf_chk@plt>
    e9c4:	add	r0, sp, #8
    e9c8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
    e9cc:	mov	r8, r0
    e9d0:	mov	r0, #20
    e9d4:	bl	18c38 <_Znwj@@Base>
    e9d8:	mov	r1, r8
    e9dc:	mov	r2, r7
    e9e0:	mov	r6, r0
    e9e4:	bl	14ce8 <fputs@plt+0xbda0>
    e9e8:	ldr	r2, [r4, #8]
    e9ec:	mov	r1, #0
    e9f0:	ldr	ip, [r6]
    e9f4:	movw	r3, #50780	; 0xc65c
    e9f8:	cmp	r2, r1
    e9fc:	movt	r3, #1
    ea00:	mov	r0, r6
    ea04:	moveq	r2, r3
    ea08:	ldr	ip, [ip, #56]	; 0x38
    ea0c:	str	r2, [r4, #20]
    ea10:	blx	ip
    ea14:	ldr	r3, [r6]
    ea18:	mov	r1, #3
    ea1c:	mov	r0, r6
    ea20:	ldr	r3, [r3, #12]
    ea24:	blx	r3
    ea28:	mov	r7, r0
    ea2c:	movw	r0, #51180	; 0xc7ec
    ea30:	movt	r0, #1
    ea34:	bl	8ed0 <puts@plt>
    ea38:	movw	r0, #51196	; 0xc7fc
    ea3c:	movt	r0, #1
    ea40:	bl	8ed0 <puts@plt>
    ea44:	mov	r2, r7
    ea48:	movw	r1, #51212	; 0xc80c
    ea4c:	mov	r0, #1
    ea50:	movt	r1, #1
    ea54:	bl	8d8c <__printf_chk@plt>
    ea58:	cmp	r7, #1
    ea5c:	beq	ebc8 <fputs@plt+0x5c80>
    ea60:	cmp	r7, #2
    ea64:	beq	ec04 <fputs@plt+0x5cbc>
    ea68:	cmp	r7, #0
    ea6c:	bne	eba0 <fputs@plt+0x5c58>
    ea70:	movw	r0, #51328	; 0xc880
    ea74:	movt	r0, #1
    ea78:	bl	8ed0 <puts@plt>
    ea7c:	movw	r1, #51508	; 0xc934
    ea80:	mov	r0, #1
    ea84:	movt	r1, #1
    ea88:	bl	8d8c <__printf_chk@plt>
    ea8c:	ldr	r2, [r4, #4]
    ea90:	movw	r3, #50776	; 0xc658
    ea94:	movt	r3, #1
    ea98:	cmp	r2, #0
    ea9c:	movw	r1, #51532	; 0xc94c
    eaa0:	mov	r0, #1
    eaa4:	movt	r1, #1
    eaa8:	moveq	r2, r3
    eaac:	bl	8d8c <__printf_chk@plt>
    eab0:	movw	r1, #51540	; 0xc954
    eab4:	mov	r0, #1
    eab8:	movt	r1, #1
    eabc:	bl	8d8c <__printf_chk@plt>
    eac0:	ldr	r2, [r4, #8]
    eac4:	ldr	r1, [r6]
    eac8:	movw	r3, #50780	; 0xc65c
    eacc:	cmp	r2, #0
    ead0:	movt	r3, #1
    ead4:	mov	r0, r6
    ead8:	moveq	r2, r3
    eadc:	ldr	r1, [r1, #24]
    eae0:	str	r2, [r4, #20]
    eae4:	blx	r1
    eae8:	movw	r0, #51560	; 0xc968
    eaec:	movt	r0, #1
    eaf0:	bl	8ed0 <puts@plt>
    eaf4:	cmp	r7, #2
    eaf8:	beq	ebec <fputs@plt+0x5ca4>
    eafc:	mov	r0, r6
    eb00:	bl	e80c <fputs@plt+0x58c4>
    eb04:	movw	r3, #45080	; 0xb018
    eb08:	movt	r3, #2
    eb0c:	ldr	r3, [r3]
    eb10:	cmp	r3, #0
    eb14:	bne	e910 <fputs@plt+0x59c8>
    eb18:	movw	r0, #41164	; 0xa0cc
    eb1c:	movt	r0, #2
    eb20:	ldr	r2, [r6, #8]
    eb24:	movw	r1, #51648	; 0xc9c0
    eb28:	ldr	ip, [r0, #340]	; 0x154
    eb2c:	movt	r1, #1
    eb30:	ldr	r3, [r0, #336]	; 0x150
    eb34:	mov	r0, #1
    eb38:	stm	sp, {r2, ip}
    eb3c:	bl	8d8c <__printf_chk@plt>
    eb40:	b	e910 <fputs@plt+0x59c8>
    eb44:	mov	r6, r7
    eb48:	b	e9e8 <fputs@plt+0x5aa0>
    eb4c:	movw	r2, #45100	; 0xb02c
    eb50:	movt	r2, #2
    eb54:	ldr	r2, [r2]
    eb58:	cmp	r2, #0
    eb5c:	bne	ebb4 <fputs@plt+0x5c6c>
    eb60:	movw	r1, #51704	; 0xc9f8
    eb64:	mov	r0, #1
    eb68:	movt	r1, #1
    eb6c:	mov	r6, r7
    eb70:	bl	8d8c <__printf_chk@plt>
    eb74:	ldr	r3, [r7]
    eb78:	mov	r0, r7
    eb7c:	movw	r4, #53396	; 0xd094
    eb80:	movt	r4, #2
    eb84:	ldr	r3, [r3, #24]
    eb88:	blx	r3
    eb8c:	movw	r1, #51712	; 0xca00
    eb90:	mov	r0, #1
    eb94:	movt	r1, #1
    eb98:	bl	8d8c <__printf_chk@plt>
    eb9c:	b	e910 <fputs@plt+0x59c8>
    eba0:	movw	r1, #51320	; 0xc878
    eba4:	movw	r0, #319	; 0x13f
    eba8:	movt	r1, #1
    ebac:	bl	17060 <fputs@plt+0xe118>
    ebb0:	b	ea70 <fputs@plt+0x5b28>
    ebb4:	mov	r0, r3
    ebb8:	movw	r1, #51692	; 0xc9ec
    ebbc:	movt	r1, #1
    ebc0:	bl	8d8c <__printf_chk@plt>
    ebc4:	b	eb60 <fputs@plt+0x5c18>
    ebc8:	movw	r0, #51224	; 0xc818
    ebcc:	movt	r0, #1
    ebd0:	bl	8ed0 <puts@plt>
    ebd4:	mov	r0, r7
    ebd8:	movw	r1, #51248	; 0xc830
    ebdc:	ldr	r2, [r6, #8]
    ebe0:	movt	r1, #1
    ebe4:	bl	8d8c <__printf_chk@plt>
    ebe8:	b	ea70 <fputs@plt+0x5b28>
    ebec:	movw	r1, #51572	; 0xc974
    ebf0:	ldr	r2, [r6, #8]
    ebf4:	movt	r1, #1
    ebf8:	mov	r0, #1
    ebfc:	bl	8d8c <__printf_chk@plt>
    ec00:	b	eafc <fputs@plt+0x5bb4>
    ec04:	movw	r0, #51272	; 0xc848
    ec08:	movt	r0, #1
    ec0c:	bl	8ed0 <puts@plt>
    ec10:	b	ea70 <fputs@plt+0x5b28>
    ec14:	bl	8e88 <__stack_chk_fail@plt>
    ec18:	mov	r0, r6
    ec1c:	bl	18c88 <_ZdlPv@@Base>
    ec20:	bl	8dc8 <__cxa_end_cleanup@plt>
    ec24:	push	{r3, r4, r5, lr}
    ec28:	mov	r4, r0
    ec2c:	mov	r0, #40	; 0x28
    ec30:	mov	r5, r1
    ec34:	bl	8e58 <_Znaj@plt>
    ec38:	mov	r3, #0
    ec3c:	str	r0, [r4, #4]
    ec40:	mov	r2, r0
    ec44:	mov	r0, r3
    ec48:	b	ec50 <fputs@plt+0x5d08>
    ec4c:	ldr	r2, [r4, #4]
    ec50:	str	r0, [r2, r3]
    ec54:	add	r3, r3, #4
    ec58:	cmp	r3, #40	; 0x28
    ec5c:	bne	ec4c <fputs@plt+0x5d04>
    ec60:	ldr	r3, [r4, #4]
    ec64:	mov	r1, #10
    ec68:	mov	r2, #1
    ec6c:	str	r1, [r4]
    ec70:	str	r2, [r4, #8]
    ec74:	mov	r0, r4
    ec78:	str	r5, [r3]
    ec7c:	pop	{r3, r4, r5, pc}
    ec80:	ldr	r3, [r0, #8]
    ec84:	ldr	r2, [r0]
    ec88:	push	{r4, r5, r6, lr}
    ec8c:	cmp	r3, r2
    ec90:	mov	r4, r0
    ec94:	mov	r6, r1
    ec98:	blt	ece0 <fputs@plt+0x5d98>
    ec9c:	lsl	r3, r2, #1
    eca0:	ldr	r5, [r0, #4]
    eca4:	cmp	r3, #532676608	; 0x1fc00000
    eca8:	str	r3, [r0]
    ecac:	lslls	r0, r2, #3
    ecb0:	mvnhi	r0, #0
    ecb4:	bl	8e58 <_Znaj@plt>
    ecb8:	ldr	r2, [r4, #8]
    ecbc:	mov	r1, r5
    ecc0:	lsl	r2, r2, #2
    ecc4:	str	r0, [r4, #4]
    ecc8:	bl	8e1c <memcpy@plt>
    eccc:	cmp	r5, #0
    ecd0:	beq	ecdc <fputs@plt+0x5d94>
    ecd4:	mov	r0, r5
    ecd8:	bl	8eb8 <_ZdaPv@plt>
    ecdc:	ldr	r3, [r4, #8]
    ece0:	ldr	r2, [r4, #4]
    ece4:	add	r1, r3, #1
    ece8:	str	r1, [r4, #8]
    ecec:	str	r6, [r2, r3, lsl #2]
    ecf0:	pop	{r4, r5, r6, pc}
    ecf4:	ldr	r1, [r0, #8]
    ecf8:	push	{r3, r4, r5, lr}
    ecfc:	cmp	r1, #0
    ed00:	mov	r5, r0
    ed04:	ldr	r2, [r0, #4]
    ed08:	movgt	r4, #0
    ed0c:	ble	ed40 <fputs@plt+0x5df8>
    ed10:	ldr	r3, [r2, r4, lsl #2]
    ed14:	add	r4, r4, #1
    ed18:	cmp	r3, #0
    ed1c:	mov	r0, r3
    ed20:	beq	ed38 <fputs@plt+0x5df0>
    ed24:	ldr	r3, [r3]
    ed28:	ldr	r3, [r3, #8]
    ed2c:	blx	r3
    ed30:	ldr	r2, [r5, #4]
    ed34:	ldr	r1, [r5, #8]
    ed38:	cmp	r1, r4
    ed3c:	bgt	ed10 <fputs@plt+0x5dc8>
    ed40:	cmp	r2, #0
    ed44:	beq	ed50 <fputs@plt+0x5e08>
    ed48:	mov	r0, r2
    ed4c:	bl	8eb8 <_ZdaPv@plt>
    ed50:	mov	r0, r5
    ed54:	pop	{r3, r4, r5, pc}
    ed58:	ldr	r3, [r0, #8]
    ed5c:	push	{r4, r5, r6, lr}
    ed60:	cmp	r3, #0
    ed64:	mov	r5, r0
    ed68:	mov	r6, r1
    ed6c:	pople	{r4, r5, r6, pc}
    ed70:	mov	r4, #0
    ed74:	ldr	r3, [r5, #4]
    ed78:	mov	r1, r6
    ed7c:	ldr	r0, [r3, r4, lsl #2]
    ed80:	add	r4, r4, #1
    ed84:	ldr	r3, [r0]
    ed88:	ldr	r3, [r3, #56]	; 0x38
    ed8c:	blx	r3
    ed90:	ldr	r3, [r5, #8]
    ed94:	cmp	r3, r4
    ed98:	bgt	ed74 <fputs@plt+0x5e2c>
    ed9c:	pop	{r4, r5, r6, pc}
    eda0:	movw	r2, #53396	; 0xd094
    eda4:	movt	r2, #2
    eda8:	push	{r4, r5, r6}
    edac:	mov	r5, #0
    edb0:	ldr	ip, [r2, #16]
    edb4:	ldr	r4, [pc, #32]	; eddc <fputs@plt+0x5e94>
    edb8:	str	r5, [r0, #4]
    edbc:	add	r6, ip, #1
    edc0:	ldr	r5, [r1, #4]
    edc4:	str	r6, [r2, #16]
    edc8:	str	ip, [r0, #8]
    edcc:	stm	r0, {r4, r5}
    edd0:	str	r1, [r0, #12]
    edd4:	pop	{r4, r5, r6}
    edd8:	bx	lr
    eddc:	andeq	ip, r1, r0, asr #4
    ede0:	movw	r2, #53396	; 0xd094
    ede4:	movt	r2, #2
    ede8:	push	{r4, r5}
    edec:	mov	r5, #0
    edf0:	ldr	ip, [r2, #16]
    edf4:	ldr	r4, [pc, #28]	; ee18 <fputs@plt+0x5ed0>
    edf8:	str	r1, [r0, #12]
    edfc:	add	r1, ip, #1
    ee00:	str	r5, [r0, #4]
    ee04:	str	r1, [r2, #16]
    ee08:	str	ip, [r0, #8]
    ee0c:	str	r4, [r0]
    ee10:	pop	{r4, r5}
    ee14:	bx	lr
    ee18:	andeq	ip, r1, r8, lsr #7
    ee1c:	movw	r2, #53396	; 0xd094
    ee20:	movt	r2, #2
    ee24:	push	{r4, r5}
    ee28:	mov	ip, #0
    ee2c:	ldr	r1, [r2, #16]
    ee30:	ldr	r4, [pc, #28]	; ee54 <fputs@plt+0x5f0c>
    ee34:	add	r5, r1, #1
    ee38:	str	ip, [r0, #4]
    ee3c:	str	r5, [r2, #16]
    ee40:	str	ip, [r0, #12]
    ee44:	str	r4, [r0]
    ee48:	str	r1, [r0, #8]
    ee4c:	pop	{r4, r5}
    ee50:	bx	lr
    ee54:	ldrdeq	ip, [r1], -r0
    ee58:	movw	r3, #53396	; 0xd094
    ee5c:	movt	r3, #2
    ee60:	ldr	ip, [pc, #36]	; ee8c <fputs@plt+0x5f44>
    ee64:	ldr	r1, [r3, #16]
    ee68:	push	{r4}		; (str r4, [sp, #-4]!)
    ee6c:	mov	r4, #8
    ee70:	str	r1, [r0, #8]
    ee74:	str	r4, [r0, #4]
    ee78:	add	r4, r1, #1
    ee7c:	str	r4, [r3, #16]
    ee80:	str	ip, [r0]
    ee84:	pop	{r4}		; (ldr r4, [sp], #4)
    ee88:	bx	lr
    ee8c:	andeq	ip, r1, r8, lsl r3
    ee90:	movw	r3, #53396	; 0xd094
    ee94:	movt	r3, #2
    ee98:	ldr	ip, [pc, #36]	; eec4 <fputs@plt+0x5f7c>
    ee9c:	ldr	r1, [r3, #16]
    eea0:	push	{r4}		; (str r4, [sp, #-4]!)
    eea4:	mov	r4, #8
    eea8:	str	r1, [r0, #8]
    eeac:	str	r4, [r0, #4]
    eeb0:	add	r4, r1, #1
    eeb4:	str	r4, [r3, #16]
    eeb8:	str	ip, [r0]
    eebc:	pop	{r4}		; (ldr r4, [sp], #4)
    eec0:	bx	lr
    eec4:	andeq	ip, r1, r0, ror #6
    eec8:	push	{r3, r4, r5, r6, r7, lr}
    eecc:	mov	r5, r0
    eed0:	ldr	r3, [r0, #4]
    eed4:	mov	r7, r1
    eed8:	ldr	r0, [r3]
    eedc:	ldr	r3, [r0]
    eee0:	ldr	r3, [r3]
    eee4:	blx	r3
    eee8:	ldr	r3, [r5, #8]
    eeec:	cmp	r3, #1
    eef0:	pople	{r3, r4, r5, r6, r7, pc}
    eef4:	movw	r6, #45048	; 0xaff8
    eef8:	movt	r6, #2
    eefc:	mov	r4, #1
    ef00:	ldr	r1, [r6]
    ef04:	mov	r0, r7
    ef08:	bl	8f48 <fputs@plt>
    ef0c:	ldr	r3, [r5, #4]
    ef10:	ldr	r0, [r3, r4, lsl #2]
    ef14:	add	r4, r4, #1
    ef18:	ldr	r3, [r0]
    ef1c:	ldr	r3, [r3]
    ef20:	blx	r3
    ef24:	ldr	r3, [r5, #8]
    ef28:	cmp	r3, r4
    ef2c:	bgt	ef00 <fputs@plt+0x5fb8>
    ef30:	pop	{r3, r4, r5, r6, r7, pc}
    ef34:	ldr	r3, [pc, #4]	; ef40 <fputs@plt+0x5ff8>
    ef38:	str	r3, [r0]
    ef3c:	bx	lr
    ef40:	strdeq	ip, [r1], -r8
    ef44:	ldr	r3, [pc, #4]	; ef50 <fputs@plt+0x6008>
    ef48:	str	r3, [r0]
    ef4c:	bx	lr
    ef50:	strdeq	ip, [r1], -r8
    ef54:	ldr	r3, [pc, #4]	; ef60 <fputs@plt+0x6018>
    ef58:	str	r3, [r0]
    ef5c:	bx	lr
    ef60:	strdeq	ip, [r1], -r8
    ef64:	ldr	r3, [pc, #4]	; ef70 <fputs@plt+0x6028>
    ef68:	str	r3, [r0]
    ef6c:	bx	lr
    ef70:	strdeq	ip, [r1], -r8
    ef74:	ldr	r3, [pc, #20]	; ef90 <fputs@plt+0x6048>
    ef78:	push	{r4, lr}
    ef7c:	mov	r4, r0
    ef80:	str	r3, [r0]
    ef84:	bl	18c88 <_ZdlPv@@Base>
    ef88:	mov	r0, r4
    ef8c:	pop	{r4, pc}
    ef90:	strdeq	ip, [r1], -r8
    ef94:	ldr	r3, [pc, #20]	; efb0 <fputs@plt+0x6068>
    ef98:	push	{r4, lr}
    ef9c:	mov	r4, r0
    efa0:	str	r3, [r0]
    efa4:	bl	18c88 <_ZdlPv@@Base>
    efa8:	mov	r0, r4
    efac:	pop	{r4, pc}
    efb0:	strdeq	ip, [r1], -r8
    efb4:	ldr	r3, [pc, #20]	; efd0 <fputs@plt+0x6088>
    efb8:	push	{r4, lr}
    efbc:	mov	r4, r0
    efc0:	str	r3, [r0]
    efc4:	bl	18c88 <_ZdlPv@@Base>
    efc8:	mov	r0, r4
    efcc:	pop	{r4, pc}
    efd0:	strdeq	ip, [r1], -r8
    efd4:	ldr	r3, [pc, #20]	; eff0 <fputs@plt+0x60a8>
    efd8:	push	{r4, lr}
    efdc:	mov	r4, r0
    efe0:	str	r3, [r0]
    efe4:	bl	18c88 <_ZdlPv@@Base>
    efe8:	mov	r0, r4
    efec:	pop	{r4, pc}
    eff0:	strdeq	ip, [r1], -r8
    eff4:	push	{r3, r4, r5, lr}
    eff8:	mov	r4, r0
    effc:	ldr	r0, [r0, #20]
    f000:	cmp	r0, #0
    f004:	addeq	r5, r1, #1
    f008:	beq	f020 <fputs@plt+0x60d8>
    f00c:	ldr	r3, [r0]
    f010:	add	r5, r1, #1
    f014:	mov	r1, r5
    f018:	ldr	r3, [r3, #56]	; 0x38
    f01c:	blx	r3
    f020:	ldr	r0, [r4, #16]
    f024:	cmp	r0, #0
    f028:	beq	f03c <fputs@plt+0x60f4>
    f02c:	ldr	r3, [r0]
    f030:	mov	r1, r5
    f034:	ldr	r3, [r3, #56]	; 0x38
    f038:	blx	r3
    f03c:	ldr	r0, [r4, #12]
    f040:	mov	r1, r5
    f044:	ldr	r3, [r0]
    f048:	ldr	r3, [r3, #56]	; 0x38
    f04c:	blx	r3
    f050:	pop	{r3, r4, r5, pc}
    f054:	push	{r4, lr}
    f058:	mov	r4, r0
    f05c:	ldr	r0, [r0, #12]
    f060:	ldr	r3, [pc, #96]	; f0c8 <fputs@plt+0x6180>
    f064:	cmp	r0, #0
    f068:	str	r3, [r4]
    f06c:	beq	f07c <fputs@plt+0x6134>
    f070:	ldr	r3, [r0]
    f074:	ldr	r3, [r3, #8]
    f078:	blx	r3
    f07c:	ldr	r0, [r4, #16]
    f080:	cmp	r0, #0
    f084:	beq	f094 <fputs@plt+0x614c>
    f088:	ldr	r3, [r0]
    f08c:	ldr	r3, [r3, #8]
    f090:	blx	r3
    f094:	ldr	r0, [r4, #20]
    f098:	cmp	r0, #0
    f09c:	beq	f0ac <fputs@plt+0x6164>
    f0a0:	ldr	r3, [r0]
    f0a4:	ldr	r3, [r3, #8]
    f0a8:	blx	r3
    f0ac:	mov	r0, r4
    f0b0:	bl	ddfc <fputs@plt+0x4eb4>
    f0b4:	mov	r0, r4
    f0b8:	pop	{r4, pc}
    f0bc:	mov	r0, r4
    f0c0:	bl	ddfc <fputs@plt+0x4eb4>
    f0c4:	bl	8dc8 <__cxa_end_cleanup@plt>
    f0c8:	andeq	ip, r1, r8, lsl #24
    f0cc:	push	{r4, lr}
    f0d0:	mov	r4, r0
    f0d4:	bl	f054 <fputs@plt+0x610c>
    f0d8:	mov	r0, r4
    f0dc:	bl	18c88 <_ZdlPv@@Base>
    f0e0:	mov	r0, r4
    f0e4:	pop	{r4, pc}
    f0e8:	movw	r3, #45068	; 0xb00c
    f0ec:	movt	r3, #2
    f0f0:	push	{r4, r5, lr}
    f0f4:	mov	r4, r0
    f0f8:	ldr	r5, [r3]
    f0fc:	sub	sp, sp, #12
    f100:	cmp	r5, #0
    f104:	beq	f188 <fputs@plt+0x6240>
    f108:	cmp	r5, #1
    f10c:	beq	f118 <fputs@plt+0x61d0>
    f110:	add	sp, sp, #12
    f114:	pop	{r4, r5, pc}
    f118:	ldr	r3, [r0, #16]
    f11c:	cmp	r3, #0
    f120:	ldr	r3, [r0, #20]
    f124:	beq	f348 <fputs@plt+0x6400>
    f128:	cmp	r3, #0
    f12c:	beq	f308 <fputs@plt+0x63c0>
    f130:	movw	r1, #52528	; 0xcd30
    f134:	mov	r0, r5
    f138:	movt	r1, #1
    f13c:	bl	8d8c <__printf_chk@plt>
    f140:	ldr	r0, [r4, #12]
    f144:	ldr	r3, [r0]
    f148:	ldr	r3, [r3, #24]
    f14c:	blx	r3
    f150:	ldr	r0, [r4, #16]
    f154:	ldr	r3, [r0]
    f158:	ldr	r3, [r3, #24]
    f15c:	blx	r3
    f160:	ldr	r0, [r4, #20]
    f164:	ldr	r3, [r0]
    f168:	ldr	r3, [r3, #24]
    f16c:	blx	r3
    f170:	movw	r1, #52544	; 0xcd40
    f174:	movt	r1, #1
    f178:	mov	r0, r5
    f17c:	add	sp, sp, #12
    f180:	pop	{r4, r5, lr}
    f184:	b	8d8c <__printf_chk@plt>
    f188:	movw	r1, #52320	; 0xcc60
    f18c:	mov	r0, #1
    f190:	movt	r1, #1
    f194:	ldr	r2, [r4, #8]
    f198:	bl	8d8c <__printf_chk@plt>
    f19c:	ldr	r3, [r4, #20]
    f1a0:	cmp	r3, #0
    f1a4:	beq	f214 <fputs@plt+0x62cc>
    f1a8:	movw	r1, #52336	; 0xcc70
    f1ac:	mov	r0, #1
    f1b0:	movt	r1, #1
    f1b4:	bl	8d8c <__printf_chk@plt>
    f1b8:	ldr	r2, [r4, #8]
    f1bc:	movw	r1, #52344	; 0xcc78
    f1c0:	mov	r0, #1
    f1c4:	movt	r1, #1
    f1c8:	bl	8d8c <__printf_chk@plt>
    f1cc:	ldr	ip, [r4, #12]
    f1d0:	ldr	r3, [r4, #20]
    f1d4:	movw	r1, #52360	; 0xcc88
    f1d8:	ldr	r2, [r4, #8]
    f1dc:	movt	r1, #1
    f1e0:	ldr	ip, [ip, #8]
    f1e4:	mov	r0, #1
    f1e8:	ldr	r3, [r3, #8]
    f1ec:	str	ip, [sp]
    f1f0:	bl	8d8c <__printf_chk@plt>
    f1f4:	ldr	r0, [r4, #20]
    f1f8:	ldr	r3, [r0]
    f1fc:	ldr	r3, [r3, #24]
    f200:	blx	r3
    f204:	movw	r1, #53476	; 0xd0e4
    f208:	mov	r0, #1
    f20c:	movt	r1, #1
    f210:	bl	8d8c <__printf_chk@plt>
    f214:	ldr	r3, [r4, #16]
    f218:	cmp	r3, #0
    f21c:	beq	f28c <fputs@plt+0x6344>
    f220:	movw	r1, #52336	; 0xcc70
    f224:	mov	r0, #1
    f228:	movt	r1, #1
    f22c:	bl	8d8c <__printf_chk@plt>
    f230:	ldr	r2, [r4, #8]
    f234:	movw	r1, #52404	; 0xccb4
    f238:	mov	r0, #1
    f23c:	movt	r1, #1
    f240:	bl	8d8c <__printf_chk@plt>
    f244:	ldr	ip, [r4, #16]
    f248:	ldr	r3, [r4, #12]
    f24c:	movw	r1, #52420	; 0xccc4
    f250:	ldr	r2, [r4, #8]
    f254:	movt	r1, #1
    f258:	ldr	ip, [ip, #8]
    f25c:	mov	r0, #1
    f260:	ldr	r3, [r3, #8]
    f264:	str	ip, [sp]
    f268:	bl	8d8c <__printf_chk@plt>
    f26c:	ldr	r0, [r4, #16]
    f270:	ldr	r3, [r0]
    f274:	ldr	r3, [r3, #24]
    f278:	blx	r3
    f27c:	movw	r1, #53476	; 0xd0e4
    f280:	mov	r0, #1
    f284:	movt	r1, #1
    f288:	bl	8d8c <__printf_chk@plt>
    f28c:	ldr	r2, [r4, #8]
    f290:	movw	r1, #52464	; 0xccf0
    f294:	mov	r0, #1
    f298:	movt	r1, #1
    f29c:	bl	8d8c <__printf_chk@plt>
    f2a0:	movw	r1, #52336	; 0xcc70
    f2a4:	mov	r0, #1
    f2a8:	movt	r1, #1
    f2ac:	bl	8d8c <__printf_chk@plt>
    f2b0:	ldr	r3, [r4, #12]
    f2b4:	ldr	r2, [r4, #8]
    f2b8:	movw	r1, #52480	; 0xcd00
    f2bc:	mov	r0, #1
    f2c0:	movt	r1, #1
    f2c4:	ldr	r3, [r3, #8]
    f2c8:	bl	8d8c <__printf_chk@plt>
    f2cc:	ldr	r0, [r4, #12]
    f2d0:	ldr	r3, [r0]
    f2d4:	ldr	r3, [r3, #24]
    f2d8:	blx	r3
    f2dc:	movw	r1, #53476	; 0xd0e4
    f2e0:	mov	r0, #1
    f2e4:	movt	r1, #1
    f2e8:	bl	8d8c <__printf_chk@plt>
    f2ec:	ldr	r2, [r4, #8]
    f2f0:	movw	r1, #52512	; 0xcd20
    f2f4:	mov	r0, #1
    f2f8:	movt	r1, #1
    f2fc:	add	sp, sp, #12
    f300:	pop	{r4, r5, lr}
    f304:	b	8d8c <__printf_chk@plt>
    f308:	movw	r1, #52560	; 0xcd50
    f30c:	mov	r0, r5
    f310:	movt	r1, #1
    f314:	bl	8d8c <__printf_chk@plt>
    f318:	ldr	r0, [r4, #12]
    f31c:	ldr	r3, [r0]
    f320:	ldr	r3, [r3, #24]
    f324:	blx	r3
    f328:	ldr	r0, [r4, #16]
    f32c:	ldr	r3, [r0]
    f330:	ldr	r3, [r3, #24]
    f334:	blx	r3
    f338:	movw	r1, #52572	; 0xcd5c
    f33c:	mov	r0, r5
    f340:	movt	r1, #1
    f344:	b	f17c <fputs@plt+0x6234>
    f348:	cmp	r3, #0
    f34c:	beq	f110 <fputs@plt+0x61c8>
    f350:	movw	r1, #52584	; 0xcd68
    f354:	mov	r0, r5
    f358:	movt	r1, #1
    f35c:	bl	8d8c <__printf_chk@plt>
    f360:	ldr	r0, [r4, #12]
    f364:	ldr	r3, [r0]
    f368:	ldr	r3, [r3, #24]
    f36c:	blx	r3
    f370:	ldr	r0, [r4, #20]
    f374:	ldr	r3, [r0]
    f378:	ldr	r3, [r3, #24]
    f37c:	blx	r3
    f380:	movw	r1, #52592	; 0xcd70
    f384:	mov	r0, r5
    f388:	movt	r1, #1
    f38c:	b	f17c <fputs@plt+0x6234>
    f390:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    f394:	mov	r6, r1
    f398:	ldr	r2, [r0, #8]
    f39c:	sub	sp, sp, #16
    f3a0:	mov	r4, r0
    f3a4:	movw	r1, #52604	; 0xcd7c
    f3a8:	mov	r0, #1
    f3ac:	movt	r1, #1
    f3b0:	bl	8d8c <__printf_chk@plt>
    f3b4:	cmp	r6, #1
    f3b8:	ble	f754 <fputs@plt+0x680c>
    f3bc:	bl	e78c <fputs@plt+0x5844>
    f3c0:	movw	r1, #52624	; 0xcd90
    f3c4:	mov	r0, #1
    f3c8:	movt	r1, #1
    f3cc:	ldr	r2, [r4, #8]
    f3d0:	bl	8d8c <__printf_chk@plt>
    f3d4:	ldr	r5, [r4, #16]
    f3d8:	cmp	r5, #0
    f3dc:	beq	f76c <fputs@plt+0x6824>
    f3e0:	ldr	r3, [r5]
    f3e4:	mov	r0, r6
    f3e8:	ldr	r7, [r3, #12]
    f3ec:	bl	e420 <fputs@plt+0x54d8>
    f3f0:	bl	e42c <fputs@plt+0x54e4>
    f3f4:	mov	r1, r0
    f3f8:	mov	r0, r5
    f3fc:	blx	r7
    f400:	subs	r9, r0, #0
    f404:	moveq	r5, r9
    f408:	mvneq	r8, #0
    f40c:	bne	f724 <fputs@plt+0x67dc>
    f410:	ldr	r7, [r4, #20]
    f414:	cmp	r7, #0
    f418:	beq	f458 <fputs@plt+0x6510>
    f41c:	ldr	r3, [r7]
    f420:	mov	r0, r6
    f424:	ldr	sl, [r3, #12]
    f428:	bl	e420 <fputs@plt+0x54d8>
    f42c:	mov	r1, r0
    f430:	mov	r0, r7
    f434:	blx	sl
    f438:	adds	r3, r0, #0
    f43c:	movne	r3, #1
    f440:	ands	r5, r3, r5
    f444:	bne	f734 <fputs@plt+0x67ec>
    f448:	ldr	r2, [r4, #20]
    f44c:	mov	r5, r3
    f450:	mov	r9, r0
    f454:	ldr	r8, [r2, #8]
    f458:	ldr	r2, [r4, #8]
    f45c:	movw	r1, #52672	; 0xcdc0
    f460:	mov	r0, #1
    f464:	movt	r1, #1
    f468:	bl	8d8c <__printf_chk@plt>
    f46c:	ldr	r0, [r4, #12]
    f470:	mov	r1, r6
    f474:	ldr	r3, [r0]
    f478:	ldr	r3, [r3, #12]
    f47c:	blx	r3
    f480:	mov	r6, r0
    f484:	ldr	r0, [r4, #12]
    f488:	cmp	r6, #0
    f48c:	moveq	r5, #0
    f490:	andne	r5, r5, #1
    f494:	ldr	r3, [r0]
    f498:	ldr	r3, [r3, #16]
    f49c:	blx	r3
    f4a0:	cmp	r5, #0
    f4a4:	bne	f7ec <fputs@plt+0x68a4>
    f4a8:	ldr	r3, [r4, #12]
    f4ac:	ldr	r8, [r3, #8]
    f4b0:	mov	r3, r8
    f4b4:	movw	r1, #52688	; 0xcdd0
    f4b8:	mov	r0, #1
    f4bc:	movt	r1, #1
    f4c0:	ldr	r2, [r4, #8]
    f4c4:	bl	8d8c <__printf_chk@plt>
    f4c8:	ldr	r3, [r4, #16]
    f4cc:	cmp	r3, #0
    f4d0:	beq	f4f0 <fputs@plt+0x65a8>
    f4d4:	ldr	r2, [r4, #12]
    f4d8:	movw	r1, #52708	; 0xcde4
    f4dc:	ldr	r3, [r3, #8]
    f4e0:	movt	r1, #1
    f4e4:	mov	r0, #1
    f4e8:	ldr	r2, [r2, #8]
    f4ec:	bl	8d8c <__printf_chk@plt>
    f4f0:	ldr	r3, [r4, #20]
    f4f4:	cmp	r3, #0
    f4f8:	beq	f518 <fputs@plt+0x65d0>
    f4fc:	ldr	r2, [r4, #12]
    f500:	movw	r1, #52732	; 0xcdfc
    f504:	ldr	r3, [r3, #8]
    f508:	movt	r1, #1
    f50c:	mov	r0, #1
    f510:	ldr	r2, [r2, #8]
    f514:	bl	8d8c <__printf_chk@plt>
    f518:	movw	r0, #52756	; 0xce14
    f51c:	movt	r0, #1
    f520:	bl	8ed0 <puts@plt>
    f524:	ldr	r3, [r4, #12]
    f528:	movw	r1, #52760	; 0xce18
    f52c:	mov	r0, #1
    f530:	movt	r1, #1
    f534:	ldr	r2, [r4, #8]
    f538:	ldr	r3, [r3, #8]
    f53c:	bl	8d8c <__printf_chk@plt>
    f540:	ldr	r3, [r4, #16]
    f544:	cmp	r3, #0
    f548:	beq	f568 <fputs@plt+0x6620>
    f54c:	ldr	r2, [r4, #12]
    f550:	movw	r1, #52732	; 0xcdfc
    f554:	ldr	r3, [r3, #8]
    f558:	movt	r1, #1
    f55c:	mov	r0, #1
    f560:	ldr	r2, [r2, #8]
    f564:	bl	8d8c <__printf_chk@plt>
    f568:	ldr	r3, [r4, #20]
    f56c:	cmp	r3, #0
    f570:	beq	f590 <fputs@plt+0x6648>
    f574:	ldr	r2, [r4, #12]
    f578:	movw	r1, #52708	; 0xcde4
    f57c:	ldr	r3, [r3, #8]
    f580:	movt	r1, #1
    f584:	mov	r0, #1
    f588:	ldr	r2, [r2, #8]
    f58c:	bl	8d8c <__printf_chk@plt>
    f590:	ldr	r2, [r4, #8]
    f594:	movw	r1, #52780	; 0xce2c
    f598:	mov	r0, #1
    f59c:	movt	r1, #1
    f5a0:	bl	8d8c <__printf_chk@plt>
    f5a4:	ldr	r3, [r4, #12]
    f5a8:	movw	r1, #52760	; 0xce18
    f5ac:	mov	r0, #1
    f5b0:	movt	r1, #1
    f5b4:	ldr	r2, [r4, #8]
    f5b8:	ldr	r3, [r3, #8]
    f5bc:	bl	8d8c <__printf_chk@plt>
    f5c0:	ldr	r3, [r4, #20]
    f5c4:	cmp	r3, #0
    f5c8:	beq	f5e0 <fputs@plt+0x6698>
    f5cc:	movw	r1, #52796	; 0xce3c
    f5d0:	ldr	r2, [r3, #8]
    f5d4:	mov	r0, #1
    f5d8:	movt	r1, #1
    f5dc:	bl	8d8c <__printf_chk@plt>
    f5e0:	ldr	r3, [r4, #16]
    f5e4:	cmp	r3, #0
    f5e8:	beq	f600 <fputs@plt+0x66b8>
    f5ec:	movw	r1, #52796	; 0xce3c
    f5f0:	ldr	r2, [r3, #8]
    f5f4:	mov	r0, #1
    f5f8:	movt	r1, #1
    f5fc:	bl	8d8c <__printf_chk@plt>
    f600:	mov	r0, #10
    f604:	bl	8db0 <putchar@plt>
    f608:	cmp	r6, #0
    f60c:	bne	f778 <fputs@plt+0x6830>
    f610:	ldr	r3, [r4, #20]
    f614:	cmp	r3, #0
    f618:	beq	f79c <fputs@plt+0x6854>
    f61c:	movw	r2, #41532	; 0xa23c
    f620:	movt	r2, #2
    f624:	ldr	ip, [r3, #8]
    f628:	movw	r3, #41540	; 0xa244
    f62c:	ldr	r0, [r2]
    f630:	movt	r3, #2
    f634:	ldr	r2, [r4, #12]
    f638:	movw	r1, #52848	; 0xce70
    f63c:	str	ip, [sp]
    f640:	movt	r1, #1
    f644:	str	r0, [sp, #4]
    f648:	mov	r0, #1
    f64c:	ldr	ip, [r2, #8]
    f650:	ldr	r3, [r3]
    f654:	ldr	r2, [r4, #8]
    f658:	str	ip, [sp, #8]
    f65c:	bl	8d8c <__printf_chk@plt>
    f660:	ldr	r0, [r4, #20]
    f664:	movw	r3, #41524	; 0xa234
    f668:	movt	r3, #2
    f66c:	ldr	r2, [r4, #8]
    f670:	movw	r1, #52888	; 0xce98
    f674:	ldr	r3, [r3]
    f678:	movt	r1, #1
    f67c:	ldr	ip, [r0, #8]
    f680:	mov	r0, #1
    f684:	str	r3, [sp, #4]
    f688:	mov	r3, r2
    f68c:	str	ip, [sp]
    f690:	bl	8d8c <__printf_chk@plt>
    f694:	ldr	r3, [r4, #16]
    f698:	cmp	r3, #0
    f69c:	beq	f7c4 <fputs@plt+0x687c>
    f6a0:	movw	r2, #41528	; 0xa238
    f6a4:	movt	r2, #2
    f6a8:	ldr	ip, [r3, #8]
    f6ac:	movw	r3, #41536	; 0xa240
    f6b0:	ldr	r0, [r2]
    f6b4:	movt	r3, #2
    f6b8:	ldr	r2, [r4, #12]
    f6bc:	movw	r1, #52920	; 0xceb8
    f6c0:	str	ip, [sp]
    f6c4:	movt	r1, #1
    f6c8:	str	r0, [sp, #4]
    f6cc:	mov	r0, #1
    f6d0:	ldr	ip, [r2, #8]
    f6d4:	ldr	r3, [r3]
    f6d8:	ldr	r2, [r4, #8]
    f6dc:	str	ip, [sp, #8]
    f6e0:	bl	8d8c <__printf_chk@plt>
    f6e4:	ldr	r0, [r4, #16]
    f6e8:	movw	r3, #41524	; 0xa234
    f6ec:	movt	r3, #2
    f6f0:	ldr	r2, [r4, #8]
    f6f4:	movw	r1, #52960	; 0xcee0
    f6f8:	ldr	ip, [r0, #8]
    f6fc:	movt	r1, #1
    f700:	ldr	r3, [r3]
    f704:	mov	r0, #1
    f708:	str	ip, [sp]
    f70c:	str	r3, [sp, #4]
    f710:	mov	r3, r2
    f714:	bl	8d8c <__printf_chk@plt>
    f718:	mov	r0, r6
    f71c:	add	sp, sp, #16
    f720:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    f724:	ldr	r3, [r4, #16]
    f728:	mov	r5, #1
    f72c:	ldr	r8, [r3, #8]
    f730:	b	f410 <fputs@plt+0x64c8>
    f734:	movw	r1, #58368	; 0xe400
    f738:	movt	r1, #2
    f73c:	movw	r0, #52644	; 0xcda4
    f740:	movt	r0, #1
    f744:	mov	r2, r1
    f748:	mov	r3, r1
    f74c:	bl	178cc <fputs@plt+0xe984>
    f750:	b	f458 <fputs@plt+0x6510>
    f754:	movw	r3, #53296	; 0xd030
    f758:	movt	r3, #2
    f75c:	ldr	r3, [r3]
    f760:	cmp	r3, #0
    f764:	bne	f3c0 <fputs@plt+0x6478>
    f768:	b	f3bc <fputs@plt+0x6474>
    f76c:	mvn	r8, #0
    f770:	mov	r9, r5
    f774:	b	f410 <fputs@plt+0x64c8>
    f778:	mov	r3, r8
    f77c:	movw	r1, #52808	; 0xce48
    f780:	mov	r0, #1
    f784:	movt	r1, #1
    f788:	ldr	r2, [r4, #8]
    f78c:	bl	8d8c <__printf_chk@plt>
    f790:	ldr	r3, [r4, #20]
    f794:	cmp	r3, #0
    f798:	bne	f61c <fputs@plt+0x66d4>
    f79c:	ldr	r3, [r4, #12]
    f7a0:	movw	r1, #50416	; 0xc4f0
    f7a4:	mov	r0, #1
    f7a8:	movt	r1, #1
    f7ac:	ldr	r2, [r4, #8]
    f7b0:	ldr	r3, [r3, #8]
    f7b4:	bl	8d8c <__printf_chk@plt>
    f7b8:	ldr	r3, [r4, #16]
    f7bc:	cmp	r3, #0
    f7c0:	bne	f6a0 <fputs@plt+0x6758>
    f7c4:	ldr	r3, [r4, #12]
    f7c8:	movw	r1, #50436	; 0xc504
    f7cc:	ldr	r2, [r4, #8]
    f7d0:	movt	r1, #1
    f7d4:	mov	r0, #1
    f7d8:	ldr	r3, [r3, #8]
    f7dc:	bl	8d8c <__printf_chk@plt>
    f7e0:	mov	r0, r6
    f7e4:	add	sp, sp, #16
    f7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    f7ec:	movw	r1, #58368	; 0xe400
    f7f0:	movt	r1, #2
    f7f4:	movw	r0, #52644	; 0xcda4
    f7f8:	movt	r0, #1
    f7fc:	mov	r3, r1
    f800:	mov	r2, r1
    f804:	bl	178cc <fputs@plt+0xe984>
    f808:	ldr	r3, [r4, #12]
    f80c:	mov	r6, r9
    f810:	ldr	r3, [r3, #8]
    f814:	b	f4b4 <fputs@plt+0x656c>
    f818:	push	{r4, r5, r6, lr}
    f81c:	movw	r4, #45048	; 0xaff8
    f820:	movt	r4, #2
    f824:	mov	r5, r0
    f828:	mov	r1, #1
    f82c:	mov	r2, #2
    f830:	ldr	r3, [r4]
    f834:	movw	r0, #61204	; 0xef14
    f838:	movt	r0, #1
    f83c:	bl	8e4c <fwrite@plt>
    f840:	ldr	r0, [r5, #12]
    f844:	ldr	r3, [r0]
    f848:	ldr	r3, [r3]
    f84c:	blx	r3
    f850:	ldr	r3, [r4]
    f854:	movw	r0, #46652	; 0xb63c
    f858:	mov	r1, #1
    f85c:	movt	r0, #1
    f860:	mov	r2, #2
    f864:	bl	8e4c <fwrite@plt>
    f868:	ldr	r3, [r5, #16]
    f86c:	cmp	r3, #0
    f870:	beq	f8b4 <fputs@plt+0x696c>
    f874:	mov	r1, #1
    f878:	mov	r2, #8
    f87c:	ldr	r3, [r4]
    f880:	movw	r0, #52992	; 0xcf00
    f884:	movt	r0, #1
    f888:	bl	8e4c <fwrite@plt>
    f88c:	ldr	r0, [r5, #16]
    f890:	ldr	r3, [r0]
    f894:	ldr	r3, [r3]
    f898:	blx	r3
    f89c:	movw	r0, #46652	; 0xb63c
    f8a0:	mov	r1, #1
    f8a4:	movt	r0, #1
    f8a8:	mov	r2, #2
    f8ac:	ldr	r3, [r4]
    f8b0:	bl	8e4c <fwrite@plt>
    f8b4:	ldr	r3, [r5, #20]
    f8b8:	cmp	r3, #0
    f8bc:	popeq	{r4, r5, r6, pc}
    f8c0:	mov	r1, #1
    f8c4:	mov	r2, #6
    f8c8:	ldr	r3, [r4]
    f8cc:	movw	r0, #53004	; 0xcf0c
    f8d0:	movt	r0, #1
    f8d4:	bl	8e4c <fwrite@plt>
    f8d8:	ldr	r0, [r5, #20]
    f8dc:	ldr	r3, [r0]
    f8e0:	ldr	r3, [r3]
    f8e4:	blx	r3
    f8e8:	ldr	r3, [r4]
    f8ec:	movw	r0, #46652	; 0xb63c
    f8f0:	mov	r1, #1
    f8f4:	movt	r0, #1
    f8f8:	mov	r2, #2
    f8fc:	pop	{r4, r5, r6, lr}
    f900:	b	8e4c <fwrite@plt>
    f904:	push	{r3, r4, r5, r6, r7, lr}
    f908:	mov	r5, r0
    f90c:	mov	r0, #24
    f910:	mov	r7, r1
    f914:	mov	r6, r2
    f918:	bl	18c38 <_Znwj@@Base>
    f91c:	mov	r4, r0
    f920:	bl	e7d4 <fputs@plt+0x588c>
    f924:	ldr	r2, [r5, #4]
    f928:	mov	r0, r4
    f92c:	ldr	r3, [pc, #32]	; f954 <fputs@plt+0x6a0c>
    f930:	str	r5, [r4, #12]
    f934:	str	r2, [r4, #4]
    f938:	str	r7, [r4, #16]
    f93c:	str	r6, [r4, #20]
    f940:	str	r3, [r4]
    f944:	pop	{r3, r4, r5, r6, r7, pc}
    f948:	mov	r0, r4
    f94c:	bl	18c88 <_ZdlPv@@Base>
    f950:	bl	8dc8 <__cxa_end_cleanup@plt>
    f954:	andeq	ip, r1, r8, lsl #24
    f958:	push	{r3, r4, r5, r6, r7, lr}
    f95c:	mov	r5, r1
    f960:	mov	r4, r0
    f964:	mov	r6, r2
    f968:	mov	r7, r3
    f96c:	bl	e7d4 <fputs@plt+0x588c>
    f970:	ldr	r3, [r5, #4]
    f974:	mov	r0, r4
    f978:	ldr	r2, [pc, #20]	; f994 <fputs@plt+0x6a4c>
    f97c:	str	r6, [r4, #16]
    f980:	str	r5, [r4, #12]
    f984:	str	r3, [r4, #4]
    f988:	str	r7, [r4, #20]
    f98c:	str	r2, [r4]
    f990:	pop	{r3, r4, r5, r6, r7, pc}
    f994:	andeq	ip, r1, r8, lsl #24
    f998:	bx	lr
    f99c:	push	{r3, r4, r5, r6, r7, lr}
    f9a0:	mov	r5, r0
    f9a4:	ldr	r3, [r0, #24]
    f9a8:	mov	r6, r1
    f9ac:	mov	r7, r2
    f9b0:	cmp	r3, #0
    f9b4:	pople	{r3, r4, r5, r6, r7, pc}
    f9b8:	mov	r4, #0
    f9bc:	ldr	r3, [r5, #20]
    f9c0:	mov	r1, r6
    f9c4:	mov	r2, r7
    f9c8:	ldr	r0, [r3, r4, lsl #2]
    f9cc:	add	r4, r4, #1
    f9d0:	ldr	r3, [r0]
    f9d4:	ldr	r3, [r3, #48]	; 0x30
    f9d8:	blx	r3
    f9dc:	ldr	r3, [r5, #24]
    f9e0:	cmp	r3, r4
    f9e4:	bgt	f9bc <fputs@plt+0x6a74>
    f9e8:	pop	{r3, r4, r5, r6, r7, pc}
    f9ec:	ldr	r2, [r0, #24]
    f9f0:	ldr	r3, [r0, #20]
    f9f4:	sub	r2, r2, #-1073741823	; 0xc0000001
    f9f8:	push	{r4, lr}
    f9fc:	mov	r4, r0
    fa00:	ldr	r0, [r3, r2, lsl #2]
    fa04:	ldr	r3, [r0]
    fa08:	ldr	r3, [r3, #32]
    fa0c:	blx	r3
    fa10:	cmp	r0, #0
    fa14:	beq	fa38 <fputs@plt+0x6af0>
    fa18:	ldr	r2, [r4, #24]
    fa1c:	ldr	r3, [r4, #20]
    fa20:	sub	r2, r2, #-1073741823	; 0xc0000001
    fa24:	ldr	r1, [r4, #28]
    fa28:	ldr	r0, [r3, r2, lsl #2]
    fa2c:	ldr	r3, [r0]
    fa30:	ldr	r3, [r3, #12]
    fa34:	blx	r3
    fa38:	ldr	r2, [r4, #24]
    fa3c:	ldr	r3, [r4, #20]
    fa40:	sub	r2, r2, #-1073741823	; 0xc0000001
    fa44:	ldr	r0, [r3, r2, lsl #2]
    fa48:	ldr	r3, [r0]
    fa4c:	ldr	r3, [r3, #16]
    fa50:	blx	r3
    fa54:	ldr	ip, [r4, #24]
    fa58:	ldr	r3, [r4, #20]
    fa5c:	movw	r1, #50456	; 0xc518
    fa60:	sub	ip, ip, #-1073741823	; 0xc0000001
    fa64:	ldr	r2, [r4, #8]
    fa68:	movt	r1, #1
    fa6c:	mov	r0, #1
    fa70:	ldr	r3, [r3, ip, lsl #2]
    fa74:	pop	{r4, lr}
    fa78:	ldr	r3, [r3, #8]
    fa7c:	b	8d8c <__printf_chk@plt>
    fa80:	movw	r1, #61192	; 0xef08
    fa84:	add	r0, r0, #16
    fa88:	movt	r1, #1
    fa8c:	b	eec8 <fputs@plt+0x5f80>
    fa90:	add	r0, r0, #16
    fa94:	b	ed58 <fputs@plt+0x5e10>
    fa98:	cmp	r2, #8
    fa9c:	cmpne	r1, #8
    faa0:	movne	r3, #0
    faa4:	moveq	r3, #1
    faa8:	beq	fb18 <fputs@plt+0x6bd0>
    faac:	cmp	r1, #6
    fab0:	beq	fb00 <fputs@plt+0x6bb8>
    fab4:	cmp	r2, #5
    fab8:	cmpne	r1, #4
    fabc:	movne	ip, #0
    fac0:	moveq	ip, #1
    fac4:	beq	fb30 <fputs@plt+0x6be8>
    fac8:	cmp	r2, #2
    facc:	cmpne	r1, #2
    fad0:	movne	r3, #0
    fad4:	moveq	r3, #1
    fad8:	beq	fb38 <fputs@plt+0x6bf0>
    fadc:	cmp	r2, #3
    fae0:	beq	fb20 <fputs@plt+0x6bd8>
    fae4:	cmp	r1, #3
    fae8:	beq	fb28 <fputs@plt+0x6be0>
    faec:	cmp	r2, #1
    faf0:	beq	fb08 <fputs@plt+0x6bc0>
    faf4:	cmp	r2, #7
    faf8:	cmpne	r1, #7
    fafc:	bne	fb68 <fputs@plt+0x6c20>
    fb00:	cmp	r0, #0
    fb04:	bne	fb30 <fputs@plt+0x6be8>
    fb08:	movw	r3, #41168	; 0xa0d0
    fb0c:	movt	r3, #2
    fb10:	ldr	r0, [r3]
    fb14:	bx	lr
    fb18:	mov	r0, #0
    fb1c:	bx	lr
    fb20:	cmp	r1, #3
    fb24:	beq	fb30 <fputs@plt+0x6be8>
    fb28:	cmp	r0, #0
    fb2c:	beq	fb58 <fputs@plt+0x6c10>
    fb30:	mov	r0, r3
    fb34:	bx	lr
    fb38:	cmp	r0, #0
    fb3c:	bne	fb50 <fputs@plt+0x6c08>
    fb40:	movw	r3, #41600	; 0xa280
    fb44:	movt	r3, #2
    fb48:	ldr	r0, [r3]
    fb4c:	bx	lr
    fb50:	mov	r0, ip
    fb54:	bx	lr
    fb58:	movw	r3, #41164	; 0xa0cc
    fb5c:	movt	r3, #2
    fb60:	ldr	r0, [r3]
    fb64:	bx	lr
    fb68:	cmp	r1, #1
    fb6c:	cmpeq	r2, #0
    fb70:	movne	r0, #0
    fb74:	moveq	r0, #1
    fb78:	beq	fb08 <fputs@plt+0x6bc0>
    fb7c:	bx	lr
    fb80:	push	{r4, r5, r6, r7, r8, lr}
    fb84:	movw	r8, #45068	; 0xb00c
    fb88:	movt	r8, #2
    fb8c:	mov	r7, r0
    fb90:	ldr	r0, [r8]
    fb94:	cmp	r0, #1
    fb98:	beq	fc3c <fputs@plt+0x6cf4>
    fb9c:	ldr	r3, [r7, #24]
    fba0:	cmp	r3, #0
    fba4:	ble	fc24 <fputs@plt+0x6cdc>
    fba8:	mov	r6, #0
    fbac:	mov	r4, r6
    fbb0:	cmp	r0, #0
    fbb4:	bne	fbf4 <fputs@plt+0x6cac>
    fbb8:	cmp	r4, #0
    fbbc:	ldr	r3, [r7, #20]
    fbc0:	beq	fbf8 <fputs@plt+0x6cb0>
    fbc4:	ldr	r5, [r3, r6]!
    fbc8:	ldr	r0, [r7, #12]
    fbcc:	ldr	r3, [r3, #-4]
    fbd0:	ldr	r2, [r5, #4]
    fbd4:	ldr	r1, [r3, #4]
    fbd8:	bl	fa98 <fputs@plt+0x6b50>
    fbdc:	movw	r1, #50628	; 0xc5c4
    fbe0:	movt	r1, #1
    fbe4:	subs	r2, r0, #0
    fbe8:	mov	r0, #1
    fbec:	ble	fbfc <fputs@plt+0x6cb4>
    fbf0:	bl	8d8c <__printf_chk@plt>
    fbf4:	ldr	r3, [r7, #20]
    fbf8:	ldr	r5, [r3, r6]
    fbfc:	ldr	r3, [r5]
    fc00:	mov	r0, r5
    fc04:	add	r4, r4, #1
    fc08:	add	r6, r6, #4
    fc0c:	ldr	r3, [r3, #24]
    fc10:	blx	r3
    fc14:	ldr	r3, [r7, #24]
    fc18:	ldr	r0, [r8]
    fc1c:	cmp	r3, r4
    fc20:	bgt	fbb0 <fputs@plt+0x6c68>
    fc24:	cmp	r0, #1
    fc28:	popne	{r4, r5, r6, r7, r8, pc}
    fc2c:	movw	r1, #53120	; 0xcf80
    fc30:	movt	r1, #1
    fc34:	pop	{r4, r5, r6, r7, r8, lr}
    fc38:	b	8d8c <__printf_chk@plt>
    fc3c:	movw	r1, #53112	; 0xcf78
    fc40:	movt	r1, #1
    fc44:	bl	8d8c <__printf_chk@plt>
    fc48:	ldr	r0, [r8]
    fc4c:	b	fb9c <fputs@plt+0x6c54>
    fc50:	mov	r0, #0
    fc54:	bx	lr
    fc58:	push	{r3, r4, r5, r6, r7, lr}
    fc5c:	mov	r7, r0
    fc60:	ldr	r3, [r1]
    fc64:	mov	r0, r1
    fc68:	mov	r4, r1
    fc6c:	ldr	r3, [r3, #28]
    fc70:	blx	r3
    fc74:	subs	r5, r0, #0
    fc78:	beq	fcd8 <fputs@plt+0x6d90>
    fc7c:	ldr	r3, [r5, #24]
    fc80:	cmp	r3, #0
    fc84:	addgt	r7, r7, #16
    fc88:	movgt	r4, #0
    fc8c:	movgt	r6, r4
    fc90:	ble	fcbc <fputs@plt+0x6d74>
    fc94:	ldr	r3, [r5, #20]
    fc98:	mov	r0, r7
    fc9c:	ldr	r1, [r3, r4, lsl #2]
    fca0:	bl	ec80 <fputs@plt+0x5d38>
    fca4:	ldr	r2, [r5, #20]
    fca8:	ldr	r3, [r5, #24]
    fcac:	str	r6, [r2, r4, lsl #2]
    fcb0:	add	r4, r4, #1
    fcb4:	cmp	r3, r4
    fcb8:	bgt	fc94 <fputs@plt+0x6d4c>
    fcbc:	ldr	r3, [r5]
    fcc0:	mov	r2, #0
    fcc4:	mov	r0, r5
    fcc8:	str	r2, [r5, #24]
    fccc:	ldr	r3, [r3, #8]
    fcd0:	blx	r3
    fcd4:	pop	{r3, r4, r5, r6, r7, pc}
    fcd8:	add	r0, r7, #16
    fcdc:	mov	r1, r4
    fce0:	pop	{r3, r4, r5, r6, r7, lr}
    fce4:	b	ec80 <fputs@plt+0x5d38>
    fce8:	push	{r4, r5, r6, r7, r8, lr}
    fcec:	mov	r4, r1
    fcf0:	mov	r8, r0
    fcf4:	bl	e7d4 <fputs@plt+0x588c>
    fcf8:	ldr	r3, [pc, #180]	; fdb4 <fputs@plt+0x6e6c>
    fcfc:	mov	r6, r8
    fd00:	mov	r1, r4
    fd04:	str	r3, [r6], #16
    fd08:	mov	r0, r6
    fd0c:	bl	ec24 <fputs@plt+0x5cdc>
    fd10:	ldr	r3, [r4]
    fd14:	mvn	r2, #0
    fd18:	mov	r0, r4
    fd1c:	str	r2, [r8, #28]
    fd20:	ldr	r3, [r3, #28]
    fd24:	blx	r3
    fd28:	subs	r5, r0, #0
    fd2c:	beq	fd94 <fputs@plt+0x6e4c>
    fd30:	ldr	r2, [r5, #20]
    fd34:	ldr	r1, [r5, #24]
    fd38:	ldr	r3, [r8, #20]
    fd3c:	ldr	r2, [r2]
    fd40:	cmp	r1, #1
    fd44:	movgt	r4, #1
    fd48:	movgt	r7, #0
    fd4c:	str	r2, [r3]
    fd50:	ble	fd7c <fputs@plt+0x6e34>
    fd54:	ldr	r3, [r5, #20]
    fd58:	mov	r0, r6
    fd5c:	ldr	r1, [r3, r4, lsl #2]
    fd60:	bl	ec80 <fputs@plt+0x5d38>
    fd64:	ldr	r2, [r5, #20]
    fd68:	ldr	r3, [r5, #24]
    fd6c:	str	r7, [r2, r4, lsl #2]
    fd70:	add	r4, r4, #1
    fd74:	cmp	r3, r4
    fd78:	bgt	fd54 <fputs@plt+0x6e0c>
    fd7c:	ldr	r3, [r5]
    fd80:	mov	r2, #0
    fd84:	mov	r0, r5
    fd88:	str	r2, [r5, #24]
    fd8c:	ldr	r3, [r3, #8]
    fd90:	blx	r3
    fd94:	mov	r0, r8
    fd98:	pop	{r4, r5, r6, r7, r8, pc}
    fd9c:	mov	r0, r8
    fda0:	bl	ddfc <fputs@plt+0x4eb4>
    fda4:	bl	8dc8 <__cxa_end_cleanup@plt>
    fda8:	mov	r0, r6
    fdac:	bl	ecf4 <fputs@plt+0x5dac>
    fdb0:	b	fd9c <fputs@plt+0x6e54>
    fdb4:	andeq	ip, r1, r0, lsr #30
    fdb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    fdbc:	subs	r5, r1, #0
    fdc0:	mov	r7, r0
    fdc4:	ble	ff50 <fputs@plt+0x7008>
    fdc8:	ldr	r9, [r0, #24]
    fdcc:	cmp	r9, #1
    fdd0:	ble	ff68 <fputs@plt+0x7020>
    fdd4:	ldr	r6, [r0, #20]
    fdd8:	mov	r4, #1
    fddc:	ldr	sl, [r0, #12]
    fde0:	mov	r8, #0
    fde4:	sub	r6, r6, #4
    fde8:	b	fdf4 <fputs@plt+0x6eac>
    fdec:	cmp	r4, r9
    fdf0:	beq	fe1c <fputs@plt+0x6ed4>
    fdf4:	ldr	r2, [r6, #4]!
    fdf8:	mov	r0, sl
    fdfc:	add	r4, r4, #1
    fe00:	ldr	r3, [r6, #4]
    fe04:	ldr	r1, [r2, #4]
    fe08:	ldr	r2, [r3, #4]
    fe0c:	bl	fa98 <fputs@plt+0x6b50>
    fe10:	cmp	r5, r4
    fe14:	add	r8, r8, r0
    fe18:	bge	fdec <fputs@plt+0x6ea4>
    fe1c:	mov	r2, r8
    fe20:	movw	r1, #53148	; 0xcf9c
    fe24:	mov	r0, #1
    fe28:	movt	r1, #1
    fe2c:	bl	8d8c <__printf_chk@plt>
    fe30:	mov	r4, #0
    fe34:	b	fe44 <fputs@plt+0x6efc>
    fe38:	add	r4, r4, #1
    fe3c:	cmp	r4, r5
    fe40:	beq	fe88 <fputs@plt+0x6f40>
    fe44:	ldr	r3, [r7, #20]
    fe48:	ldr	r0, [r3, r4, lsl #2]
    fe4c:	ldr	r3, [r0]
    fe50:	ldr	r3, [r3, #32]
    fe54:	blx	r3
    fe58:	cmp	r0, #0
    fe5c:	bne	fe38 <fputs@plt+0x6ef0>
    fe60:	ldr	r3, [r7, #20]
    fe64:	movw	r1, #53128	; 0xcf88
    fe68:	mov	r0, #1
    fe6c:	movt	r1, #1
    fe70:	ldr	r3, [r3, r4, lsl #2]
    fe74:	add	r4, r4, #1
    fe78:	ldr	r2, [r3, #8]
    fe7c:	bl	8d8c <__printf_chk@plt>
    fe80:	cmp	r4, r5
    fe84:	bne	fe44 <fputs@plt+0x6efc>
    fe88:	mov	r4, #0
    fe8c:	ldr	r3, [r7, #20]
    fe90:	ldr	r0, [r3, r4, lsl #2]
    fe94:	add	r4, r4, #1
    fe98:	ldr	r3, [r0]
    fe9c:	ldr	r3, [r3, #32]
    fea0:	blx	r3
    fea4:	cmp	r5, r4
    fea8:	movle	r3, #0
    feac:	movgt	r3, #1
    feb0:	cmp	r0, #0
    feb4:	movne	r3, #0
    feb8:	cmp	r3, #0
    febc:	bne	fe8c <fputs@plt+0x6f44>
    fec0:	cmp	r0, #0
    fec4:	bne	fed4 <fputs@plt+0x6f8c>
    fec8:	mov	r0, #10
    fecc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    fed0:	b	8db0 <putchar@plt>
    fed4:	movw	r1, #53140	; 0xcf94
    fed8:	mov	r0, #1
    fedc:	movt	r1, #1
    fee0:	mov	r4, r3
    fee4:	bl	8d8c <__printf_chk@plt>
    fee8:	b	fef8 <fputs@plt+0x6fb0>
    feec:	add	r4, r4, #1
    fef0:	cmp	r4, r5
    fef4:	beq	ff34 <fputs@plt+0x6fec>
    fef8:	ldr	r3, [r7, #20]
    fefc:	ldr	r0, [r3, r4, lsl #2]
    ff00:	ldr	r3, [r0]
    ff04:	ldr	r3, [r3, #32]
    ff08:	blx	r3
    ff0c:	cmp	r0, #0
    ff10:	beq	feec <fputs@plt+0x6fa4>
    ff14:	ldr	r3, [r7, #20]
    ff18:	ldr	r0, [r3, r4, lsl #2]
    ff1c:	add	r4, r4, #1
    ff20:	ldr	r3, [r0]
    ff24:	ldr	r3, [r3, #24]
    ff28:	blx	r3
    ff2c:	cmp	r4, r5
    ff30:	bne	fef8 <fputs@plt+0x6fb0>
    ff34:	movw	r1, #53476	; 0xd0e4
    ff38:	mov	r0, #1
    ff3c:	movt	r1, #1
    ff40:	bl	8d8c <__printf_chk@plt>
    ff44:	mov	r0, #10
    ff48:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    ff4c:	b	8db0 <putchar@plt>
    ff50:	movw	r1, #53148	; 0xcf9c
    ff54:	mov	r2, #0
    ff58:	movt	r1, #1
    ff5c:	mov	r0, #1
    ff60:	bl	8d8c <__printf_chk@plt>
    ff64:	b	fec8 <fputs@plt+0x6f80>
    ff68:	mov	r8, #0
    ff6c:	b	fe1c <fputs@plt+0x6ed4>
    ff70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    ff74:	mov	r4, r0
    ff78:	ldr	r0, [r0, #24]
    ff7c:	mov	r7, r1
    ff80:	str	r1, [r4, #28]
    ff84:	cmp	r0, #0
    ff88:	mov	r6, r0
    ff8c:	ble	1001c <fputs@plt+0x70d4>
    ff90:	ldr	r2, [r4, #20]
    ff94:	mov	r6, #0
    ff98:	mov	ip, r6
    ff9c:	sub	r2, r2, #4
    ffa0:	b	ffd8 <fputs@plt+0x7090>
    ffa4:	sub	r1, r3, #5
    ffa8:	cmp	r3, #3
    ffac:	cmpne	r1, #1
    ffb0:	bhi	ffcc <fputs@plt+0x7084>
    ffb4:	cmp	r6, #0
    ffb8:	beq	ffcc <fputs@plt+0x7084>
    ffbc:	ldr	r3, [r2, #-4]
    ffc0:	ldr	r1, [r3, #4]
    ffc4:	cmp	r1, #2
    ffc8:	streq	ip, [r3, #4]
    ffcc:	add	r6, r6, #1
    ffd0:	cmp	r6, r0
    ffd4:	beq	1001c <fputs@plt+0x70d4>
    ffd8:	ldr	r1, [r2, #4]!
    ffdc:	ldr	r3, [r1, #4]
    ffe0:	cmp	r3, #2
    ffe4:	bne	ffa4 <fputs@plt+0x705c>
    ffe8:	cmp	r6, #0
    ffec:	beq	1000c <fputs@plt+0x70c4>
    fff0:	ldr	r3, [r2, #-4]
    fff4:	ldr	r3, [r3, #4]
    fff8:	sub	lr, r3, #1
    fffc:	cmp	lr, #3
   10000:	bls	1000c <fputs@plt+0x70c4>
   10004:	cmp	r3, #6
   10008:	bne	ffcc <fputs@plt+0x7084>
   1000c:	add	r6, r6, #1
   10010:	str	ip, [r1, #4]
   10014:	cmp	r6, r0
   10018:	bne	ffd8 <fputs@plt+0x7090>
   1001c:	mov	r9, #4
   10020:	mov	r5, #0
   10024:	b	1003c <fputs@plt+0x70f4>
   10028:	cmp	sl, #0
   1002c:	bne	10474 <fputs@plt+0x752c>
   10030:	ldr	r6, [r4, #24]
   10034:	add	r9, r9, #4
   10038:	mov	r5, r8
   1003c:	cmp	r5, r6
   10040:	bge	100bc <fputs@plt+0x7174>
   10044:	cmp	r5, #0
   10048:	beq	10074 <fputs@plt+0x712c>
   1004c:	ldr	r3, [r4, #20]
   10050:	add	r3, r3, r9
   10054:	ldr	r0, [r3, #-8]
   10058:	ldr	r3, [r0]
   1005c:	ldr	r3, [r3, #44]	; 0x2c
   10060:	blx	r3
   10064:	ldr	r6, [r4, #24]
   10068:	cmp	r0, #0
   1006c:	movne	sl, #1
   10070:	bne	10078 <fputs@plt+0x7130>
   10074:	mov	sl, #0
   10078:	add	r8, r5, #1
   1007c:	cmp	r8, r6
   10080:	bge	10028 <fputs@plt+0x70e0>
   10084:	ldr	r3, [r4, #20]
   10088:	ldr	r0, [r3, r9]
   1008c:	ldr	r3, [r0]
   10090:	ldr	r3, [r3, #40]	; 0x28
   10094:	blx	r3
   10098:	cmp	r0, #0
   1009c:	beq	10028 <fputs@plt+0x70e0>
   100a0:	orr	r1, sl, #2
   100a4:	ldr	r3, [r4, #20]
   100a8:	ldr	r0, [r3, r5, lsl #2]
   100ac:	ldr	r3, [r0]
   100b0:	ldr	r3, [r3, #52]	; 0x34
   100b4:	blx	r3
   100b8:	b	10030 <fputs@plt+0x70e8>
   100bc:	cmp	r7, #1
   100c0:	movgt	r9, #0
   100c4:	movle	r9, #1
   100c8:	cmp	r6, #1
   100cc:	str	r9, [r4, #12]
   100d0:	ble	1046c <fputs@plt+0x7524>
   100d4:	ldr	sl, [r4, #20]
   100d8:	mov	r8, #0
   100dc:	add	r5, sl, #4
   100e0:	add	sl, sl, r6, lsl #2
   100e4:	mov	r2, r5
   100e8:	ldr	r1, [r5, #-4]
   100ec:	ldr	r3, [r2]
   100f0:	mov	r0, r9
   100f4:	add	r5, r5, #4
   100f8:	ldr	r1, [r1, #4]
   100fc:	ldr	r2, [r3, #4]
   10100:	bl	fa98 <fputs@plt+0x6b50>
   10104:	cmp	r5, sl
   10108:	add	r8, r8, r0
   1010c:	bne	100e4 <fputs@plt+0x719c>
   10110:	cmp	r6, #0
   10114:	mov	r6, #0
   10118:	ble	101ac <fputs@plt+0x7264>
   1011c:	mov	r5, r6
   10120:	b	10134 <fputs@plt+0x71ec>
   10124:	ldr	r3, [r4, #24]
   10128:	add	r5, r5, #1
   1012c:	cmp	r3, r5
   10130:	ble	101ac <fputs@plt+0x7264>
   10134:	ldr	r3, [r4, #20]
   10138:	ldr	r0, [r3, r5, lsl #2]
   1013c:	ldr	r3, [r0]
   10140:	ldr	r3, [r3, #32]
   10144:	blx	r3
   10148:	cmp	r0, #0
   1014c:	bne	10124 <fputs@plt+0x71dc>
   10150:	ldr	r3, [r4, #20]
   10154:	mov	r1, r7
   10158:	ldr	r0, [r3, r5, lsl #2]
   1015c:	ldr	r3, [r0]
   10160:	ldr	r3, [r3, #12]
   10164:	blx	r3
   10168:	subs	r9, r0, #0
   1016c:	beq	10124 <fputs@plt+0x71dc>
   10170:	cmp	r6, #0
   10174:	mov	r1, r5
   10178:	mov	r0, r4
   1017c:	beq	10398 <fputs@plt+0x7450>
   10180:	movw	r1, #58368	; 0xe400
   10184:	movt	r1, #2
   10188:	movw	r0, #52644	; 0xcda4
   1018c:	movt	r0, #1
   10190:	mov	r3, r1
   10194:	mov	r2, r1
   10198:	bl	178cc <fputs@plt+0xe984>
   1019c:	ldr	r3, [r4, #24]
   101a0:	add	r5, r5, #1
   101a4:	cmp	r3, r5
   101a8:	bgt	10134 <fputs@plt+0x71ec>
   101ac:	mov	r3, r8
   101b0:	movw	r1, #53188	; 0xcfc4
   101b4:	mov	r0, #1
   101b8:	movt	r1, #1
   101bc:	ldr	r2, [r4, #8]
   101c0:	bl	8d8c <__printf_chk@plt>
   101c4:	ldr	r3, [r4, #24]
   101c8:	cmp	r3, #0
   101cc:	movgt	r5, #0
   101d0:	bgt	101e8 <fputs@plt+0x72a0>
   101d4:	b	10230 <fputs@plt+0x72e8>
   101d8:	ldr	r3, [r4, #24]
   101dc:	add	r5, r5, #1
   101e0:	cmp	r3, r5
   101e4:	ble	10230 <fputs@plt+0x72e8>
   101e8:	ldr	r3, [r4, #20]
   101ec:	ldr	r0, [r3, r5, lsl #2]
   101f0:	ldr	r3, [r0]
   101f4:	ldr	r3, [r3, #32]
   101f8:	blx	r3
   101fc:	cmp	r0, #0
   10200:	bne	101d8 <fputs@plt+0x7290>
   10204:	ldr	r3, [r4, #20]
   10208:	movw	r1, #53128	; 0xcf88
   1020c:	mov	r0, #1
   10210:	movt	r1, #1
   10214:	ldr	r3, [r3, r5, lsl #2]
   10218:	add	r5, r5, #1
   1021c:	ldr	r2, [r3, #8]
   10220:	bl	8d8c <__printf_chk@plt>
   10224:	ldr	r3, [r4, #24]
   10228:	cmp	r3, r5
   1022c:	bgt	101e8 <fputs@plt+0x72a0>
   10230:	mov	r0, #10
   10234:	bl	8db0 <putchar@plt>
   10238:	movw	r1, #53204	; 0xcfd4
   1023c:	mov	r0, #1
   10240:	movt	r1, #1
   10244:	ldr	r2, [r4, #8]
   10248:	bl	8d8c <__printf_chk@plt>
   1024c:	ldr	r3, [r4, #24]
   10250:	cmp	r3, #0
   10254:	movgt	r5, #0
   10258:	bgt	10270 <fputs@plt+0x7328>
   1025c:	b	102b8 <fputs@plt+0x7370>
   10260:	ldr	r3, [r4, #24]
   10264:	add	r5, r5, #1
   10268:	cmp	r3, r5
   1026c:	ble	102b8 <fputs@plt+0x7370>
   10270:	ldr	r3, [r4, #20]
   10274:	ldr	r0, [r3, r5, lsl #2]
   10278:	ldr	r3, [r0]
   1027c:	ldr	r3, [r3, #32]
   10280:	blx	r3
   10284:	cmp	r0, #0
   10288:	bne	10260 <fputs@plt+0x7318>
   1028c:	ldr	r3, [r4, #20]
   10290:	movw	r1, #53228	; 0xcfec
   10294:	mov	r0, #1
   10298:	movt	r1, #1
   1029c:	ldr	r3, [r3, r5, lsl #2]
   102a0:	add	r5, r5, #1
   102a4:	ldr	r2, [r3, #8]
   102a8:	bl	8d8c <__printf_chk@plt>
   102ac:	ldr	r3, [r4, #24]
   102b0:	cmp	r3, r5
   102b4:	bgt	10270 <fputs@plt+0x7328>
   102b8:	mov	r0, #10
   102bc:	bl	8db0 <putchar@plt>
   102c0:	movw	r1, #53216	; 0xcfe0
   102c4:	mov	r0, #1
   102c8:	movt	r1, #1
   102cc:	ldr	r2, [r4, #8]
   102d0:	bl	8d8c <__printf_chk@plt>
   102d4:	ldr	r3, [r4, #24]
   102d8:	cmp	r3, #0
   102dc:	movgt	r5, #0
   102e0:	bgt	102f8 <fputs@plt+0x73b0>
   102e4:	b	10340 <fputs@plt+0x73f8>
   102e8:	ldr	r3, [r4, #24]
   102ec:	add	r5, r5, #1
   102f0:	cmp	r3, r5
   102f4:	ble	10340 <fputs@plt+0x73f8>
   102f8:	ldr	r3, [r4, #20]
   102fc:	ldr	r0, [r3, r5, lsl #2]
   10300:	ldr	r3, [r0]
   10304:	ldr	r3, [r3, #32]
   10308:	blx	r3
   1030c:	cmp	r0, #0
   10310:	bne	102e8 <fputs@plt+0x73a0>
   10314:	ldr	r3, [r4, #20]
   10318:	movw	r1, #53240	; 0xcff8
   1031c:	mov	r0, #1
   10320:	movt	r1, #1
   10324:	ldr	r3, [r3, r5, lsl #2]
   10328:	add	r5, r5, #1
   1032c:	ldr	r2, [r3, #8]
   10330:	bl	8d8c <__printf_chk@plt>
   10334:	ldr	r3, [r4, #24]
   10338:	cmp	r3, r5
   1033c:	bgt	102f8 <fputs@plt+0x73b0>
   10340:	mov	r0, #10
   10344:	bl	8db0 <putchar@plt>
   10348:	ldr	r3, [r4, #24]
   1034c:	cmp	r3, #0
   10350:	movgt	r5, #0
   10354:	bgt	10364 <fputs@plt+0x741c>
   10358:	b	10390 <fputs@plt+0x7448>
   1035c:	cmp	r0, #0
   10360:	bne	103b0 <fputs@plt+0x7468>
   10364:	ldr	r3, [r4, #20]
   10368:	ldr	r0, [r3, r5, lsl #2]
   1036c:	add	r5, r5, #1
   10370:	ldr	r3, [r0]
   10374:	ldr	r3, [r3, #32]
   10378:	blx	r3
   1037c:	ldr	r3, [r4, #24]
   10380:	cmp	r3, r5
   10384:	bgt	1035c <fputs@plt+0x7414>
   10388:	cmp	r0, #0
   1038c:	bne	103b0 <fputs@plt+0x7468>
   10390:	mov	r0, r6
   10394:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10398:	bl	fdb8 <fputs@plt+0x6e70>
   1039c:	movw	r0, #53164	; 0xcfac
   103a0:	movt	r0, #1
   103a4:	mov	r6, r9
   103a8:	bl	8ed0 <puts@plt>
   103ac:	b	10124 <fputs@plt+0x71dc>
   103b0:	movw	r1, #53252	; 0xd004
   103b4:	mov	r0, #1
   103b8:	movt	r1, #1
   103bc:	ldr	r2, [r4, #8]
   103c0:	bl	8d8c <__printf_chk@plt>
   103c4:	ldr	r3, [r4, #24]
   103c8:	cmp	r3, #0
   103cc:	movgt	r5, #0
   103d0:	bgt	103e8 <fputs@plt+0x74a0>
   103d4:	b	10428 <fputs@plt+0x74e0>
   103d8:	ldr	r3, [r4, #24]
   103dc:	add	r5, r5, #1
   103e0:	cmp	r3, r5
   103e4:	ble	10428 <fputs@plt+0x74e0>
   103e8:	ldr	r3, [r4, #20]
   103ec:	ldr	r0, [r3, r5, lsl #2]
   103f0:	ldr	r3, [r0]
   103f4:	ldr	r3, [r3, #32]
   103f8:	blx	r3
   103fc:	cmp	r0, #0
   10400:	beq	103d8 <fputs@plt+0x7490>
   10404:	ldr	r3, [r4, #20]
   10408:	ldr	r0, [r3, r5, lsl #2]
   1040c:	add	r5, r5, #1
   10410:	ldr	r3, [r0]
   10414:	ldr	r3, [r3, #24]
   10418:	blx	r3
   1041c:	ldr	r3, [r4, #24]
   10420:	cmp	r3, r5
   10424:	bgt	103e8 <fputs@plt+0x74a0>
   10428:	movw	r0, #53476	; 0xd0e4
   1042c:	movt	r0, #1
   10430:	bl	8ed0 <puts@plt>
   10434:	ldr	r2, [r4, #8]
   10438:	movw	r1, #53272	; 0xd018
   1043c:	mov	r0, #1
   10440:	movt	r1, #1
   10444:	mov	r3, r2
   10448:	bl	8d8c <__printf_chk@plt>
   1044c:	ldr	r2, [r4, #8]
   10450:	movw	r1, #53300	; 0xd034
   10454:	mov	r0, #1
   10458:	movt	r1, #1
   1045c:	mov	r3, r2
   10460:	bl	8d8c <__printf_chk@plt>
   10464:	mov	r0, r6
   10468:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1046c:	mov	r8, #0
   10470:	b	10110 <fputs@plt+0x71c8>
   10474:	mov	r1, #1
   10478:	b	100a4 <fputs@plt+0x715c>
   1047c:	ldr	r3, [pc, #40]	; 104ac <fputs@plt+0x7564>
   10480:	push	{r4, lr}
   10484:	mov	r4, r0
   10488:	str	r3, [r0], #16
   1048c:	bl	ecf4 <fputs@plt+0x5dac>
   10490:	mov	r0, r4
   10494:	bl	ddfc <fputs@plt+0x4eb4>
   10498:	mov	r0, r4
   1049c:	pop	{r4, pc}
   104a0:	mov	r0, r4
   104a4:	bl	ddfc <fputs@plt+0x4eb4>
   104a8:	bl	8dc8 <__cxa_end_cleanup@plt>
   104ac:	andeq	ip, r1, r0, lsr #30
   104b0:	ldr	r3, [pc, #48]	; 104e8 <fputs@plt+0x75a0>
   104b4:	push	{r4, lr}
   104b8:	mov	r4, r0
   104bc:	str	r3, [r0], #16
   104c0:	bl	ecf4 <fputs@plt+0x5dac>
   104c4:	mov	r0, r4
   104c8:	bl	ddfc <fputs@plt+0x4eb4>
   104cc:	mov	r0, r4
   104d0:	bl	18c88 <_ZdlPv@@Base>
   104d4:	mov	r0, r4
   104d8:	pop	{r4, pc}
   104dc:	mov	r0, r4
   104e0:	bl	ddfc <fputs@plt+0x4eb4>
   104e4:	bl	8dc8 <__cxa_end_cleanup@plt>
   104e8:	andeq	ip, r1, r0, lsr #30
   104ec:	push	{r3, r4, r5, lr}
   104f0:	mov	r5, r0
   104f4:	ldr	r0, [r0, #16]
   104f8:	add	r4, r1, #1
   104fc:	mov	r1, r4
   10500:	ldr	r3, [r0]
   10504:	ldr	r3, [r3, #56]	; 0x38
   10508:	blx	r3
   1050c:	ldr	r0, [r5, #20]
   10510:	mov	r1, r4
   10514:	ldr	r3, [r0]
   10518:	ldr	r3, [r3, #56]	; 0x38
   1051c:	blx	r3
   10520:	pop	{r3, r4, r5, pc}
   10524:	push	{r4, lr}
   10528:	mov	r4, r0
   1052c:	ldr	r0, [r0, #16]
   10530:	ldr	r3, [pc, #72]	; 10580 <fputs@plt+0x7638>
   10534:	cmp	r0, #0
   10538:	str	r3, [r4]
   1053c:	beq	1054c <fputs@plt+0x7604>
   10540:	ldr	r3, [r0]
   10544:	ldr	r3, [r3, #8]
   10548:	blx	r3
   1054c:	ldr	r0, [r4, #20]
   10550:	cmp	r0, #0
   10554:	beq	10564 <fputs@plt+0x761c>
   10558:	ldr	r3, [r0]
   1055c:	ldr	r3, [r3, #8]
   10560:	blx	r3
   10564:	mov	r0, r4
   10568:	bl	ddfc <fputs@plt+0x4eb4>
   1056c:	mov	r0, r4
   10570:	pop	{r4, pc}
   10574:	mov	r0, r4
   10578:	bl	ddfc <fputs@plt+0x4eb4>
   1057c:	bl	8dc8 <__cxa_end_cleanup@plt>
   10580:	andeq	sp, r1, r0, rrx
   10584:	push	{r4, lr}
   10588:	mov	r4, r0
   1058c:	bl	10524 <fputs@plt+0x75dc>
   10590:	mov	r0, r4
   10594:	bl	18c88 <_ZdlPv@@Base>
   10598:	mov	r0, r4
   1059c:	pop	{r4, pc}
   105a0:	ldr	r3, [r0, #12]
   105a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   105a8:	cmp	r3, #0
   105ac:	sub	sp, sp, #20
   105b0:	mov	r4, r0
   105b4:	mov	r5, r1
   105b8:	bne	1084c <fputs@plt+0x7904>
   105bc:	ldr	r0, [r4, #16]
   105c0:	mov	r1, r5
   105c4:	ldr	r3, [r0]
   105c8:	ldr	r3, [r3, #12]
   105cc:	blx	r3
   105d0:	ldr	r6, [r4, #20]
   105d4:	subs	r9, r0, #0
   105d8:	mov	r0, r5
   105dc:	beq	1064c <fputs@plt+0x7704>
   105e0:	ldr	r2, [r4, #16]
   105e4:	ldr	r3, [r6]
   105e8:	ldr	r8, [r2, #8]
   105ec:	ldr	r5, [r3, #12]
   105f0:	bl	e42c <fputs@plt+0x54e4>
   105f4:	mov	r1, r0
   105f8:	mov	r0, r6
   105fc:	blx	r5
   10600:	subs	r7, r0, #0
   10604:	beq	10668 <fputs@plt+0x7720>
   10608:	movw	r1, #58368	; 0xe400
   1060c:	movt	r1, #2
   10610:	movw	r0, #52644	; 0xcda4
   10614:	movt	r0, #1
   10618:	mov	r3, r1
   1061c:	mov	r2, r1
   10620:	bl	178cc <fputs@plt+0xe984>
   10624:	ldr	r3, [r4, #12]
   10628:	mov	r7, r9
   1062c:	cmp	r3, #0
   10630:	beq	1067c <fputs@plt+0x7734>
   10634:	movw	r1, #52672	; 0xcdc0
   10638:	ldr	r2, [r4, #8]
   1063c:	movt	r1, #1
   10640:	mov	r0, #1
   10644:	bl	8d8c <__printf_chk@plt>
   10648:	b	1067c <fputs@plt+0x7734>
   1064c:	ldr	r3, [r6]
   10650:	ldr	r5, [r3, #12]
   10654:	bl	e42c <fputs@plt+0x54e4>
   10658:	mov	r1, r0
   1065c:	mov	r0, r6
   10660:	blx	r5
   10664:	mov	r7, r0
   10668:	ldr	r3, [r4, #20]
   1066c:	ldr	r8, [r3, #8]
   10670:	ldr	r3, [r4, #12]
   10674:	cmp	r3, #0
   10678:	bne	10634 <fputs@plt+0x76ec>
   1067c:	ldr	ip, [r4, #20]
   10680:	movw	r1, #53432	; 0xd0b8
   10684:	ldr	r3, [r4, #16]
   10688:	movt	r1, #1
   1068c:	ldr	r2, [r4, #8]
   10690:	mov	r0, #1
   10694:	ldr	ip, [ip, #8]
   10698:	ldr	r3, [r3, #8]
   1069c:	str	ip, [sp]
   106a0:	bl	8d8c <__printf_chk@plt>
   106a4:	movw	r2, #53300	; 0xd034
   106a8:	movt	r2, #2
   106ac:	ldr	r3, [r2]
   106b0:	cmp	r3, #0
   106b4:	beq	10888 <fputs@plt+0x7940>
   106b8:	movw	r2, #41608	; 0xa288
   106bc:	movw	ip, #53428	; 0xd0b4
   106c0:	movt	r2, #2
   106c4:	movt	ip, #2
   106c8:	mov	r0, #1
   106cc:	movw	r1, #53484	; 0xd0ec
   106d0:	ldr	r3, [ip]
   106d4:	movt	r1, #1
   106d8:	ldr	r2, [r2]
   106dc:	movw	r6, #41564	; 0xa25c
   106e0:	movt	r6, #2
   106e4:	movw	r5, #41580	; 0xa26c
   106e8:	add	r2, r2, r3
   106ec:	movt	r5, #2
   106f0:	lsl	r2, r2, r0
   106f4:	bl	8d8c <__printf_chk@plt>
   106f8:	ldr	r3, [r4, #12]
   106fc:	ldr	r2, [r4, #8]
   10700:	movw	r1, #53492	; 0xd0f4
   10704:	cmp	r3, #0
   10708:	movt	r1, #1
   1070c:	mov	r0, #1
   10710:	movwne	r3, #41592	; 0xa278
   10714:	movweq	r3, #41596	; 0xa27c
   10718:	movtne	r3, #2
   1071c:	movteq	r3, #2
   10720:	ldr	r3, [r3]
   10724:	bl	8d8c <__printf_chk@plt>
   10728:	ldr	r3, [r4, #12]
   1072c:	ldr	r2, [r4, #8]
   10730:	movw	r1, #53508	; 0xd104
   10734:	cmp	r3, #0
   10738:	movt	r1, #1
   1073c:	mov	r0, #1
   10740:	movwne	r3, #41584	; 0xa270
   10744:	movweq	r3, #41588	; 0xa274
   10748:	movtne	r3, #2
   1074c:	movteq	r3, #2
   10750:	ldr	r3, [r3]
   10754:	bl	8d8c <__printf_chk@plt>
   10758:	ldr	ip, [r4, #12]
   1075c:	ldr	r0, [r6]
   10760:	movw	r1, #53524	; 0xd114
   10764:	cmp	ip, #0
   10768:	ldr	lr, [r5]
   1076c:	ldr	r3, [r4, #16]
   10770:	movt	r1, #1
   10774:	moveq	ip, #3
   10778:	movne	ip, #1
   1077c:	mul	ip, r0, ip
   10780:	ldr	r2, [r4, #8]
   10784:	ldr	r3, [r3, #8]
   10788:	str	r0, [sp, #8]
   1078c:	mov	r0, #1
   10790:	stm	sp, {r2, lr}
   10794:	str	ip, [sp, #12]
   10798:	bl	8d8c <__printf_chk@plt>
   1079c:	ldr	lr, [r4, #12]
   107a0:	ldr	ip, [r6]
   107a4:	movw	r1, #53576	; 0xd148
   107a8:	cmp	lr, #0
   107ac:	ldr	r3, [r4, #20]
   107b0:	ldr	r2, [r4, #8]
   107b4:	movt	r1, #1
   107b8:	moveq	lr, #3
   107bc:	movne	lr, #1
   107c0:	mul	lr, ip, lr
   107c4:	ldr	r5, [r5]
   107c8:	ldr	r3, [r3, #8]
   107cc:	mov	r0, #1
   107d0:	stm	sp, {r2, r5, ip, lr}
   107d4:	bl	8d8c <__printf_chk@plt>
   107d8:	movw	r1, #53628	; 0xd17c
   107dc:	ldr	r3, [r4, #16]
   107e0:	movt	r1, #1
   107e4:	ldr	r2, [r4, #8]
   107e8:	mov	r0, #1
   107ec:	ldr	ip, [r3, #8]
   107f0:	mov	r3, r2
   107f4:	str	ip, [sp]
   107f8:	bl	8d8c <__printf_chk@plt>
   107fc:	ldr	r3, [r4, #20]
   10800:	ldr	r2, [r4, #8]
   10804:	movw	r1, #53656	; 0xd198
   10808:	mov	r0, #1
   1080c:	movt	r1, #1
   10810:	ldr	ip, [r3, #8]
   10814:	mov	r3, r2
   10818:	str	ip, [sp]
   1081c:	bl	8d8c <__printf_chk@plt>
   10820:	cmp	r7, #0
   10824:	beq	10840 <fputs@plt+0x78f8>
   10828:	movw	r1, #53684	; 0xd1b4
   1082c:	ldr	r2, [r4, #8]
   10830:	mov	r3, r8
   10834:	mov	r0, #1
   10838:	movt	r1, #1
   1083c:	bl	8d8c <__printf_chk@plt>
   10840:	mov	r0, r7
   10844:	add	sp, sp, #20
   10848:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1084c:	mov	r0, r1
   10850:	bl	e420 <fputs@plt+0x54d8>
   10854:	ldr	r2, [r4, #8]
   10858:	movw	r1, #52604	; 0xcd7c
   1085c:	movt	r1, #1
   10860:	mov	r5, r0
   10864:	mov	r0, #1
   10868:	bl	8d8c <__printf_chk@plt>
   1086c:	bl	e78c <fputs@plt+0x5844>
   10870:	movw	r1, #52624	; 0xcd90
   10874:	ldr	r2, [r4, #8]
   10878:	movt	r1, #1
   1087c:	mov	r0, #1
   10880:	bl	8d8c <__printf_chk@plt>
   10884:	b	105bc <fputs@plt+0x7674>
   10888:	movw	r3, #45044	; 0xaff4
   1088c:	movt	r3, #2
   10890:	movw	r0, #53464	; 0xd0d8
   10894:	mov	r1, #1
   10898:	ldr	r3, [r3]
   1089c:	mov	r2, #16
   108a0:	movt	r0, #1
   108a4:	bl	8e4c <fwrite@plt>
   108a8:	b	106b8 <fputs@plt+0x7770>
   108ac:	push	{r4, r5, r6, lr}
   108b0:	movw	r4, #45048	; 0xaff8
   108b4:	movt	r4, #2
   108b8:	mov	r1, #1
   108bc:	mov	r2, #2
   108c0:	mov	r5, r0
   108c4:	ldr	r3, [r4]
   108c8:	movw	r0, #61204	; 0xef14
   108cc:	movt	r0, #1
   108d0:	bl	8e4c <fwrite@plt>
   108d4:	ldr	r0, [r5, #16]
   108d8:	ldr	r3, [r0]
   108dc:	ldr	r3, [r3]
   108e0:	blx	r3
   108e4:	ldr	r3, [r5, #12]
   108e8:	cmp	r3, #0
   108ec:	ldr	r3, [r4]
   108f0:	movwne	r0, #53720	; 0xd1d8
   108f4:	movne	r1, #1
   108f8:	movne	r2, #15
   108fc:	movweq	r0, #53736	; 0xd1e8
   10900:	moveq	r1, #1
   10904:	moveq	r2, #10
   10908:	movtne	r0, #1
   1090c:	movteq	r0, #1
   10910:	bl	8e4c <fwrite@plt>
   10914:	ldr	r0, [r5, #20]
   10918:	ldr	r3, [r0]
   1091c:	ldr	r3, [r3]
   10920:	blx	r3
   10924:	ldr	r3, [r4]
   10928:	movw	r0, #46652	; 0xb63c
   1092c:	mov	r1, #1
   10930:	movt	r0, #1
   10934:	mov	r2, #2
   10938:	pop	{r4, r5, r6, lr}
   1093c:	b	8e4c <fwrite@plt>
   10940:	movw	r3, #45068	; 0xb00c
   10944:	movt	r3, #2
   10948:	push	{r4, r5, r6, r7, r8, lr}
   1094c:	mov	r4, r0
   10950:	ldr	r5, [r3]
   10954:	cmp	r5, #0
   10958:	bne	10b14 <fputs@plt+0x7bcc>
   1095c:	ldr	r3, [r0, #12]
   10960:	cmp	r3, #0
   10964:	bne	10b78 <fputs@plt+0x7c30>
   10968:	movw	r1, #52336	; 0xcc70
   1096c:	mov	r0, #1
   10970:	movt	r1, #1
   10974:	bl	8d8c <__printf_chk@plt>
   10978:	ldr	r2, [r4, #8]
   1097c:	movw	r1, #52344	; 0xcc78
   10980:	mov	r0, #1
   10984:	movt	r1, #1
   10988:	bl	8d8c <__printf_chk@plt>
   1098c:	ldr	r3, [r4, #16]
   10990:	ldr	r2, [r4, #8]
   10994:	movw	r1, #53764	; 0xd204
   10998:	mov	r0, #1
   1099c:	movt	r1, #1
   109a0:	ldr	r3, [r3, #8]
   109a4:	bl	8d8c <__printf_chk@plt>
   109a8:	ldr	r0, [r4, #16]
   109ac:	ldr	r3, [r0]
   109b0:	ldr	r3, [r3, #24]
   109b4:	blx	r3
   109b8:	movw	r1, #53476	; 0xd0e4
   109bc:	mov	r0, #1
   109c0:	movt	r1, #1
   109c4:	bl	8d8c <__printf_chk@plt>
   109c8:	movw	r1, #52336	; 0xcc70
   109cc:	mov	r0, #1
   109d0:	movt	r1, #1
   109d4:	bl	8d8c <__printf_chk@plt>
   109d8:	ldr	r2, [r4, #8]
   109dc:	movw	r1, #52404	; 0xccb4
   109e0:	mov	r0, #1
   109e4:	movt	r1, #1
   109e8:	bl	8d8c <__printf_chk@plt>
   109ec:	ldr	r3, [r4, #20]
   109f0:	ldr	r2, [r4, #8]
   109f4:	movw	r1, #53764	; 0xd204
   109f8:	mov	r0, #1
   109fc:	movt	r1, #1
   10a00:	ldr	r3, [r3, #8]
   10a04:	bl	8d8c <__printf_chk@plt>
   10a08:	ldr	r0, [r4, #20]
   10a0c:	ldr	r3, [r0]
   10a10:	ldr	r3, [r3, #24]
   10a14:	blx	r3
   10a18:	movw	r1, #53476	; 0xd0e4
   10a1c:	mov	r0, #1
   10a20:	movt	r1, #1
   10a24:	bl	8d8c <__printf_chk@plt>
   10a28:	ldr	r3, [r4, #12]
   10a2c:	cmp	r3, #0
   10a30:	bne	10b60 <fputs@plt+0x7c18>
   10a34:	movw	r5, #41608	; 0xa288
   10a38:	movt	r5, #2
   10a3c:	movw	r6, #41580	; 0xa26c
   10a40:	movt	r6, #2
   10a44:	ldr	r2, [r5]
   10a48:	movw	r1, #50628	; 0xc5c4
   10a4c:	mov	r0, #1
   10a50:	movt	r1, #1
   10a54:	movw	r8, #53300	; 0xd034
   10a58:	movt	r8, #2
   10a5c:	bl	8d8c <__printf_chk@plt>
   10a60:	ldr	r2, [r6]
   10a64:	movw	r1, #53792	; 0xd220
   10a68:	mov	r0, #1
   10a6c:	movt	r1, #1
   10a70:	movw	r7, #45044	; 0xaff4
   10a74:	bl	8d8c <__printf_chk@plt>
   10a78:	ldr	r0, [r8]
   10a7c:	movt	r7, #2
   10a80:	movw	r2, #53756	; 0xd1fc
   10a84:	cmp	r0, #0
   10a88:	movt	r2, #1
   10a8c:	movw	r3, #53748	; 0xd1f4
   10a90:	movt	r3, #1
   10a94:	moveq	r0, r2
   10a98:	ldr	r1, [r7]
   10a9c:	movne	r0, r3
   10aa0:	bl	8f48 <fputs@plt>
   10aa4:	ldr	r3, [r5]
   10aa8:	ldr	r2, [r4, #8]
   10aac:	mov	r0, #1
   10ab0:	movw	r1, #53804	; 0xd22c
   10ab4:	movt	r1, #1
   10ab8:	lsl	r3, r3, r0
   10abc:	bl	8d8c <__printf_chk@plt>
   10ac0:	ldr	r0, [r8]
   10ac4:	movw	r2, #61440	; 0xf000
   10ac8:	movw	r3, #53760	; 0xd200
   10acc:	cmp	r0, #0
   10ad0:	movt	r2, #1
   10ad4:	movt	r3, #1
   10ad8:	ldr	r1, [r7]
   10adc:	moveq	r0, r2
   10ae0:	movne	r0, r3
   10ae4:	bl	8f48 <fputs@plt>
   10ae8:	ldr	r2, [r6]
   10aec:	movw	r1, #53820	; 0xd23c
   10af0:	mov	r0, #1
   10af4:	movt	r1, #1
   10af8:	bl	8d8c <__printf_chk@plt>
   10afc:	ldr	r2, [r5]
   10b00:	movw	r1, #50628	; 0xc5c4
   10b04:	mov	r0, #1
   10b08:	movt	r1, #1
   10b0c:	pop	{r4, r5, r6, r7, r8, lr}
   10b10:	b	8d8c <__printf_chk@plt>
   10b14:	cmp	r5, #1
   10b18:	popne	{r4, r5, r6, r7, r8, pc}
   10b1c:	mov	r0, r5
   10b20:	movw	r1, #53828	; 0xd244
   10b24:	movt	r1, #1
   10b28:	bl	8d8c <__printf_chk@plt>
   10b2c:	ldr	r0, [r4, #16]
   10b30:	ldr	r3, [r0]
   10b34:	ldr	r3, [r3, #24]
   10b38:	blx	r3
   10b3c:	ldr	r0, [r4, #20]
   10b40:	ldr	r3, [r0]
   10b44:	ldr	r3, [r3, #24]
   10b48:	blx	r3
   10b4c:	mov	r0, r5
   10b50:	movw	r1, #53836	; 0xd24c
   10b54:	movt	r1, #1
   10b58:	pop	{r4, r5, r6, r7, r8, lr}
   10b5c:	b	8d8c <__printf_chk@plt>
   10b60:	movw	r1, #52464	; 0xccf0
   10b64:	ldr	r2, [r4, #8]
   10b68:	movt	r1, #1
   10b6c:	mov	r0, #1
   10b70:	bl	8d8c <__printf_chk@plt>
   10b74:	b	10a34 <fputs@plt+0x7aec>
   10b78:	movw	r1, #52320	; 0xcc60
   10b7c:	ldr	r2, [r4, #8]
   10b80:	movt	r1, #1
   10b84:	mov	r0, #1
   10b88:	bl	8d8c <__printf_chk@plt>
   10b8c:	b	10968 <fputs@plt+0x7a20>
   10b90:	push	{r4, r5, r6, lr}
   10b94:	mov	r6, r0
   10b98:	mov	r0, #24
   10b9c:	mov	r5, r1
   10ba0:	bl	18c38 <_Znwj@@Base>
   10ba4:	mov	r4, r0
   10ba8:	bl	e7d4 <fputs@plt+0x588c>
   10bac:	ldr	r1, [pc, #44]	; 10be0 <fputs@plt+0x7c98>
   10bb0:	mov	r2, #0
   10bb4:	mov	r3, #7
   10bb8:	str	r6, [r4, #16]
   10bbc:	str	r5, [r4, #20]
   10bc0:	mov	r0, r4
   10bc4:	str	r1, [r4]
   10bc8:	str	r2, [r4, #12]
   10bcc:	str	r3, [r4, #4]
   10bd0:	pop	{r4, r5, r6, pc}
   10bd4:	mov	r0, r4
   10bd8:	bl	18c88 <_ZdlPv@@Base>
   10bdc:	bl	8dc8 <__cxa_end_cleanup@plt>
   10be0:	andeq	sp, r1, r0, rrx
   10be4:	push	{r4, r5, r6, lr}
   10be8:	mov	r6, r0
   10bec:	mov	r0, #24
   10bf0:	mov	r5, r1
   10bf4:	bl	18c38 <_Znwj@@Base>
   10bf8:	mov	r4, r0
   10bfc:	bl	e7d4 <fputs@plt+0x588c>
   10c00:	ldr	r1, [pc, #44]	; 10c34 <fputs@plt+0x7cec>
   10c04:	mov	r2, #1
   10c08:	mov	r3, #7
   10c0c:	str	r6, [r4, #16]
   10c10:	str	r5, [r4, #20]
   10c14:	mov	r0, r4
   10c18:	str	r1, [r4]
   10c1c:	str	r2, [r4, #12]
   10c20:	str	r3, [r4, #4]
   10c24:	pop	{r4, r5, r6, pc}
   10c28:	mov	r0, r4
   10c2c:	bl	18c88 <_ZdlPv@@Base>
   10c30:	bl	8dc8 <__cxa_end_cleanup@plt>
   10c34:	andeq	sp, r1, r0, rrx
   10c38:	push	{r3, r4, r5, r6, r7, lr}
   10c3c:	mov	r4, r0
   10c40:	mov	r5, r1
   10c44:	mov	r6, r2
   10c48:	mov	r7, r3
   10c4c:	bl	e7d4 <fputs@plt+0x588c>
   10c50:	ldr	r1, [pc, #24]	; 10c70 <fputs@plt+0x7d28>
   10c54:	mov	r2, #7
   10c58:	str	r5, [r4, #12]
   10c5c:	mov	r0, r4
   10c60:	str	r6, [r4, #16]
   10c64:	str	r7, [r4, #20]
   10c68:	stm	r4, {r1, r2}
   10c6c:	pop	{r3, r4, r5, r6, r7, pc}
   10c70:	andeq	sp, r1, r0, rrx
   10c74:	tst	r1, #1
   10c78:	movne	r3, #1
   10c7c:	strbne	r3, [r0, #14]
   10c80:	tst	r1, #2
   10c84:	movne	r3, #1
   10c88:	strbne	r3, [r0, #13]
   10c8c:	bx	lr
   10c90:	ldrb	r2, [r0, #12]
   10c94:	movw	r3, #53444	; 0xd0c4
   10c98:	movt	r3, #2
   10c9c:	add	r3, r3, r2, lsl #3
   10ca0:	ldr	r0, [r3, #4]
   10ca4:	subs	r3, r0, #1
   10ca8:	rsbs	r0, r3, #0
   10cac:	adcs	r0, r0, r3
   10cb0:	bx	lr
   10cb4:	ldrb	r2, [r0, #12]
   10cb8:	movw	r3, #53444	; 0xd0c4
   10cbc:	movt	r3, #2
   10cc0:	add	r3, r3, r2, lsl #3
   10cc4:	ldr	r0, [r3, #4]
   10cc8:	subs	r3, r0, #1
   10ccc:	rsbs	r0, r3, #0
   10cd0:	adcs	r0, r0, r3
   10cd4:	bx	lr
   10cd8:	mov	r0, #1
   10cdc:	bx	lr
   10ce0:	mov	r0, #1
   10ce4:	bx	lr
   10ce8:	cmp	r1, #0
   10cec:	ldrbge	ip, [r0, #12]
   10cf0:	movwge	r3, #53444	; 0xd0c4
   10cf4:	movtge	r3, #2
   10cf8:	strge	r1, [r3, ip, lsl #3]
   10cfc:	cmp	r2, #0
   10d00:	ldrbge	r1, [r0, #12]
   10d04:	movwge	r3, #53444	; 0xd0c4
   10d08:	movtge	r3, #2
   10d0c:	addge	r3, r3, r1, lsl #3
   10d10:	strge	r2, [r3, #4]
   10d14:	bx	lr
   10d18:	push	{r4, lr}
   10d1c:	mov	r4, r0
   10d20:	ldr	r0, [r0, #12]
   10d24:	ldr	r3, [r0]
   10d28:	ldr	r3, [r3, #24]
   10d2c:	blx	r3
   10d30:	ldr	r0, [r4, #16]
   10d34:	ldr	r3, [r0]
   10d38:	ldr	r3, [r3, #24]
   10d3c:	blx	r3
   10d40:	pop	{r4, pc}
   10d44:	push	{r4, r5, r6, lr}
   10d48:	mov	r4, r0
   10d4c:	ldr	r0, [r0, #12]
   10d50:	mov	r6, r1
   10d54:	mov	r5, r2
   10d58:	ldr	r3, [r0]
   10d5c:	ldr	r3, [r3, #48]	; 0x30
   10d60:	blx	r3
   10d64:	ldr	r0, [r4, #16]
   10d68:	mov	r1, r6
   10d6c:	mov	r2, r5
   10d70:	ldr	r3, [r0]
   10d74:	ldr	r3, [r3, #48]	; 0x30
   10d78:	blx	r3
   10d7c:	pop	{r4, r5, r6, pc}
   10d80:	push	{r4, r5, r6, lr}
   10d84:	movw	r5, #41628	; 0xa29c
   10d88:	movt	r5, #2
   10d8c:	mov	r6, r0
   10d90:	ldr	r0, [r5]
   10d94:	cmp	r0, #0
   10d98:	beq	10dcc <fputs@plt+0x7e84>
   10d9c:	mov	r4, #0
   10da0:	b	10db4 <fputs@plt+0x7e6c>
   10da4:	ldr	r0, [r5, #4]!
   10da8:	add	r4, r4, #1
   10dac:	cmp	r0, #0
   10db0:	beq	10dcc <fputs@plt+0x7e84>
   10db4:	mov	r1, r6
   10db8:	bl	8f24 <strcmp@plt>
   10dbc:	cmp	r0, #0
   10dc0:	bne	10da4 <fputs@plt+0x7e5c>
   10dc4:	mov	r0, r4
   10dc8:	pop	{r4, r5, r6, pc}
   10dcc:	mvn	r0, #0
   10dd0:	pop	{r4, r5, r6, pc}
   10dd4:	ldr	r3, [r0, #4]
   10dd8:	push	{r4, r5, r6, lr}
   10ddc:	cmp	r3, #0
   10de0:	mov	r5, r0
   10de4:	ldr	r3, [r0]
   10de8:	movne	r4, #0
   10dec:	beq	10e34 <fputs@plt+0x7eec>
   10df0:	ldr	r0, [r3, r4, lsl #3]
   10df4:	lsl	r6, r4, #3
   10df8:	add	r2, r3, r6
   10dfc:	add	r4, r4, #1
   10e00:	cmp	r0, #0
   10e04:	beq	10e14 <fputs@plt+0x7ecc>
   10e08:	bl	8eb8 <_ZdaPv@plt>
   10e0c:	ldr	r3, [r5]
   10e10:	add	r2, r3, r6
   10e14:	ldr	r0, [r2, #4]
   10e18:	cmp	r0, #0
   10e1c:	beq	10e28 <fputs@plt+0x7ee0>
   10e20:	bl	8eb8 <_ZdaPv@plt>
   10e24:	ldr	r3, [r5]
   10e28:	ldr	r2, [r5, #4]
   10e2c:	cmp	r2, r4
   10e30:	bhi	10df0 <fputs@plt+0x7ea8>
   10e34:	cmp	r3, #0
   10e38:	beq	10e44 <fputs@plt+0x7efc>
   10e3c:	mov	r0, r3
   10e40:	bl	8eb8 <_ZdaPv@plt>
   10e44:	mov	r0, r5
   10e48:	pop	{r4, r5, r6, pc}
   10e4c:	push	{r4, lr}
   10e50:	mov	r4, r0
   10e54:	ldr	r0, [r0, #12]
   10e58:	ldr	r3, [pc, #36]	; 10e84 <fputs@plt+0x7f3c>
   10e5c:	cmp	r0, #0
   10e60:	str	r3, [r4]
   10e64:	beq	10e6c <fputs@plt+0x7f24>
   10e68:	bl	8eb8 <_ZdaPv@plt>
   10e6c:	ldr	r3, [pc, #20]	; 10e88 <fputs@plt+0x7f40>
   10e70:	mov	r0, r4
   10e74:	str	r3, [r4]
   10e78:	bl	ddfc <fputs@plt+0x4eb4>
   10e7c:	mov	r0, r4
   10e80:	pop	{r4, pc}
   10e84:	andeq	sp, r1, r0, ror #4
   10e88:	andeq	ip, r1, r8, lsl #5
   10e8c:	push	{r4, lr}
   10e90:	mov	r4, r0
   10e94:	bl	10e4c <fputs@plt+0x7f04>
   10e98:	mov	r0, r4
   10e9c:	bl	18c88 <_ZdlPv@@Base>
   10ea0:	mov	r0, r4
   10ea4:	pop	{r4, pc}
   10ea8:	ldr	r0, [r0, #12]
   10eac:	push	{r3, lr}
   10eb0:	ldr	r3, [r0]
   10eb4:	ldr	r3, [r3]
   10eb8:	blx	r3
   10ebc:	movw	r3, #45048	; 0xaff8
   10ec0:	movt	r3, #2
   10ec4:	mov	r0, #39	; 0x27
   10ec8:	ldr	r1, [r3]
   10ecc:	pop	{r3, lr}
   10ed0:	b	8f0c <_IO_putc@plt>
   10ed4:	push	{r4, r5, r6, lr}
   10ed8:	mov	r4, r0
   10edc:	ldr	r0, [r0, #12]
   10ee0:	sub	sp, sp, #8
   10ee4:	mov	r6, r1
   10ee8:	ldr	r3, [r0]
   10eec:	ldr	r3, [r3, #12]
   10ef0:	blx	r3
   10ef4:	mov	r1, r6
   10ef8:	mov	r5, r0
   10efc:	ldr	r0, [r4, #16]
   10f00:	ldr	r2, [r0]
   10f04:	ldr	r3, [r2, #12]
   10f08:	blx	r3
   10f0c:	ldr	ip, [r4, #16]
   10f10:	ldr	r3, [r4, #12]
   10f14:	movw	r1, #54144	; 0xd380
   10f18:	ldr	r2, [r4, #8]
   10f1c:	movt	r1, #1
   10f20:	ldr	ip, [ip, #8]
   10f24:	mov	r0, #1
   10f28:	ldr	r3, [r3, #8]
   10f2c:	str	ip, [sp]
   10f30:	bl	8d8c <__printf_chk@plt>
   10f34:	ldr	ip, [r4, #16]
   10f38:	ldr	r3, [r4, #12]
   10f3c:	movw	r1, #54176	; 0xd3a0
   10f40:	ldr	r2, [r4, #8]
   10f44:	movt	r1, #1
   10f48:	ldr	ip, [ip, #8]
   10f4c:	mov	r0, #1
   10f50:	ldr	r3, [r3, #8]
   10f54:	str	ip, [sp]
   10f58:	bl	8d8c <__printf_chk@plt>
   10f5c:	ldr	ip, [r4, #16]
   10f60:	ldr	r3, [r4, #12]
   10f64:	movw	r1, #54208	; 0xd3c0
   10f68:	ldr	r2, [r4, #8]
   10f6c:	movt	r1, #1
   10f70:	ldr	ip, [ip, #8]
   10f74:	mov	r0, #1
   10f78:	ldr	r3, [r3, #8]
   10f7c:	str	ip, [sp]
   10f80:	bl	8d8c <__printf_chk@plt>
   10f84:	mov	r0, r5
   10f88:	add	sp, sp, #8
   10f8c:	pop	{r4, r5, r6, pc}
   10f90:	push	{r4, lr}
   10f94:	mov	r4, r0
   10f98:	ldr	r0, [r0, #12]
   10f9c:	sub	sp, sp, #8
   10fa0:	ldr	r3, [r0]
   10fa4:	ldr	r3, [r3, #16]
   10fa8:	blx	r3
   10fac:	ldr	ip, [r4, #12]
   10fb0:	ldr	r3, [r4, #16]
   10fb4:	movw	r1, #54240	; 0xd3e0
   10fb8:	ldr	r2, [r4, #8]
   10fbc:	movt	r1, #1
   10fc0:	ldr	ip, [ip, #8]
   10fc4:	mov	r0, #1
   10fc8:	ldr	r3, [r3, #8]
   10fcc:	str	ip, [sp]
   10fd0:	bl	8d8c <__printf_chk@plt>
   10fd4:	add	sp, sp, #8
   10fd8:	pop	{r4, pc}
   10fdc:	movw	r3, #45068	; 0xb00c
   10fe0:	movt	r3, #2
   10fe4:	push	{r4, r5, r6, lr}
   10fe8:	mov	r4, r0
   10fec:	ldr	r0, [r3]
   10ff0:	cmp	r0, #0
   10ff4:	bne	110a8 <fputs@plt+0x8160>
   10ff8:	ldrb	r2, [r4, #12]
   10ffc:	movw	r3, #53444	; 0xd0c4
   11000:	movt	r3, #2
   11004:	add	r3, r3, r2, lsl #3
   11008:	ldr	r6, [r3, #4]
   1100c:	cmp	r6, #1
   11010:	beq	11030 <fputs@plt+0x80e8>
   11014:	movw	r3, #53416	; 0xd0a8
   11018:	movt	r3, #2
   1101c:	movw	r1, #51532	; 0xc94c
   11020:	mov	r0, #1
   11024:	ldr	r2, [r3]
   11028:	movt	r1, #1
   1102c:	bl	8d8c <__printf_chk@plt>
   11030:	ldrb	r3, [r4, #14]
   11034:	movw	r5, #45044	; 0xaff4
   11038:	movt	r5, #2
   1103c:	cmp	r3, #0
   11040:	beq	11148 <fputs@plt+0x8200>
   11044:	ldrb	r0, [r4, #12]
   11048:	cmp	r0, #92	; 0x5c
   1104c:	beq	1116c <fputs@plt+0x8224>
   11050:	ldr	r1, [r5]
   11054:	bl	8f0c <_IO_putc@plt>
   11058:	ldrb	r3, [r4, #13]
   1105c:	mov	r2, #2
   11060:	cmp	r3, #0
   11064:	ldr	r3, [r5]
   11068:	movweq	r0, #54280	; 0xd408
   1106c:	movwne	r0, #54284	; 0xd40c
   11070:	moveq	r1, #1
   11074:	movteq	r0, #1
   11078:	movne	r1, #1
   1107c:	movtne	r0, #1
   11080:	bl	8e4c <fwrite@plt>
   11084:	cmp	r6, #1
   11088:	popeq	{r4, r5, r6, pc}
   1108c:	ldr	r3, [r5]
   11090:	movw	r0, #54288	; 0xd410
   11094:	mov	r1, #1
   11098:	movt	r0, #1
   1109c:	mov	r2, #3
   110a0:	pop	{r4, r5, r6, lr}
   110a4:	b	8e4c <fwrite@plt>
   110a8:	cmp	r0, #1
   110ac:	popne	{r4, r5, r6, pc}
   110b0:	ldrb	r2, [r4, #12]
   110b4:	sub	r3, r2, #48	; 0x30
   110b8:	cmp	r3, #9
   110bc:	bls	1119c <fputs@plt+0x8254>
   110c0:	movw	r3, #53444	; 0xd0c4
   110c4:	movt	r3, #2
   110c8:	ldr	r3, [r3, r2, lsl #3]
   110cc:	cmp	r3, #0
   110d0:	movwne	r1, #54300	; 0xd41c
   110d4:	movweq	r1, #54308	; 0xd424
   110d8:	movtne	r1, #1
   110dc:	movteq	r1, #1
   110e0:	bl	8d8c <__printf_chk@plt>
   110e4:	ldrb	r0, [r4, #12]
   110e8:	cmp	r0, #60	; 0x3c
   110ec:	beq	111d4 <fputs@plt+0x828c>
   110f0:	cmp	r0, #62	; 0x3e
   110f4:	beq	111e8 <fputs@plt+0x82a0>
   110f8:	cmp	r0, #38	; 0x26
   110fc:	beq	111ac <fputs@plt+0x8264>
   11100:	movw	r3, #45044	; 0xaff4
   11104:	movt	r3, #2
   11108:	ldr	r1, [r3]
   1110c:	bl	8f0c <_IO_putc@plt>
   11110:	ldrb	r2, [r4, #12]
   11114:	sub	r3, r2, #48	; 0x30
   11118:	cmp	r3, #9
   1111c:	bls	111c0 <fputs@plt+0x8278>
   11120:	movw	r3, #53444	; 0xd0c4
   11124:	movt	r3, #2
   11128:	ldr	r3, [r3, r2, lsl #3]
   1112c:	cmp	r3, #0
   11130:	bne	11188 <fputs@plt+0x8240>
   11134:	movw	r1, #54348	; 0xd44c
   11138:	mov	r0, #1
   1113c:	movt	r1, #1
   11140:	pop	{r4, r5, r6, lr}
   11144:	b	8d8c <__printf_chk@plt>
   11148:	movw	r0, #54272	; 0xd400
   1114c:	mov	r1, #1
   11150:	ldr	r3, [r5]
   11154:	movt	r0, #1
   11158:	mov	r2, #2
   1115c:	bl	8e4c <fwrite@plt>
   11160:	ldrb	r0, [r4, #12]
   11164:	cmp	r0, #92	; 0x5c
   11168:	bne	11050 <fputs@plt+0x8108>
   1116c:	movw	r0, #54276	; 0xd404
   11170:	mov	r1, #1
   11174:	mov	r2, #2
   11178:	ldr	r3, [r5]
   1117c:	movt	r0, #1
   11180:	bl	8e4c <fwrite@plt>
   11184:	b	11058 <fputs@plt+0x8110>
   11188:	movw	r1, #61572	; 0xf084
   1118c:	mov	r0, #1
   11190:	movt	r1, #1
   11194:	pop	{r4, r5, r6, lr}
   11198:	b	8d8c <__printf_chk@plt>
   1119c:	movw	r1, #54292	; 0xd414
   111a0:	movt	r1, #1
   111a4:	bl	8d8c <__printf_chk@plt>
   111a8:	b	110e4 <fputs@plt+0x819c>
   111ac:	movw	r1, #54332	; 0xd43c
   111b0:	mov	r0, #1
   111b4:	movt	r1, #1
   111b8:	bl	8d8c <__printf_chk@plt>
   111bc:	b	11110 <fputs@plt+0x81c8>
   111c0:	movw	r1, #54340	; 0xd444
   111c4:	mov	r0, #1
   111c8:	movt	r1, #1
   111cc:	pop	{r4, r5, r6, lr}
   111d0:	b	8d8c <__printf_chk@plt>
   111d4:	movw	r1, #54316	; 0xd42c
   111d8:	mov	r0, #1
   111dc:	movt	r1, #1
   111e0:	bl	8d8c <__printf_chk@plt>
   111e4:	b	11110 <fputs@plt+0x81c8>
   111e8:	movw	r1, #54324	; 0xd434
   111ec:	mov	r0, #1
   111f0:	movt	r1, #1
   111f4:	bl	8d8c <__printf_chk@plt>
   111f8:	b	11110 <fputs@plt+0x81c8>
   111fc:	ldr	r3, [r0, #12]
   11200:	movw	r0, #45048	; 0xaff8
   11204:	movt	r0, #2
   11208:	movw	r2, #54356	; 0xd454
   1120c:	mov	r1, #1
   11210:	movt	r2, #1
   11214:	ldr	r0, [r0]
   11218:	b	8e94 <__fprintf_chk@plt>
   1121c:	push	{r4, lr}
   11220:	mov	r4, r0
   11224:	ldr	r0, [r0, #16]
   11228:	ldr	r3, [pc, #48]	; 11260 <fputs@plt+0x8318>
   1122c:	cmp	r0, #0
   11230:	str	r3, [r4]
   11234:	beq	11244 <fputs@plt+0x82fc>
   11238:	ldr	r3, [r0]
   1123c:	ldr	r3, [r3, #8]
   11240:	blx	r3
   11244:	mov	r0, r4
   11248:	bl	de34 <fputs@plt+0x4eec>
   1124c:	mov	r0, r4
   11250:	pop	{r4, pc}
   11254:	mov	r0, r4
   11258:	bl	de34 <fputs@plt+0x4eec>
   1125c:	bl	8dc8 <__cxa_end_cleanup@plt>
   11260:	strdeq	sp, [r1], -r0
   11264:	push	{r4, lr}
   11268:	mov	r4, r0
   1126c:	bl	1121c <fputs@plt+0x82d4>
   11270:	mov	r0, r4
   11274:	bl	18c88 <_ZdlPv@@Base>
   11278:	mov	r0, r4
   1127c:	pop	{r4, pc}
   11280:	push	{r3, r4, r5, lr}
   11284:	ldrb	r4, [r0, #12]
   11288:	cmp	r4, #92	; 0x5c
   1128c:	beq	112a8 <fputs@plt+0x8360>
   11290:	movw	r3, #45048	; 0xaff8
   11294:	movt	r3, #2
   11298:	mov	r0, r4
   1129c:	ldr	r1, [r3]
   112a0:	pop	{r3, r4, r5, lr}
   112a4:	b	8f0c <_IO_putc@plt>
   112a8:	movw	r5, #45048	; 0xaff8
   112ac:	movt	r5, #2
   112b0:	mov	r0, r4
   112b4:	ldr	r1, [r5]
   112b8:	bl	8f0c <_IO_putc@plt>
   112bc:	mov	r0, r4
   112c0:	ldr	r1, [r5]
   112c4:	pop	{r3, r4, r5, lr}
   112c8:	b	8f0c <_IO_putc@plt>
   112cc:	push	{r4, r5, r6, lr}
   112d0:	mov	r6, r0
   112d4:	ldr	r4, [pc, #56]	; 11314 <fputs@plt+0x83cc>
   112d8:	add	r5, r4, #2416	; 0x970
   112dc:	add	r5, r5, #8
   112e0:	b	112f0 <fputs@plt+0x83a8>
   112e4:	add	r4, r4, #8
   112e8:	cmp	r4, r5
   112ec:	bcs	1130c <fputs@plt+0x83c4>
   112f0:	ldr	r0, [r4]
   112f4:	mov	r1, r6
   112f8:	bl	8f24 <strcmp@plt>
   112fc:	cmp	r0, #0
   11300:	bne	112e4 <fputs@plt+0x839c>
   11304:	ldr	r0, [r4, #4]
   11308:	pop	{r4, r5, r6, pc}
   1130c:	mov	r0, #0
   11310:	pop	{r4, r5, r6, pc}
   11314:	andeq	sl, r2, r4, asr #5
   11318:	mov	r2, #0
   1131c:	str	r2, [r0]
   11320:	str	r2, [r0, #4]
   11324:	bx	lr
   11328:	mov	r2, #0
   1132c:	str	r2, [r0]
   11330:	str	r2, [r0, #4]
   11334:	bx	lr
   11338:	push	{r4, lr}
   1133c:	mov	r4, r0
   11340:	mov	r3, #17
   11344:	mov	r0, #136	; 0x88
   11348:	str	r3, [r4, #4]
   1134c:	bl	8e58 <_Znaj@plt>
   11350:	mov	r2, #0
   11354:	add	r3, r0, #8
   11358:	add	ip, r0, #144	; 0x90
   1135c:	str	r2, [r3, #-8]
   11360:	add	r3, r3, #8
   11364:	str	r2, [r3, #-12]
   11368:	cmp	r3, ip
   1136c:	mov	r1, #0
   11370:	bne	1135c <fputs@plt+0x8414>
   11374:	str	r0, [r4]
   11378:	mov	r0, r4
   1137c:	str	r1, [r4, #8]
   11380:	pop	{r4, pc}
   11384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11388:	subs	r6, r1, #0
   1138c:	sub	sp, sp, #12
   11390:	mov	r8, r0
   11394:	str	r2, [sp]
   11398:	beq	115a8 <fputs@plt+0x8660>
   1139c:	mov	r0, r6
   113a0:	bl	18c94 <_ZdlPv@@Base+0xc>
   113a4:	ldr	r7, [r8, #4]
   113a8:	mov	r1, r7
   113ac:	str	r0, [sp, #4]
   113b0:	bl	8e64 <__aeabi_uidivmod@plt>
   113b4:	ldr	r9, [r8]
   113b8:	mov	r4, r1
   113bc:	b	113d8 <fputs@plt+0x8490>
   113c0:	bl	8f24 <strcmp@plt>
   113c4:	cmp	r0, #0
   113c8:	beq	11450 <fputs@plt+0x8508>
   113cc:	cmp	r4, #0
   113d0:	sub	r4, r4, #1
   113d4:	subeq	r4, r7, #1
   113d8:	ldr	r5, [r9, r4, lsl #3]
   113dc:	lsl	sl, r4, #3
   113e0:	mov	r1, r6
   113e4:	add	fp, r9, sl
   113e8:	cmp	r5, #0
   113ec:	mov	r0, r5
   113f0:	bne	113c0 <fputs@plt+0x8478>
   113f4:	ldr	r3, [sp]
   113f8:	cmp	r3, #0
   113fc:	beq	115bc <fputs@plt+0x8674>
   11400:	ldr	r1, [r8, #8]
   11404:	cmp	r7, r1, lsl #2
   11408:	bls	11480 <fputs@plt+0x8538>
   1140c:	mov	r0, r6
   11410:	bl	8e04 <strlen@plt>
   11414:	add	r0, r0, #1
   11418:	bl	8e58 <_Znaj@plt>
   1141c:	mov	r1, r6
   11420:	bl	8e34 <strcpy@plt>
   11424:	ldr	r1, [r8]
   11428:	ldr	r4, [r8, #8]
   1142c:	add	ip, r1, sl
   11430:	add	r3, r4, #1
   11434:	mov	r2, r0
   11438:	str	r2, [r1, sl]
   1143c:	ldr	r2, [sp]
   11440:	str	r2, [ip, #4]
   11444:	str	r3, [r8, #8]
   11448:	add	sp, sp, #12
   1144c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11450:	ldr	r0, [fp, #4]
   11454:	cmp	r0, #0
   11458:	beq	1146c <fputs@plt+0x8524>
   1145c:	bl	8eb8 <_ZdaPv@plt>
   11460:	ldr	r2, [r8]
   11464:	add	fp, r2, sl
   11468:	ldr	r5, [r2, sl]
   1146c:	ldr	r2, [sp]
   11470:	mov	r0, r5
   11474:	str	r2, [fp, #4]
   11478:	add	sp, sp, #12
   1147c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11480:	mov	r0, r7
   11484:	bl	18ce0 <_ZdlPv@@Base+0x58>
   11488:	cmp	r0, #266338304	; 0xfe00000
   1148c:	mov	r4, r0
   11490:	str	r0, [r8, #4]
   11494:	lslls	r0, r0, #3
   11498:	mvnhi	r0, #0
   1149c:	bl	8e58 <_Znaj@plt>
   114a0:	cmp	r4, #0
   114a4:	movne	r1, #0
   114a8:	addne	r3, r0, #8
   114ac:	movne	ip, r1
   114b0:	beq	114cc <fputs@plt+0x8584>
   114b4:	add	r1, r1, #1
   114b8:	str	ip, [r3, #-8]
   114bc:	cmp	r1, r4
   114c0:	str	ip, [r3, #-4]
   114c4:	add	r3, r3, #8
   114c8:	bne	114b4 <fputs@plt+0x856c>
   114cc:	cmp	r7, #0
   114d0:	str	r0, [r8]
   114d4:	moveq	r4, r0
   114d8:	beq	1155c <fputs@plt+0x8614>
   114dc:	mov	r4, #0
   114e0:	mov	fp, r4
   114e4:	ldr	r0, [r9, r4]
   114e8:	cmp	r0, #0
   114ec:	beq	11548 <fputs@plt+0x8600>
   114f0:	add	sl, r9, r4
   114f4:	ldr	r3, [sl, #4]
   114f8:	cmp	r3, #0
   114fc:	beq	115a0 <fputs@plt+0x8658>
   11500:	bl	18c94 <_ZdlPv@@Base+0xc>
   11504:	ldr	r5, [r8, #4]
   11508:	mov	r1, r5
   1150c:	bl	8e64 <__aeabi_uidivmod@plt>
   11510:	mov	r3, r1
   11514:	ldr	r1, [r8]
   11518:	b	11528 <fputs@plt+0x85e0>
   1151c:	cmp	r3, #0
   11520:	sub	r3, r3, #1
   11524:	subeq	r3, r5, #1
   11528:	ldr	r0, [r1, r3, lsl #3]
   1152c:	add	lr, r1, r3, lsl #3
   11530:	cmp	r0, #0
   11534:	bne	1151c <fputs@plt+0x85d4>
   11538:	ldr	r3, [r9, r4]
   1153c:	str	r3, [lr]
   11540:	ldr	r3, [sl, #4]
   11544:	str	r3, [lr, #4]
   11548:	add	fp, fp, #1
   1154c:	add	r4, r4, #8
   11550:	cmp	fp, r7
   11554:	bne	114e4 <fputs@plt+0x859c>
   11558:	ldr	r4, [r8]
   1155c:	ldr	r5, [r8, #4]
   11560:	ldr	r0, [sp, #4]
   11564:	mov	r1, r5
   11568:	bl	8e64 <__aeabi_uidivmod@plt>
   1156c:	b	1157c <fputs@plt+0x8634>
   11570:	cmp	r1, #0
   11574:	sub	r1, r1, #1
   11578:	subeq	r1, r5, #1
   1157c:	ldr	r0, [r4, r1, lsl #3]
   11580:	lsl	sl, r1, #3
   11584:	cmp	r0, #0
   11588:	bne	11570 <fputs@plt+0x8628>
   1158c:	cmp	r9, #0
   11590:	beq	1140c <fputs@plt+0x84c4>
   11594:	mov	r0, r9
   11598:	bl	8eb8 <_ZdaPv@plt>
   1159c:	b	1140c <fputs@plt+0x84c4>
   115a0:	bl	8eb8 <_ZdaPv@plt>
   115a4:	b	11548 <fputs@plt+0x8600>
   115a8:	movw	r1, #54364	; 0xd45c
   115ac:	movw	r0, #479	; 0x1df
   115b0:	movt	r1, #1
   115b4:	bl	17060 <fputs@plt+0xe118>
   115b8:	b	1139c <fputs@plt+0x8454>
   115bc:	ldr	r0, [sp]
   115c0:	b	11448 <fputs@plt+0x8500>
   115c4:	push	{r4, r5, r6, r7, r8, lr}
   115c8:	subs	r6, r1, #0
   115cc:	mov	r5, r0
   115d0:	beq	11630 <fputs@plt+0x86e8>
   115d4:	mov	r0, r6
   115d8:	bl	18c94 <_ZdlPv@@Base+0xc>
   115dc:	ldr	r8, [r5, #4]
   115e0:	mov	r1, r8
   115e4:	bl	8e64 <__aeabi_uidivmod@plt>
   115e8:	ldr	r5, [r5]
   115ec:	mov	r4, r1
   115f0:	b	1160c <fputs@plt+0x86c4>
   115f4:	bl	8f24 <strcmp@plt>
   115f8:	cmp	r0, #0
   115fc:	beq	11628 <fputs@plt+0x86e0>
   11600:	cmp	r4, #0
   11604:	sub	r4, r4, #1
   11608:	subeq	r4, r8, #1
   1160c:	ldr	r3, [r5, r4, lsl #3]
   11610:	mov	r1, r6
   11614:	add	r7, r5, r4, lsl #3
   11618:	cmp	r3, #0
   1161c:	mov	r0, r3
   11620:	bne	115f4 <fputs@plt+0x86ac>
   11624:	pop	{r4, r5, r6, r7, r8, pc}
   11628:	ldr	r0, [r7, #4]
   1162c:	pop	{r4, r5, r6, r7, r8, pc}
   11630:	movw	r1, #54364	; 0xd45c
   11634:	movw	r0, #479	; 0x1df
   11638:	movt	r1, #1
   1163c:	bl	17060 <fputs@plt+0xe118>
   11640:	b	115d4 <fputs@plt+0x868c>
   11644:	push	{r3, r4, r5, r6, r7, lr}
   11648:	mov	r7, r0
   1164c:	mov	r6, r1
   11650:	ldr	r0, [pc, #80]	; 116a8 <fputs@plt+0x8760>
   11654:	mov	r1, r7
   11658:	mov	r4, r2
   1165c:	bl	115c4 <fputs@plt+0x867c>
   11660:	subs	r5, r0, #0
   11664:	beq	1167c <fputs@plt+0x8734>
   11668:	cmp	r6, #0
   1166c:	strge	r6, [r5]
   11670:	cmp	r4, #0
   11674:	strge	r4, [r5, #4]
   11678:	pop	{r3, r4, r5, r6, r7, pc}
   1167c:	mov	r0, #8
   11680:	bl	8e58 <_Znaj@plt>
   11684:	mov	r3, #0
   11688:	mov	r1, r7
   1168c:	mov	r5, r0
   11690:	mov	r2, r0
   11694:	str	r3, [r0]
   11698:	str	r3, [r0, #4]
   1169c:	ldr	r0, [pc, #4]	; 116a8 <fputs@plt+0x8760>
   116a0:	bl	11384 <fputs@plt+0x843c>
   116a4:	b	11668 <fputs@plt+0x8720>
   116a8:	andeq	sp, r2, r4, asr #17
   116ac:	ldr	r0, [r0, #12]
   116b0:	b	11644 <fputs@plt+0x86fc>
   116b4:	push	{r3, r4, r5, lr}
   116b8:	movw	r3, #45068	; 0xb00c
   116bc:	movt	r3, #2
   116c0:	mov	r5, r0
   116c4:	ldr	r4, [r3]
   116c8:	cmp	r4, #0
   116cc:	beq	11700 <fputs@plt+0x87b8>
   116d0:	cmp	r4, #1
   116d4:	popne	{r3, r4, r5, pc}
   116d8:	ldr	r5, [r0, #12]
   116dc:	mov	r0, r5
   116e0:	bl	112cc <fputs@plt+0x8384>
   116e4:	subs	r2, r0, #0
   116e8:	mov	r0, r4
   116ec:	beq	11778 <fputs@plt+0x8830>
   116f0:	movw	r1, #54388	; 0xd474
   116f4:	movt	r1, #1
   116f8:	pop	{r3, r4, r5, lr}
   116fc:	b	8d8c <__printf_chk@plt>
   11700:	ldr	r0, [pc, #132]	; 1178c <fputs@plt+0x8844>
   11704:	ldr	r1, [r5, #12]
   11708:	bl	115c4 <fputs@plt+0x867c>
   1170c:	cmp	r0, #0
   11710:	beq	11734 <fputs@plt+0x87ec>
   11714:	ldr	r0, [r0, #4]
   11718:	cmp	r0, #1
   1171c:	bne	11734 <fputs@plt+0x87ec>
   11720:	ldr	r2, [r5, #12]
   11724:	movw	r1, #54376	; 0xd468
   11728:	pop	{r3, r4, r5, lr}
   1172c:	movt	r1, #1
   11730:	b	8d8c <__printf_chk@plt>
   11734:	movw	r3, #53416	; 0xd0a8
   11738:	movt	r3, #2
   1173c:	movw	r1, #51532	; 0xc94c
   11740:	mov	r0, #1
   11744:	ldr	r2, [r3]
   11748:	movt	r1, #1
   1174c:	bl	8d8c <__printf_chk@plt>
   11750:	ldr	r2, [r5, #12]
   11754:	movw	r1, #54376	; 0xd468
   11758:	mov	r0, #1
   1175c:	movt	r1, #1
   11760:	bl	8d8c <__printf_chk@plt>
   11764:	movw	r1, #54288	; 0xd410
   11768:	mov	r0, #1
   1176c:	movt	r1, #1
   11770:	pop	{r3, r4, r5, lr}
   11774:	b	8d8c <__printf_chk@plt>
   11778:	mov	r2, r5
   1177c:	movw	r1, #54400	; 0xd480
   11780:	pop	{r3, r4, r5, lr}
   11784:	movt	r1, #1
   11788:	b	8d8c <__printf_chk@plt>
   1178c:	andeq	sp, r2, r4, asr #17
   11790:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11794:	mov	fp, r1
   11798:	ldr	r6, [r1]
   1179c:	mov	sl, r0
   117a0:	cmp	r6, #0
   117a4:	beq	11810 <fputs@plt+0x88c8>
   117a8:	mov	r0, r6
   117ac:	bl	18c94 <_ZdlPv@@Base+0xc>
   117b0:	ldr	r9, [sl, #4]
   117b4:	mov	r1, r9
   117b8:	bl	8e64 <__aeabi_uidivmod@plt>
   117bc:	ldr	r7, [sl]
   117c0:	mov	r4, r1
   117c4:	b	117e0 <fputs@plt+0x8898>
   117c8:	bl	8f24 <strcmp@plt>
   117cc:	cmp	r0, #0
   117d0:	beq	117fc <fputs@plt+0x88b4>
   117d4:	cmp	r4, #0
   117d8:	sub	r4, r4, #1
   117dc:	subeq	r4, r9, #1
   117e0:	ldr	r5, [r7, r4, lsl #3]
   117e4:	mov	r1, r6
   117e8:	lsl	r8, r4, #3
   117ec:	cmp	r5, #0
   117f0:	mov	r0, r5
   117f4:	bne	117c8 <fputs@plt+0x8880>
   117f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117fc:	str	r5, [fp]
   11800:	ldr	r3, [sl]
   11804:	add	r8, r3, r8
   11808:	ldr	r0, [r8, #4]
   1180c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11810:	movw	r1, #54364	; 0xd45c
   11814:	movw	r0, #479	; 0x1df
   11818:	movt	r1, #1
   1181c:	bl	17060 <fputs@plt+0xe118>
   11820:	b	117a8 <fputs@plt+0x8860>
   11824:	mov	r2, #0
   11828:	stm	r0, {r1, r2}
   1182c:	bx	lr
   11830:	ldr	ip, [r0]
   11834:	push	{r4, r5, r6, r7}
   11838:	ldr	r3, [r0, #4]
   1183c:	ldm	ip, {r6, r7}
   11840:	cmp	r7, r3
   11844:	bls	11888 <fputs@plt+0x8940>
   11848:	ldr	r5, [r6, r3, lsl #3]
   1184c:	add	r6, r6, r3, lsl #3
   11850:	cmp	r5, #0
   11854:	moveq	ip, r6
   11858:	beq	11870 <fputs@plt+0x8928>
   1185c:	b	11898 <fputs@plt+0x8950>
   11860:	ldr	r5, [ip, #8]
   11864:	mov	ip, r4
   11868:	cmp	r5, #0
   1186c:	bne	11898 <fputs@plt+0x8950>
   11870:	add	r3, r3, #1
   11874:	add	r4, ip, #8
   11878:	cmp	r7, r3
   1187c:	mov	r6, r4
   11880:	bhi	11860 <fputs@plt+0x8918>
   11884:	str	r3, [r0, #4]
   11888:	mov	r1, #0
   1188c:	mov	r0, r1
   11890:	pop	{r4, r5, r6, r7}
   11894:	bx	lr
   11898:	str	r5, [r1]
   1189c:	mov	r1, #1
   118a0:	ldr	ip, [r6, #4]
   118a4:	add	r3, r3, #1
   118a8:	pop	{r4, r5, r6, r7}
   118ac:	str	ip, [r2]
   118b0:	str	r3, [r0, #4]
   118b4:	mov	r0, r1
   118b8:	bx	lr
   118bc:	push	{r3, r4, r5, lr}
   118c0:	mov	r1, #2
   118c4:	mvn	r2, #0
   118c8:	movw	r0, #54452	; 0xd4b4
   118cc:	movt	r0, #1
   118d0:	mov	r4, #1
   118d4:	bl	11644 <fputs@plt+0x86fc>
   118d8:	mov	r1, #2
   118dc:	mvn	r2, #0
   118e0:	movw	r0, #54456	; 0xd4b8
   118e4:	movt	r0, #1
   118e8:	mov	r5, #5
   118ec:	bl	11644 <fputs@plt+0x86fc>
   118f0:	mov	r1, #3
   118f4:	mvn	r2, #0
   118f8:	movw	r0, #54460	; 0xd4bc
   118fc:	movt	r0, #1
   11900:	bl	11644 <fputs@plt+0x86fc>
   11904:	mov	r1, #3
   11908:	mvn	r2, #0
   1190c:	movw	r0, #54464	; 0xd4c0
   11910:	movt	r0, #1
   11914:	bl	11644 <fputs@plt+0x86fc>
   11918:	mov	r1, #3
   1191c:	mvn	r2, #0
   11920:	movw	r0, #54468	; 0xd4c4
   11924:	movt	r0, #1
   11928:	bl	11644 <fputs@plt+0x86fc>
   1192c:	movw	r0, #53444	; 0xd0c4
   11930:	movw	ip, #58100	; 0xe2f4
   11934:	movt	r0, #2
   11938:	movt	ip, #2
   1193c:	mov	r3, #0
   11940:	mov	r1, #4
   11944:	mov	r2, #2
   11948:	str	r5, [r0, #1000]	; 0x3e8
   1194c:	str	r2, [r0, #336]	; 0x150
   11950:	mov	r2, #6
   11954:	str	r5, [r0, #328]	; 0x148
   11958:	str	r5, [r0, #744]	; 0x2e8
   1195c:	mov	r5, #3
   11960:	str	r1, [r0, #984]	; 0x3d8
   11964:	str	r1, [r0, #320]	; 0x140
   11968:	str	r1, [r0, #728]	; 0x2d8
   1196c:	str	r2, [r0, #352]	; 0x160
   11970:	str	r2, [r0, #472]	; 0x1d8
   11974:	str	r2, [r0, #464]	; 0x1d0
   11978:	str	r2, [r0, #368]	; 0x170
   1197c:	str	r5, [r0, #496]	; 0x1f0
   11980:	str	r5, [r0, #480]	; 0x1e0
   11984:	ldrb	r2, [ip, r3]
   11988:	add	r1, r0, r3, lsl #3
   1198c:	add	r3, r3, #1
   11990:	cmp	r2, #0
   11994:	strne	r4, [r1, #4]
   11998:	cmp	r3, #256	; 0x100
   1199c:	bne	11984 <fputs@plt+0x8a3c>
   119a0:	pop	{r3, r4, r5, pc}
   119a4:	push	{r4, r5, r6, lr}
   119a8:	movw	r4, #44984	; 0xafb8
   119ac:	movt	r4, #2
   119b0:	sub	sp, sp, #24
   119b4:	mov	r6, r0
   119b8:	mov	r0, r1
   119bc:	ldr	r3, [r4]
   119c0:	mov	r5, r1
   119c4:	str	r3, [sp, #20]
   119c8:	bl	10d80 <fputs@plt+0x7e38>
   119cc:	cmp	r0, #0
   119d0:	strge	r0, [r6, #4]
   119d4:	blt	11a00 <fputs@plt+0x8ab8>
   119d8:	cmp	r5, #0
   119dc:	beq	119e8 <fputs@plt+0x8aa0>
   119e0:	mov	r0, r5
   119e4:	bl	8eb8 <_ZdaPv@plt>
   119e8:	ldr	r2, [sp, #20]
   119ec:	ldr	r3, [r4]
   119f0:	cmp	r2, r3
   119f4:	bne	11a2c <fputs@plt+0x8ae4>
   119f8:	add	sp, sp, #24
   119fc:	pop	{r4, r5, r6, pc}
   11a00:	mov	r1, r5
   11a04:	mov	r0, sp
   11a08:	bl	17428 <fputs@plt+0xe4e0>
   11a0c:	movw	r2, #58368	; 0xe400
   11a10:	movt	r2, #2
   11a14:	mov	r1, sp
   11a18:	movw	r0, #54472	; 0xd4c8
   11a1c:	movt	r0, #1
   11a20:	mov	r3, r2
   11a24:	bl	178cc <fputs@plt+0xe984>
   11a28:	b	119d8 <fputs@plt+0x8a90>
   11a2c:	bl	8e88 <__stack_chk_fail@plt>
   11a30:	push	{r3, r4, r5, lr}
   11a34:	mov	r4, r0
   11a38:	mov	r5, r1
   11a3c:	bl	e7d4 <fputs@plt+0x588c>
   11a40:	movw	r3, #53444	; 0xd0c4
   11a44:	movt	r3, #2
   11a48:	mov	r2, #0
   11a4c:	strb	r5, [r4, #12]
   11a50:	ldr	r1, [pc, #20]	; 11a6c <fputs@plt+0x8b24>
   11a54:	mov	r0, r4
   11a58:	strb	r2, [r4, #13]
   11a5c:	strb	r2, [r4, #14]
   11a60:	ldr	r3, [r3, r5, lsl #3]
   11a64:	stm	r4, {r1, r3}
   11a68:	pop	{r3, r4, r5, pc}
   11a6c:	andeq	sp, r1, r8, lsr #5
   11a70:	push	{r3, r4, r5, lr}
   11a74:	mov	r5, r1
   11a78:	mov	r4, r0
   11a7c:	bl	e7d4 <fputs@plt+0x588c>
   11a80:	ldr	r3, [pc, #64]	; 11ac8 <fputs@plt+0x8b80>
   11a84:	mov	r0, r5
   11a88:	ldr	r5, [pc, #60]	; 11acc <fputs@plt+0x8b84>
   11a8c:	str	r3, [r4]
   11a90:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   11a94:	mov	r1, r0
   11a98:	ldr	r0, [pc, #48]	; 11ad0 <fputs@plt+0x8b88>
   11a9c:	str	r1, [r4, #12]
   11aa0:	bl	115c4 <fputs@plt+0x867c>
   11aa4:	cmp	r0, #0
   11aa8:	ldrne	r0, [r0]
   11aac:	str	r0, [r4, #4]
   11ab0:	mov	r0, r4
   11ab4:	pop	{r3, r4, r5, pc}
   11ab8:	str	r5, [r4]
   11abc:	mov	r0, r4
   11ac0:	bl	ddfc <fputs@plt+0x4eb4>
   11ac4:	bl	8dc8 <__cxa_end_cleanup@plt>
   11ac8:	andeq	sp, r1, r0, ror #4
   11acc:	andeq	ip, r1, r8, lsl #5
   11ad0:	andeq	sp, r2, r4, asr #17
   11ad4:	push	{r3, r4, r5, lr}
   11ad8:	mov	r4, r0
   11adc:	bl	eda0 <fputs@plt+0x5e58>
   11ae0:	ldr	r3, [pc, #60]	; 11b24 <fputs@plt+0x8bdc>
   11ae4:	mov	r0, #16
   11ae8:	str	r3, [r4]
   11aec:	bl	18c38 <_Znwj@@Base>
   11af0:	movw	r1, #54496	; 0xd4e0
   11af4:	movt	r1, #1
   11af8:	mov	r5, r0
   11afc:	bl	11a70 <fputs@plt+0x8b28>
   11b00:	str	r5, [r4, #16]
   11b04:	mov	r0, r4
   11b08:	pop	{r3, r4, r5, pc}
   11b0c:	mov	r0, r4
   11b10:	bl	de34 <fputs@plt+0x4eec>
   11b14:	bl	8dc8 <__cxa_end_cleanup@plt>
   11b18:	mov	r0, r5
   11b1c:	bl	18c88 <_ZdlPv@@Base>
   11b20:	b	11b0c <fputs@plt+0x8bc4>
   11b24:	strdeq	sp, [r1], -r0
   11b28:	push	{r3, r4, r5, lr}
   11b2c:	mov	r5, r0
   11b30:	mov	r0, #20
   11b34:	bl	18c38 <_Znwj@@Base>
   11b38:	mov	r1, r5
   11b3c:	mov	r4, r0
   11b40:	bl	11ad4 <fputs@plt+0x8b8c>
   11b44:	mov	r0, r4
   11b48:	pop	{r3, r4, r5, pc}
   11b4c:	mov	r0, r4
   11b50:	bl	18c88 <_ZdlPv@@Base>
   11b54:	bl	8dc8 <__cxa_end_cleanup@plt>
   11b58:	movw	r1, #44984	; 0xafb8
   11b5c:	movt	r1, #2
   11b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b64:	mov	r9, #0
   11b68:	ldr	r3, [r1]
   11b6c:	sub	sp, sp, #20
   11b70:	ldr	fp, [pc, #2040]	; 12370 <fputs@plt+0x9428>
   11b74:	movw	sl, #53444	; 0xd0c4
   11b78:	movt	sl, #2
   11b7c:	mov	r6, r0
   11b80:	mov	r8, r9
   11b84:	str	r1, [sp]
   11b88:	str	r0, [sp, #4]
   11b8c:	str	r3, [sp, #12]
   11b90:	ldrb	r7, [r6]
   11b94:	cmp	r7, #0
   11b98:	beq	121c4 <fputs@plt+0x927c>
   11b9c:	sub	r3, r7, #39	; 0x27
   11ba0:	add	r5, r6, #1
   11ba4:	cmp	r3, #53	; 0x35
   11ba8:	ldrls	pc, [pc, r3, lsl #2]
   11bac:	b	11e0c <fputs@plt+0x8ec4>
   11bb0:	ldrdeq	r1, [r1], -r8
   11bb4:	andeq	r1, r1, ip, lsl #28
   11bb8:	andeq	r1, r1, ip, lsl #28
   11bbc:	andeq	r1, r1, ip, lsl #28
   11bc0:			; <UNDEFINED> instruction: 0x00011ebc
   11bc4:	andeq	r1, r1, ip, lsl #28
   11bc8:	andeq	r1, r1, r0, lsr #30
   11bcc:	andeq	r1, r1, ip, lsl #28
   11bd0:	andeq	r1, r1, ip, lsl #28
   11bd4:	andeq	r1, r1, ip, lsl #28
   11bd8:	andeq	r1, r1, ip, lsl #28
   11bdc:	andeq	r1, r1, ip, lsl #28
   11be0:	andeq	r1, r1, ip, lsl #28
   11be4:	andeq	r1, r1, ip, lsl #28
   11be8:	andeq	r1, r1, ip, lsl #28
   11bec:	andeq	r1, r1, ip, lsl #28
   11bf0:	andeq	r1, r1, ip, lsl #28
   11bf4:	andeq	r1, r1, ip, lsl #28
   11bf8:	andeq	r1, r1, ip, lsl #28
   11bfc:	andeq	r1, r1, ip, lsl #28
   11c00:	andeq	r1, r1, ip, lsl #28
   11c04:	strdeq	r1, [r1], -r4
   11c08:	andeq	r1, r1, r0, lsr #29
   11c0c:	andeq	r1, r1, r0, lsl #28
   11c10:	andeq	r1, r1, ip, lsl #28
   11c14:	andeq	r1, r1, ip, lsl #28
   11c18:	andeq	r1, r1, ip, lsl #28
   11c1c:	andeq	r1, r1, ip, lsl #28
   11c20:	andeq	r1, r1, ip, lsl #28
   11c24:	andeq	r1, r1, ip, lsl #28
   11c28:	andeq	r1, r1, ip, lsl #28
   11c2c:	andeq	r1, r1, ip, lsl #28
   11c30:	andeq	r1, r1, ip, lsl #28
   11c34:	andeq	r1, r1, ip, lsl #28
   11c38:	andeq	r1, r1, ip, lsl #28
   11c3c:	andeq	r1, r1, ip, lsl #28
   11c40:	andeq	r1, r1, ip, lsl #28
   11c44:	andeq	r1, r1, ip, lsl #28
   11c48:	andeq	r1, r1, ip, lsl #28
   11c4c:	andeq	r1, r1, ip, lsl #28
   11c50:	andeq	r1, r1, ip, lsl #28
   11c54:	andeq	r1, r1, ip, lsl #28
   11c58:	andeq	r1, r1, ip, lsl #28
   11c5c:	andeq	r1, r1, ip, lsl #28
   11c60:	andeq	r1, r1, ip, lsl #28
   11c64:	andeq	r1, r1, ip, lsl #28
   11c68:	andeq	r1, r1, ip, lsl #28
   11c6c:	andeq	r1, r1, ip, lsl #28
   11c70:	andeq	r1, r1, ip, lsl #28
   11c74:	andeq	r1, r1, ip, lsl #28
   11c78:	andeq	r1, r1, ip, lsl #28
   11c7c:	andeq	r1, r1, ip, lsl #28
   11c80:	andeq	r1, r1, ip, lsl #28
   11c84:	andeq	r1, r1, r8, lsl #25
   11c88:	ldrb	r4, [r6, #1]
   11c8c:	cmp	r4, #0
   11c90:	beq	1217c <fputs@plt+0x9234>
   11c94:	sub	r3, r4, #39	; 0x27
   11c98:	add	r5, r6, #2
   11c9c:	cmp	r3, #85	; 0x55
   11ca0:	ldrls	pc, [pc, r3, lsl #2]
   11ca4:	b	1212c <fputs@plt+0x91e4>
   11ca8:	andeq	r2, r1, r0, lsl r1
   11cac:	andeq	r2, r1, ip, asr #1
   11cb0:	andeq	r2, r1, ip, lsr #2
   11cb4:	andeq	r2, r1, r4, asr #32
   11cb8:	andeq	r2, r1, ip, lsr #2
   11cbc:	andeq	r2, r1, ip, lsr #2
   11cc0:	andeq	r2, r1, r0, lsr #32
   11cc4:	andeq	r2, r1, ip, lsr #2
   11cc8:	andeq	r2, r1, ip, lsr #2
   11ccc:	andeq	r1, r1, r8, ror #31
   11cd0:	andeq	r2, r1, ip, lsr #2
   11cd4:	andeq	r2, r1, ip, lsr #2
   11cd8:	andeq	r2, r1, ip, lsr #2
   11cdc:	andeq	r2, r1, ip, lsr #2
   11ce0:	andeq	r2, r1, ip, lsr #2
   11ce4:	andeq	r2, r1, ip, lsr #2
   11ce8:	andeq	r2, r1, ip, lsr #2
   11cec:	andeq	r2, r1, ip, lsr #2
   11cf0:	andeq	r2, r1, ip, lsr #2
   11cf4:	andeq	r2, r1, ip, lsr #2
   11cf8:	andeq	r2, r1, ip, lsr #2
   11cfc:	andeq	r2, r1, ip, lsr #2
   11d00:	andeq	r2, r1, ip, lsr #2
   11d04:	andeq	r2, r1, ip, lsr #2
   11d08:	andeq	r2, r1, ip, lsr #2
   11d0c:	andeq	r2, r1, ip, lsr #2
   11d10:	andeq	r2, r1, ip, lsr #2
   11d14:	andeq	r2, r1, ip, lsr #2
   11d18:	andeq	r2, r1, ip, lsr #2
   11d1c:	andeq	r2, r1, ip, lsr #2
   11d20:	andeq	r2, r1, ip, lsr #2
   11d24:	andeq	r2, r1, ip, lsr #2
   11d28:	andeq	r2, r1, ip, lsr #2
   11d2c:	andeq	r2, r1, ip, lsr #2
   11d30:	andeq	r2, r1, ip, lsr #2
   11d34:	andeq	r2, r1, ip, lsr #2
   11d38:	andeq	r2, r1, ip, lsr #2
   11d3c:	andeq	r2, r1, ip, lsr #2
   11d40:	andeq	r2, r1, ip, lsr #2
   11d44:	andeq	r2, r1, ip, lsr #2
   11d48:	andeq	r2, r1, ip, lsr #2
   11d4c:	andeq	r2, r1, ip, lsr #2
   11d50:	andeq	r2, r1, ip, lsr #2
   11d54:	andeq	r2, r1, ip, lsr #2
   11d58:	andeq	r2, r1, ip, lsr #2
   11d5c:	andeq	r2, r1, ip, lsr #2
   11d60:	andeq	r2, r1, ip, lsr #2
   11d64:	andeq	r2, r1, ip, lsr #2
   11d68:	andeq	r2, r1, ip, lsr #2
   11d6c:	andeq	r2, r1, ip, lsr #2
   11d70:	andeq	r2, r1, ip, lsr #2
   11d74:	andeq	r2, r1, ip, lsr #2
   11d78:	andeq	r1, r1, ip, lsl #31
   11d7c:	andeq	r1, r1, r8, asr pc
   11d80:	andeq	r2, r1, ip, lsr #2
   11d84:	andeq	r1, r1, r8, ror #31
   11d88:	andeq	r2, r1, r0, lsr #32
   11d8c:	andeq	r1, r1, ip, lsr pc
   11d90:	andeq	r2, r1, ip, lsr #2
   11d94:	andeq	r2, r1, ip, lsr #2
   11d98:	andeq	r2, r1, ip, lsr #2
   11d9c:	andeq	r2, r1, ip, lsr #2
   11da0:	andeq	r1, r1, r8, asr pc
   11da4:	andeq	r2, r1, r4, asr #32
   11da8:	andeq	r2, r1, r4, asr #32
   11dac:	andeq	r2, r1, ip, lsr #2
   11db0:	andeq	r2, r1, ip, lsr #2
   11db4:	andeq	r2, r1, ip, lsr #2
   11db8:	andeq	r2, r1, r4, asr #32
   11dbc:	andeq	r2, r1, ip, lsr #2
   11dc0:	andeq	r2, r1, ip, lsr #2
   11dc4:	andeq	r2, r1, r4, asr #32
   11dc8:	andeq	r2, r1, ip, lsr #2
   11dcc:	andeq	r2, r1, ip, lsr #2
   11dd0:	andeq	r2, r1, ip, lsr #2
   11dd4:	andeq	r2, r1, ip, lsr #2
   11dd8:	andeq	r2, r1, ip, lsr #2
   11ddc:	andeq	r2, r1, ip, lsr #2
   11de0:	andeq	r2, r1, ip, lsr #2
   11de4:	andeq	r2, r1, ip, lsr #2
   11de8:	andeq	r2, r1, ip, lsr #2
   11dec:	andeq	r2, r1, ip, lsr #2
   11df0:	andeq	r2, r1, ip, lsr #2
   11df4:	andeq	r2, r1, ip, lsr #2
   11df8:	andeq	r2, r1, ip, lsr #2
   11dfc:	andeq	r1, r1, r8, ror #31
   11e00:	ldrb	r3, [r6, #1]
   11e04:	cmp	r3, #61	; 0x3d
   11e08:	beq	12234 <fputs@plt+0x92ec>
   11e0c:	mov	r0, #16
   11e10:	bl	18c38 <_Znwj@@Base>
   11e14:	mov	r4, r0
   11e18:	bl	e7d4 <fputs@plt+0x588c>
   11e1c:	mov	r3, #0
   11e20:	strb	r7, [r4, #12]
   11e24:	strb	r3, [r4, #13]
   11e28:	strb	r3, [r4, #14]
   11e2c:	ldr	r3, [sl, r7, lsl #3]
   11e30:	str	fp, [r4]
   11e34:	str	r3, [r4, #4]
   11e38:	ldrb	r3, [r5]
   11e3c:	cmp	r3, #39	; 0x27
   11e40:	movne	r7, r4
   11e44:	movne	r6, r5
   11e48:	bne	1219c <fputs@plt+0x9254>
   11e4c:	add	r5, r5, #1
   11e50:	b	11e80 <fputs@plt+0x8f38>
   11e54:	mov	r0, #20
   11e58:	bl	18c38 <_Znwj@@Base>
   11e5c:	mov	r1, r4
   11e60:	mov	r7, r0
   11e64:	bl	11ad4 <fputs@plt+0x8b8c>
   11e68:	mov	r6, r5
   11e6c:	add	r5, r5, #1
   11e70:	ldrb	r3, [r6]
   11e74:	cmp	r3, #39	; 0x27
   11e78:	bne	1219c <fputs@plt+0x9254>
   11e7c:	mov	r4, r7
   11e80:	cmp	r4, #0
   11e84:	bne	11e54 <fputs@plt+0x8f0c>
   11e88:	mov	r0, #16
   11e8c:	bl	18c38 <_Znwj@@Base>
   11e90:	mov	r1, #0
   11e94:	mov	r4, r0
   11e98:	bl	ede0 <fputs@plt+0x5e98>
   11e9c:	b	11e54 <fputs@plt+0x8f0c>
   11ea0:	mov	r0, #16
   11ea4:	bl	18c38 <_Znwj@@Base>
   11ea8:	movw	r1, #54460	; 0xd4bc
   11eac:	movt	r1, #1
   11eb0:	mov	r4, r0
   11eb4:	bl	11a70 <fputs@plt+0x8b28>
   11eb8:	b	11e38 <fputs@plt+0x8ef0>
   11ebc:	mov	r0, #16
   11ec0:	bl	18c38 <_Znwj@@Base>
   11ec4:	movw	r1, #54452	; 0xd4b4
   11ec8:	movt	r1, #1
   11ecc:	mov	r4, r0
   11ed0:	bl	11a70 <fputs@plt+0x8b28>
   11ed4:	b	11e38 <fputs@plt+0x8ef0>
   11ed8:	mov	r0, #16
   11edc:	bl	18c38 <_Znwj@@Base>
   11ee0:	movw	r1, #54496	; 0xd4e0
   11ee4:	movt	r1, #1
   11ee8:	mov	r4, r0
   11eec:	bl	11a70 <fputs@plt+0x8b28>
   11ef0:	b	11e38 <fputs@plt+0x8ef0>
   11ef4:	ldrb	r3, [r6, #1]
   11ef8:	cmp	r3, #61	; 0x3d
   11efc:	bne	11e0c <fputs@plt+0x8ec4>
   11f00:	mov	r0, #16
   11f04:	bl	18c38 <_Znwj@@Base>
   11f08:	movw	r1, #54464	; 0xd4c0
   11f0c:	movt	r1, #1
   11f10:	mov	r4, r0
   11f14:	bl	11a70 <fputs@plt+0x8b28>
   11f18:	add	r5, r6, #2
   11f1c:	b	11e38 <fputs@plt+0x8ef0>
   11f20:	mov	r0, #16
   11f24:	bl	18c38 <_Znwj@@Base>
   11f28:	movw	r1, #54456	; 0xd4b8
   11f2c:	movt	r1, #1
   11f30:	mov	r4, r0
   11f34:	bl	11a70 <fputs@plt+0x8b28>
   11f38:	b	11e38 <fputs@plt+0x8ef0>
   11f3c:	mov	r0, #16
   11f40:	bl	18c38 <_Znwj@@Base>
   11f44:	movw	r1, #54512	; 0xd4f0
   11f48:	movt	r1, #1
   11f4c:	mov	r4, r0
   11f50:	bl	11a70 <fputs@plt+0x8b28>
   11f54:	b	11e38 <fputs@plt+0x8ef0>
   11f58:	mov	r0, #16
   11f5c:	bl	18c38 <_Znwj@@Base>
   11f60:	mov	r4, r0
   11f64:	bl	e7d4 <fputs@plt+0x588c>
   11f68:	mov	r3, #0
   11f6c:	mov	r2, #92	; 0x5c
   11f70:	strb	r3, [r4, #13]
   11f74:	strb	r2, [r4, #12]
   11f78:	strb	r3, [r4, #14]
   11f7c:	ldr	r3, [sl, #736]	; 0x2e0
   11f80:	str	fp, [r4]
   11f84:	str	r3, [r4, #4]
   11f88:	b	11e38 <fputs@plt+0x8ef0>
   11f8c:	ldrb	r4, [r6, #2]
   11f90:	cmp	r4, #93	; 0x5d
   11f94:	cmpne	r4, #0
   11f98:	moveq	r6, r5
   11f9c:	beq	11fb8 <fputs@plt+0x9070>
   11fa0:	add	r3, r6, #3
   11fa4:	mov	r6, r3
   11fa8:	ldrb	r4, [r3], #1
   11fac:	cmp	r4, #0
   11fb0:	cmpne	r4, #93	; 0x5d
   11fb4:	bne	11fa4 <fputs@plt+0x905c>
   11fb8:	cmp	r4, #0
   11fbc:	beq	12250 <fputs@plt+0x9308>
   11fc0:	mov	r3, #0
   11fc4:	mov	r0, #16
   11fc8:	strb	r3, [r6]
   11fcc:	add	r6, r6, #1
   11fd0:	bl	18c38 <_Znwj@@Base>
   11fd4:	mov	r1, r5
   11fd8:	mov	r4, r0
   11fdc:	bl	11a70 <fputs@plt+0x8b28>
   11fe0:	mov	r5, r6
   11fe4:	b	11e38 <fputs@plt+0x8ef0>
   11fe8:	add	r0, sp, #8
   11fec:	mov	r2, #92	; 0x5c
   11ff0:	mov	r3, #0
   11ff4:	strb	r4, [sp, #9]
   11ff8:	strb	r2, [sp, #8]
   11ffc:	strb	r3, [sp, #10]
   12000:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   12004:	mov	r6, r0
   12008:	mov	r0, #16
   1200c:	bl	18c38 <_Znwj@@Base>
   12010:	mov	r1, r6
   12014:	mov	r4, r0
   12018:	bl	ede0 <fputs@plt+0x5e98>
   1201c:	b	11e38 <fputs@plt+0x8ef0>
   12020:	mov	r0, #16
   12024:	strb	r4, [sp, #8]
   12028:	mov	r3, #0
   1202c:	strb	r3, [sp, #9]
   12030:	bl	18c38 <_Znwj@@Base>
   12034:	add	r1, sp, #8
   12038:	mov	r4, r0
   1203c:	bl	11a70 <fputs@plt+0x8b28>
   12040:	b	11e38 <fputs@plt+0x8ef0>
   12044:	ldrb	r3, [r6, #2]
   12048:	cmp	r3, #40	; 0x28
   1204c:	beq	12274 <fputs@plt+0x932c>
   12050:	cmp	r3, #91	; 0x5b
   12054:	bne	12084 <fputs@plt+0x913c>
   12058:	ldrb	r3, [r6, #3]
   1205c:	add	r5, r6, #3
   12060:	cmp	r3, #93	; 0x5d
   12064:	cmpne	r3, #0
   12068:	beq	12084 <fputs@plt+0x913c>
   1206c:	add	r2, r6, #4
   12070:	mov	r5, r2
   12074:	ldrb	r3, [r2], #1
   12078:	cmp	r3, #93	; 0x5d
   1207c:	cmpne	r3, #0
   12080:	bne	12070 <fputs@plt+0x9128>
   12084:	cmp	r3, #0
   12088:	beq	12294 <fputs@plt+0x934c>
   1208c:	add	r5, r5, #1
   12090:	rsb	r4, r6, r5
   12094:	add	r0, r4, #1
   12098:	bl	8e58 <_Znaj@plt>
   1209c:	mov	r1, r6
   120a0:	mov	r2, r4
   120a4:	mov	r7, r0
   120a8:	bl	8e1c <memcpy@plt>
   120ac:	mov	r3, #0
   120b0:	mov	r0, #16
   120b4:	strb	r3, [r7, r4]
   120b8:	bl	18c38 <_Znwj@@Base>
   120bc:	mov	r1, r7
   120c0:	mov	r4, r0
   120c4:	bl	ede0 <fputs@plt+0x5e98>
   120c8:	b	11e38 <fputs@plt+0x8ef0>
   120cc:	ldrb	r4, [r6, #2]
   120d0:	cmp	r4, #0
   120d4:	beq	1217c <fputs@plt+0x9234>
   120d8:	strb	r4, [sp, #8]
   120dc:	ldrb	r4, [r6, #3]
   120e0:	cmp	r4, #0
   120e4:	beq	122b8 <fputs@plt+0x9370>
   120e8:	mov	r0, #16
   120ec:	strb	r4, [sp, #9]
   120f0:	mov	r3, #0
   120f4:	strb	r3, [sp, #10]
   120f8:	bl	18c38 <_Znwj@@Base>
   120fc:	add	r1, sp, #8
   12100:	add	r5, r6, #4
   12104:	mov	r4, r0
   12108:	bl	11a70 <fputs@plt+0x8b28>
   1210c:	b	11e38 <fputs@plt+0x8ef0>
   12110:	mov	r0, #16
   12114:	bl	18c38 <_Znwj@@Base>
   12118:	movw	r1, #54516	; 0xd4f4
   1211c:	movt	r1, #1
   12120:	mov	r4, r0
   12124:	bl	11a70 <fputs@plt+0x8b28>
   12128:	b	11e38 <fputs@plt+0x8ef0>
   1212c:	movw	r1, #58368	; 0xe400
   12130:	movt	r1, #2
   12134:	movw	r0, #54520	; 0xd4f8
   12138:	movt	r0, #1
   1213c:	mov	r2, r1
   12140:	mov	r3, r1
   12144:	bl	c4c8 <fputs@plt+0x3580>
   12148:	mov	r0, r6
   1214c:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   12150:	mov	r6, r0
   12154:	mov	r0, #16
   12158:	bl	18c38 <_Znwj@@Base>
   1215c:	mov	r1, r6
   12160:	mov	r4, r0
   12164:	bl	ede0 <fputs@plt+0x5e98>
   12168:	mov	r0, r5
   1216c:	mov	r1, #0
   12170:	bl	8da4 <strchr@plt>
   12174:	mov	r5, r0
   12178:	b	11e38 <fputs@plt+0x8ef0>
   1217c:	movw	r1, #58368	; 0xe400
   12180:	movt	r1, #2
   12184:	movw	r0, #54500	; 0xd4e4
   12188:	movt	r0, #1
   1218c:	mov	r2, r1
   12190:	mov	r3, r1
   12194:	bl	c4c8 <fputs@plt+0x3580>
   12198:	b	11e38 <fputs@plt+0x8ef0>
   1219c:	cmp	r7, #0
   121a0:	beq	11b90 <fputs@plt+0x8c48>
   121a4:	cmp	r8, #0
   121a8:	beq	12200 <fputs@plt+0x92b8>
   121ac:	mov	r1, r7
   121b0:	mov	r0, r8
   121b4:	bl	fc58 <fputs@plt+0x6d10>
   121b8:	ldrb	r7, [r6]
   121bc:	cmp	r7, #0
   121c0:	bne	11b9c <fputs@plt+0x8c54>
   121c4:	ldr	r2, [sp, #4]
   121c8:	cmp	r2, #0
   121cc:	beq	121d8 <fputs@plt+0x9290>
   121d0:	mov	r0, r2
   121d4:	bl	8eb8 <_ZdaPv@plt>
   121d8:	cmp	r8, #0
   121dc:	movne	r0, r8
   121e0:	beq	122dc <fputs@plt+0x9394>
   121e4:	ldr	r1, [sp]
   121e8:	ldr	r2, [sp, #12]
   121ec:	ldr	r3, [r1]
   121f0:	cmp	r2, r3
   121f4:	bne	12330 <fputs@plt+0x93e8>
   121f8:	add	sp, sp, #20
   121fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12200:	cmp	r9, #0
   12204:	beq	1222c <fputs@plt+0x92e4>
   12208:	mov	r0, #32
   1220c:	bl	18c38 <_Znwj@@Base>
   12210:	mov	r1, r9
   12214:	mov	r8, r0
   12218:	bl	fce8 <fputs@plt+0x6da0>
   1221c:	mov	r0, r8
   12220:	mov	r1, r7
   12224:	bl	fc58 <fputs@plt+0x6d10>
   12228:	b	11b90 <fputs@plt+0x8c48>
   1222c:	mov	r9, r7
   12230:	b	11b90 <fputs@plt+0x8c48>
   12234:	mov	r0, #16
   12238:	bl	18c38 <_Znwj@@Base>
   1223c:	movw	r1, #54468	; 0xd4c4
   12240:	movt	r1, #1
   12244:	mov	r4, r0
   12248:	bl	11a70 <fputs@plt+0x8b28>
   1224c:	b	11f18 <fputs@plt+0x8fd0>
   12250:	movw	r1, #58368	; 0xe400
   12254:	movt	r1, #2
   12258:	movw	r0, #54500	; 0xd4e4
   1225c:	movt	r0, #1
   12260:	mov	r2, r1
   12264:	mov	r3, r1
   12268:	mov	r5, r6
   1226c:	bl	c4c8 <fputs@plt+0x3580>
   12270:	b	11e38 <fputs@plt+0x8ef0>
   12274:	ldrb	r3, [r6, #3]
   12278:	add	r5, r6, #3
   1227c:	cmp	r3, #0
   12280:	beq	12294 <fputs@plt+0x934c>
   12284:	ldrb	r3, [r6, #4]
   12288:	add	r5, r6, #4
   1228c:	cmp	r3, #0
   12290:	bne	1208c <fputs@plt+0x9144>
   12294:	movw	r1, #58368	; 0xe400
   12298:	movt	r1, #2
   1229c:	movw	r0, #54500	; 0xd4e4
   122a0:	movt	r0, #1
   122a4:	mov	r2, r1
   122a8:	mov	r3, r1
   122ac:	bl	c4c8 <fputs@plt+0x3580>
   122b0:	mov	r4, #0
   122b4:	b	11e38 <fputs@plt+0x8ef0>
   122b8:	movw	r1, #58368	; 0xe400
   122bc:	movt	r1, #2
   122c0:	movw	r0, #54500	; 0xd4e4
   122c4:	movt	r0, #1
   122c8:	mov	r2, r1
   122cc:	mov	r3, r1
   122d0:	add	r5, r6, #3
   122d4:	bl	c4c8 <fputs@plt+0x3580>
   122d8:	b	11e38 <fputs@plt+0x8ef0>
   122dc:	cmp	r9, #0
   122e0:	movne	r0, r9
   122e4:	bne	121e4 <fputs@plt+0x929c>
   122e8:	mov	r0, #16
   122ec:	bl	18c38 <_Znwj@@Base>
   122f0:	mov	r1, r9
   122f4:	mov	r4, r0
   122f8:	bl	ede0 <fputs@plt+0x5e98>
   122fc:	mov	r0, r4
   12300:	b	121e4 <fputs@plt+0x929c>
   12304:	mov	r0, r4
   12308:	bl	18c88 <_ZdlPv@@Base>
   1230c:	bl	8dc8 <__cxa_end_cleanup@plt>
   12310:	b	12304 <fputs@plt+0x93bc>
   12314:	b	12304 <fputs@plt+0x93bc>
   12318:	b	12304 <fputs@plt+0x93bc>
   1231c:	b	12304 <fputs@plt+0x93bc>
   12320:	b	12304 <fputs@plt+0x93bc>
   12324:	b	12304 <fputs@plt+0x93bc>
   12328:	b	12304 <fputs@plt+0x93bc>
   1232c:	b	12304 <fputs@plt+0x93bc>
   12330:	bl	8e88 <__stack_chk_fail@plt>
   12334:	b	12304 <fputs@plt+0x93bc>
   12338:	b	12304 <fputs@plt+0x93bc>
   1233c:	mov	r0, r7
   12340:	bl	18c88 <_ZdlPv@@Base>
   12344:	bl	8dc8 <__cxa_end_cleanup@plt>
   12348:	b	12304 <fputs@plt+0x93bc>
   1234c:	b	12304 <fputs@plt+0x93bc>
   12350:	b	12304 <fputs@plt+0x93bc>
   12354:	b	12304 <fputs@plt+0x93bc>
   12358:	mov	r0, r8
   1235c:	bl	18c88 <_ZdlPv@@Base>
   12360:	bl	8dc8 <__cxa_end_cleanup@plt>
   12364:	b	12304 <fputs@plt+0x93bc>
   12368:	b	12304 <fputs@plt+0x93bc>
   1236c:	b	12304 <fputs@plt+0x93bc>
   12370:	andeq	sp, r1, r8, lsr #5
   12374:	push	{r4, r5, r6, r7, r8, r9, lr}
   12378:	movw	r7, #44984	; 0xafb8
   1237c:	movt	r7, #2
   12380:	sub	sp, sp, #28
   12384:	subs	r8, r1, #0
   12388:	mov	r6, r0
   1238c:	ldr	r3, [r7]
   12390:	str	r3, [sp, #20]
   12394:	beq	12470 <fputs@plt+0x9528>
   12398:	mov	r0, r6
   1239c:	movw	r5, #41628	; 0xa29c
   123a0:	bl	10d80 <fputs@plt+0x7e38>
   123a4:	movt	r5, #2
   123a8:	mov	r9, r0
   123ac:	ldr	r0, [r5, #2464]	; 0x9a0
   123b0:	cmp	r0, #0
   123b4:	beq	1242c <fputs@plt+0x94e4>
   123b8:	add	r5, r5, #2464	; 0x9a0
   123bc:	mov	r4, #0
   123c0:	b	123d4 <fputs@plt+0x948c>
   123c4:	ldr	r0, [r5, #4]!
   123c8:	add	r4, r4, #1
   123cc:	cmp	r0, #0
   123d0:	beq	1242c <fputs@plt+0x94e4>
   123d4:	mov	r1, r6
   123d8:	bl	8f24 <strcmp@plt>
   123dc:	cmp	r0, #0
   123e0:	bne	123c4 <fputs@plt+0x947c>
   123e4:	mov	r0, r8
   123e8:	bl	11b58 <fputs@plt+0x8c10>
   123ec:	mov	r1, r9
   123f0:	mov	r2, r4
   123f4:	ldr	r3, [r0]
   123f8:	mov	r5, r0
   123fc:	ldr	r3, [r3, #48]	; 0x30
   12400:	blx	r3
   12404:	ldr	r3, [r5]
   12408:	mov	r0, r5
   1240c:	ldr	r3, [r3, #8]
   12410:	blx	r3
   12414:	ldr	r2, [sp, #20]
   12418:	ldr	r3, [r7]
   1241c:	cmp	r2, r3
   12420:	bne	1248c <fputs@plt+0x9544>
   12424:	add	sp, sp, #28
   12428:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1242c:	cmp	r9, #0
   12430:	bge	12484 <fputs@plt+0x953c>
   12434:	mov	r1, r6
   12438:	mov	r0, sp
   1243c:	bl	17428 <fputs@plt+0xe4e0>
   12440:	movw	r2, #58368	; 0xe400
   12444:	movt	r2, #2
   12448:	mov	r1, sp
   1244c:	movw	r0, #54536	; 0xd508
   12450:	movt	r0, #1
   12454:	mov	r3, r2
   12458:	bl	178cc <fputs@plt+0xe984>
   1245c:	cmp	r8, #0
   12460:	beq	12414 <fputs@plt+0x94cc>
   12464:	mov	r0, r8
   12468:	bl	8eb8 <_ZdaPv@plt>
   1246c:	b	12414 <fputs@plt+0x94cc>
   12470:	movw	r1, #54364	; 0xd45c
   12474:	movw	r0, #699	; 0x2bb
   12478:	movt	r1, #1
   1247c:	bl	17060 <fputs@plt+0xe118>
   12480:	b	12398 <fputs@plt+0x9450>
   12484:	mvn	r4, #0
   12488:	b	123e4 <fputs@plt+0x949c>
   1248c:	bl	8e88 <__stack_chk_fail@plt>
   12490:	ldr	r3, [pc, #20]	; 124ac <fputs@plt+0x9564>
   12494:	push	{r4, lr}
   12498:	mov	r4, r0
   1249c:	str	r3, [r0]
   124a0:	bl	ddfc <fputs@plt+0x4eb4>
   124a4:	mov	r0, r4
   124a8:	pop	{r4, pc}
   124ac:	andeq	ip, r1, r8, lsl #5
   124b0:	ldr	r3, [pc, #28]	; 124d4 <fputs@plt+0x958c>
   124b4:	push	{r4, lr}
   124b8:	mov	r4, r0
   124bc:	str	r3, [r0]
   124c0:	bl	ddfc <fputs@plt+0x4eb4>
   124c4:	mov	r0, r4
   124c8:	bl	18c88 <_ZdlPv@@Base>
   124cc:	mov	r0, r4
   124d0:	pop	{r4, pc}
   124d4:	andeq	ip, r1, r8, lsl #5
   124d8:	ldr	r0, [r0, #12]
   124dc:	push	{r3, lr}
   124e0:	ldr	r3, [r0]
   124e4:	ldr	r3, [r3, #40]	; 0x28
   124e8:	blx	r3
   124ec:	pop	{r3, pc}
   124f0:	ldr	r0, [r0, #12]
   124f4:	bic	r1, r1, #2
   124f8:	push	{r3, lr}
   124fc:	ldr	r3, [r0]
   12500:	ldr	r3, [r3, #52]	; 0x34
   12504:	blx	r3
   12508:	pop	{r3, pc}
   1250c:	push	{r3, r4, r5, lr}
   12510:	mov	r4, r0
   12514:	ldr	r0, [r0, #20]
   12518:	mov	r5, r1
   1251c:	cmp	r0, #0
   12520:	beq	12534 <fputs@plt+0x95ec>
   12524:	ldr	r3, [r0]
   12528:	add	r1, r1, #1
   1252c:	ldr	r3, [r3, #56]	; 0x38
   12530:	blx	r3
   12534:	ldr	r0, [r4, #16]
   12538:	cmp	r0, #0
   1253c:	beq	12550 <fputs@plt+0x9608>
   12540:	ldr	r3, [r0]
   12544:	add	r1, r5, #1
   12548:	ldr	r3, [r3, #56]	; 0x38
   1254c:	blx	r3
   12550:	ldr	r0, [r4, #12]
   12554:	mov	r1, r5
   12558:	ldr	r3, [r0]
   1255c:	ldr	r3, [r3, #56]	; 0x38
   12560:	blx	r3
   12564:	pop	{r3, r4, r5, pc}
   12568:	push	{r4, lr}
   1256c:	mov	r4, r0
   12570:	ldr	r0, [r0, #16]
   12574:	ldr	r3, [pc, #72]	; 125c4 <fputs@plt+0x967c>
   12578:	cmp	r0, #0
   1257c:	str	r3, [r4]
   12580:	beq	12590 <fputs@plt+0x9648>
   12584:	ldr	r3, [r0]
   12588:	ldr	r3, [r3, #8]
   1258c:	blx	r3
   12590:	ldr	r0, [r4, #20]
   12594:	cmp	r0, #0
   12598:	beq	125a8 <fputs@plt+0x9660>
   1259c:	ldr	r3, [r0]
   125a0:	ldr	r3, [r3, #8]
   125a4:	blx	r3
   125a8:	mov	r0, r4
   125ac:	bl	de34 <fputs@plt+0x4eec>
   125b0:	mov	r0, r4
   125b4:	pop	{r4, pc}
   125b8:	mov	r0, r4
   125bc:	bl	de34 <fputs@plt+0x4eec>
   125c0:	bl	8dc8 <__cxa_end_cleanup@plt>
   125c4:	andeq	lr, r1, r0, lsl #7
   125c8:	push	{r4, lr}
   125cc:	mov	r4, r0
   125d0:	bl	12568 <fputs@plt+0x9620>
   125d4:	mov	r0, r4
   125d8:	bl	18c88 <_ZdlPv@@Base>
   125dc:	mov	r0, r4
   125e0:	pop	{r4, pc}
   125e4:	movw	r3, #45068	; 0xb00c
   125e8:	movt	r3, #2
   125ec:	push	{r4, r5, r6, lr}
   125f0:	mov	r4, r0
   125f4:	ldr	r5, [r3]
   125f8:	cmp	r5, #0
   125fc:	beq	12674 <fputs@plt+0x972c>
   12600:	cmp	r5, #1
   12604:	popne	{r4, r5, r6, pc}
   12608:	ldr	r3, [r0, #20]
   1260c:	cmp	r3, #0
   12610:	ldr	r3, [r0, #16]
   12614:	beq	127f0 <fputs@plt+0x98a8>
   12618:	cmp	r3, #0
   1261c:	beq	127ac <fputs@plt+0x9864>
   12620:	mov	r0, r5
   12624:	movw	r1, #58368	; 0xe400
   12628:	movt	r1, #1
   1262c:	bl	8d8c <__printf_chk@plt>
   12630:	ldr	r0, [r4, #12]
   12634:	ldr	r3, [r0]
   12638:	ldr	r3, [r3, #24]
   1263c:	blx	r3
   12640:	ldr	r0, [r4, #16]
   12644:	ldr	r3, [r0]
   12648:	ldr	r3, [r3, #24]
   1264c:	blx	r3
   12650:	ldr	r0, [r4, #20]
   12654:	ldr	r3, [r0]
   12658:	ldr	r3, [r3, #24]
   1265c:	blx	r3
   12660:	mov	r0, r5
   12664:	movw	r1, #58380	; 0xe40c
   12668:	movt	r1, #1
   1266c:	pop	{r4, r5, r6, lr}
   12670:	b	8d8c <__printf_chk@plt>
   12674:	ldr	r0, [r0, #12]
   12678:	ldr	r3, [r0]
   1267c:	ldr	r3, [r3, #24]
   12680:	blx	r3
   12684:	ldr	r3, [r4, #20]
   12688:	cmp	r3, #0
   1268c:	beq	126fc <fputs@plt+0x97b4>
   12690:	movw	r1, #52336	; 0xcc70
   12694:	mov	r0, #1
   12698:	movt	r1, #1
   1269c:	bl	8d8c <__printf_chk@plt>
   126a0:	ldr	r2, [r4, #8]
   126a4:	movw	r1, #52344	; 0xcc78
   126a8:	mov	r0, #1
   126ac:	movt	r1, #1
   126b0:	bl	8d8c <__printf_chk@plt>
   126b4:	ldr	r2, [r4, #8]
   126b8:	movw	r1, #52320	; 0xcc60
   126bc:	mov	r0, #1
   126c0:	movt	r1, #1
   126c4:	bl	8d8c <__printf_chk@plt>
   126c8:	ldr	r0, [r4, #20]
   126cc:	ldr	r3, [r0]
   126d0:	ldr	r3, [r3, #24]
   126d4:	blx	r3
   126d8:	movw	r1, #52464	; 0xccf0
   126dc:	mov	r0, #1
   126e0:	movt	r1, #1
   126e4:	ldr	r2, [r4, #8]
   126e8:	bl	8d8c <__printf_chk@plt>
   126ec:	movw	r1, #53476	; 0xd0e4
   126f0:	mov	r0, #1
   126f4:	movt	r1, #1
   126f8:	bl	8d8c <__printf_chk@plt>
   126fc:	ldr	r3, [r4, #16]
   12700:	cmp	r3, #0
   12704:	beq	1278c <fputs@plt+0x9844>
   12708:	movw	r1, #52336	; 0xcc70
   1270c:	mov	r0, #1
   12710:	movt	r1, #1
   12714:	bl	8d8c <__printf_chk@plt>
   12718:	ldr	r2, [r4, #8]
   1271c:	movw	r1, #52404	; 0xccb4
   12720:	mov	r0, #1
   12724:	movt	r1, #1
   12728:	bl	8d8c <__printf_chk@plt>
   1272c:	ldr	r2, [r4, #8]
   12730:	movw	r1, #52320	; 0xcc60
   12734:	mov	r0, #1
   12738:	movt	r1, #1
   1273c:	bl	8d8c <__printf_chk@plt>
   12740:	ldr	r3, [r4, #12]
   12744:	movw	r1, #58328	; 0xe3d8
   12748:	mov	r0, #1
   1274c:	movt	r1, #1
   12750:	ldr	r2, [r3, #8]
   12754:	bl	8d8c <__printf_chk@plt>
   12758:	ldr	r0, [r4, #16]
   1275c:	ldr	r3, [r0]
   12760:	ldr	r3, [r3, #24]
   12764:	blx	r3
   12768:	movw	r1, #52464	; 0xccf0
   1276c:	mov	r0, #1
   12770:	movt	r1, #1
   12774:	ldr	r2, [r4, #8]
   12778:	bl	8d8c <__printf_chk@plt>
   1277c:	movw	r1, #53476	; 0xd0e4
   12780:	mov	r0, #1
   12784:	movt	r1, #1
   12788:	bl	8d8c <__printf_chk@plt>
   1278c:	ldr	r3, [r4, #12]
   12790:	movw	r1, #58344	; 0xe3e8
   12794:	ldr	r2, [r4, #8]
   12798:	movt	r1, #1
   1279c:	mov	r0, #1
   127a0:	ldr	r3, [r3, #8]
   127a4:	pop	{r4, r5, r6, lr}
   127a8:	b	8d8c <__printf_chk@plt>
   127ac:	mov	r0, r5
   127b0:	movw	r1, #58392	; 0xe418
   127b4:	movt	r1, #1
   127b8:	bl	8d8c <__printf_chk@plt>
   127bc:	ldr	r0, [r4, #12]
   127c0:	ldr	r3, [r0]
   127c4:	ldr	r3, [r3, #24]
   127c8:	blx	r3
   127cc:	ldr	r0, [r4, #20]
   127d0:	ldr	r3, [r0]
   127d4:	ldr	r3, [r3, #24]
   127d8:	blx	r3
   127dc:	mov	r0, r5
   127e0:	movw	r1, #58400	; 0xe420
   127e4:	movt	r1, #1
   127e8:	pop	{r4, r5, r6, lr}
   127ec:	b	8d8c <__printf_chk@plt>
   127f0:	cmp	r3, #0
   127f4:	popeq	{r4, r5, r6, pc}
   127f8:	mov	r0, r5
   127fc:	movw	r1, #58408	; 0xe428
   12800:	movt	r1, #1
   12804:	bl	8d8c <__printf_chk@plt>
   12808:	ldr	r0, [r4, #12]
   1280c:	ldr	r3, [r0]
   12810:	ldr	r3, [r3, #24]
   12814:	blx	r3
   12818:	ldr	r0, [r4, #16]
   1281c:	ldr	r3, [r0]
   12820:	ldr	r3, [r3, #24]
   12824:	blx	r3
   12828:	mov	r0, r5
   1282c:	movw	r1, #58416	; 0xe430
   12830:	movt	r1, #1
   12834:	pop	{r4, r5, r6, lr}
   12838:	b	8d8c <__printf_chk@plt>
   1283c:	push	{r4, r5, r6, r7, r8, lr}
   12840:	mov	r4, r0
   12844:	ldr	r0, [r0, #12]
   12848:	sub	sp, sp, #16
   1284c:	mov	r5, r1
   12850:	ldr	r3, [r0]
   12854:	ldr	r3, [r3, #12]
   12858:	blx	r3
   1285c:	mov	r7, r0
   12860:	ldr	r0, [r4, #12]
   12864:	ldr	r2, [r0]
   12868:	ldr	r3, [r2, #16]
   1286c:	blx	r3
   12870:	ldr	r2, [r4, #8]
   12874:	movw	r1, #52604	; 0xcd7c
   12878:	mov	r0, #1
   1287c:	movt	r1, #1
   12880:	bl	8d8c <__printf_chk@plt>
   12884:	cmp	r5, #1
   12888:	ble	12c44 <fputs@plt+0x9cfc>
   1288c:	bl	e78c <fputs@plt+0x5844>
   12890:	movw	r1, #52624	; 0xcd90
   12894:	mov	r0, #1
   12898:	movt	r1, #1
   1289c:	ldr	r2, [r4, #8]
   128a0:	bl	8d8c <__printf_chk@plt>
   128a4:	ldr	r6, [r4, #16]
   128a8:	cmp	r6, #0
   128ac:	beq	128d0 <fputs@plt+0x9988>
   128b0:	ldr	r3, [r6]
   128b4:	mov	r0, r5
   128b8:	ldr	r8, [r3, #12]
   128bc:	bl	e420 <fputs@plt+0x54d8>
   128c0:	bl	e42c <fputs@plt+0x54e4>
   128c4:	mov	r1, r0
   128c8:	mov	r0, r6
   128cc:	blx	r8
   128d0:	ldr	r6, [r4, #20]
   128d4:	cmp	r6, #0
   128d8:	beq	128f8 <fputs@plt+0x99b0>
   128dc:	ldr	r3, [r6]
   128e0:	mov	r0, r5
   128e4:	ldr	r8, [r3, #12]
   128e8:	bl	e420 <fputs@plt+0x54d8>
   128ec:	mov	r1, r0
   128f0:	mov	r0, r6
   128f4:	blx	r8
   128f8:	ldr	r0, [r4, #12]
   128fc:	ldr	r2, [r0]
   12900:	ldr	r3, [r2, #36]	; 0x24
   12904:	blx	r3
   12908:	cmp	r0, #0
   1290c:	beq	12be8 <fputs@plt+0x9ca0>
   12910:	ldr	r2, [r4, #8]
   12914:	movw	r1, #58424	; 0xe438
   12918:	mov	r0, #1
   1291c:	movt	r1, #1
   12920:	bl	8d8c <__printf_chk@plt>
   12924:	movw	r1, #58436	; 0xe444
   12928:	mov	r0, #1
   1292c:	movt	r1, #1
   12930:	ldr	r2, [r4, #8]
   12934:	bl	8d8c <__printf_chk@plt>
   12938:	movw	r1, #52672	; 0xcdc0
   1293c:	mov	r0, #1
   12940:	movt	r1, #1
   12944:	ldr	r2, [r4, #8]
   12948:	bl	8d8c <__printf_chk@plt>
   1294c:	ldr	r3, [r4, #20]
   12950:	cmp	r3, #0
   12954:	beq	12c9c <fputs@plt+0x9d54>
   12958:	cmp	r5, #3
   1295c:	beq	12c8c <fputs@plt+0x9d44>
   12960:	tst	r5, #1
   12964:	movwne	r2, #41572	; 0xa264
   12968:	movweq	r2, #41568	; 0xa260
   1296c:	movtne	r2, #2
   12970:	movteq	r2, #2
   12974:	ldr	r0, [r2]
   12978:	movw	r5, #41544	; 0xa248
   1297c:	movt	r5, #2
   12980:	ldr	r2, [r4, #8]
   12984:	movw	r1, #58560	; 0xe4c0
   12988:	str	r0, [sp]
   1298c:	movt	r1, #1
   12990:	ldr	lr, [r3, #8]
   12994:	mov	r0, #1
   12998:	ldr	ip, [r5]
   1299c:	mov	r3, r2
   129a0:	str	lr, [sp, #4]
   129a4:	str	ip, [sp, #8]
   129a8:	bl	8d8c <__printf_chk@plt>
   129ac:	ldr	r3, [r4, #16]
   129b0:	cmp	r3, #0
   129b4:	beq	12a9c <fputs@plt+0x9b54>
   129b8:	movw	r3, #41556	; 0xa254
   129bc:	movt	r3, #2
   129c0:	ldr	r2, [r4, #8]
   129c4:	movw	r1, #58604	; 0xe4ec
   129c8:	ldr	r3, [r3]
   129cc:	movt	r1, #1
   129d0:	mov	r0, #1
   129d4:	str	r3, [sp]
   129d8:	mov	r3, r2
   129dc:	bl	8d8c <__printf_chk@plt>
   129e0:	ldr	r3, [r4, #16]
   129e4:	movw	r0, #41564	; 0xa25c
   129e8:	movt	r0, #2
   129ec:	ldr	ip, [r4, #8]
   129f0:	movw	r1, #58628	; 0xe504
   129f4:	ldr	lr, [r3, #8]
   129f8:	movt	r1, #1
   129fc:	ldr	r2, [r4, #20]
   12a00:	ldr	r0, [r0]
   12a04:	mov	r3, ip
   12a08:	ldr	r2, [r2, #8]
   12a0c:	str	lr, [sp]
   12a10:	str	ip, [sp, #4]
   12a14:	str	r0, [sp, #8]
   12a18:	mov	r0, #1
   12a1c:	bl	8d8c <__printf_chk@plt>
   12a20:	movw	r1, #58684	; 0xe53c
   12a24:	mov	r0, #1
   12a28:	movt	r1, #1
   12a2c:	bl	8d8c <__printf_chk@plt>
   12a30:	ldr	r2, [r4, #8]
   12a34:	movw	r1, #58704	; 0xe550
   12a38:	mov	r0, #1
   12a3c:	movt	r1, #1
   12a40:	bl	8d8c <__printf_chk@plt>
   12a44:	ldr	r0, [r4, #20]
   12a48:	ldr	r3, [r4, #8]
   12a4c:	movw	r1, #58728	; 0xe568
   12a50:	ldr	r2, [r5]
   12a54:	movt	r1, #1
   12a58:	ldr	ip, [r0, #8]
   12a5c:	mov	r0, #1
   12a60:	str	ip, [sp]
   12a64:	bl	8d8c <__printf_chk@plt>
   12a68:	ldr	r2, [r4, #8]
   12a6c:	movw	r1, #58772	; 0xe594
   12a70:	mov	r0, #1
   12a74:	movt	r1, #1
   12a78:	bl	8d8c <__printf_chk@plt>
   12a7c:	movw	r1, #58796	; 0xe5ac
   12a80:	mov	r0, #1
   12a84:	movt	r1, #1
   12a88:	ldr	r2, [r4, #8]
   12a8c:	bl	8d8c <__printf_chk@plt>
   12a90:	movw	r0, #58820	; 0xe5c4
   12a94:	movt	r0, #1
   12a98:	bl	8ed0 <puts@plt>
   12a9c:	ldr	r3, [r4, #12]
   12aa0:	movw	r1, #52760	; 0xce18
   12aa4:	mov	r0, #1
   12aa8:	movt	r1, #1
   12aac:	ldr	r2, [r4, #8]
   12ab0:	ldr	r3, [r3, #8]
   12ab4:	bl	8d8c <__printf_chk@plt>
   12ab8:	ldr	r3, [r4, #16]
   12abc:	cmp	r3, #0
   12ac0:	beq	12cec <fputs@plt+0x9da4>
   12ac4:	ldr	r1, [r4, #20]
   12ac8:	cmp	r1, #0
   12acc:	beq	12c5c <fputs@plt+0x9d14>
   12ad0:	ldr	ip, [r4, #12]
   12ad4:	movw	r0, #41604	; 0xa284
   12ad8:	movt	r0, #2
   12adc:	ldr	r2, [r3, #8]
   12ae0:	ldr	lr, [r1, #8]
   12ae4:	movw	r1, #58824	; 0xe5c8
   12ae8:	ldr	r3, [ip, #8]
   12aec:	movt	r1, #1
   12af0:	ldr	ip, [r0]
   12af4:	mov	r0, #1
   12af8:	str	lr, [sp]
   12afc:	str	ip, [sp, #4]
   12b00:	bl	8d8c <__printf_chk@plt>
   12b04:	ldr	r3, [r4, #12]
   12b08:	movw	r1, #58920	; 0xe628
   12b0c:	mov	r0, #1
   12b10:	movt	r1, #1
   12b14:	ldr	r2, [r4, #8]
   12b18:	ldr	r3, [r3, #8]
   12b1c:	bl	8d8c <__printf_chk@plt>
   12b20:	ldr	r3, [r4, #20]
   12b24:	cmp	r3, #0
   12b28:	beq	12b44 <fputs@plt+0x9bfc>
   12b2c:	movw	r1, #58940	; 0xe63c
   12b30:	ldr	r3, [r3, #8]
   12b34:	mov	r0, #1
   12b38:	movt	r1, #1
   12b3c:	ldr	r2, [r4, #8]
   12b40:	bl	8d8c <__printf_chk@plt>
   12b44:	ldr	r3, [r4, #16]
   12b48:	cmp	r3, #0
   12b4c:	beq	12b68 <fputs@plt+0x9c20>
   12b50:	movw	r1, #58964	; 0xe654
   12b54:	ldr	r3, [r3, #8]
   12b58:	mov	r0, #1
   12b5c:	movt	r1, #1
   12b60:	ldr	r2, [r4, #8]
   12b64:	bl	8d8c <__printf_chk@plt>
   12b68:	mov	r0, #10
   12b6c:	bl	8db0 <putchar@plt>
   12b70:	ldr	r3, [r4, #12]
   12b74:	movw	r1, #58988	; 0xe66c
   12b78:	mov	r0, #1
   12b7c:	movt	r1, #1
   12b80:	ldr	r2, [r4, #8]
   12b84:	ldr	r3, [r3, #8]
   12b88:	bl	8d8c <__printf_chk@plt>
   12b8c:	ldr	r3, [r4, #16]
   12b90:	cmp	r3, #0
   12b94:	beq	12bb0 <fputs@plt+0x9c68>
   12b98:	movw	r1, #59008	; 0xe680
   12b9c:	ldr	r3, [r3, #8]
   12ba0:	mov	r0, #1
   12ba4:	movt	r1, #1
   12ba8:	ldr	r2, [r4, #8]
   12bac:	bl	8d8c <__printf_chk@plt>
   12bb0:	ldr	r3, [r4, #20]
   12bb4:	cmp	r3, #0
   12bb8:	beq	12bd4 <fputs@plt+0x9c8c>
   12bbc:	movw	r1, #59032	; 0xe698
   12bc0:	ldr	r2, [r4, #8]
   12bc4:	ldr	r3, [r3, #8]
   12bc8:	movt	r1, #1
   12bcc:	mov	r0, #1
   12bd0:	bl	8d8c <__printf_chk@plt>
   12bd4:	mov	r0, #10
   12bd8:	bl	8db0 <putchar@plt>
   12bdc:	mov	r0, r7
   12be0:	add	sp, sp, #16
   12be4:	pop	{r4, r5, r6, r7, r8, pc}
   12be8:	movw	r3, #41552	; 0xa250
   12bec:	movt	r3, #2
   12bf0:	ldr	lr, [r4, #12]
   12bf4:	movw	r1, #58448	; 0xe450
   12bf8:	ldr	ip, [r3]
   12bfc:	movt	r1, #1
   12c00:	ldr	r2, [r4, #8]
   12c04:	mov	r0, #1
   12c08:	ldr	r3, [lr, #8]
   12c0c:	str	ip, [sp]
   12c10:	bl	8d8c <__printf_chk@plt>
   12c14:	movw	r3, #41548	; 0xa24c
   12c18:	movt	r3, #2
   12c1c:	ldr	r0, [r4, #12]
   12c20:	ldr	r2, [r4, #8]
   12c24:	movw	r1, #58476	; 0xe46c
   12c28:	ldr	ip, [r3]
   12c2c:	movt	r1, #1
   12c30:	ldr	r3, [r0, #8]
   12c34:	mov	r0, #1
   12c38:	str	ip, [sp]
   12c3c:	bl	8d8c <__printf_chk@plt>
   12c40:	b	12938 <fputs@plt+0x99f0>
   12c44:	movw	r3, #53296	; 0xd030
   12c48:	movt	r3, #2
   12c4c:	ldr	r3, [r3]
   12c50:	cmp	r3, #0
   12c54:	bne	12890 <fputs@plt+0x9948>
   12c58:	b	1288c <fputs@plt+0x9944>
   12c5c:	movw	ip, #41604	; 0xa284
   12c60:	movt	ip, #2
   12c64:	ldr	lr, [r4, #12]
   12c68:	movw	r1, #58868	; 0xe5f4
   12c6c:	ldr	ip, [ip]
   12c70:	movt	r1, #1
   12c74:	ldr	r2, [r3, #8]
   12c78:	mov	r0, #1
   12c7c:	ldr	r3, [lr, #8]
   12c80:	str	ip, [sp]
   12c84:	bl	8d8c <__printf_chk@plt>
   12c88:	b	12b04 <fputs@plt+0x9bbc>
   12c8c:	movw	r2, #41576	; 0xa268
   12c90:	movt	r2, #2
   12c94:	ldr	r0, [r2]
   12c98:	b	12978 <fputs@plt+0x9a30>
   12c9c:	ldr	ip, [r4, #16]
   12ca0:	cmp	ip, #0
   12ca4:	beq	12d28 <fputs@plt+0x9de0>
   12ca8:	movw	r2, #41560	; 0xa258
   12cac:	movt	r2, #2
   12cb0:	movw	r3, #41544	; 0xa248
   12cb4:	movt	r3, #2
   12cb8:	ldr	lr, [r2]
   12cbc:	movw	r1, #58512	; 0xe490
   12cc0:	ldr	r2, [r4, #8]
   12cc4:	movt	r1, #1
   12cc8:	ldr	r3, [r3]
   12ccc:	mov	r0, #1
   12cd0:	str	lr, [sp]
   12cd4:	ldr	ip, [ip, #8]
   12cd8:	str	r3, [sp, #8]
   12cdc:	mov	r3, r2
   12ce0:	str	ip, [sp, #4]
   12ce4:	bl	8d8c <__printf_chk@plt>
   12ce8:	b	12a9c <fputs@plt+0x9b54>
   12cec:	ldr	r2, [r4, #20]
   12cf0:	cmp	r2, #0
   12cf4:	beq	12d1c <fputs@plt+0x9dd4>
   12cf8:	movw	r3, #41604	; 0xa284
   12cfc:	movt	r3, #2
   12d00:	ldr	r2, [r2, #8]
   12d04:	movw	r1, #58900	; 0xe614
   12d08:	ldr	r3, [r3]
   12d0c:	movt	r1, #1
   12d10:	mov	r0, #1
   12d14:	bl	8d8c <__printf_chk@plt>
   12d18:	b	12b04 <fputs@plt+0x9bbc>
   12d1c:	mov	r0, #10
   12d20:	bl	8db0 <putchar@plt>
   12d24:	b	12b04 <fputs@plt+0x9bbc>
   12d28:	movw	r1, #58500	; 0xe484
   12d2c:	mov	r0, #97	; 0x61
   12d30:	movt	r1, #1
   12d34:	bl	17060 <fputs@plt+0xe118>
   12d38:	ldr	ip, [r4, #16]
   12d3c:	b	12ca8 <fputs@plt+0x9d60>
   12d40:	push	{r4, r5, r6, lr}
   12d44:	movw	r4, #45048	; 0xaff8
   12d48:	movt	r4, #2
   12d4c:	mov	r5, r0
   12d50:	mov	r1, #1
   12d54:	mov	r2, #2
   12d58:	ldr	r3, [r4]
   12d5c:	movw	r0, #61204	; 0xef14
   12d60:	movt	r0, #1
   12d64:	bl	8e4c <fwrite@plt>
   12d68:	ldr	r0, [r5, #12]
   12d6c:	ldr	r3, [r0]
   12d70:	ldr	r3, [r3]
   12d74:	blx	r3
   12d78:	ldr	r3, [r4]
   12d7c:	movw	r0, #46652	; 0xb63c
   12d80:	mov	r1, #1
   12d84:	movt	r0, #1
   12d88:	mov	r2, #2
   12d8c:	bl	8e4c <fwrite@plt>
   12d90:	ldr	r3, [r5, #16]
   12d94:	cmp	r3, #0
   12d98:	beq	12ddc <fputs@plt+0x9e94>
   12d9c:	mov	r1, #1
   12da0:	mov	r2, #7
   12da4:	ldr	r3, [r4]
   12da8:	movw	r0, #59056	; 0xe6b0
   12dac:	movt	r0, #1
   12db0:	bl	8e4c <fwrite@plt>
   12db4:	ldr	r0, [r5, #16]
   12db8:	ldr	r3, [r0]
   12dbc:	ldr	r3, [r3]
   12dc0:	blx	r3
   12dc4:	movw	r0, #46652	; 0xb63c
   12dc8:	mov	r1, #1
   12dcc:	movt	r0, #1
   12dd0:	mov	r2, #2
   12dd4:	ldr	r3, [r4]
   12dd8:	bl	8e4c <fwrite@plt>
   12ddc:	ldr	r3, [r5, #20]
   12de0:	cmp	r3, #0
   12de4:	popeq	{r4, r5, r6, pc}
   12de8:	mov	r1, #1
   12dec:	mov	r2, #7
   12df0:	ldr	r3, [r4]
   12df4:	movw	r0, #59064	; 0xe6b8
   12df8:	movt	r0, #1
   12dfc:	bl	8e4c <fwrite@plt>
   12e00:	ldr	r0, [r5, #20]
   12e04:	ldr	r3, [r0]
   12e08:	ldr	r3, [r3]
   12e0c:	blx	r3
   12e10:	ldr	r3, [r4]
   12e14:	movw	r0, #46652	; 0xb63c
   12e18:	mov	r1, #1
   12e1c:	movt	r0, #1
   12e20:	mov	r2, #2
   12e24:	pop	{r4, r5, r6, lr}
   12e28:	b	8e4c <fwrite@plt>
   12e2c:	ldr	r3, [r0]
   12e30:	push	{r4, r5, r6, r7, r8, lr}
   12e34:	mov	r5, r0
   12e38:	ldr	r3, [r3, #28]
   12e3c:	mov	r8, r1
   12e40:	mov	r7, r2
   12e44:	blx	r3
   12e48:	subs	r4, r0, #0
   12e4c:	beq	12e78 <fputs@plt+0x9f30>
   12e50:	ldr	r6, [r4, #24]
   12e54:	mov	r1, r8
   12e58:	ldr	r5, [r4, #20]
   12e5c:	mov	r2, r7
   12e60:	sub	r6, r6, #-1073741823	; 0xc0000001
   12e64:	ldr	r0, [r5, r6, lsl #2]
   12e68:	bl	12e2c <fputs@plt+0x9ee4>
   12e6c:	str	r0, [r5, r6, lsl #2]
   12e70:	mov	r0, r4
   12e74:	pop	{r4, r5, r6, r7, r8, pc}
   12e78:	mov	r0, #24
   12e7c:	bl	18c38 <_Znwj@@Base>
   12e80:	mov	r1, r5
   12e84:	mov	r6, r0
   12e88:	bl	eda0 <fputs@plt+0x5e58>
   12e8c:	ldr	r3, [pc, #32]	; 12eb4 <fputs@plt+0x9f6c>
   12e90:	mov	r4, r6
   12e94:	str	r8, [r6, #16]
   12e98:	mov	r0, r4
   12e9c:	str	r7, [r6, #20]
   12ea0:	str	r3, [r6]
   12ea4:	pop	{r4, r5, r6, r7, r8, pc}
   12ea8:	mov	r0, r6
   12eac:	bl	18c88 <_ZdlPv@@Base>
   12eb0:	bl	8dc8 <__cxa_end_cleanup@plt>
   12eb4:	andeq	lr, r1, r0, lsl #7
   12eb8:	push	{r4, r5, r6, lr}
   12ebc:	mov	r4, r0
   12ec0:	mov	r6, r3
   12ec4:	mov	r5, r2
   12ec8:	bl	eda0 <fputs@plt+0x5e58>
   12ecc:	ldr	r3, [pc, #16]	; 12ee4 <fputs@plt+0x9f9c>
   12ed0:	mov	r0, r4
   12ed4:	str	r5, [r4, #16]
   12ed8:	str	r6, [r4, #20]
   12edc:	str	r3, [r4]
   12ee0:	pop	{r4, r5, r6, pc}
   12ee4:	andeq	lr, r1, r0, lsl #7
   12ee8:	ldr	r0, [r0, #12]
   12eec:	push	{r3, lr}
   12ef0:	ldr	r3, [r0]
   12ef4:	ldr	r3, [r3, #24]
   12ef8:	blx	r3
   12efc:	pop	{r3, pc}
   12f00:	ldr	r0, [r0, #12]
   12f04:	push	{r3, lr}
   12f08:	ldr	r3, [r0]
   12f0c:	ldr	r3, [r3, #24]
   12f10:	blx	r3
   12f14:	pop	{r3, pc}
   12f18:	push	{r4, lr}
   12f1c:	mov	r4, r0
   12f20:	ldr	r0, [r0, #12]
   12f24:	ldr	r3, [r0]
   12f28:	ldr	r3, [r3, #12]
   12f2c:	blx	r3
   12f30:	cmp	r0, #0
   12f34:	beq	12f54 <fputs@plt+0xa00c>
   12f38:	movw	r1, #58368	; 0xe400
   12f3c:	movt	r1, #2
   12f40:	movw	r0, #52644	; 0xcda4
   12f44:	movt	r0, #1
   12f48:	mov	r2, r1
   12f4c:	mov	r3, r1
   12f50:	bl	178cc <fputs@plt+0xe984>
   12f54:	ldr	r3, [r4, #12]
   12f58:	movw	r1, #50396	; 0xc4dc
   12f5c:	ldr	r2, [r4, #8]
   12f60:	movt	r1, #1
   12f64:	mov	r0, #1
   12f68:	ldr	r3, [r3, #8]
   12f6c:	bl	8d8c <__printf_chk@plt>
   12f70:	ldr	r3, [r4, #12]
   12f74:	ldr	r2, [r4, #8]
   12f78:	movw	r1, #50416	; 0xc4f0
   12f7c:	mov	r0, #1
   12f80:	movt	r1, #1
   12f84:	ldr	r3, [r3, #8]
   12f88:	bl	8d8c <__printf_chk@plt>
   12f8c:	ldr	r3, [r4, #12]
   12f90:	ldr	r2, [r4, #8]
   12f94:	movw	r1, #50436	; 0xc504
   12f98:	mov	r0, #1
   12f9c:	movt	r1, #1
   12fa0:	ldr	r3, [r3, #8]
   12fa4:	bl	8d8c <__printf_chk@plt>
   12fa8:	movw	r0, #59264	; 0xe780
   12fac:	movt	r0, #1
   12fb0:	bl	8ed0 <puts@plt>
   12fb4:	mov	r0, #1
   12fb8:	pop	{r4, pc}
   12fbc:	push	{r4, lr}
   12fc0:	mov	r4, r0
   12fc4:	ldr	r0, [r0, #12]
   12fc8:	ldr	r3, [r0]
   12fcc:	ldr	r3, [r3, #12]
   12fd0:	blx	r3
   12fd4:	cmp	r0, #0
   12fd8:	beq	12ff8 <fputs@plt+0xa0b0>
   12fdc:	movw	r1, #58368	; 0xe400
   12fe0:	movt	r1, #2
   12fe4:	movw	r0, #52644	; 0xcda4
   12fe8:	movt	r0, #1
   12fec:	mov	r2, r1
   12ff0:	mov	r3, r1
   12ff4:	bl	178cc <fputs@plt+0xe984>
   12ff8:	ldr	r3, [r4, #12]
   12ffc:	movw	r1, #50396	; 0xc4dc
   13000:	ldr	r2, [r4, #8]
   13004:	movt	r1, #1
   13008:	mov	r0, #1
   1300c:	ldr	r3, [r3, #8]
   13010:	bl	8d8c <__printf_chk@plt>
   13014:	ldr	r3, [r4, #12]
   13018:	ldr	r2, [r4, #8]
   1301c:	movw	r1, #50416	; 0xc4f0
   13020:	mov	r0, #1
   13024:	movt	r1, #1
   13028:	ldr	r3, [r3, #8]
   1302c:	bl	8d8c <__printf_chk@plt>
   13030:	ldr	r3, [r4, #12]
   13034:	ldr	r2, [r4, #8]
   13038:	movw	r1, #50436	; 0xc504
   1303c:	mov	r0, #1
   13040:	movt	r1, #1
   13044:	ldr	r3, [r3, #8]
   13048:	bl	8d8c <__printf_chk@plt>
   1304c:	movw	r0, #59264	; 0xe780
   13050:	movt	r0, #1
   13054:	bl	8ed0 <puts@plt>
   13058:	mov	r0, #2
   1305c:	pop	{r4, pc}
   13060:	push	{r4, r5, r6, lr}
   13064:	movw	r4, #45048	; 0xaff8
   13068:	movt	r4, #2
   1306c:	mov	r5, r0
   13070:	mov	r1, #1
   13074:	mov	r2, #7
   13078:	ldr	r3, [r4]
   1307c:	movw	r0, #59276	; 0xe78c
   13080:	movt	r0, #1
   13084:	bl	8e4c <fwrite@plt>
   13088:	ldr	r0, [r5, #12]
   1308c:	ldr	r3, [r0]
   13090:	ldr	r3, [r3]
   13094:	blx	r3
   13098:	ldr	r3, [r4]
   1309c:	movw	r0, #46652	; 0xb63c
   130a0:	mov	r1, #1
   130a4:	movt	r0, #1
   130a8:	mov	r2, #2
   130ac:	pop	{r4, r5, r6, lr}
   130b0:	b	8e4c <fwrite@plt>
   130b4:	push	{r4, r5, r6, lr}
   130b8:	movw	r4, #45048	; 0xaff8
   130bc:	movt	r4, #2
   130c0:	mov	r5, r0
   130c4:	mov	r1, #1
   130c8:	mov	r2, #9
   130cc:	ldr	r3, [r4]
   130d0:	movw	r0, #59284	; 0xe794
   130d4:	movt	r0, #1
   130d8:	bl	8e4c <fwrite@plt>
   130dc:	ldr	r0, [r5, #12]
   130e0:	ldr	r3, [r0]
   130e4:	ldr	r3, [r3]
   130e8:	blx	r3
   130ec:	ldr	r3, [r4]
   130f0:	movw	r0, #46652	; 0xb63c
   130f4:	mov	r1, #1
   130f8:	movt	r0, #1
   130fc:	mov	r2, #2
   13100:	pop	{r4, r5, r6, lr}
   13104:	b	8e4c <fwrite@plt>
   13108:	push	{r3, r4, r5, lr}
   1310c:	mov	r5, r0
   13110:	ldr	r3, [r0]
   13114:	ldr	r3, [r3, #28]
   13118:	blx	r3
   1311c:	subs	r4, r0, #0
   13120:	beq	13140 <fputs@plt+0xa1f8>
   13124:	ldr	r5, [r4, #20]
   13128:	ldr	r0, [r5]
   1312c:	bl	13108 <fputs@plt+0xa1c0>
   13130:	mov	r3, r4
   13134:	str	r0, [r5]
   13138:	mov	r0, r3
   1313c:	pop	{r3, r4, r5, pc}
   13140:	mov	r0, #16
   13144:	bl	18c38 <_Znwj@@Base>
   13148:	mov	r1, r5
   1314c:	mov	r4, r0
   13150:	bl	eda0 <fputs@plt+0x5e58>
   13154:	ldr	r2, [pc, #24]	; 13174 <fputs@plt+0xa22c>
   13158:	mov	r3, r4
   1315c:	mov	r0, r3
   13160:	str	r2, [r4]
   13164:	pop	{r3, r4, r5, pc}
   13168:	mov	r0, r4
   1316c:	bl	18c88 <_ZdlPv@@Base>
   13170:	bl	8dc8 <__cxa_end_cleanup@plt>
   13174:	andeq	lr, r1, r0, lsl r7
   13178:	push	{r4, lr}
   1317c:	mov	r4, r0
   13180:	bl	eda0 <fputs@plt+0x5e58>
   13184:	ldr	r3, [pc, #8]	; 13194 <fputs@plt+0xa24c>
   13188:	mov	r0, r4
   1318c:	str	r3, [r4]
   13190:	pop	{r4, pc}
   13194:	andeq	lr, r1, r0, lsl r7
   13198:	push	{r3, r4, r5, lr}
   1319c:	mov	r5, r0
   131a0:	ldr	r3, [r0]
   131a4:	ldr	r3, [r3, #28]
   131a8:	blx	r3
   131ac:	subs	r4, r0, #0
   131b0:	beq	131d0 <fputs@plt+0xa288>
   131b4:	ldr	r5, [r4, #20]
   131b8:	ldr	r0, [r5]
   131bc:	bl	13198 <fputs@plt+0xa250>
   131c0:	mov	r3, r4
   131c4:	str	r0, [r5]
   131c8:	mov	r0, r3
   131cc:	pop	{r3, r4, r5, pc}
   131d0:	mov	r0, #16
   131d4:	bl	18c38 <_Znwj@@Base>
   131d8:	mov	r1, r5
   131dc:	mov	r4, r0
   131e0:	bl	eda0 <fputs@plt+0x5e58>
   131e4:	ldr	r2, [pc, #24]	; 13204 <fputs@plt+0xa2bc>
   131e8:	mov	r3, r4
   131ec:	mov	r0, r3
   131f0:	str	r2, [r4]
   131f4:	pop	{r3, r4, r5, pc}
   131f8:	mov	r0, r4
   131fc:	bl	18c88 <_ZdlPv@@Base>
   13200:	bl	8dc8 <__cxa_end_cleanup@plt>
   13204:	andeq	lr, r1, r8, asr #13
   13208:	push	{r4, lr}
   1320c:	mov	r4, r0
   13210:	bl	eda0 <fputs@plt+0x5e58>
   13214:	ldr	r3, [pc, #8]	; 13224 <fputs@plt+0xa2dc>
   13218:	mov	r0, r4
   1321c:	str	r3, [r4]
   13220:	pop	{r4, pc}
   13224:	andeq	lr, r1, r8, asr #13
   13228:	ldr	r3, [pc, #20]	; 13244 <fputs@plt+0xa2fc>
   1322c:	push	{r4, lr}
   13230:	mov	r4, r0
   13234:	str	r3, [r0]
   13238:	bl	de34 <fputs@plt+0x4eec>
   1323c:	mov	r0, r4
   13240:	pop	{r4, pc}
   13244:	andeq	lr, r1, r8, asr #13
   13248:	ldr	r3, [pc, #28]	; 1326c <fputs@plt+0xa324>
   1324c:	push	{r4, lr}
   13250:	mov	r4, r0
   13254:	str	r3, [r0]
   13258:	bl	de34 <fputs@plt+0x4eec>
   1325c:	mov	r0, r4
   13260:	bl	18c88 <_ZdlPv@@Base>
   13264:	mov	r0, r4
   13268:	pop	{r4, pc}
   1326c:	andeq	lr, r1, r8, asr #13
   13270:	ldr	r3, [pc, #20]	; 1328c <fputs@plt+0xa344>
   13274:	push	{r4, lr}
   13278:	mov	r4, r0
   1327c:	str	r3, [r0]
   13280:	bl	de34 <fputs@plt+0x4eec>
   13284:	mov	r0, r4
   13288:	pop	{r4, pc}
   1328c:	andeq	lr, r1, r0, lsl r7
   13290:	ldr	r3, [pc, #28]	; 132b4 <fputs@plt+0xa36c>
   13294:	push	{r4, lr}
   13298:	mov	r4, r0
   1329c:	str	r3, [r0]
   132a0:	bl	de34 <fputs@plt+0x4eec>
   132a4:	mov	r0, r4
   132a8:	bl	18c88 <_ZdlPv@@Base>
   132ac:	mov	r0, r4
   132b0:	pop	{r4, pc}
   132b4:	andeq	lr, r1, r0, lsl r7
   132b8:	push	{r3, r4, r5, lr}
   132bc:	mov	r5, r0
   132c0:	ldr	r0, [r0, #16]
   132c4:	add	r4, r1, #1
   132c8:	mov	r1, r4
   132cc:	ldr	r3, [r0]
   132d0:	ldr	r3, [r3, #56]	; 0x38
   132d4:	blx	r3
   132d8:	ldr	r0, [r5, #12]
   132dc:	mov	r1, r4
   132e0:	ldr	r3, [r0]
   132e4:	ldr	r3, [r3, #56]	; 0x38
   132e8:	blx	r3
   132ec:	pop	{r3, r4, r5, pc}
   132f0:	push	{r3, r4, r5, lr}
   132f4:	mov	r5, r0
   132f8:	ldr	r0, [r0, #16]
   132fc:	add	r4, r1, #1
   13300:	mov	r1, r4
   13304:	ldr	r3, [r0]
   13308:	ldr	r3, [r3, #56]	; 0x38
   1330c:	blx	r3
   13310:	ldr	r0, [r5, #12]
   13314:	mov	r1, r4
   13318:	ldr	r3, [r0]
   1331c:	ldr	r3, [r3, #56]	; 0x38
   13320:	blx	r3
   13324:	pop	{r3, r4, r5, pc}
   13328:	push	{r4, lr}
   1332c:	mov	r4, r0
   13330:	ldr	r0, [r0, #16]
   13334:	ldr	r3, [pc, #48]	; 1336c <fputs@plt+0xa424>
   13338:	cmp	r0, #0
   1333c:	str	r3, [r4]
   13340:	beq	13350 <fputs@plt+0xa408>
   13344:	ldr	r3, [r0]
   13348:	ldr	r3, [r3, #8]
   1334c:	blx	r3
   13350:	mov	r0, r4
   13354:	bl	de34 <fputs@plt+0x4eec>
   13358:	mov	r0, r4
   1335c:	pop	{r4, pc}
   13360:	mov	r0, r4
   13364:	bl	de34 <fputs@plt+0x4eec>
   13368:	bl	8dc8 <__cxa_end_cleanup@plt>
   1336c:	andeq	lr, r1, r8, lsr #15
   13370:	push	{r4, lr}
   13374:	mov	r4, r0
   13378:	bl	13328 <fputs@plt+0xa3e0>
   1337c:	mov	r0, r4
   13380:	bl	18c88 <_ZdlPv@@Base>
   13384:	mov	r0, r4
   13388:	pop	{r4, pc}
   1338c:	push	{r4, lr}
   13390:	mov	r4, r0
   13394:	ldr	r0, [r0, #16]
   13398:	ldr	r3, [pc, #48]	; 133d0 <fputs@plt+0xa488>
   1339c:	cmp	r0, #0
   133a0:	str	r3, [r4]
   133a4:	beq	133b4 <fputs@plt+0xa46c>
   133a8:	ldr	r3, [r0]
   133ac:	ldr	r3, [r3, #8]
   133b0:	blx	r3
   133b4:	mov	r0, r4
   133b8:	bl	de34 <fputs@plt+0x4eec>
   133bc:	mov	r0, r4
   133c0:	pop	{r4, pc}
   133c4:	mov	r0, r4
   133c8:	bl	de34 <fputs@plt+0x4eec>
   133cc:	bl	8dc8 <__cxa_end_cleanup@plt>
   133d0:	strdeq	lr, [r1], -r0
   133d4:	push	{r4, lr}
   133d8:	mov	r4, r0
   133dc:	bl	1338c <fputs@plt+0xa444>
   133e0:	mov	r0, r4
   133e4:	bl	18c88 <_ZdlPv@@Base>
   133e8:	mov	r0, r4
   133ec:	pop	{r4, pc}
   133f0:	push	{r4, r5, r6, lr}
   133f4:	mov	r4, r0
   133f8:	ldr	r0, [r0, #12]
   133fc:	sub	sp, sp, #16
   13400:	mov	r6, r1
   13404:	ldr	r3, [r0]
   13408:	ldr	r3, [r3, #12]
   1340c:	blx	r3
   13410:	mov	r5, r0
   13414:	ldr	r0, [r4, #12]
   13418:	ldr	r3, [r0]
   1341c:	ldr	r3, [r3, #20]
   13420:	blx	r3
   13424:	ldr	r0, [r4, #16]
   13428:	mov	r1, r6
   1342c:	ldr	r3, [r0]
   13430:	ldr	r3, [r3, #12]
   13434:	blx	r3
   13438:	ldr	r3, [r4, #12]
   1343c:	ldr	ip, [r4, #16]
   13440:	movw	r1, #60496	; 0xec50
   13444:	ldr	r2, [r4, #8]
   13448:	movt	r1, #1
   1344c:	ldr	r3, [r3, #8]
   13450:	mov	r0, #1
   13454:	ldr	ip, [ip, #8]
   13458:	str	r3, [sp, #4]
   1345c:	str	ip, [sp]
   13460:	bl	8d8c <__printf_chk@plt>
   13464:	ldr	r2, [r4, #16]
   13468:	ldr	r3, [r4, #12]
   1346c:	movw	r1, #60544	; 0xec80
   13470:	ldr	ip, [r4, #8]
   13474:	movt	r1, #1
   13478:	ldr	lr, [r2, #8]
   1347c:	mov	r0, #1
   13480:	ldr	r3, [r3, #8]
   13484:	mov	r2, ip
   13488:	str	lr, [sp]
   1348c:	stmib	sp, {r3, ip}
   13490:	bl	8d8c <__printf_chk@plt>
   13494:	ldr	r3, [r4, #12]
   13498:	ldr	r2, [r4, #8]
   1349c:	movw	r1, #50436	; 0xc504
   134a0:	mov	r0, #1
   134a4:	movt	r1, #1
   134a8:	ldr	r3, [r3, #8]
   134ac:	bl	8d8c <__printf_chk@plt>
   134b0:	movw	ip, #41544	; 0xa248
   134b4:	movt	ip, #2
   134b8:	ldr	r3, [r4, #12]
   134bc:	ldr	r2, [r4, #8]
   134c0:	movw	r1, #58448	; 0xe450
   134c4:	ldr	ip, [ip]
   134c8:	movt	r1, #1
   134cc:	ldr	r3, [r3, #8]
   134d0:	mov	r0, #1
   134d4:	str	ip, [sp]
   134d8:	bl	8d8c <__printf_chk@plt>
   134dc:	ldr	r3, [r4, #16]
   134e0:	ldr	ip, [r4, #8]
   134e4:	movw	r1, #60600	; 0xecb8
   134e8:	mov	r0, #1
   134ec:	movt	r1, #1
   134f0:	ldr	r3, [r3, #8]
   134f4:	mov	r2, ip
   134f8:	str	ip, [sp]
   134fc:	bl	8d8c <__printf_chk@plt>
   13500:	cmp	r5, #0
   13504:	beq	13524 <fputs@plt+0xa5dc>
   13508:	ldr	r3, [r4, #12]
   1350c:	movw	r1, #60628	; 0xecd4
   13510:	ldr	r2, [r4, #8]
   13514:	movt	r1, #1
   13518:	mov	r0, #1
   1351c:	ldr	r3, [r3, #8]
   13520:	bl	8d8c <__printf_chk@plt>
   13524:	mov	r0, r5
   13528:	add	sp, sp, #16
   1352c:	pop	{r4, r5, r6, pc}
   13530:	push	{r4, r5, r6, lr}
   13534:	mov	r4, r0
   13538:	ldr	r0, [r0, #12]
   1353c:	sub	sp, sp, #8
   13540:	mov	r6, r1
   13544:	ldr	r3, [r0]
   13548:	ldr	r3, [r3, #12]
   1354c:	blx	r3
   13550:	mov	r1, r6
   13554:	mov	r5, r0
   13558:	ldr	r0, [r4, #16]
   1355c:	ldr	r3, [r0]
   13560:	ldr	r3, [r3, #12]
   13564:	blx	r3
   13568:	ldr	ip, [r4, #16]
   1356c:	ldr	r3, [r4, #12]
   13570:	movw	r1, #60664	; 0xecf8
   13574:	ldr	r2, [r4, #8]
   13578:	movt	r1, #1
   1357c:	ldr	ip, [ip, #8]
   13580:	mov	r0, #1
   13584:	ldr	r3, [r3, #8]
   13588:	str	ip, [sp]
   1358c:	bl	8d8c <__printf_chk@plt>
   13590:	ldr	r2, [r4, #16]
   13594:	ldr	ip, [r4, #8]
   13598:	movw	r1, #60704	; 0xed20
   1359c:	ldr	r3, [r4, #12]
   135a0:	movt	r1, #1
   135a4:	ldr	lr, [r2, #8]
   135a8:	mov	r0, #1
   135ac:	mov	r2, ip
   135b0:	ldr	r3, [r3, #8]
   135b4:	str	ip, [sp, #4]
   135b8:	str	lr, [sp]
   135bc:	bl	8d8c <__printf_chk@plt>
   135c0:	ldr	r3, [r4, #12]
   135c4:	ldr	r2, [r4, #8]
   135c8:	movw	r1, #50416	; 0xc4f0
   135cc:	mov	r0, #1
   135d0:	movt	r1, #1
   135d4:	ldr	r3, [r3, #8]
   135d8:	bl	8d8c <__printf_chk@plt>
   135dc:	ldr	ip, [r4, #16]
   135e0:	ldr	r3, [r4, #12]
   135e4:	movw	r1, #60752	; 0xed50
   135e8:	ldr	r2, [r4, #8]
   135ec:	movt	r1, #1
   135f0:	ldr	ip, [ip, #8]
   135f4:	mov	r0, #1
   135f8:	ldr	r3, [r3, #8]
   135fc:	str	ip, [sp]
   13600:	bl	8d8c <__printf_chk@plt>
   13604:	cmp	r5, #0
   13608:	beq	13628 <fputs@plt+0xa6e0>
   1360c:	ldr	r3, [r4, #12]
   13610:	movw	r1, #60628	; 0xecd4
   13614:	ldr	r2, [r4, #8]
   13618:	movt	r1, #1
   1361c:	mov	r0, #1
   13620:	ldr	r3, [r3, #8]
   13624:	bl	8d8c <__printf_chk@plt>
   13628:	mov	r0, r5
   1362c:	add	sp, sp, #8
   13630:	pop	{r4, r5, r6, pc}
   13634:	push	{r4, r5, lr}
   13638:	mov	r4, r0
   1363c:	ldr	r0, [r0, #12]
   13640:	sub	sp, sp, #12
   13644:	ldr	r3, [r0]
   13648:	ldr	r3, [r3, #12]
   1364c:	blx	r3
   13650:	movw	r3, #41564	; 0xa25c
   13654:	movt	r3, #2
   13658:	ldr	lr, [r4, #12]
   1365c:	ldr	r2, [r4, #8]
   13660:	movw	r1, #60780	; 0xed6c
   13664:	ldr	ip, [r3]
   13668:	movt	r1, #1
   1366c:	ldr	r3, [lr, #8]
   13670:	add	ip, ip, ip, lsl #2
   13674:	str	ip, [sp]
   13678:	mov	r5, r0
   1367c:	mov	r0, #1
   13680:	bl	8d8c <__printf_chk@plt>
   13684:	ldr	r3, [r4, #12]
   13688:	ldr	r2, [r4, #8]
   1368c:	movw	r1, #50396	; 0xc4dc
   13690:	mov	r0, #1
   13694:	movt	r1, #1
   13698:	ldr	r3, [r3, #8]
   1369c:	bl	8d8c <__printf_chk@plt>
   136a0:	ldr	r3, [r4, #12]
   136a4:	ldr	r2, [r4, #8]
   136a8:	movw	r1, #50416	; 0xc4f0
   136ac:	mov	r0, #1
   136b0:	movt	r1, #1
   136b4:	ldr	r3, [r3, #8]
   136b8:	bl	8d8c <__printf_chk@plt>
   136bc:	mov	r0, r5
   136c0:	add	sp, sp, #12
   136c4:	pop	{r4, r5, pc}
   136c8:	push	{r3, r4, r5, lr}
   136cc:	mov	r4, r0
   136d0:	mov	r5, r1
   136d4:	ldr	r2, [r0, #8]
   136d8:	movw	r1, #52604	; 0xcd7c
   136dc:	mov	r0, #1
   136e0:	movt	r1, #1
   136e4:	bl	8d8c <__printf_chk@plt>
   136e8:	ldr	r2, [r4, #16]
   136ec:	movw	r1, #60804	; 0xed84
   136f0:	mov	r0, #1
   136f4:	movt	r1, #1
   136f8:	bl	8d8c <__printf_chk@plt>
   136fc:	ldr	r2, [r4, #8]
   13700:	movw	r1, #52624	; 0xcd90
   13704:	mov	r0, #1
   13708:	movt	r1, #1
   1370c:	bl	8d8c <__printf_chk@plt>
   13710:	ldr	r0, [r4, #12]
   13714:	mov	r1, r5
   13718:	ldr	r3, [r0]
   1371c:	ldr	r3, [r3, #12]
   13720:	blx	r3
   13724:	ldr	r2, [r4, #8]
   13728:	movw	r1, #52672	; 0xcdc0
   1372c:	movt	r1, #1
   13730:	mov	r5, r0
   13734:	mov	r0, #1
   13738:	bl	8d8c <__printf_chk@plt>
   1373c:	ldr	r3, [r4, #12]
   13740:	ldr	r2, [r4, #8]
   13744:	movw	r1, #50396	; 0xc4dc
   13748:	mov	r0, #1
   1374c:	movt	r1, #1
   13750:	ldr	r3, [r3, #8]
   13754:	bl	8d8c <__printf_chk@plt>
   13758:	ldr	r3, [r4, #12]
   1375c:	ldr	r2, [r4, #8]
   13760:	movw	r1, #50416	; 0xc4f0
   13764:	mov	r0, #1
   13768:	movt	r1, #1
   1376c:	ldr	r3, [r3, #8]
   13770:	bl	8d8c <__printf_chk@plt>
   13774:	ldr	r3, [r4, #12]
   13778:	ldr	r2, [r4, #8]
   1377c:	movw	r1, #50436	; 0xc504
   13780:	mov	r0, #1
   13784:	movt	r1, #1
   13788:	ldr	r3, [r3, #8]
   1378c:	bl	8d8c <__printf_chk@plt>
   13790:	mov	r0, r5
   13794:	pop	{r3, r4, r5, pc}
   13798:	push	{r3, r4, r5, r6, r7, lr}
   1379c:	movw	r5, #53416	; 0xd0a8
   137a0:	ldr	r3, [r0, #16]
   137a4:	movt	r5, #2
   137a8:	mov	r4, r0
   137ac:	mov	r6, r1
   137b0:	ldr	r2, [r0, #8]
   137b4:	movw	r1, #60812	; 0xed8c
   137b8:	mov	r0, #1
   137bc:	movt	r1, #1
   137c0:	ldr	r7, [r5]
   137c4:	str	r3, [r5]
   137c8:	bl	8d8c <__printf_chk@plt>
   137cc:	ldr	r2, [r4, #16]
   137d0:	movw	r1, #51152	; 0xc7d0
   137d4:	mov	r0, #1
   137d8:	movt	r1, #1
   137dc:	bl	8d8c <__printf_chk@plt>
   137e0:	ldr	r0, [r4, #12]
   137e4:	mov	r1, r6
   137e8:	ldr	r3, [r0]
   137ec:	ldr	r3, [r3, #12]
   137f0:	blx	r3
   137f4:	ldr	r2, [r4, #8]
   137f8:	movw	r1, #60832	; 0xeda0
   137fc:	movt	r1, #1
   13800:	str	r7, [r5]
   13804:	mov	r6, r0
   13808:	mov	r0, #1
   1380c:	bl	8d8c <__printf_chk@plt>
   13810:	ldr	r3, [r4, #12]
   13814:	ldr	r2, [r4, #8]
   13818:	movw	r1, #50396	; 0xc4dc
   1381c:	mov	r0, #1
   13820:	movt	r1, #1
   13824:	ldr	r3, [r3, #8]
   13828:	bl	8d8c <__printf_chk@plt>
   1382c:	ldr	r3, [r4, #12]
   13830:	ldr	r2, [r4, #8]
   13834:	movw	r1, #50416	; 0xc4f0
   13838:	mov	r0, #1
   1383c:	movt	r1, #1
   13840:	ldr	r3, [r3, #8]
   13844:	bl	8d8c <__printf_chk@plt>
   13848:	ldr	r3, [r4, #12]
   1384c:	ldr	r2, [r4, #8]
   13850:	movw	r1, #50436	; 0xc504
   13854:	mov	r0, #1
   13858:	movt	r1, #1
   1385c:	ldr	r3, [r3, #8]
   13860:	bl	8d8c <__printf_chk@plt>
   13864:	mov	r0, r6
   13868:	pop	{r3, r4, r5, r6, r7, pc}
   1386c:	push	{r4, r5, lr}
   13870:	mov	r4, r0
   13874:	ldr	r0, [r0, #12]
   13878:	sub	sp, sp, #12
   1387c:	ldr	r3, [r0]
   13880:	ldr	r3, [r3, #12]
   13884:	blx	r3
   13888:	movw	ip, #41624	; 0xa298
   1388c:	movt	ip, #2
   13890:	ldr	r3, [r4, #12]
   13894:	ldr	r2, [r4, #8]
   13898:	movw	r1, #60848	; 0xedb0
   1389c:	ldr	ip, [ip]
   138a0:	movt	r1, #1
   138a4:	ldr	r3, [r3, #8]
   138a8:	str	ip, [sp]
   138ac:	mov	r5, r0
   138b0:	mov	r0, #1
   138b4:	bl	8d8c <__printf_chk@plt>
   138b8:	ldr	r3, [r4, #12]
   138bc:	ldr	r2, [r4, #8]
   138c0:	movw	r1, #50416	; 0xc4f0
   138c4:	mov	r0, #1
   138c8:	movt	r1, #1
   138cc:	ldr	r3, [r3, #8]
   138d0:	bl	8d8c <__printf_chk@plt>
   138d4:	ldr	r3, [r4, #12]
   138d8:	ldr	r2, [r4, #8]
   138dc:	movw	r1, #50436	; 0xc504
   138e0:	mov	r0, #1
   138e4:	movt	r1, #1
   138e8:	ldr	r3, [r3, #8]
   138ec:	bl	8d8c <__printf_chk@plt>
   138f0:	mov	r0, r5
   138f4:	add	sp, sp, #12
   138f8:	pop	{r4, r5, pc}
   138fc:	push	{r4, r5, lr}
   13900:	mov	r4, r0
   13904:	ldr	r0, [r0, #12]
   13908:	sub	sp, sp, #12
   1390c:	ldr	r3, [r0]
   13910:	ldr	r3, [r3, #12]
   13914:	blx	r3
   13918:	ldr	r3, [r4, #12]
   1391c:	movw	r1, #50396	; 0xc4dc
   13920:	ldr	r2, [r4, #8]
   13924:	movt	r1, #1
   13928:	ldr	r3, [r3, #8]
   1392c:	mov	r5, r0
   13930:	mov	r0, #1
   13934:	bl	8d8c <__printf_chk@plt>
   13938:	ldr	r3, [r4, #16]
   1393c:	ldr	ip, [r4, #12]
   13940:	cmp	r3, #0
   13944:	ble	1398c <fputs@plt+0xaa44>
   13948:	ldr	ip, [ip, #8]
   1394c:	movw	r1, #60872	; 0xedc8
   13950:	ldr	r2, [r4, #8]
   13954:	movt	r1, #1
   13958:	mov	r0, #1
   1395c:	str	ip, [sp]
   13960:	bl	8d8c <__printf_chk@plt>
   13964:	ldr	r3, [r4, #12]
   13968:	ldr	r2, [r4, #8]
   1396c:	movw	r1, #50436	; 0xc504
   13970:	mov	r0, #1
   13974:	movt	r1, #1
   13978:	ldr	r3, [r3, #8]
   1397c:	bl	8d8c <__printf_chk@plt>
   13980:	mov	r0, r5
   13984:	add	sp, sp, #12
   13988:	pop	{r4, r5, pc}
   1398c:	ldr	ip, [ip, #8]
   13990:	rsb	r3, r3, #0
   13994:	ldr	r2, [r4, #8]
   13998:	movw	r1, #60896	; 0xede0
   1399c:	mov	r0, #1
   139a0:	movt	r1, #1
   139a4:	str	ip, [sp]
   139a8:	bl	8d8c <__printf_chk@plt>
   139ac:	ldr	r3, [r4, #12]
   139b0:	ldr	r2, [r4, #8]
   139b4:	movw	r1, #50416	; 0xc4f0
   139b8:	mov	r0, #1
   139bc:	movt	r1, #1
   139c0:	ldr	r3, [r3, #8]
   139c4:	bl	8d8c <__printf_chk@plt>
   139c8:	mov	r0, r5
   139cc:	add	sp, sp, #12
   139d0:	pop	{r4, r5, pc}
   139d4:	push	{r4, r5, lr}
   139d8:	mov	r4, r0
   139dc:	ldr	r0, [r0, #12]
   139e0:	sub	sp, sp, #12
   139e4:	ldr	r3, [r0]
   139e8:	ldr	r3, [r3, #12]
   139ec:	blx	r3
   139f0:	ldr	ip, [r4, #16]
   139f4:	ldr	r3, [r4, #12]
   139f8:	movw	r1, #60848	; 0xedb0
   139fc:	ldr	r2, [r4, #8]
   13a00:	movt	r1, #1
   13a04:	ldr	r3, [r3, #8]
   13a08:	str	ip, [sp]
   13a0c:	mov	r5, r0
   13a10:	mov	r0, #1
   13a14:	bl	8d8c <__printf_chk@plt>
   13a18:	ldr	r3, [r4, #12]
   13a1c:	ldr	r2, [r4, #8]
   13a20:	movw	r1, #50416	; 0xc4f0
   13a24:	mov	r0, #1
   13a28:	movt	r1, #1
   13a2c:	ldr	r3, [r3, #8]
   13a30:	bl	8d8c <__printf_chk@plt>
   13a34:	ldr	r3, [r4, #12]
   13a38:	ldr	r2, [r4, #8]
   13a3c:	movw	r1, #50436	; 0xc504
   13a40:	mov	r0, #1
   13a44:	movt	r1, #1
   13a48:	ldr	r3, [r3, #8]
   13a4c:	bl	8d8c <__printf_chk@plt>
   13a50:	cmp	r5, #0
   13a54:	beq	13a6c <fputs@plt+0xab24>
   13a58:	movw	r1, #60924	; 0xedfc
   13a5c:	ldr	r2, [r4, #16]
   13a60:	mov	r0, #1
   13a64:	movt	r1, #1
   13a68:	bl	8d8c <__printf_chk@plt>
   13a6c:	mov	r0, r5
   13a70:	add	sp, sp, #12
   13a74:	pop	{r4, r5, pc}
   13a78:	push	{r4, r5, lr}
   13a7c:	mov	r4, r0
   13a80:	ldr	r0, [r0, #12]
   13a84:	sub	sp, sp, #12
   13a88:	ldr	r3, [r0]
   13a8c:	ldr	r3, [r3, #12]
   13a90:	blx	r3
   13a94:	ldr	r3, [r4, #12]
   13a98:	ldr	r2, [r4, #8]
   13a9c:	movw	r1, #50396	; 0xc4dc
   13aa0:	movt	r1, #1
   13aa4:	ldr	r3, [r3, #8]
   13aa8:	mov	r5, r0
   13aac:	mov	r0, #1
   13ab0:	bl	8d8c <__printf_chk@plt>
   13ab4:	ldr	r3, [r4, #12]
   13ab8:	movw	ip, #41580	; 0xa26c
   13abc:	movt	ip, #2
   13ac0:	ldr	r2, [r4, #8]
   13ac4:	movw	r1, #60940	; 0xee0c
   13ac8:	ldr	r3, [r3, #8]
   13acc:	movt	r1, #1
   13ad0:	ldr	ip, [ip]
   13ad4:	mov	r0, #1
   13ad8:	stm	sp, {r3, ip}
   13adc:	bl	8d8c <__printf_chk@plt>
   13ae0:	ldr	ip, [r4, #8]
   13ae4:	ldr	r3, [r4, #12]
   13ae8:	movw	r1, #60976	; 0xee30
   13aec:	mov	r0, #1
   13af0:	movt	r1, #1
   13af4:	mov	r2, ip
   13af8:	ldr	r3, [r3, #8]
   13afc:	str	ip, [sp]
   13b00:	bl	8d8c <__printf_chk@plt>
   13b04:	ldr	r3, [r4, #12]
   13b08:	ldr	ip, [r4, #8]
   13b0c:	movw	r1, #61008	; 0xee50
   13b10:	mov	r0, #1
   13b14:	movt	r1, #1
   13b18:	ldr	r3, [r3, #8]
   13b1c:	mov	r2, ip
   13b20:	str	ip, [sp]
   13b24:	bl	8d8c <__printf_chk@plt>
   13b28:	mov	r0, r5
   13b2c:	add	sp, sp, #12
   13b30:	pop	{r4, r5, pc}
   13b34:	push	{r4, r5, r6, lr}
   13b38:	movw	r4, #45048	; 0xaff8
   13b3c:	movt	r4, #2
   13b40:	mov	r5, r0
   13b44:	mov	r1, #1
   13b48:	mov	r2, #2
   13b4c:	ldr	r3, [r4]
   13b50:	movw	r0, #61204	; 0xef14
   13b54:	movt	r0, #1
   13b58:	bl	8e4c <fwrite@plt>
   13b5c:	ldr	r0, [r5, #12]
   13b60:	ldr	r3, [r0]
   13b64:	ldr	r3, [r3]
   13b68:	blx	r3
   13b6c:	ldr	r3, [r4]
   13b70:	mov	r1, #1
   13b74:	mov	r2, #12
   13b78:	movw	r0, #61040	; 0xee70
   13b7c:	movt	r0, #1
   13b80:	bl	8e4c <fwrite@plt>
   13b84:	ldr	r0, [r5, #16]
   13b88:	ldr	r3, [r0]
   13b8c:	ldr	r3, [r3]
   13b90:	blx	r3
   13b94:	ldr	r3, [r4]
   13b98:	movw	r0, #46652	; 0xb63c
   13b9c:	mov	r1, #1
   13ba0:	movt	r0, #1
   13ba4:	mov	r2, #2
   13ba8:	pop	{r4, r5, r6, lr}
   13bac:	b	8e4c <fwrite@plt>
   13bb0:	movw	r3, #45048	; 0xaff8
   13bb4:	movt	r3, #2
   13bb8:	movw	r0, #61056	; 0xee80
   13bbc:	mov	r1, #1
   13bc0:	ldr	r3, [r3]
   13bc4:	movt	r0, #1
   13bc8:	mov	r2, #15
   13bcc:	b	8e4c <fwrite@plt>
   13bd0:	push	{r4, r5, r6, lr}
   13bd4:	movw	r4, #45048	; 0xaff8
   13bd8:	movt	r4, #2
   13bdc:	mov	r5, r0
   13be0:	mov	r1, #1
   13be4:	mov	r2, #2
   13be8:	ldr	r3, [r4]
   13bec:	movw	r0, #61204	; 0xef14
   13bf0:	movt	r0, #1
   13bf4:	bl	8e4c <fwrite@plt>
   13bf8:	ldr	r0, [r5, #12]
   13bfc:	ldr	r3, [r0]
   13c00:	ldr	r3, [r3]
   13c04:	blx	r3
   13c08:	ldr	r3, [r4]
   13c0c:	movw	r0, #61072	; 0xee90
   13c10:	mov	r1, #1
   13c14:	movt	r0, #1
   13c18:	mov	r2, #6
   13c1c:	pop	{r4, r5, r6, lr}
   13c20:	b	8e4c <fwrite@plt>
   13c24:	push	{r4, r5, r6, lr}
   13c28:	movw	r4, #45048	; 0xaff8
   13c2c:	movt	r4, #2
   13c30:	mov	r5, r0
   13c34:	mov	r1, #1
   13c38:	mov	r2, #2
   13c3c:	ldr	r3, [r4]
   13c40:	movw	r0, #61204	; 0xef14
   13c44:	movt	r0, #1
   13c48:	bl	8e4c <fwrite@plt>
   13c4c:	ldr	r0, [r5, #12]
   13c50:	ldr	r3, [r0]
   13c54:	ldr	r3, [r3]
   13c58:	blx	r3
   13c5c:	ldr	r3, [r4]
   13c60:	mov	r1, #1
   13c64:	mov	r2, #13
   13c68:	movw	r0, #61080	; 0xee98
   13c6c:	movt	r0, #1
   13c70:	bl	8e4c <fwrite@plt>
   13c74:	ldr	r0, [r5, #16]
   13c78:	ldr	r3, [r0]
   13c7c:	ldr	r3, [r3]
   13c80:	blx	r3
   13c84:	ldr	r3, [r4]
   13c88:	movw	r0, #46652	; 0xb63c
   13c8c:	mov	r1, #1
   13c90:	movt	r0, #1
   13c94:	mov	r2, #2
   13c98:	pop	{r4, r5, r6, lr}
   13c9c:	b	8e4c <fwrite@plt>
   13ca0:	movw	r3, #45048	; 0xaff8
   13ca4:	movt	r3, #2
   13ca8:	movw	r0, #61096	; 0xeea8
   13cac:	mov	r1, #1
   13cb0:	ldr	r3, [r3]
   13cb4:	movt	r0, #1
   13cb8:	mov	r2, #16
   13cbc:	b	8e4c <fwrite@plt>
   13cc0:	push	{r4, r5, r6, lr}
   13cc4:	movw	r4, #45048	; 0xaff8
   13cc8:	movt	r4, #2
   13ccc:	mov	r5, r0
   13cd0:	mov	r1, #1
   13cd4:	mov	r2, #2
   13cd8:	ldr	r3, [r4]
   13cdc:	movw	r0, #61204	; 0xef14
   13ce0:	movt	r0, #1
   13ce4:	bl	8e4c <fwrite@plt>
   13ce8:	ldr	r0, [r5, #12]
   13cec:	ldr	r3, [r0]
   13cf0:	ldr	r3, [r3]
   13cf4:	blx	r3
   13cf8:	ldr	r3, [r4]
   13cfc:	movw	r0, #61116	; 0xeebc
   13d00:	mov	r1, #1
   13d04:	movt	r0, #1
   13d08:	mov	r2, #8
   13d0c:	pop	{r4, r5, r6, lr}
   13d10:	b	8e4c <fwrite@plt>
   13d14:	push	{r4, r5, r6, lr}
   13d18:	movw	r4, #45048	; 0xaff8
   13d1c:	movt	r4, #2
   13d20:	mov	r5, r0
   13d24:	ldr	r3, [r5, #16]
   13d28:	mov	r1, #1
   13d2c:	ldr	r0, [r4]
   13d30:	movw	r2, #61128	; 0xeec8
   13d34:	movt	r2, #1
   13d38:	bl	8e94 <__fprintf_chk@plt>
   13d3c:	ldr	r0, [r5, #12]
   13d40:	ldr	r3, [r0]
   13d44:	ldr	r3, [r3]
   13d48:	blx	r3
   13d4c:	ldr	r3, [r4]
   13d50:	movw	r0, #46652	; 0xb63c
   13d54:	mov	r1, #1
   13d58:	movt	r0, #1
   13d5c:	mov	r2, #2
   13d60:	pop	{r4, r5, r6, lr}
   13d64:	b	8e4c <fwrite@plt>
   13d68:	push	{r4, r5, r6, lr}
   13d6c:	movw	r4, #45048	; 0xaff8
   13d70:	movt	r4, #2
   13d74:	mov	r5, r0
   13d78:	ldr	r3, [r5, #16]
   13d7c:	mov	r1, #1
   13d80:	ldr	r0, [r4]
   13d84:	movw	r2, #61140	; 0xeed4
   13d88:	movt	r2, #1
   13d8c:	bl	8e94 <__fprintf_chk@plt>
   13d90:	ldr	r0, [r5, #12]
   13d94:	ldr	r3, [r0]
   13d98:	ldr	r3, [r3]
   13d9c:	blx	r3
   13da0:	ldr	r3, [r4]
   13da4:	movw	r0, #46652	; 0xb63c
   13da8:	mov	r1, #1
   13dac:	movt	r0, #1
   13db0:	mov	r2, #2
   13db4:	pop	{r4, r5, r6, lr}
   13db8:	b	8e4c <fwrite@plt>
   13dbc:	push	{r4, r5, r6, lr}
   13dc0:	movw	r4, #45048	; 0xaff8
   13dc4:	movt	r4, #2
   13dc8:	mov	r5, r0
   13dcc:	mov	r1, #1
   13dd0:	mov	r2, #6
   13dd4:	ldr	r3, [r4]
   13dd8:	movw	r0, #61152	; 0xeee0
   13ddc:	movt	r0, #1
   13de0:	bl	8e4c <fwrite@plt>
   13de4:	ldr	r0, [r5, #12]
   13de8:	ldr	r3, [r0]
   13dec:	ldr	r3, [r3]
   13df0:	blx	r3
   13df4:	ldr	r3, [r4]
   13df8:	movw	r0, #46652	; 0xb63c
   13dfc:	mov	r1, #1
   13e00:	movt	r0, #1
   13e04:	mov	r2, #2
   13e08:	pop	{r4, r5, r6, lr}
   13e0c:	b	8e4c <fwrite@plt>
   13e10:	ldr	r3, [r0, #16]
   13e14:	mov	r1, #1
   13e18:	push	{r4, r5, r6, lr}
   13e1c:	cmp	r3, #0
   13e20:	movw	r4, #45048	; 0xaff8
   13e24:	movt	r4, #2
   13e28:	mov	r5, r0
   13e2c:	movwge	r2, #61160	; 0xeee8
   13e30:	movwlt	r2, #61172	; 0xeef4
   13e34:	ldrge	r0, [r4]
   13e38:	movtge	r2, #1
   13e3c:	rsblt	r3, r3, #0
   13e40:	ldrlt	r0, [r4]
   13e44:	movtlt	r2, #1
   13e48:	bl	8e94 <__fprintf_chk@plt>
   13e4c:	ldr	r0, [r5, #12]
   13e50:	ldr	r3, [r0]
   13e54:	ldr	r3, [r3]
   13e58:	blx	r3
   13e5c:	ldr	r3, [r4]
   13e60:	movw	r0, #46652	; 0xb63c
   13e64:	mov	r1, #1
   13e68:	movt	r0, #1
   13e6c:	mov	r2, #2
   13e70:	pop	{r4, r5, r6, lr}
   13e74:	b	8e4c <fwrite@plt>
   13e78:	ldr	r3, [r0, #16]
   13e7c:	mov	r1, #1
   13e80:	push	{r4, r5, r6, lr}
   13e84:	cmp	r3, #0
   13e88:	movw	r4, #45048	; 0xaff8
   13e8c:	movt	r4, #2
   13e90:	mov	r5, r0
   13e94:	movwge	r2, #61184	; 0xef00
   13e98:	movwlt	r2, #61196	; 0xef0c
   13e9c:	ldrge	r0, [r4]
   13ea0:	movtge	r2, #1
   13ea4:	rsblt	r3, r3, #0
   13ea8:	ldrlt	r0, [r4]
   13eac:	movtlt	r2, #1
   13eb0:	bl	8e94 <__fprintf_chk@plt>
   13eb4:	ldr	r0, [r5, #12]
   13eb8:	ldr	r3, [r0]
   13ebc:	ldr	r3, [r3]
   13ec0:	blx	r3
   13ec4:	ldr	r3, [r4]
   13ec8:	movw	r0, #46652	; 0xb63c
   13ecc:	mov	r1, #1
   13ed0:	movt	r0, #1
   13ed4:	mov	r2, #2
   13ed8:	pop	{r4, r5, r6, lr}
   13edc:	b	8e4c <fwrite@plt>
   13ee0:	push	{r4, r5, r6, lr}
   13ee4:	movw	r4, #45048	; 0xaff8
   13ee8:	movt	r4, #2
   13eec:	mov	r5, r0
   13ef0:	mov	r1, #1
   13ef4:	mov	r2, #10
   13ef8:	ldr	r3, [r4]
   13efc:	movw	r0, #61208	; 0xef18
   13f00:	movt	r0, #1
   13f04:	bl	8e4c <fwrite@plt>
   13f08:	ldr	r0, [r5, #12]
   13f0c:	ldr	r3, [r0]
   13f10:	ldr	r3, [r3]
   13f14:	blx	r3
   13f18:	ldr	r3, [r4]
   13f1c:	movw	r0, #46652	; 0xb63c
   13f20:	mov	r1, #1
   13f24:	movt	r0, #1
   13f28:	mov	r2, #2
   13f2c:	pop	{r4, r5, r6, lr}
   13f30:	b	8e4c <fwrite@plt>
   13f34:	push	{r4, r5, r6, lr}
   13f38:	mov	r4, r0
   13f3c:	ldr	r5, [r4, #12]
   13f40:	sub	sp, sp, #8
   13f44:	mov	r0, r1
   13f48:	ldr	r3, [r5]
   13f4c:	ldr	r6, [r3, #12]
   13f50:	bl	e42c <fputs@plt+0x54e4>
   13f54:	mov	r1, r0
   13f58:	mov	r0, r5
   13f5c:	blx	r6
   13f60:	movw	r3, #41564	; 0xa25c
   13f64:	movt	r3, #2
   13f68:	ldr	lr, [r4, #12]
   13f6c:	ldr	r2, [r4, #8]
   13f70:	movw	r1, #61220	; 0xef24
   13f74:	ldr	ip, [r3]
   13f78:	movt	r1, #1
   13f7c:	ldr	r3, [lr, #8]
   13f80:	add	ip, ip, ip, lsl #2
   13f84:	str	ip, [sp]
   13f88:	mov	r5, r0
   13f8c:	mov	r0, #1
   13f90:	bl	8d8c <__printf_chk@plt>
   13f94:	ldr	r3, [r4, #12]
   13f98:	ldr	r2, [r4, #8]
   13f9c:	movw	r1, #50396	; 0xc4dc
   13fa0:	mov	r0, #1
   13fa4:	movt	r1, #1
   13fa8:	ldr	r3, [r3, #8]
   13fac:	bl	8d8c <__printf_chk@plt>
   13fb0:	ldr	r3, [r4, #12]
   13fb4:	ldr	r2, [r4, #8]
   13fb8:	movw	r1, #50436	; 0xc504
   13fbc:	mov	r0, #1
   13fc0:	movt	r1, #1
   13fc4:	ldr	r3, [r3, #8]
   13fc8:	bl	8d8c <__printf_chk@plt>
   13fcc:	mov	r0, r5
   13fd0:	add	sp, sp, #8
   13fd4:	pop	{r4, r5, r6, pc}
   13fd8:	push	{r4, lr}
   13fdc:	mov	r4, r0
   13fe0:	ldr	r0, [r0, #16]
   13fe4:	ldr	r3, [pc, #28]	; 14008 <fputs@plt+0xb0c0>
   13fe8:	cmp	r0, #0
   13fec:	str	r3, [r4]
   13ff0:	beq	13ff8 <fputs@plt+0xb0b0>
   13ff4:	bl	8eb8 <_ZdaPv@plt>
   13ff8:	mov	r0, r4
   13ffc:	bl	de34 <fputs@plt+0x4eec>
   14000:	mov	r0, r4
   14004:	pop	{r4, pc}
   14008:	andeq	lr, r1, r8, ror sl
   1400c:	push	{r4, lr}
   14010:	mov	r4, r0
   14014:	bl	13fd8 <fputs@plt+0xb090>
   14018:	mov	r0, r4
   1401c:	bl	18c88 <_ZdlPv@@Base>
   14020:	mov	r0, r4
   14024:	pop	{r4, pc}
   14028:	push	{r4, lr}
   1402c:	mov	r4, r0
   14030:	ldr	r0, [r0, #16]
   14034:	ldr	r3, [pc, #28]	; 14058 <fputs@plt+0xb110>
   14038:	cmp	r0, #0
   1403c:	str	r3, [r4]
   14040:	beq	14048 <fputs@plt+0xb100>
   14044:	bl	8eb8 <_ZdaPv@plt>
   14048:	mov	r0, r4
   1404c:	bl	de34 <fputs@plt+0x4eec>
   14050:	mov	r0, r4
   14054:	pop	{r4, pc}
   14058:	andeq	lr, r1, r0, asr #21
   1405c:	push	{r4, lr}
   14060:	mov	r4, r0
   14064:	bl	14028 <fputs@plt+0xb0e0>
   14068:	mov	r0, r4
   1406c:	bl	18c88 <_ZdlPv@@Base>
   14070:	mov	r0, r4
   14074:	pop	{r4, pc}
   14078:	movw	r3, #45068	; 0xb00c
   1407c:	movt	r3, #2
   14080:	push	{r4, r5, lr}
   14084:	mov	r4, r0
   14088:	ldr	r5, [r3]
   1408c:	sub	sp, sp, #12
   14090:	cmp	r5, #0
   14094:	beq	140a8 <fputs@plt+0xb160>
   14098:	cmp	r5, #1
   1409c:	beq	1417c <fputs@plt+0xb234>
   140a0:	add	sp, sp, #12
   140a4:	pop	{r4, r5, pc}
   140a8:	movw	r1, #52336	; 0xcc70
   140ac:	mov	r0, #1
   140b0:	movt	r1, #1
   140b4:	bl	8d8c <__printf_chk@plt>
   140b8:	ldr	ip, [r4, #16]
   140bc:	ldr	r3, [r4, #12]
   140c0:	movw	r1, #61244	; 0xef3c
   140c4:	ldr	r2, [r4, #8]
   140c8:	movt	r1, #1
   140cc:	ldr	ip, [ip, #8]
   140d0:	mov	r0, #1
   140d4:	ldr	r3, [r3, #8]
   140d8:	str	ip, [sp]
   140dc:	bl	8d8c <__printf_chk@plt>
   140e0:	ldr	r2, [r4, #8]
   140e4:	movw	r1, #52344	; 0xcc78
   140e8:	mov	r0, #1
   140ec:	movt	r1, #1
   140f0:	bl	8d8c <__printf_chk@plt>
   140f4:	ldr	r0, [r4, #16]
   140f8:	ldr	r3, [r0]
   140fc:	ldr	r3, [r3, #24]
   14100:	blx	r3
   14104:	movw	r1, #53476	; 0xd0e4
   14108:	mov	r0, #1
   1410c:	movt	r1, #1
   14110:	bl	8d8c <__printf_chk@plt>
   14114:	movw	r1, #52336	; 0xcc70
   14118:	mov	r0, #1
   1411c:	movt	r1, #1
   14120:	bl	8d8c <__printf_chk@plt>
   14124:	ldr	r3, [r4, #12]
   14128:	ldr	r2, [r4, #8]
   1412c:	movw	r1, #52480	; 0xcd00
   14130:	mov	r0, #1
   14134:	movt	r1, #1
   14138:	ldr	r3, [r3, #8]
   1413c:	bl	8d8c <__printf_chk@plt>
   14140:	ldr	r0, [r4, #12]
   14144:	ldr	r3, [r0]
   14148:	ldr	r3, [r3, #24]
   1414c:	blx	r3
   14150:	movw	r1, #53476	; 0xd0e4
   14154:	mov	r0, #1
   14158:	movt	r1, #1
   1415c:	bl	8d8c <__printf_chk@plt>
   14160:	ldr	r2, [r4, #8]
   14164:	movw	r1, #52512	; 0xcd20
   14168:	mov	r0, #1
   1416c:	movt	r1, #1
   14170:	add	sp, sp, #12
   14174:	pop	{r4, r5, lr}
   14178:	b	8d8c <__printf_chk@plt>
   1417c:	mov	r0, r5
   14180:	movw	r1, #61284	; 0xef64
   14184:	movt	r1, #1
   14188:	bl	8d8c <__printf_chk@plt>
   1418c:	ldr	r0, [r4, #12]
   14190:	ldr	r3, [r0]
   14194:	ldr	r3, [r3, #24]
   14198:	blx	r3
   1419c:	ldr	r0, [r4, #16]
   141a0:	ldr	r3, [r0]
   141a4:	ldr	r3, [r3, #24]
   141a8:	blx	r3
   141ac:	mov	r0, r5
   141b0:	movw	r1, #52592	; 0xcd70
   141b4:	movt	r1, #1
   141b8:	add	sp, sp, #12
   141bc:	pop	{r4, r5, lr}
   141c0:	b	8d8c <__printf_chk@plt>
   141c4:	movw	r3, #45068	; 0xb00c
   141c8:	movt	r3, #2
   141cc:	push	{r4, r5, r6, lr}
   141d0:	ldr	r0, [r3]
   141d4:	cmp	r0, #0
   141d8:	beq	141f4 <fputs@plt+0xb2ac>
   141dc:	cmp	r0, #1
   141e0:	popne	{r4, r5, r6, pc}
   141e4:	movw	r1, #61368	; 0xefb8
   141e8:	movt	r1, #1
   141ec:	pop	{r4, r5, r6, lr}
   141f0:	b	8d8c <__printf_chk@plt>
   141f4:	movw	r5, #41564	; 0xa25c
   141f8:	movt	r5, #2
   141fc:	movw	r4, #41544	; 0xa248
   14200:	movt	r4, #2
   14204:	ldr	r2, [r5]
   14208:	movw	r1, #61336	; 0xef98
   1420c:	ldr	r3, [r4]
   14210:	movt	r1, #1
   14214:	mov	r0, #1
   14218:	rsb	r2, r2, r2, lsl #3
   1421c:	bl	8d8c <__printf_chk@plt>
   14220:	movw	r2, #53300	; 0xd034
   14224:	movt	r2, #2
   14228:	movw	r3, #41620	; 0xa294
   1422c:	movt	r3, #2
   14230:	movw	r1, #61320	; 0xef88
   14234:	ldr	r0, [r2]
   14238:	movw	r2, #61308	; 0xef7c
   1423c:	movt	r2, #1
   14240:	movt	r1, #1
   14244:	cmp	r0, #0
   14248:	mov	r0, #1
   1424c:	movne	r1, r2
   14250:	ldr	r2, [r3]
   14254:	bl	8d8c <__printf_chk@plt>
   14258:	ldr	r2, [r5]
   1425c:	ldr	r3, [r4]
   14260:	movw	r1, #61352	; 0xefa8
   14264:	mov	r0, #1
   14268:	movt	r1, #1
   1426c:	rsb	r2, r2, r2, lsl #3
   14270:	pop	{r4, r5, r6, lr}
   14274:	b	8d8c <__printf_chk@plt>
   14278:	push	{r3, r4, r5, lr}
   1427c:	movw	r3, #45068	; 0xb00c
   14280:	movt	r3, #2
   14284:	mov	r5, r0
   14288:	ldr	r4, [r3]
   1428c:	cmp	r4, #0
   14290:	beq	142d0 <fputs@plt+0xb388>
   14294:	cmp	r4, #1
   14298:	popne	{r3, r4, r5, pc}
   1429c:	mov	r0, r4
   142a0:	movw	r1, #61448	; 0xf008
   142a4:	movt	r1, #1
   142a8:	bl	8d8c <__printf_chk@plt>
   142ac:	ldr	r0, [r5, #12]
   142b0:	ldr	r3, [r0]
   142b4:	ldr	r3, [r3, #24]
   142b8:	blx	r3
   142bc:	mov	r0, r4
   142c0:	movw	r1, #61472	; 0xf020
   142c4:	movt	r1, #1
   142c8:	pop	{r3, r4, r5, lr}
   142cc:	b	8d8c <__printf_chk@plt>
   142d0:	movw	r1, #52336	; 0xcc70
   142d4:	mov	r0, #1
   142d8:	movt	r1, #1
   142dc:	bl	8d8c <__printf_chk@plt>
   142e0:	movw	r3, #41564	; 0xa25c
   142e4:	movt	r3, #2
   142e8:	ldr	r2, [r5, #12]
   142ec:	movw	r1, #61384	; 0xefc8
   142f0:	mov	r0, #1
   142f4:	ldr	r3, [r3]
   142f8:	movt	r1, #1
   142fc:	ldr	r2, [r2, #8]
   14300:	rsb	r3, r3, r3, lsl #3
   14304:	bl	8d8c <__printf_chk@plt>
   14308:	movw	r3, #53300	; 0xd034
   1430c:	movt	r3, #2
   14310:	ldr	r3, [r3]
   14314:	cmp	r3, #0
   14318:	ldr	r3, [r5, #12]
   1431c:	movwne	r1, #61408	; 0xefe0
   14320:	movweq	r1, #61428	; 0xeff4
   14324:	ldr	r2, [r3, #8]
   14328:	movne	r0, #1
   1432c:	moveq	r0, #1
   14330:	movtne	r1, #1
   14334:	movteq	r1, #1
   14338:	bl	8d8c <__printf_chk@plt>
   1433c:	movw	r1, #53476	; 0xd0e4
   14340:	mov	r0, #1
   14344:	movt	r1, #1
   14348:	bl	8d8c <__printf_chk@plt>
   1434c:	ldr	r0, [r5, #12]
   14350:	ldr	r3, [r0]
   14354:	ldr	r3, [r3, #24]
   14358:	blx	r3
   1435c:	pop	{r3, r4, r5, pc}
   14360:	push	{r3, r4, r5, lr}
   14364:	movw	r3, #45068	; 0xb00c
   14368:	movt	r3, #2
   1436c:	mov	r5, r0
   14370:	ldr	r4, [r3]
   14374:	cmp	r4, #0
   14378:	beq	143c8 <fputs@plt+0xb480>
   1437c:	cmp	r4, #1
   14380:	popne	{r3, r4, r5, pc}
   14384:	mov	r0, r4
   14388:	movw	r1, #61512	; 0xf048
   1438c:	movt	r1, #1
   14390:	bl	8d8c <__printf_chk@plt>
   14394:	ldr	r0, [r5, #12]
   14398:	ldr	r3, [r0]
   1439c:	ldr	r3, [r3, #24]
   143a0:	blx	r3
   143a4:	ldr	r0, [r5, #16]
   143a8:	ldr	r3, [r0]
   143ac:	ldr	r3, [r3, #24]
   143b0:	blx	r3
   143b4:	mov	r0, r4
   143b8:	movw	r1, #52572	; 0xcd5c
   143bc:	movt	r1, #1
   143c0:	pop	{r3, r4, r5, lr}
   143c4:	b	8d8c <__printf_chk@plt>
   143c8:	movw	r1, #52336	; 0xcc70
   143cc:	mov	r0, #1
   143d0:	movt	r1, #1
   143d4:	bl	8d8c <__printf_chk@plt>
   143d8:	ldr	r3, [r5, #16]
   143dc:	ldr	r2, [r5, #8]
   143e0:	movw	r1, #52480	; 0xcd00
   143e4:	mov	r0, #1
   143e8:	movt	r1, #1
   143ec:	ldr	r3, [r3, #8]
   143f0:	bl	8d8c <__printf_chk@plt>
   143f4:	ldr	r3, [r5, #12]
   143f8:	movw	r1, #61496	; 0xf038
   143fc:	mov	r0, #1
   14400:	movt	r1, #1
   14404:	ldr	r2, [r3, #8]
   14408:	bl	8d8c <__printf_chk@plt>
   1440c:	ldr	r0, [r5, #16]
   14410:	ldr	r3, [r0]
   14414:	ldr	r3, [r3, #24]
   14418:	blx	r3
   1441c:	movw	r1, #53476	; 0xd0e4
   14420:	mov	r0, #1
   14424:	movt	r1, #1
   14428:	bl	8d8c <__printf_chk@plt>
   1442c:	movw	r1, #52336	; 0xcc70
   14430:	mov	r0, #1
   14434:	movt	r1, #1
   14438:	bl	8d8c <__printf_chk@plt>
   1443c:	ldr	r3, [r5, #12]
   14440:	ldr	r2, [r5, #8]
   14444:	movw	r1, #52480	; 0xcd00
   14448:	mov	r0, #1
   1444c:	movt	r1, #1
   14450:	ldr	r3, [r3, #8]
   14454:	bl	8d8c <__printf_chk@plt>
   14458:	ldr	r0, [r5, #12]
   1445c:	ldr	r3, [r0]
   14460:	ldr	r3, [r3, #24]
   14464:	blx	r3
   14468:	movw	r1, #53476	; 0xd0e4
   1446c:	mov	r0, #1
   14470:	movt	r1, #1
   14474:	bl	8d8c <__printf_chk@plt>
   14478:	ldr	r2, [r5, #8]
   1447c:	movw	r1, #52512	; 0xcd20
   14480:	mov	r0, #1
   14484:	movt	r1, #1
   14488:	pop	{r3, r4, r5, lr}
   1448c:	b	8d8c <__printf_chk@plt>
   14490:	movw	r3, #45068	; 0xb00c
   14494:	movt	r3, #2
   14498:	push	{r4, lr}
   1449c:	ldr	r0, [r3]
   144a0:	cmp	r0, #0
   144a4:	beq	144c0 <fputs@plt+0xb578>
   144a8:	cmp	r0, #1
   144ac:	popne	{r4, pc}
   144b0:	movw	r1, #61560	; 0xf078
   144b4:	movt	r1, #1
   144b8:	pop	{r4, lr}
   144bc:	b	8d8c <__printf_chk@plt>
   144c0:	movw	r4, #41564	; 0xa25c
   144c4:	movt	r4, #2
   144c8:	movw	r1, #61536	; 0xf060
   144cc:	mov	r0, #1
   144d0:	ldr	r2, [r4]
   144d4:	movt	r1, #1
   144d8:	rsb	r2, r2, r2, lsl #3
   144dc:	bl	8d8c <__printf_chk@plt>
   144e0:	movw	r2, #53300	; 0xd034
   144e4:	movt	r2, #2
   144e8:	movw	r3, #41620	; 0xa294
   144ec:	movt	r3, #2
   144f0:	movw	r1, #61320	; 0xef88
   144f4:	ldr	r0, [r2]
   144f8:	movw	r2, #61308	; 0xef7c
   144fc:	movt	r2, #1
   14500:	movt	r1, #1
   14504:	cmp	r0, #0
   14508:	mov	r0, #1
   1450c:	movne	r1, r2
   14510:	ldr	r2, [r3]
   14514:	bl	8d8c <__printf_chk@plt>
   14518:	ldr	r2, [r4]
   1451c:	movw	r1, #61548	; 0xf06c
   14520:	mov	r0, #1
   14524:	movt	r1, #1
   14528:	rsb	r2, r2, r2, lsl #3
   1452c:	pop	{r4, lr}
   14530:	b	8d8c <__printf_chk@plt>
   14534:	push	{r3, r4, r5, lr}
   14538:	movw	r3, #45068	; 0xb00c
   1453c:	movt	r3, #2
   14540:	mov	r5, r0
   14544:	ldr	r4, [r3]
   14548:	cmp	r4, #0
   1454c:	beq	1458c <fputs@plt+0xb644>
   14550:	cmp	r4, #1
   14554:	popne	{r3, r4, r5, pc}
   14558:	mov	r0, r4
   1455c:	movw	r1, #61512	; 0xf048
   14560:	movt	r1, #1
   14564:	bl	8d8c <__printf_chk@plt>
   14568:	ldr	r0, [r5, #12]
   1456c:	ldr	r3, [r0]
   14570:	ldr	r3, [r3, #24]
   14574:	blx	r3
   14578:	mov	r0, r4
   1457c:	movw	r1, #61604	; 0xf0a4
   14580:	movt	r1, #1
   14584:	pop	{r3, r4, r5, lr}
   14588:	b	8d8c <__printf_chk@plt>
   1458c:	movw	r1, #52336	; 0xcc70
   14590:	mov	r0, #1
   14594:	movt	r1, #1
   14598:	bl	8d8c <__printf_chk@plt>
   1459c:	movw	r3, #41564	; 0xa25c
   145a0:	movt	r3, #2
   145a4:	ldr	r2, [r5, #12]
   145a8:	movw	r1, #61580	; 0xf08c
   145ac:	mov	r0, #1
   145b0:	ldr	r3, [r3]
   145b4:	movt	r1, #1
   145b8:	ldr	r2, [r2, #8]
   145bc:	rsb	r3, r3, r3, lsl #3
   145c0:	bl	8d8c <__printf_chk@plt>
   145c4:	movw	r3, #53300	; 0xd034
   145c8:	movt	r3, #2
   145cc:	ldr	r3, [r3]
   145d0:	cmp	r3, #0
   145d4:	ldr	r3, [r5, #12]
   145d8:	movwne	r1, #61408	; 0xefe0
   145dc:	movweq	r1, #61428	; 0xeff4
   145e0:	ldr	r2, [r3, #8]
   145e4:	movne	r0, #1
   145e8:	moveq	r0, #1
   145ec:	movtne	r1, #1
   145f0:	movteq	r1, #1
   145f4:	bl	8d8c <__printf_chk@plt>
   145f8:	movw	r1, #53476	; 0xd0e4
   145fc:	mov	r0, #1
   14600:	movt	r1, #1
   14604:	bl	8d8c <__printf_chk@plt>
   14608:	ldr	r0, [r5, #12]
   1460c:	ldr	r3, [r0]
   14610:	ldr	r3, [r3, #24]
   14614:	blx	r3
   14618:	pop	{r3, r4, r5, pc}
   1461c:	push	{r3, r4, r5, lr}
   14620:	movw	r3, #45068	; 0xb00c
   14624:	movt	r3, #2
   14628:	mov	r5, r0
   1462c:	ldr	r4, [r3]
   14630:	cmp	r4, #0
   14634:	beq	14678 <fputs@plt+0xb730>
   14638:	cmp	r4, #1
   1463c:	popne	{r3, r4, r5, pc}
   14640:	ldr	r2, [r5, #16]
   14644:	mov	r0, r4
   14648:	movw	r1, #61632	; 0xf0c0
   1464c:	movt	r1, #1
   14650:	bl	8d8c <__printf_chk@plt>
   14654:	ldr	r0, [r5, #12]
   14658:	ldr	r3, [r0]
   1465c:	ldr	r3, [r3, #24]
   14660:	blx	r3
   14664:	mov	r0, r4
   14668:	movw	r1, #61656	; 0xf0d8
   1466c:	movt	r1, #1
   14670:	pop	{r3, r4, r5, lr}
   14674:	b	8d8c <__printf_chk@plt>
   14678:	ldr	r2, [r5, #8]
   1467c:	movw	r1, #52320	; 0xcc60
   14680:	mov	r0, #1
   14684:	movt	r1, #1
   14688:	bl	8d8c <__printf_chk@plt>
   1468c:	ldr	r0, [r5, #12]
   14690:	ldr	r3, [r0]
   14694:	ldr	r3, [r3, #24]
   14698:	blx	r3
   1469c:	ldr	r2, [r5, #8]
   146a0:	movw	r1, #52464	; 0xccf0
   146a4:	mov	r0, #1
   146a8:	movt	r1, #1
   146ac:	pop	{r3, r4, r5, lr}
   146b0:	b	8d8c <__printf_chk@plt>
   146b4:	movw	r3, #45068	; 0xb00c
   146b8:	movt	r3, #2
   146bc:	push	{r4, r5, r6, lr}
   146c0:	mov	r4, r0
   146c4:	ldr	r3, [r3]
   146c8:	cmp	r3, #0
   146cc:	beq	14790 <fputs@plt+0xb848>
   146d0:	cmp	r3, #1
   146d4:	popne	{r4, r5, r6, pc}
   146d8:	ldr	r3, [r0, #16]
   146dc:	ldrb	r3, [r3]
   146e0:	sub	r3, r3, #66	; 0x42
   146e4:	cmp	r3, #39	; 0x27
   146e8:	ldrls	pc, [pc, r3, lsl #2]
   146ec:	b	1482c <fputs@plt+0xb8e4>
   146f0:	andeq	r4, r1, r4, ror #15
   146f4:	andeq	r4, r1, ip, lsr #16
   146f8:	andeq	r4, r1, ip, lsr #16
   146fc:	andeq	r4, r1, ip, lsr #16
   14700:	andeq	r4, r1, ip, lsr #16
   14704:	andeq	r4, r1, ip, lsr #16
   14708:	andeq	r4, r1, ip, lsr #16
   1470c:	andeq	r4, r1, r0, lsr #16
   14710:	andeq	r4, r1, ip, lsr #16
   14714:	andeq	r4, r1, ip, lsr #16
   14718:	andeq	r4, r1, ip, lsr #16
   1471c:	andeq	r4, r1, ip, lsr #16
   14720:	andeq	r4, r1, ip, lsr #16
   14724:	andeq	r4, r1, ip, lsr #16
   14728:	andeq	r4, r1, ip, lsr #16
   1472c:	andeq	r4, r1, ip, lsr #16
   14730:	andeq	r4, r1, ip, lsr #16
   14734:	andeq	r4, r1, ip, lsr #16
   14738:	andeq	r4, r1, ip, lsr #16
   1473c:	andeq	r4, r1, ip, lsr #16
   14740:	andeq	r4, r1, ip, lsr #16
   14744:	andeq	r4, r1, ip, lsr #16
   14748:	andeq	r4, r1, ip, lsr #16
   1474c:	andeq	r4, r1, ip, lsr #16
   14750:	andeq	r4, r1, ip, lsr #16
   14754:	andeq	r4, r1, ip, lsr #16
   14758:	andeq	r4, r1, ip, lsr #16
   1475c:	andeq	r4, r1, ip, lsr #16
   14760:	andeq	r4, r1, ip, lsr #16
   14764:	andeq	r4, r1, ip, lsr #16
   14768:	andeq	r4, r1, ip, lsr #16
   1476c:	andeq	r4, r1, ip, lsr #16
   14770:	andeq	r4, r1, r4, ror #15
   14774:	andeq	r4, r1, ip, lsr #16
   14778:	andeq	r4, r1, ip, lsr #16
   1477c:	andeq	r4, r1, ip, lsr #16
   14780:	andeq	r4, r1, ip, lsr #16
   14784:	andeq	r4, r1, ip, lsr #16
   14788:	andeq	r4, r1, ip, lsr #16
   1478c:	andeq	r4, r1, r0, lsr #16
   14790:	ldr	r2, [r4, #16]
   14794:	movw	r1, #51532	; 0xc94c
   14798:	mov	r0, #1
   1479c:	movt	r1, #1
   147a0:	bl	8d8c <__printf_chk@plt>
   147a4:	ldr	r0, [r4, #12]
   147a8:	movw	r5, #53416	; 0xd0a8
   147ac:	movt	r5, #2
   147b0:	ldr	r2, [r4, #16]
   147b4:	ldr	r3, [r0]
   147b8:	ldr	r6, [r5]
   147bc:	str	r2, [r5]
   147c0:	ldr	r3, [r3, #24]
   147c4:	blx	r3
   147c8:	ldr	r2, [r4, #8]
   147cc:	movw	r1, #61676	; 0xf0ec
   147d0:	str	r6, [r5]
   147d4:	mov	r0, #1
   147d8:	movt	r1, #1
   147dc:	pop	{r4, r5, r6, lr}
   147e0:	b	8d8c <__printf_chk@plt>
   147e4:	movw	r2, #49372	; 0xc0dc
   147e8:	movt	r2, #1
   147ec:	movw	r1, #61692	; 0xf0fc
   147f0:	mov	r0, #1
   147f4:	movt	r1, #1
   147f8:	bl	8d8c <__printf_chk@plt>
   147fc:	ldr	r0, [r4, #12]
   14800:	ldr	r3, [r0]
   14804:	ldr	r3, [r3, #24]
   14808:	blx	r3
   1480c:	movw	r1, #61656	; 0xf0d8
   14810:	mov	r0, #1
   14814:	movt	r1, #1
   14818:	pop	{r4, r5, r6, lr}
   1481c:	b	8d8c <__printf_chk@plt>
   14820:	movw	r2, #49380	; 0xc0e4
   14824:	movt	r2, #1
   14828:	b	147ec <fputs@plt+0xb8a4>
   1482c:	movw	r2, #61668	; 0xf0e4
   14830:	movt	r2, #1
   14834:	b	147ec <fputs@plt+0xb8a4>
   14838:	push	{r3, r4, r5, lr}
   1483c:	movw	r3, #45068	; 0xb00c
   14840:	movt	r3, #2
   14844:	mov	r5, r0
   14848:	ldr	r4, [r3]
   1484c:	cmp	r4, #0
   14850:	beq	14890 <fputs@plt+0xb948>
   14854:	cmp	r4, #1
   14858:	popne	{r3, r4, r5, pc}
   1485c:	mov	r0, r4
   14860:	movw	r1, #61736	; 0xf128
   14864:	movt	r1, #1
   14868:	bl	8d8c <__printf_chk@plt>
   1486c:	ldr	r0, [r5, #12]
   14870:	ldr	r3, [r0]
   14874:	ldr	r3, [r3, #24]
   14878:	blx	r3
   1487c:	mov	r0, r4
   14880:	movw	r1, #61656	; 0xf0d8
   14884:	movt	r1, #1
   14888:	pop	{r3, r4, r5, lr}
   1488c:	b	8d8c <__printf_chk@plt>
   14890:	ldr	r0, [r0, #12]
   14894:	ldr	r3, [r0]
   14898:	ldr	r3, [r3, #24]
   1489c:	blx	r3
   148a0:	ldr	r3, [r5, #12]
   148a4:	movw	r1, #61720	; 0xf118
   148a8:	mov	r0, #1
   148ac:	movt	r1, #1
   148b0:	ldr	r2, [r3, #8]
   148b4:	bl	8d8c <__printf_chk@plt>
   148b8:	movw	r3, #41624	; 0xa298
   148bc:	movt	r3, #2
   148c0:	movw	r1, #50628	; 0xc5c4
   148c4:	mov	r0, #1
   148c8:	movt	r1, #1
   148cc:	ldr	r2, [r3]
   148d0:	bl	8d8c <__printf_chk@plt>
   148d4:	ldr	r0, [r5, #12]
   148d8:	ldr	r3, [r0]
   148dc:	ldr	r3, [r3, #24]
   148e0:	blx	r3
   148e4:	pop	{r3, r4, r5, pc}
   148e8:	movw	r3, #45068	; 0xb00c
   148ec:	movt	r3, #2
   148f0:	push	{r4, lr}
   148f4:	mov	r4, r0
   148f8:	ldr	r0, [r3]
   148fc:	cmp	r0, #0
   14900:	beq	1492c <fputs@plt+0xb9e4>
   14904:	cmp	r0, #1
   14908:	popne	{r4, pc}
   1490c:	movw	r1, #61776	; 0xf150
   14910:	movt	r1, #1
   14914:	bl	8d8c <__printf_chk@plt>
   14918:	ldr	r0, [r4, #12]
   1491c:	ldr	r3, [r0]
   14920:	ldr	r3, [r3, #24]
   14924:	blx	r3
   14928:	pop	{r4, pc}
   1492c:	ldr	r2, [r4, #16]
   14930:	movw	r1, #53820	; 0xd23c
   14934:	mov	r0, #1
   14938:	movt	r1, #1
   1493c:	rsb	r2, r2, #0
   14940:	bl	8d8c <__printf_chk@plt>
   14944:	ldr	r0, [r4, #12]
   14948:	ldr	r3, [r0]
   1494c:	ldr	r3, [r3, #24]
   14950:	blx	r3
   14954:	ldr	r2, [r4, #16]
   14958:	movw	r1, #53820	; 0xd23c
   1495c:	mov	r0, #1
   14960:	movt	r1, #1
   14964:	pop	{r4, lr}
   14968:	b	8d8c <__printf_chk@plt>
   1496c:	movw	r3, #45068	; 0xb00c
   14970:	movt	r3, #2
   14974:	push	{r4, lr}
   14978:	mov	r4, r0
   1497c:	ldr	r0, [r3]
   14980:	cmp	r0, #0
   14984:	beq	149b0 <fputs@plt+0xba68>
   14988:	cmp	r0, #1
   1498c:	popne	{r4, pc}
   14990:	movw	r1, #61844	; 0xf194
   14994:	movt	r1, #1
   14998:	bl	8d8c <__printf_chk@plt>
   1499c:	ldr	r0, [r4, #12]
   149a0:	ldr	r3, [r0]
   149a4:	ldr	r3, [r3, #24]
   149a8:	blx	r3
   149ac:	pop	{r4, pc}
   149b0:	ldr	r2, [r4, #16]
   149b4:	movw	r1, #50628	; 0xc5c4
   149b8:	mov	r0, #1
   149bc:	movt	r1, #1
   149c0:	bl	8d8c <__printf_chk@plt>
   149c4:	ldr	r0, [r4, #12]
   149c8:	ldr	r3, [r0]
   149cc:	ldr	r3, [r3, #24]
   149d0:	blx	r3
   149d4:	pop	{r4, pc}
   149d8:	push	{r3, r4, r5, lr}
   149dc:	movw	r4, #45068	; 0xb00c
   149e0:	movt	r4, #2
   149e4:	mov	r5, r0
   149e8:	ldr	r3, [r4]
   149ec:	cmp	r3, #0
   149f0:	beq	14a28 <fputs@plt+0xbae0>
   149f4:	ldr	r0, [r5, #12]
   149f8:	ldr	r2, [r0]
   149fc:	ldr	r3, [r2, #24]
   14a00:	blx	r3
   14a04:	ldr	r3, [r4]
   14a08:	cmp	r3, #0
   14a0c:	popne	{r3, r4, r5, pc}
   14a10:	ldr	r2, [r5, #8]
   14a14:	movw	r1, #61912	; 0xf1d8
   14a18:	mov	r0, #1
   14a1c:	movt	r1, #1
   14a20:	pop	{r3, r4, r5, lr}
   14a24:	b	8d8c <__printf_chk@plt>
   14a28:	movw	r1, #52344	; 0xcc78
   14a2c:	ldr	r2, [r5, #8]
   14a30:	movt	r1, #1
   14a34:	mov	r0, #1
   14a38:	bl	8d8c <__printf_chk@plt>
   14a3c:	b	149f4 <fputs@plt+0xbaac>
   14a40:	push	{r4, r5, r6, lr}
   14a44:	mov	r6, r0
   14a48:	mov	r0, #20
   14a4c:	mov	r5, r1
   14a50:	bl	18c38 <_Znwj@@Base>
   14a54:	mov	r1, r6
   14a58:	mov	r4, r0
   14a5c:	bl	eda0 <fputs@plt+0x5e58>
   14a60:	ldr	r3, [pc, #24]	; 14a80 <fputs@plt+0xbb38>
   14a64:	mov	r0, r4
   14a68:	str	r5, [r4, #16]
   14a6c:	str	r3, [r4]
   14a70:	pop	{r4, r5, r6, pc}
   14a74:	mov	r0, r4
   14a78:	bl	18c88 <_ZdlPv@@Base>
   14a7c:	bl	8dc8 <__cxa_end_cleanup@plt>
   14a80:	andeq	lr, r1, r8, lsr #15
   14a84:	push	{r3, r4, r5, lr}
   14a88:	mov	r4, r0
   14a8c:	mov	r5, r2
   14a90:	bl	eda0 <fputs@plt+0x5e58>
   14a94:	ldr	r3, [pc, #12]	; 14aa8 <fputs@plt+0xbb60>
   14a98:	mov	r0, r4
   14a9c:	str	r5, [r4, #16]
   14aa0:	str	r3, [r4]
   14aa4:	pop	{r3, r4, r5, pc}
   14aa8:	andeq	lr, r1, r8, lsr #15
   14aac:	push	{r4, lr}
   14ab0:	mov	r4, r0
   14ab4:	bl	e7d4 <fputs@plt+0x588c>
   14ab8:	ldr	r3, [pc, #8]	; 14ac8 <fputs@plt+0xbb80>
   14abc:	mov	r0, r4
   14ac0:	str	r3, [r4]
   14ac4:	pop	{r4, pc}
   14ac8:	andeq	lr, r1, r0, lsr sl
   14acc:	ldr	r3, [r0]
   14ad0:	push	{r4, r5, r6, lr}
   14ad4:	mov	r4, r0
   14ad8:	ldr	r3, [r3, #36]	; 0x24
   14adc:	blx	r3
   14ae0:	cmp	r0, #0
   14ae4:	beq	14b28 <fputs@plt+0xbbe0>
   14ae8:	mov	r0, #12
   14aec:	bl	18c38 <_Znwj@@Base>
   14af0:	mov	r6, r0
   14af4:	bl	e7d4 <fputs@plt+0x588c>
   14af8:	ldr	r3, [pc, #104]	; 14b68 <fputs@plt+0xbc20>
   14afc:	mov	r0, #20
   14b00:	str	r3, [r6]
   14b04:	bl	18c38 <_Znwj@@Base>
   14b08:	mov	r1, r4
   14b0c:	mov	r5, r0
   14b10:	bl	eda0 <fputs@plt+0x5e58>
   14b14:	ldr	r3, [pc, #80]	; 14b6c <fputs@plt+0xbc24>
   14b18:	mov	r0, r5
   14b1c:	str	r6, [r5, #16]
   14b20:	str	r3, [r5]
   14b24:	pop	{r4, r5, r6, pc}
   14b28:	mov	r0, #16
   14b2c:	bl	18c38 <_Znwj@@Base>
   14b30:	mov	r1, r4
   14b34:	mov	r5, r0
   14b38:	bl	eda0 <fputs@plt+0x5e58>
   14b3c:	ldr	r3, [pc, #44]	; 14b70 <fputs@plt+0xbc28>
   14b40:	mov	r0, r5
   14b44:	str	r3, [r5]
   14b48:	pop	{r4, r5, r6, pc}
   14b4c:	mov	r0, r6
   14b50:	bl	18c88 <_ZdlPv@@Base>
   14b54:	bl	8dc8 <__cxa_end_cleanup@plt>
   14b58:	mov	r0, r5
   14b5c:	bl	18c88 <_ZdlPv@@Base>
   14b60:	bl	8dc8 <__cxa_end_cleanup@plt>
   14b64:	b	14b58 <fputs@plt+0xbc10>
   14b68:	andeq	lr, r1, r0, lsr sl
   14b6c:	andeq	lr, r1, r8, lsr #15
   14b70:	andeq	lr, r1, r0, lsl #17
   14b74:	push	{r4, lr}
   14b78:	mov	r4, r0
   14b7c:	bl	eda0 <fputs@plt+0x5e58>
   14b80:	ldr	r3, [pc, #8]	; 14b90 <fputs@plt+0xbc48>
   14b84:	mov	r0, r4
   14b88:	str	r3, [r4]
   14b8c:	pop	{r4, pc}
   14b90:	andeq	lr, r1, r0, lsl #17
   14b94:	push	{r4, r5, r6, lr}
   14b98:	mov	r6, r0
   14b9c:	mov	r0, #20
   14ba0:	mov	r5, r1
   14ba4:	bl	18c38 <_Znwj@@Base>
   14ba8:	mov	r1, r6
   14bac:	mov	r4, r0
   14bb0:	bl	eda0 <fputs@plt+0x5e58>
   14bb4:	ldr	r3, [pc, #24]	; 14bd4 <fputs@plt+0xbc8c>
   14bb8:	mov	r0, r4
   14bbc:	str	r5, [r4, #16]
   14bc0:	str	r3, [r4]
   14bc4:	pop	{r4, r5, r6, pc}
   14bc8:	mov	r0, r4
   14bcc:	bl	18c88 <_ZdlPv@@Base>
   14bd0:	bl	8dc8 <__cxa_end_cleanup@plt>
   14bd4:	strdeq	lr, [r1], -r0
   14bd8:	push	{r3, r4, r5, lr}
   14bdc:	mov	r4, r0
   14be0:	mov	r5, r2
   14be4:	bl	eda0 <fputs@plt+0x5e58>
   14be8:	ldr	r3, [pc, #12]	; 14bfc <fputs@plt+0xbcb4>
   14bec:	mov	r0, r4
   14bf0:	str	r5, [r4, #16]
   14bf4:	str	r3, [r4]
   14bf8:	pop	{r3, r4, r5, pc}
   14bfc:	strdeq	lr, [r1], -r0
   14c00:	push	{r4, lr}
   14c04:	mov	r4, r0
   14c08:	bl	e7d4 <fputs@plt+0x588c>
   14c0c:	ldr	r3, [pc, #8]	; 14c1c <fputs@plt+0xbcd4>
   14c10:	mov	r0, r4
   14c14:	str	r3, [r4]
   14c18:	pop	{r4, pc}
   14c1c:	andeq	lr, r1, r8, ror #19
   14c20:	ldr	r3, [r0]
   14c24:	push	{r4, r5, r6, lr}
   14c28:	mov	r4, r0
   14c2c:	ldr	r3, [r3, #36]	; 0x24
   14c30:	blx	r3
   14c34:	cmp	r0, #0
   14c38:	beq	14c7c <fputs@plt+0xbd34>
   14c3c:	mov	r0, #12
   14c40:	bl	18c38 <_Znwj@@Base>
   14c44:	mov	r6, r0
   14c48:	bl	e7d4 <fputs@plt+0x588c>
   14c4c:	ldr	r3, [pc, #104]	; 14cbc <fputs@plt+0xbd74>
   14c50:	mov	r0, #20
   14c54:	str	r3, [r6]
   14c58:	bl	18c38 <_Znwj@@Base>
   14c5c:	mov	r1, r4
   14c60:	mov	r5, r0
   14c64:	bl	eda0 <fputs@plt+0x5e58>
   14c68:	ldr	r3, [pc, #80]	; 14cc0 <fputs@plt+0xbd78>
   14c6c:	mov	r0, r5
   14c70:	str	r6, [r5, #16]
   14c74:	str	r3, [r5]
   14c78:	pop	{r4, r5, r6, pc}
   14c7c:	mov	r0, #16
   14c80:	bl	18c38 <_Znwj@@Base>
   14c84:	mov	r1, r4
   14c88:	mov	r5, r0
   14c8c:	bl	eda0 <fputs@plt+0x5e58>
   14c90:	ldr	r3, [pc, #44]	; 14cc4 <fputs@plt+0xbd7c>
   14c94:	mov	r0, r5
   14c98:	str	r3, [r5]
   14c9c:	pop	{r4, r5, r6, pc}
   14ca0:	mov	r0, r6
   14ca4:	bl	18c88 <_ZdlPv@@Base>
   14ca8:	bl	8dc8 <__cxa_end_cleanup@plt>
   14cac:	mov	r0, r5
   14cb0:	bl	18c88 <_ZdlPv@@Base>
   14cb4:	bl	8dc8 <__cxa_end_cleanup@plt>
   14cb8:	b	14cac <fputs@plt+0xbd64>
   14cbc:	andeq	lr, r1, r8, ror #19
   14cc0:	strdeq	lr, [r1], -r0
   14cc4:	andeq	lr, r1, r8, lsr r8
   14cc8:	push	{r4, lr}
   14ccc:	mov	r4, r0
   14cd0:	bl	eda0 <fputs@plt+0x5e58>
   14cd4:	ldr	r3, [pc, #8]	; 14ce4 <fputs@plt+0xbd9c>
   14cd8:	mov	r0, r4
   14cdc:	str	r3, [r4]
   14ce0:	pop	{r4, pc}
   14ce4:	andeq	lr, r1, r8, lsr r8
   14ce8:	push	{r3, r4, r5, lr}
   14cec:	mov	r5, r1
   14cf0:	mov	r1, r2
   14cf4:	mov	r4, r0
   14cf8:	bl	eda0 <fputs@plt+0x5e58>
   14cfc:	ldr	r3, [pc, #12]	; 14d10 <fputs@plt+0xbdc8>
   14d00:	mov	r0, r4
   14d04:	str	r5, [r4, #16]
   14d08:	str	r3, [r4]
   14d0c:	pop	{r3, r4, r5, pc}
   14d10:	andeq	lr, r1, r8, ror sl
   14d14:	push	{r3, r4, r5, lr}
   14d18:	mov	r5, r1
   14d1c:	mov	r1, r2
   14d20:	mov	r4, r0
   14d24:	bl	eda0 <fputs@plt+0x5e58>
   14d28:	ldr	r3, [pc, #12]	; 14d3c <fputs@plt+0xbdf4>
   14d2c:	mov	r0, r4
   14d30:	str	r5, [r4, #16]
   14d34:	str	r3, [r4]
   14d38:	pop	{r3, r4, r5, pc}
   14d3c:	andeq	lr, r1, r0, asr #21
   14d40:	push	{r4, lr}
   14d44:	mov	r4, r0
   14d48:	bl	eda0 <fputs@plt+0x5e58>
   14d4c:	ldr	r3, [pc, #8]	; 14d5c <fputs@plt+0xbe14>
   14d50:	mov	r0, r4
   14d54:	str	r3, [r4]
   14d58:	pop	{r4, pc}
   14d5c:	andeq	lr, r1, r8, asr r9
   14d60:	push	{r3, r4, r5, lr}
   14d64:	mov	r5, r1
   14d68:	mov	r1, r2
   14d6c:	mov	r4, r0
   14d70:	bl	eda0 <fputs@plt+0x5e58>
   14d74:	ldr	r3, [pc, #12]	; 14d88 <fputs@plt+0xbe40>
   14d78:	mov	r0, r4
   14d7c:	str	r5, [r4, #16]
   14d80:	str	r3, [r4]
   14d84:	pop	{r3, r4, r5, pc}
   14d88:	andeq	lr, r1, r0, lsl r9
   14d8c:	push	{r3, r4, r5, lr}
   14d90:	mov	r5, r1
   14d94:	mov	r1, r2
   14d98:	mov	r4, r0
   14d9c:	bl	eda0 <fputs@plt+0x5e58>
   14da0:	ldr	r3, [pc, #12]	; 14db4 <fputs@plt+0xbe6c>
   14da4:	mov	r0, r4
   14da8:	str	r5, [r4, #16]
   14dac:	str	r3, [r4]
   14db0:	pop	{r3, r4, r5, pc}
   14db4:	andeq	lr, r1, r8, asr #17
   14db8:	push	{r4, lr}
   14dbc:	mov	r4, r0
   14dc0:	bl	eda0 <fputs@plt+0x5e58>
   14dc4:	ldr	r3, [pc, #8]	; 14dd4 <fputs@plt+0xbe8c>
   14dc8:	mov	r0, r4
   14dcc:	str	r3, [r4]
   14dd0:	pop	{r4, pc}
   14dd4:	andeq	lr, r1, r0, lsr #19
   14dd8:	b	df34 <fputs@plt+0x4fec>
   14ddc:	b	df34 <fputs@plt+0x4fec>
   14de0:	ldr	r3, [pc, #20]	; 14dfc <fputs@plt+0xbeb4>
   14de4:	push	{r4, lr}
   14de8:	mov	r4, r0
   14dec:	str	r3, [r0]
   14df0:	bl	de34 <fputs@plt+0x4eec>
   14df4:	mov	r0, r4
   14df8:	pop	{r4, pc}
   14dfc:	andeq	lr, r1, r8, lsr r8
   14e00:	ldr	r3, [pc, #28]	; 14e24 <fputs@plt+0xbedc>
   14e04:	push	{r4, lr}
   14e08:	mov	r4, r0
   14e0c:	str	r3, [r0]
   14e10:	bl	de34 <fputs@plt+0x4eec>
   14e14:	mov	r0, r4
   14e18:	bl	18c88 <_ZdlPv@@Base>
   14e1c:	mov	r0, r4
   14e20:	pop	{r4, pc}
   14e24:	andeq	lr, r1, r8, lsr r8
   14e28:	ldr	r3, [pc, #20]	; 14e44 <fputs@plt+0xbefc>
   14e2c:	push	{r4, lr}
   14e30:	mov	r4, r0
   14e34:	str	r3, [r0]
   14e38:	bl	de34 <fputs@plt+0x4eec>
   14e3c:	mov	r0, r4
   14e40:	pop	{r4, pc}
   14e44:	andeq	lr, r1, r0, lsl #17
   14e48:	ldr	r3, [pc, #28]	; 14e6c <fputs@plt+0xbf24>
   14e4c:	push	{r4, lr}
   14e50:	mov	r4, r0
   14e54:	str	r3, [r0]
   14e58:	bl	de34 <fputs@plt+0x4eec>
   14e5c:	mov	r0, r4
   14e60:	bl	18c88 <_ZdlPv@@Base>
   14e64:	mov	r0, r4
   14e68:	pop	{r4, pc}
   14e6c:	andeq	lr, r1, r0, lsl #17
   14e70:	ldr	r3, [pc, #20]	; 14e8c <fputs@plt+0xbf44>
   14e74:	push	{r4, lr}
   14e78:	mov	r4, r0
   14e7c:	str	r3, [r0]
   14e80:	bl	de34 <fputs@plt+0x4eec>
   14e84:	mov	r0, r4
   14e88:	pop	{r4, pc}
   14e8c:	andeq	lr, r1, r8, asr #17
   14e90:	ldr	r3, [pc, #28]	; 14eb4 <fputs@plt+0xbf6c>
   14e94:	push	{r4, lr}
   14e98:	mov	r4, r0
   14e9c:	str	r3, [r0]
   14ea0:	bl	de34 <fputs@plt+0x4eec>
   14ea4:	mov	r0, r4
   14ea8:	bl	18c88 <_ZdlPv@@Base>
   14eac:	mov	r0, r4
   14eb0:	pop	{r4, pc}
   14eb4:	andeq	lr, r1, r8, asr #17
   14eb8:	ldr	r3, [pc, #20]	; 14ed4 <fputs@plt+0xbf8c>
   14ebc:	push	{r4, lr}
   14ec0:	mov	r4, r0
   14ec4:	str	r3, [r0]
   14ec8:	bl	de34 <fputs@plt+0x4eec>
   14ecc:	mov	r0, r4
   14ed0:	pop	{r4, pc}
   14ed4:	andeq	lr, r1, r0, lsl r9
   14ed8:	ldr	r3, [pc, #28]	; 14efc <fputs@plt+0xbfb4>
   14edc:	push	{r4, lr}
   14ee0:	mov	r4, r0
   14ee4:	str	r3, [r0]
   14ee8:	bl	de34 <fputs@plt+0x4eec>
   14eec:	mov	r0, r4
   14ef0:	bl	18c88 <_ZdlPv@@Base>
   14ef4:	mov	r0, r4
   14ef8:	pop	{r4, pc}
   14efc:	andeq	lr, r1, r0, lsl r9
   14f00:	ldr	r3, [pc, #20]	; 14f1c <fputs@plt+0xbfd4>
   14f04:	push	{r4, lr}
   14f08:	mov	r4, r0
   14f0c:	str	r3, [r0]
   14f10:	bl	de34 <fputs@plt+0x4eec>
   14f14:	mov	r0, r4
   14f18:	pop	{r4, pc}
   14f1c:	andeq	lr, r1, r8, asr r9
   14f20:	ldr	r3, [pc, #28]	; 14f44 <fputs@plt+0xbffc>
   14f24:	push	{r4, lr}
   14f28:	mov	r4, r0
   14f2c:	str	r3, [r0]
   14f30:	bl	de34 <fputs@plt+0x4eec>
   14f34:	mov	r0, r4
   14f38:	bl	18c88 <_ZdlPv@@Base>
   14f3c:	mov	r0, r4
   14f40:	pop	{r4, pc}
   14f44:	andeq	lr, r1, r8, asr r9
   14f48:	ldr	r3, [pc, #20]	; 14f64 <fputs@plt+0xc01c>
   14f4c:	push	{r4, lr}
   14f50:	mov	r4, r0
   14f54:	str	r3, [r0]
   14f58:	bl	de34 <fputs@plt+0x4eec>
   14f5c:	mov	r0, r4
   14f60:	pop	{r4, pc}
   14f64:	andeq	lr, r1, r0, lsr #19
   14f68:	ldr	r3, [pc, #28]	; 14f8c <fputs@plt+0xc044>
   14f6c:	push	{r4, lr}
   14f70:	mov	r4, r0
   14f74:	str	r3, [r0]
   14f78:	bl	de34 <fputs@plt+0x4eec>
   14f7c:	mov	r0, r4
   14f80:	bl	18c88 <_ZdlPv@@Base>
   14f84:	mov	r0, r4
   14f88:	pop	{r4, pc}
   14f8c:	andeq	lr, r1, r0, lsr #19
   14f90:	ldr	r3, [pc, #20]	; 14fac <fputs@plt+0xc064>
   14f94:	push	{r4, lr}
   14f98:	mov	r4, r0
   14f9c:	str	r3, [r0]
   14fa0:	bl	ddfc <fputs@plt+0x4eb4>
   14fa4:	mov	r0, r4
   14fa8:	pop	{r4, pc}
   14fac:	andeq	ip, r1, r8, lsl #5
   14fb0:	ldr	r3, [pc, #28]	; 14fd4 <fputs@plt+0xc08c>
   14fb4:	push	{r4, lr}
   14fb8:	mov	r4, r0
   14fbc:	str	r3, [r0]
   14fc0:	bl	ddfc <fputs@plt+0x4eb4>
   14fc4:	mov	r0, r4
   14fc8:	bl	18c88 <_ZdlPv@@Base>
   14fcc:	mov	r0, r4
   14fd0:	pop	{r4, pc}
   14fd4:	andeq	ip, r1, r8, lsl #5
   14fd8:	ldr	r3, [pc, #20]	; 14ff4 <fputs@plt+0xc0ac>
   14fdc:	push	{r4, lr}
   14fe0:	mov	r4, r0
   14fe4:	str	r3, [r0]
   14fe8:	bl	ddfc <fputs@plt+0x4eb4>
   14fec:	mov	r0, r4
   14ff0:	pop	{r4, pc}
   14ff4:	andeq	ip, r1, r8, lsl #5
   14ff8:	ldr	r3, [pc, #28]	; 1501c <fputs@plt+0xc0d4>
   14ffc:	push	{r4, lr}
   15000:	mov	r4, r0
   15004:	str	r3, [r0]
   15008:	bl	ddfc <fputs@plt+0x4eb4>
   1500c:	mov	r0, r4
   15010:	bl	18c88 <_ZdlPv@@Base>
   15014:	mov	r0, r4
   15018:	pop	{r4, pc}
   1501c:	andeq	ip, r1, r8, lsl #5
   15020:	ldr	r0, [r0, #20]
   15024:	push	{r3, lr}
   15028:	ldr	r3, [r0]
   1502c:	ldr	r3, [r3, #56]	; 0x38
   15030:	blx	r3
   15034:	pop	{r3, pc}
   15038:	push	{r4, lr}
   1503c:	mov	r4, r0
   15040:	ldr	r0, [r0, #12]
   15044:	ldr	r3, [pc, #80]	; 1509c <fputs@plt+0xc154>
   15048:	cmp	r0, #0
   1504c:	str	r3, [r4]
   15050:	beq	15058 <fputs@plt+0xc110>
   15054:	bl	8eb8 <_ZdaPv@plt>
   15058:	ldr	r0, [r4, #16]
   1505c:	cmp	r0, #0
   15060:	beq	15068 <fputs@plt+0xc120>
   15064:	bl	8eb8 <_ZdaPv@plt>
   15068:	ldr	r0, [r4, #20]
   1506c:	cmp	r0, #0
   15070:	beq	15080 <fputs@plt+0xc138>
   15074:	ldr	r3, [r0]
   15078:	ldr	r3, [r3, #8]
   1507c:	blx	r3
   15080:	mov	r0, r4
   15084:	bl	ddfc <fputs@plt+0x4eb4>
   15088:	mov	r0, r4
   1508c:	pop	{r4, pc}
   15090:	mov	r0, r4
   15094:	bl	ddfc <fputs@plt+0x4eb4>
   15098:	bl	8dc8 <__cxa_end_cleanup@plt>
   1509c:	strdeq	pc, [r1], -r0
   150a0:	push	{r4, lr}
   150a4:	mov	r4, r0
   150a8:	bl	15038 <fputs@plt+0xc0f0>
   150ac:	mov	r0, r4
   150b0:	bl	18c88 <_ZdlPv@@Base>
   150b4:	mov	r0, r4
   150b8:	pop	{r4, pc}
   150bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150c0:	movw	sl, #44984	; 0xafb8
   150c4:	movt	sl, #2
   150c8:	sub	sp, sp, #300	; 0x12c
   150cc:	mov	r5, r0
   150d0:	movw	r0, #62024	; 0xf248
   150d4:	ldr	r3, [sl]
   150d8:	movt	r0, #1
   150dc:	mov	fp, r1
   150e0:	mov	r9, r2
   150e4:	ldr	r4, [pc, #1080]	; 15524 <fputs@plt+0xc5dc>
   150e8:	str	r3, [sp, #292]	; 0x124
   150ec:	bl	8ed0 <puts@plt>
   150f0:	mov	r0, r5
   150f4:	add	r8, r4, #544	; 0x220
   150f8:	bl	8e04 <strlen@plt>
   150fc:	mov	r7, r0
   15100:	mov	r0, r5
   15104:	ldr	r1, [r4, #-32]	; 0xffffffe0
   15108:	mov	r2, r7
   1510c:	sub	r6, r4, #32
   15110:	bl	8ee8 <strncmp@plt>
   15114:	cmp	r0, #0
   15118:	bne	15128 <fputs@plt+0xc1e0>
   1511c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   15120:	tst	r9, r3
   15124:	bne	15180 <fputs@plt+0xc238>
   15128:	add	r4, r4, #32
   1512c:	cmp	r4, r8
   15130:	bne	15100 <fputs@plt+0xc1b8>
   15134:	mov	r1, r5
   15138:	add	r0, sp, #16
   1513c:	bl	17428 <fputs@plt+0xe4e0>
   15140:	movw	r2, #58368	; 0xe400
   15144:	movt	r2, #2
   15148:	add	r1, sp, #16
   1514c:	movw	r0, #62980	; 0xf604
   15150:	movt	r0, #1
   15154:	mov	r3, r2
   15158:	bl	178cc <fputs@plt+0xe984>
   1515c:	movw	r0, #63008	; 0xf620
   15160:	movt	r0, #1
   15164:	bl	8ed0 <puts@plt>
   15168:	ldr	r2, [sp, #292]	; 0x124
   1516c:	ldr	r3, [sl]
   15170:	cmp	r2, r3
   15174:	bne	15520 <fputs@plt+0xc5d8>
   15178:	add	sp, sp, #300	; 0x12c
   1517c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15180:	movw	r2, #53416	; 0xd0a8
   15184:	movw	r4, #41580	; 0xa26c
   15188:	movt	r2, #2
   1518c:	movt	r4, #2
   15190:	ldr	r3, [r6, #8]
   15194:	add	r5, sp, #36	; 0x24
   15198:	ldr	ip, [r4]
   1519c:	movw	r1, #63024	; 0xf630
   151a0:	ldr	r2, [r2]
   151a4:	movt	r1, #1
   151a8:	mov	r0, #1
   151ac:	str	ip, [sp]
   151b0:	stmib	sp, {r2, r3}
   151b4:	bl	8d8c <__printf_chk@plt>
   151b8:	ldr	r3, [r6, #12]
   151bc:	mov	r1, #1
   151c0:	movw	r2, #63172	; 0xf6c4
   151c4:	mov	r0, r5
   151c8:	movt	r2, #1
   151cc:	str	r2, [sp]
   151d0:	mov	r2, #256	; 0x100
   151d4:	bl	8edc <__sprintf_chk@plt>
   151d8:	ldr	r0, [r4]
   151dc:	mov	r2, r5
   151e0:	str	r5, [sp, #4]
   151e4:	mov	r3, r5
   151e8:	movw	r1, #63180	; 0xf6cc
   151ec:	str	r0, [sp]
   151f0:	movt	r1, #1
   151f4:	mov	r0, #1
   151f8:	bl	8d8c <__printf_chk@plt>
   151fc:	ldr	r2, [r6, #16]
   15200:	cmp	r2, #0
   15204:	beq	15464 <fputs@plt+0xc51c>
   15208:	movw	r1, #62036	; 0xf254
   1520c:	mov	r0, #1
   15210:	movt	r1, #1
   15214:	bl	8d8c <__printf_chk@plt>
   15218:	ldr	r9, [r6, #16]
   1521c:	ldr	r7, [r6, #20]
   15220:	cmp	r9, #0
   15224:	ldr	r8, [r6, #24]
   15228:	ldr	r5, [r6, #28]
   1522c:	beq	1550c <fputs@plt+0xc5c4>
   15230:	mov	r2, r9
   15234:	movw	r1, #62076	; 0xf27c
   15238:	mov	r0, #1
   1523c:	movt	r1, #1
   15240:	bl	8d8c <__printf_chk@plt>
   15244:	movw	r0, #62104	; 0xf298
   15248:	movt	r0, #1
   1524c:	bl	8ed0 <puts@plt>
   15250:	movw	r0, #62124	; 0xf2ac
   15254:	movt	r0, #1
   15258:	bl	8ed0 <puts@plt>
   1525c:	cmp	r7, #0
   15260:	beq	15290 <fputs@plt+0xc348>
   15264:	mov	r2, r7
   15268:	movw	r1, #62144	; 0xf2c0
   1526c:	mov	r0, #1
   15270:	movt	r1, #1
   15274:	bl	8d8c <__printf_chk@plt>
   15278:	movw	r0, #62184	; 0xf2e8
   1527c:	movt	r0, #1
   15280:	bl	8ed0 <puts@plt>
   15284:	movw	r0, #62204	; 0xf2fc
   15288:	movt	r0, #1
   1528c:	bl	8ed0 <puts@plt>
   15290:	cmp	r8, #0
   15294:	beq	152c4 <fputs@plt+0xc37c>
   15298:	mov	r2, r8
   1529c:	movw	r1, #62144	; 0xf2c0
   152a0:	mov	r0, #1
   152a4:	movt	r1, #1
   152a8:	bl	8d8c <__printf_chk@plt>
   152ac:	movw	r0, #62224	; 0xf310
   152b0:	movt	r0, #1
   152b4:	bl	8ed0 <puts@plt>
   152b8:	movw	r0, #62244	; 0xf324
   152bc:	movt	r0, #1
   152c0:	bl	8ed0 <puts@plt>
   152c4:	cmp	r5, #0
   152c8:	beq	152f8 <fputs@plt+0xc3b0>
   152cc:	mov	r2, r5
   152d0:	movw	r1, #62144	; 0xf2c0
   152d4:	mov	r0, #1
   152d8:	movt	r1, #1
   152dc:	bl	8d8c <__printf_chk@plt>
   152e0:	movw	r0, #62264	; 0xf338
   152e4:	movt	r0, #1
   152e8:	bl	8ed0 <puts@plt>
   152ec:	movw	r0, #62284	; 0xf34c
   152f0:	movt	r0, #1
   152f4:	bl	8ed0 <puts@plt>
   152f8:	movw	r1, #62304	; 0xf360
   152fc:	mov	r0, #1
   15300:	movt	r1, #1
   15304:	bl	8d8c <__printf_chk@plt>
   15308:	cmp	r7, #0
   1530c:	beq	15320 <fputs@plt+0xc3d8>
   15310:	movw	r1, #62316	; 0xf36c
   15314:	mov	r0, #1
   15318:	movt	r1, #1
   1531c:	bl	8d8c <__printf_chk@plt>
   15320:	cmp	r5, #0
   15324:	beq	15338 <fputs@plt+0xc3f0>
   15328:	movw	r1, #62336	; 0xf380
   1532c:	mov	r0, #1
   15330:	movt	r1, #1
   15334:	bl	8d8c <__printf_chk@plt>
   15338:	cmp	r8, #0
   1533c:	beq	154d4 <fputs@plt+0xc58c>
   15340:	movw	r1, #62356	; 0xf394
   15344:	mov	r0, #1
   15348:	movt	r1, #1
   1534c:	bl	8d8c <__printf_chk@plt>
   15350:	mov	r0, #10
   15354:	bl	8db0 <putchar@plt>
   15358:	movw	r1, #62376	; 0xf3a8
   1535c:	mov	r0, #1
   15360:	movt	r1, #1
   15364:	bl	8d8c <__printf_chk@plt>
   15368:	movw	r1, #52756	; 0xce14
   1536c:	mov	r0, #1
   15370:	movt	r1, #1
   15374:	bl	8d8c <__printf_chk@plt>
   15378:	movw	r0, #62408	; 0xf3c8
   1537c:	movt	r0, #1
   15380:	bl	8ed0 <puts@plt>
   15384:	movw	r1, #62448	; 0xf3f0
   15388:	mov	r0, #1
   1538c:	movt	r1, #1
   15390:	bl	8d8c <__printf_chk@plt>
   15394:	movw	r1, #62488	; 0xf418
   15398:	mov	r0, #1
   1539c:	movt	r1, #1
   153a0:	bl	8d8c <__printf_chk@plt>
   153a4:	movw	r0, #432	; 0x1b0
   153a8:	movt	r0, #2
   153ac:	bl	8ed0 <puts@plt>
   153b0:	movw	r1, #62492	; 0xf41c
   153b4:	mov	r0, #1
   153b8:	movt	r1, #1
   153bc:	ldr	r2, [r4]
   153c0:	bl	8d8c <__printf_chk@plt>
   153c4:	cmp	r7, #0
   153c8:	beq	153e0 <fputs@plt+0xc498>
   153cc:	movw	r1, #62536	; 0xf448
   153d0:	mov	r2, r7
   153d4:	mov	r0, #1
   153d8:	movt	r1, #1
   153dc:	bl	8d8c <__printf_chk@plt>
   153e0:	movw	r0, #62588	; 0xf47c
   153e4:	movt	r0, #1
   153e8:	bl	8ed0 <puts@plt>
   153ec:	movw	r1, #62656	; 0xf4c0
   153f0:	mov	r0, #1
   153f4:	movt	r1, #1
   153f8:	mov	r2, r9
   153fc:	bl	8d8c <__printf_chk@plt>
   15400:	cmp	r8, #0
   15404:	beq	15430 <fputs@plt+0xc4e8>
   15408:	mov	r2, r8
   1540c:	movw	r1, #62720	; 0xf500
   15410:	mov	r0, #1
   15414:	movt	r1, #1
   15418:	bl	8d8c <__printf_chk@plt>
   1541c:	movw	r1, #62656	; 0xf4c0
   15420:	mov	r2, r9
   15424:	mov	r0, #1
   15428:	movt	r1, #1
   1542c:	bl	8d8c <__printf_chk@plt>
   15430:	cmp	r5, #0
   15434:	beq	1544c <fputs@plt+0xc504>
   15438:	movw	r1, #62772	; 0xf534
   1543c:	mov	r2, r5
   15440:	mov	r0, #1
   15444:	movt	r1, #1
   15448:	bl	8d8c <__printf_chk@plt>
   1544c:	movw	r0, #62824	; 0xf568
   15450:	movt	r0, #1
   15454:	bl	8ed0 <puts@plt>
   15458:	movw	r0, #62840	; 0xf578
   1545c:	movt	r0, #1
   15460:	bl	8ed0 <puts@plt>
   15464:	movw	r0, #58820	; 0xe5c4
   15468:	movt	r0, #1
   1546c:	bl	8ed0 <puts@plt>
   15470:	movw	r0, #62848	; 0xf580
   15474:	movt	r0, #1
   15478:	bl	8ed0 <puts@plt>
   1547c:	mov	r2, fp
   15480:	movw	r1, #62876	; 0xf59c
   15484:	mov	r0, #1
   15488:	movt	r1, #1
   1548c:	bl	8d8c <__printf_chk@plt>
   15490:	ldr	r3, [r4]
   15494:	mov	r2, fp
   15498:	movw	r1, #62900	; 0xf5b4
   1549c:	mov	r0, #1
   154a0:	movt	r1, #1
   154a4:	str	r3, [sp]
   154a8:	mov	r3, fp
   154ac:	bl	8d8c <__printf_chk@plt>
   154b0:	ldr	r0, [r4]
   154b4:	mov	r2, fp
   154b8:	movw	r1, #62940	; 0xf5dc
   154bc:	mov	r3, fp
   154c0:	movt	r1, #1
   154c4:	str	r0, [sp]
   154c8:	mov	r0, #1
   154cc:	bl	8d8c <__printf_chk@plt>
   154d0:	b	15168 <fputs@plt+0xc220>
   154d4:	mov	r0, #10
   154d8:	bl	8db0 <putchar@plt>
   154dc:	movw	r1, #62376	; 0xf3a8
   154e0:	mov	r0, #1
   154e4:	movt	r1, #1
   154e8:	bl	8d8c <__printf_chk@plt>
   154ec:	movw	r0, #62408	; 0xf3c8
   154f0:	movt	r0, #1
   154f4:	bl	8ed0 <puts@plt>
   154f8:	movw	r1, #62448	; 0xf3f0
   154fc:	mov	r0, #1
   15500:	movt	r1, #1
   15504:	bl	8d8c <__printf_chk@plt>
   15508:	b	153a4 <fputs@plt+0xc45c>
   1550c:	movw	r1, #62064	; 0xf270
   15510:	mov	r0, #205	; 0xcd
   15514:	movt	r1, #1
   15518:	bl	17060 <fputs@plt+0xe118>
   1551c:	b	15230 <fputs@plt+0xc2e8>
   15520:	bl	8e88 <__stack_chk_fail@plt>
   15524:	andeq	sl, r2, r8, ror #24
   15528:	push	{r4, r5, lr}
   1552c:	mov	r4, r0
   15530:	ldr	r0, [r0, #20]
   15534:	sub	sp, sp, #12
   15538:	ldr	r3, [r0]
   1553c:	ldr	r3, [r3, #12]
   15540:	blx	r3
   15544:	ldr	r3, [r4, #20]
   15548:	ldr	r2, [r4, #8]
   1554c:	movw	r1, #50396	; 0xc4dc
   15550:	movt	r1, #1
   15554:	ldr	r3, [r3, #8]
   15558:	mov	r5, r0
   1555c:	mov	r0, #1
   15560:	bl	8d8c <__printf_chk@plt>
   15564:	ldr	r3, [r4, #20]
   15568:	ldr	r2, [r4, #8]
   1556c:	movw	r1, #50416	; 0xc4f0
   15570:	mov	r0, #1
   15574:	movt	r1, #1
   15578:	ldr	r3, [r3, #8]
   1557c:	bl	8d8c <__printf_chk@plt>
   15580:	ldr	r3, [r4, #20]
   15584:	ldr	r2, [r4, #8]
   15588:	movw	r1, #50436	; 0xc504
   1558c:	mov	r0, #1
   15590:	movt	r1, #1
   15594:	ldr	r3, [r3, #8]
   15598:	bl	8d8c <__printf_chk@plt>
   1559c:	ldr	r2, [r4, #20]
   155a0:	movw	r3, #41580	; 0xa26c
   155a4:	movt	r3, #2
   155a8:	movw	r1, #63404	; 0xf7ac
   155ac:	mov	r0, #1
   155b0:	ldr	r2, [r2, #8]
   155b4:	movt	r1, #1
   155b8:	ldr	r3, [r3]
   155bc:	stm	sp, {r2, r3}
   155c0:	bl	8d8c <__printf_chk@plt>
   155c4:	movw	r2, #41616	; 0xa290
   155c8:	movw	r3, #41612	; 0xa28c
   155cc:	movt	r2, #2
   155d0:	movt	r3, #2
   155d4:	movw	r1, #63448	; 0xf7d8
   155d8:	ldr	r2, [r2]
   155dc:	movt	r1, #1
   155e0:	ldr	r3, [r3]
   155e4:	mov	r0, #1
   155e8:	bl	8d8c <__printf_chk@plt>
   155ec:	ldr	r0, [r4, #12]
   155f0:	cmp	r0, #0
   155f4:	beq	15620 <fputs@plt+0xc6d8>
   155f8:	ldr	r1, [r4, #8]
   155fc:	mov	r2, #1
   15600:	bl	150bc <fputs@plt+0xc174>
   15604:	movw	r1, #63500	; 0xf80c
   15608:	mov	r0, #1
   1560c:	movt	r1, #1
   15610:	ldr	r2, [r4, #8]
   15614:	bl	8d8c <__printf_chk@plt>
   15618:	cmp	r5, #0
   1561c:	bne	15658 <fputs@plt+0xc710>
   15620:	ldr	r0, [r4, #16]
   15624:	cmp	r0, #0
   15628:	beq	1564c <fputs@plt+0xc704>
   1562c:	ldr	r1, [r4, #8]
   15630:	mov	r2, #2
   15634:	bl	150bc <fputs@plt+0xc174>
   15638:	movw	r1, #63544	; 0xf838
   1563c:	ldr	r2, [r4, #8]
   15640:	mov	r0, #1
   15644:	movt	r1, #1
   15648:	bl	8d8c <__printf_chk@plt>
   1564c:	mov	r0, r5
   15650:	add	sp, sp, #12
   15654:	pop	{r4, r5, pc}
   15658:	movw	r0, #63520	; 0xf820
   1565c:	movt	r0, #1
   15660:	bl	8ed0 <puts@plt>
   15664:	b	15620 <fputs@plt+0xc6d8>
   15668:	ldr	r3, [r0, #12]
   1566c:	movw	r2, #51644	; 0xc9bc
   15670:	push	{r4, r5, r6, lr}
   15674:	cmp	r3, #0
   15678:	movt	r2, #1
   1567c:	movw	r4, #45048	; 0xaff8
   15680:	movt	r4, #2
   15684:	mov	r5, r0
   15688:	moveq	r3, r2
   1568c:	mov	r1, #1
   15690:	ldr	r0, [r4]
   15694:	movw	r2, #63564	; 0xf84c
   15698:	movt	r2, #1
   1569c:	bl	8e94 <__fprintf_chk@plt>
   156a0:	ldr	r0, [r5, #20]
   156a4:	ldr	r3, [r0]
   156a8:	ldr	r3, [r3]
   156ac:	blx	r3
   156b0:	ldr	r3, [r4]
   156b4:	movw	r0, #46652	; 0xb63c
   156b8:	mov	r1, #1
   156bc:	movt	r0, #1
   156c0:	mov	r2, #2
   156c4:	bl	8e4c <fwrite@plt>
   156c8:	ldr	r3, [r5, #16]
   156cc:	cmp	r3, #0
   156d0:	popeq	{r4, r5, r6, pc}
   156d4:	ldr	r0, [r4]
   156d8:	movw	r2, #63580	; 0xf85c
   156dc:	mov	r1, #1
   156e0:	movt	r2, #1
   156e4:	pop	{r4, r5, r6, lr}
   156e8:	b	8e94 <__fprintf_chk@plt>
   156ec:	push	{r3, r4, r5, lr}
   156f0:	movw	r3, #45068	; 0xb00c
   156f4:	movt	r3, #2
   156f8:	mov	r4, r0
   156fc:	ldr	r5, [r3]
   15700:	cmp	r5, #0
   15704:	bne	1575c <fputs@plt+0xc814>
   15708:	ldr	r3, [r0, #12]
   1570c:	cmp	r3, #0
   15710:	beq	15728 <fputs@plt+0xc7e0>
   15714:	movw	r1, #63592	; 0xf868
   15718:	mov	r0, #1
   1571c:	movt	r1, #1
   15720:	ldr	r2, [r4, #8]
   15724:	bl	8d8c <__printf_chk@plt>
   15728:	ldr	r0, [r4, #20]
   1572c:	ldr	r3, [r0]
   15730:	ldr	r3, [r3, #24]
   15734:	blx	r3
   15738:	ldr	r3, [r4, #16]
   1573c:	cmp	r3, #0
   15740:	popeq	{r3, r4, r5, pc}
   15744:	ldr	r2, [r4, #8]
   15748:	movw	r1, #63604	; 0xf874
   1574c:	mov	r0, #1
   15750:	movt	r1, #1
   15754:	pop	{r3, r4, r5, lr}
   15758:	b	8d8c <__printf_chk@plt>
   1575c:	cmp	r5, #1
   15760:	popne	{r3, r4, r5, pc}
   15764:	ldr	r2, [r4, #12]
   15768:	mov	r0, r5
   1576c:	movw	r1, #63616	; 0xf880
   15770:	movt	r1, #1
   15774:	bl	8d8c <__printf_chk@plt>
   15778:	ldr	r0, [r4, #20]
   1577c:	ldr	r3, [r0]
   15780:	ldr	r3, [r3, #24]
   15784:	blx	r3
   15788:	mov	r0, r5
   1578c:	ldr	r2, [r4, #16]
   15790:	movw	r1, #63636	; 0xf894
   15794:	pop	{r3, r4, r5, lr}
   15798:	movt	r1, #1
   1579c:	b	8d8c <__printf_chk@plt>
   157a0:	push	{r3, r4, r5, r6, r7, lr}
   157a4:	subs	r6, r0, #0
   157a8:	mov	r7, r1
   157ac:	mov	r5, r2
   157b0:	beq	157c0 <fputs@plt+0xc878>
   157b4:	ldrb	r4, [r6]
   157b8:	cmp	r4, #0
   157bc:	beq	15810 <fputs@plt+0xc8c8>
   157c0:	cmp	r5, #0
   157c4:	beq	157d4 <fputs@plt+0xc88c>
   157c8:	ldrb	r3, [r5]
   157cc:	cmp	r3, #0
   157d0:	beq	15800 <fputs@plt+0xc8b8>
   157d4:	mov	r0, #24
   157d8:	bl	18c38 <_Znwj@@Base>
   157dc:	mov	r4, r0
   157e0:	bl	e7d4 <fputs@plt+0x588c>
   157e4:	ldr	r3, [pc, #60]	; 15828 <fputs@plt+0xc8e0>
   157e8:	mov	r0, r4
   157ec:	str	r6, [r4, #12]
   157f0:	str	r5, [r4, #16]
   157f4:	str	r7, [r4, #20]
   157f8:	str	r3, [r4]
   157fc:	pop	{r3, r4, r5, r6, r7, pc}
   15800:	mov	r0, r5
   15804:	mov	r5, r3
   15808:	bl	8eb8 <_ZdaPv@plt>
   1580c:	b	157d4 <fputs@plt+0xc88c>
   15810:	bl	8eb8 <_ZdaPv@plt>
   15814:	mov	r6, r4
   15818:	b	157c0 <fputs@plt+0xc878>
   1581c:	mov	r0, r4
   15820:	bl	18c88 <_ZdlPv@@Base>
   15824:	bl	8dc8 <__cxa_end_cleanup@plt>
   15828:	strdeq	pc, [r1], -r0
   1582c:	push	{r3, r4, r5, r6, r7, lr}
   15830:	mov	r4, r0
   15834:	mov	r6, r2
   15838:	mov	r5, r1
   1583c:	mov	r7, r3
   15840:	bl	e7d4 <fputs@plt+0x588c>
   15844:	ldr	r2, [pc, #20]	; 15860 <fputs@plt+0xc918>
   15848:	mov	r0, r4
   1584c:	str	r5, [r4, #12]
   15850:	str	r7, [r4, #16]
   15854:	str	r6, [r4, #20]
   15858:	str	r2, [r4]
   1585c:	pop	{r3, r4, r5, r6, r7, pc}
   15860:	strdeq	pc, [r1], -r0
   15864:	ldr	r0, [r0, #12]
   15868:	add	r1, r1, #1
   1586c:	push	{r3, lr}
   15870:	ldr	r3, [r0]
   15874:	ldr	r3, [r3, #56]	; 0x38
   15878:	blx	r3
   1587c:	pop	{r3, pc}
   15880:	push	{r4, r5, r6, r7, r8, lr}
   15884:	mov	r4, r0
   15888:	ldr	r6, [r0, #12]
   1588c:	sub	sp, sp, #8
   15890:	mov	r0, r1
   15894:	mov	r7, r1
   15898:	movw	r5, #41564	; 0xa25c
   1589c:	movt	r5, #2
   158a0:	ldr	r3, [r6]
   158a4:	ldr	r8, [r3, #12]
   158a8:	bl	e42c <fputs@plt+0x54e4>
   158ac:	mov	r1, r0
   158b0:	mov	r0, r6
   158b4:	blx	r8
   158b8:	ldr	r3, [r4, #12]
   158bc:	cmp	r7, #1
   158c0:	ldr	r1, [r5]
   158c4:	ldr	r2, [r3, #8]
   158c8:	movwgt	r3, #41544	; 0xa248
   158cc:	movtgt	r3, #2
   158d0:	movle	r3, r1
   158d4:	ldrgt	r3, [r3]
   158d8:	stm	sp, {r1, r3}
   158dc:	mov	r3, r2
   158e0:	movw	r1, #64584	; 0xfc48
   158e4:	movt	r1, #1
   158e8:	mov	r6, r0
   158ec:	mov	r0, #1
   158f0:	bl	8d8c <__printf_chk@plt>
   158f4:	ldr	r2, [r4, #8]
   158f8:	movw	r1, #52604	; 0xcd7c
   158fc:	mov	r0, #1
   15900:	movt	r1, #1
   15904:	bl	8d8c <__printf_chk@plt>
   15908:	ldr	r2, [r4, #8]
   1590c:	movw	r1, #64628	; 0xfc74
   15910:	mov	r0, #1
   15914:	movt	r1, #1
   15918:	bl	8d8c <__printf_chk@plt>
   1591c:	movw	r0, #64648	; 0xfc88
   15920:	movt	r0, #1
   15924:	bl	8ed0 <puts@plt>
   15928:	ldr	r2, [r4, #8]
   1592c:	movw	r1, #64668	; 0xfc9c
   15930:	mov	r0, #1
   15934:	movt	r1, #1
   15938:	bl	8d8c <__printf_chk@plt>
   1593c:	ldr	r2, [r5]
   15940:	movw	r1, #64700	; 0xfcbc
   15944:	mov	r0, #1
   15948:	movt	r1, #1
   1594c:	bl	8d8c <__printf_chk@plt>
   15950:	ldr	r2, [r4, #8]
   15954:	ldr	ip, [r5]
   15958:	movw	r1, #64740	; 0xfce4
   1595c:	mov	r0, #1
   15960:	movt	r1, #1
   15964:	mov	r3, r2
   15968:	str	ip, [sp]
   1596c:	bl	8d8c <__printf_chk@plt>
   15970:	movw	r1, #65012	; 0xfdf4
   15974:	mov	r0, #1
   15978:	movt	r1, #1
   1597c:	bl	8d8c <__printf_chk@plt>
   15980:	movw	r0, #65028	; 0xfe04
   15984:	movt	r0, #1
   15988:	bl	8ed0 <puts@plt>
   1598c:	movw	r0, #65040	; 0xfe10
   15990:	movt	r0, #1
   15994:	bl	8ed0 <puts@plt>
   15998:	ldr	r2, [r4, #8]
   1599c:	movw	r1, #52672	; 0xcdc0
   159a0:	mov	r0, #1
   159a4:	movt	r1, #1
   159a8:	bl	8d8c <__printf_chk@plt>
   159ac:	ldr	ip, [r5]
   159b0:	ldr	r2, [r4, #8]
   159b4:	movw	r1, #65060	; 0xfe24
   159b8:	mov	r0, #1
   159bc:	movt	r1, #1
   159c0:	str	ip, [sp]
   159c4:	mov	r3, r2
   159c8:	bl	8d8c <__printf_chk@plt>
   159cc:	movw	r0, #62840	; 0xf578
   159d0:	movt	r0, #1
   159d4:	bl	8ed0 <puts@plt>
   159d8:	ldr	r2, [r4, #8]
   159dc:	movw	r1, #52624	; 0xcd90
   159e0:	mov	r0, #1
   159e4:	movt	r1, #1
   159e8:	bl	8d8c <__printf_chk@plt>
   159ec:	ldr	r2, [r5]
   159f0:	movw	r1, #65212	; 0xfebc
   159f4:	mov	r0, #1
   159f8:	movt	r1, #1
   159fc:	bl	8d8c <__printf_chk@plt>
   15a00:	ldr	r3, [r4, #12]
   15a04:	ldr	r2, [r4, #8]
   15a08:	movw	r1, #65256	; 0xfee8
   15a0c:	mov	r0, #1
   15a10:	movt	r1, #1
   15a14:	ldr	r3, [r3, #8]
   15a18:	bl	8d8c <__printf_chk@plt>
   15a1c:	ldr	ip, [r4, #8]
   15a20:	ldr	r3, [r4, #12]
   15a24:	movw	r1, #65312	; 0xff20
   15a28:	mov	r0, #1
   15a2c:	movt	r1, #1
   15a30:	mov	r2, ip
   15a34:	ldr	r3, [r3, #8]
   15a38:	str	ip, [sp]
   15a3c:	bl	8d8c <__printf_chk@plt>
   15a40:	ldr	ip, [r4, #8]
   15a44:	ldr	r3, [r4, #12]
   15a48:	movw	r1, #65352	; 0xff48
   15a4c:	mov	r0, #1
   15a50:	movt	r1, #1
   15a54:	mov	r2, ip
   15a58:	ldr	r3, [r3, #8]
   15a5c:	str	ip, [sp]
   15a60:	bl	8d8c <__printf_chk@plt>
   15a64:	ldr	r3, [r4, #12]
   15a68:	movw	r1, #65392	; 0xff70
   15a6c:	mov	r0, #1
   15a70:	movt	r1, #1
   15a74:	ldr	r2, [r3, #8]
   15a78:	bl	8d8c <__printf_chk@plt>
   15a7c:	ldr	r2, [r4, #8]
   15a80:	movw	r1, #65432	; 0xff98
   15a84:	mov	r0, #1
   15a88:	movt	r1, #1
   15a8c:	bl	8d8c <__printf_chk@plt>
   15a90:	ldr	r2, [r4, #8]
   15a94:	movw	r1, #65472	; 0xffc0
   15a98:	mov	r0, #1
   15a9c:	movt	r1, #1
   15aa0:	mov	r3, r2
   15aa4:	bl	8d8c <__printf_chk@plt>
   15aa8:	cmp	r6, #0
   15aac:	beq	15ac4 <fputs@plt+0xcb7c>
   15ab0:	movw	r1, #65504	; 0xffe0
   15ab4:	mov	r0, #1
   15ab8:	movt	r1, #1
   15abc:	ldr	r2, [r4, #8]
   15ac0:	bl	8d8c <__printf_chk@plt>
   15ac4:	ldr	ip, [r4, #8]
   15ac8:	movw	r1, #65312	; 0xff20
   15acc:	ldr	r3, [r4, #12]
   15ad0:	movt	r1, #1
   15ad4:	mov	r0, #1
   15ad8:	mov	r2, ip
   15adc:	ldr	r3, [r3, #8]
   15ae0:	str	ip, [sp]
   15ae4:	bl	8d8c <__printf_chk@plt>
   15ae8:	ldr	r3, [r5]
   15aec:	ldr	r2, [r4, #8]
   15af0:	movw	r1, #65528	; 0xfff8
   15af4:	mov	r0, #1
   15af8:	movt	r1, #1
   15afc:	bl	8d8c <__printf_chk@plt>
   15b00:	ldr	r2, [r4, #8]
   15b04:	movw	r1, #52672	; 0xcdc0
   15b08:	mov	r0, #1
   15b0c:	movt	r1, #1
   15b10:	bl	8d8c <__printf_chk@plt>
   15b14:	mov	r0, r6
   15b18:	add	sp, sp, #8
   15b1c:	pop	{r4, r5, r6, r7, r8, pc}
   15b20:	push	{r4, r5, r6, lr}
   15b24:	movw	r4, #45048	; 0xaff8
   15b28:	movt	r4, #2
   15b2c:	mov	r5, r0
   15b30:	mov	r1, #1
   15b34:	mov	r2, #7
   15b38:	ldr	r3, [r4]
   15b3c:	movw	r0, #8
   15b40:	movt	r0, #2
   15b44:	bl	8e4c <fwrite@plt>
   15b48:	ldr	r0, [r5, #12]
   15b4c:	ldr	r3, [r0]
   15b50:	ldr	r3, [r3]
   15b54:	blx	r3
   15b58:	ldr	r3, [r4]
   15b5c:	movw	r0, #46652	; 0xb63c
   15b60:	mov	r1, #1
   15b64:	movt	r0, #1
   15b68:	mov	r2, #2
   15b6c:	pop	{r4, r5, r6, lr}
   15b70:	b	8e4c <fwrite@plt>
   15b74:	movw	r3, #45068	; 0xb00c
   15b78:	movt	r3, #2
   15b7c:	push	{r4, r5, lr}
   15b80:	mov	r5, r0
   15b84:	ldr	r4, [r3]
   15b88:	sub	sp, sp, #12
   15b8c:	cmp	r4, #0
   15b90:	beq	15ba4 <fputs@plt+0xcc5c>
   15b94:	cmp	r4, #1
   15b98:	beq	15c84 <fputs@plt+0xcd3c>
   15b9c:	add	sp, sp, #12
   15ba0:	pop	{r4, r5, pc}
   15ba4:	movw	r1, #52336	; 0xcc70
   15ba8:	mov	r0, #1
   15bac:	movt	r1, #1
   15bb0:	bl	8d8c <__printf_chk@plt>
   15bb4:	ldr	r2, [r5, #8]
   15bb8:	movw	r1, #52320	; 0xcc60
   15bbc:	mov	r0, #1
   15bc0:	movt	r1, #1
   15bc4:	bl	8d8c <__printf_chk@plt>
   15bc8:	ldr	r2, [r5, #8]
   15bcc:	movw	r1, #52344	; 0xcc78
   15bd0:	mov	r0, #1
   15bd4:	movt	r1, #1
   15bd8:	bl	8d8c <__printf_chk@plt>
   15bdc:	ldr	r2, [r5, #8]
   15be0:	movw	r1, #16
   15be4:	mov	r0, #1
   15be8:	movt	r1, #2
   15bec:	bl	8d8c <__printf_chk@plt>
   15bf0:	ldr	r2, [r5, #8]
   15bf4:	movw	r1, #52464	; 0xccf0
   15bf8:	mov	r0, #1
   15bfc:	movt	r1, #1
   15c00:	bl	8d8c <__printf_chk@plt>
   15c04:	movw	r1, #53476	; 0xd0e4
   15c08:	mov	r0, #1
   15c0c:	movt	r1, #1
   15c10:	bl	8d8c <__printf_chk@plt>
   15c14:	movw	r1, #52336	; 0xcc70
   15c18:	mov	r0, #1
   15c1c:	movt	r1, #1
   15c20:	bl	8d8c <__printf_chk@plt>
   15c24:	ldr	ip, [r5, #8]
   15c28:	ldr	r3, [r5, #12]
   15c2c:	movw	r1, #28
   15c30:	mov	r0, #1
   15c34:	movt	r1, #2
   15c38:	mov	r2, ip
   15c3c:	ldr	r3, [r3, #8]
   15c40:	str	ip, [sp]
   15c44:	bl	8d8c <__printf_chk@plt>
   15c48:	ldr	r0, [r5, #12]
   15c4c:	ldr	r3, [r0]
   15c50:	ldr	r3, [r3, #24]
   15c54:	blx	r3
   15c58:	movw	r1, #53476	; 0xd0e4
   15c5c:	mov	r0, #1
   15c60:	movt	r1, #1
   15c64:	bl	8d8c <__printf_chk@plt>
   15c68:	ldr	r2, [r5, #8]
   15c6c:	movw	r1, #52512	; 0xcd20
   15c70:	mov	r0, #1
   15c74:	movt	r1, #1
   15c78:	add	sp, sp, #12
   15c7c:	pop	{r4, r5, lr}
   15c80:	b	8d8c <__printf_chk@plt>
   15c84:	mov	r0, r4
   15c88:	movw	r1, #68	; 0x44
   15c8c:	movt	r1, #2
   15c90:	bl	8d8c <__printf_chk@plt>
   15c94:	ldr	r0, [r5, #12]
   15c98:	ldr	r3, [r0]
   15c9c:	ldr	r3, [r3, #24]
   15ca0:	blx	r3
   15ca4:	mov	r0, r4
   15ca8:	movw	r1, #76	; 0x4c
   15cac:	movt	r1, #2
   15cb0:	add	sp, sp, #12
   15cb4:	pop	{r4, r5, lr}
   15cb8:	b	8d8c <__printf_chk@plt>
   15cbc:	push	{r3, r4, r5, lr}
   15cc0:	mov	r5, r0
   15cc4:	mov	r0, #16
   15cc8:	bl	18c38 <_Znwj@@Base>
   15ccc:	mov	r1, r5
   15cd0:	mov	r4, r0
   15cd4:	bl	eda0 <fputs@plt+0x5e58>
   15cd8:	ldr	r3, [pc, #20]	; 15cf4 <fputs@plt+0xcdac>
   15cdc:	mov	r0, r4
   15ce0:	str	r3, [r4]
   15ce4:	pop	{r3, r4, r5, pc}
   15ce8:	mov	r0, r4
   15cec:	bl	18c88 <_ZdlPv@@Base>
   15cf0:	bl	8dc8 <__cxa_end_cleanup@plt>
   15cf4:	strdeq	pc, [r1], -r0
   15cf8:	push	{r4, lr}
   15cfc:	mov	r4, r0
   15d00:	bl	eda0 <fputs@plt+0x5e58>
   15d04:	ldr	r3, [pc, #8]	; 15d14 <fputs@plt+0xcdcc>
   15d08:	mov	r0, r4
   15d0c:	str	r3, [r4]
   15d10:	pop	{r4, pc}
   15d14:	strdeq	pc, [r1], -r0
   15d18:	ldr	r3, [pc, #20]	; 15d34 <fputs@plt+0xcdec>
   15d1c:	push	{r4, lr}
   15d20:	mov	r4, r0
   15d24:	str	r3, [r0]
   15d28:	bl	de34 <fputs@plt+0x4eec>
   15d2c:	mov	r0, r4
   15d30:	pop	{r4, pc}
   15d34:	strdeq	pc, [r1], -r0
   15d38:	ldr	r3, [pc, #28]	; 15d5c <fputs@plt+0xce14>
   15d3c:	push	{r4, lr}
   15d40:	mov	r4, r0
   15d44:	str	r3, [r0]
   15d48:	bl	de34 <fputs@plt+0x4eec>
   15d4c:	mov	r0, r4
   15d50:	bl	18c88 <_ZdlPv@@Base>
   15d54:	mov	r0, r4
   15d58:	pop	{r4, pc}
   15d5c:	strdeq	pc, [r1], -r0
   15d60:	ldr	r3, [r0, #20]
   15d64:	push	{r4, r5, r6, r7, lr}
   15d68:	cmp	r3, #0
   15d6c:	sub	sp, sp, #20
   15d70:	mov	r4, r0
   15d74:	mov	r6, r1
   15d78:	movgt	r5, #0
   15d7c:	ble	15da8 <fputs@plt+0xce60>
   15d80:	ldr	r3, [r4, #16]
   15d84:	mov	r1, r6
   15d88:	ldr	r0, [r3, r5, lsl #2]
   15d8c:	add	r5, r5, #1
   15d90:	ldr	r3, [r0]
   15d94:	ldr	r3, [r3, #12]
   15d98:	blx	r3
   15d9c:	ldr	r3, [r4, #20]
   15da0:	cmp	r3, r5
   15da4:	bgt	15d80 <fputs@plt+0xce38>
   15da8:	movw	r1, #280	; 0x118
   15dac:	mov	r0, #1
   15db0:	movt	r1, #2
   15db4:	ldr	r2, [r4, #8]
   15db8:	bl	8d8c <__printf_chk@plt>
   15dbc:	ldr	r3, [r4, #20]
   15dc0:	cmp	r3, #0
   15dc4:	movgt	r5, #0
   15dc8:	ble	15df8 <fputs@plt+0xceb0>
   15dcc:	ldr	r3, [r4, #16]
   15dd0:	mov	r0, #1
   15dd4:	movw	r1, #52796	; 0xce3c
   15dd8:	movt	r1, #1
   15ddc:	ldr	r3, [r3, r5, lsl #2]
   15de0:	add	r5, r5, r0
   15de4:	ldr	r2, [r3, #8]
   15de8:	bl	8d8c <__printf_chk@plt>
   15dec:	ldr	r3, [r4, #20]
   15df0:	cmp	r3, r5
   15df4:	bgt	15dcc <fputs@plt+0xce84>
   15df8:	mov	r0, #10
   15dfc:	bl	8db0 <putchar@plt>
   15e00:	movw	r2, #41520	; 0xa230
   15e04:	movt	r2, #2
   15e08:	ldr	ip, [r4, #28]
   15e0c:	movw	r1, #292	; 0x124
   15e10:	mov	r0, #1
   15e14:	ldr	r3, [r2]
   15e18:	movt	r1, #2
   15e1c:	ldr	r2, [r4, #8]
   15e20:	add	r3, ip, r3
   15e24:	bl	8d8c <__printf_chk@plt>
   15e28:	ldr	r3, [r4, #20]
   15e2c:	cmp	r3, #1
   15e30:	movwgt	r7, #41564	; 0xa25c
   15e34:	movgt	r3, #0
   15e38:	movtgt	r7, #2
   15e3c:	movgt	r5, #1
   15e40:	ble	15e8c <fputs@plt+0xcf44>
   15e44:	ldr	ip, [r4, #16]
   15e48:	add	r6, r3, #4
   15e4c:	ldr	r2, [r7]
   15e50:	mov	r0, #1
   15e54:	movw	r1, #408	; 0x198
   15e58:	movt	r1, #2
   15e5c:	ldr	lr, [ip, r3]
   15e60:	add	r5, r5, r0
   15e64:	ldr	r3, [ip, r6]
   15e68:	add	ip, r2, r2, lsl #2
   15e6c:	ldr	r2, [lr, #8]
   15e70:	ldr	r3, [r3, #8]
   15e74:	str	ip, [sp]
   15e78:	bl	8d8c <__printf_chk@plt>
   15e7c:	ldr	r2, [r4, #20]
   15e80:	mov	r3, r6
   15e84:	cmp	r2, r5
   15e88:	bgt	15e44 <fputs@plt+0xcefc>
   15e8c:	movw	r0, #308	; 0x134
   15e90:	movt	r0, #2
   15e94:	bl	8ed0 <puts@plt>
   15e98:	movw	r1, #41580	; 0xa26c
   15e9c:	movw	r3, #41516	; 0xa22c
   15ea0:	movt	r1, #2
   15ea4:	movt	r3, #2
   15ea8:	ldr	r2, [r4, #8]
   15eac:	ldr	r0, [r1]
   15eb0:	movw	r1, #332	; 0x14c
   15eb4:	ldr	r3, [r3]
   15eb8:	movt	r1, #2
   15ebc:	ldr	ip, [r4, #20]
   15ec0:	rsb	r0, r3, r0
   15ec4:	mov	r3, r2
   15ec8:	str	r0, [sp, #4]
   15ecc:	sub	ip, ip, #1
   15ed0:	mov	r0, #1
   15ed4:	str	ip, [sp]
   15ed8:	bl	8d8c <__printf_chk@plt>
   15edc:	ldr	r3, [r4, #16]
   15ee0:	ldr	r2, [r4, #8]
   15ee4:	movw	r1, #53628	; 0xd17c
   15ee8:	mov	r0, #1
   15eec:	movt	r1, #1
   15ef0:	ldr	ip, [r3]
   15ef4:	mov	r3, r2
   15ef8:	ldr	ip, [ip, #8]
   15efc:	str	ip, [sp]
   15f00:	bl	8d8c <__printf_chk@plt>
   15f04:	ldr	r3, [r4, #20]
   15f08:	ldr	r2, [r4, #16]
   15f0c:	movw	r1, #364	; 0x16c
   15f10:	sub	r0, r3, #-1073741823	; 0xc0000001
   15f14:	sub	r3, r3, #1
   15f18:	str	r3, [sp]
   15f1c:	movt	r1, #2
   15f20:	ldr	r2, [r2, r0, lsl #2]
   15f24:	mov	r0, #1
   15f28:	ldr	r3, [r4, #8]
   15f2c:	ldr	ip, [r2, #8]
   15f30:	mov	r2, r3
   15f34:	str	r3, [sp, #8]
   15f38:	str	ip, [sp, #4]
   15f3c:	bl	8d8c <__printf_chk@plt>
   15f40:	mov	r0, #0
   15f44:	add	sp, sp, #20
   15f48:	pop	{r4, r5, r6, r7, pc}
   15f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f50:	mov	r4, r0
   15f54:	ldr	r0, [r0, #12]
   15f58:	sub	sp, sp, #12
   15f5c:	mov	r7, r1
   15f60:	mov	r9, #0
   15f64:	cmp	r0, #0
   15f68:	mov	r3, r0
   15f6c:	ble	16300 <fputs@plt+0xd3b8>
   15f70:	ldr	r2, [r4, #20]
   15f74:	mov	r8, r9
   15f78:	mov	sl, r9
   15f7c:	ldr	r3, [r2, sl, lsl #2]
   15f80:	lsl	r6, sl, #2
   15f84:	ldr	r1, [r3, #8]
   15f88:	cmp	r1, #0
   15f8c:	ble	15fc8 <fputs@plt+0xd080>
   15f90:	mov	r5, #0
   15f94:	ldr	r3, [r3, #4]
   15f98:	mov	r1, r7
   15f9c:	ldr	r0, [r3, r5, lsl #2]
   15fa0:	add	r5, r5, #1
   15fa4:	ldr	r3, [r0]
   15fa8:	ldr	r3, [r3, #12]
   15fac:	blx	r3
   15fb0:	ldr	r2, [r4, #20]
   15fb4:	ldr	r3, [r2, r6]
   15fb8:	ldr	r1, [r3, #8]
   15fbc:	cmp	r1, r5
   15fc0:	bgt	15f94 <fputs@plt+0xd04c>
   15fc4:	ldr	r0, [r4, #12]
   15fc8:	ldr	ip, [r3, #16]
   15fcc:	add	sl, sl, #1
   15fd0:	cmp	r8, r1
   15fd4:	movlt	r8, r1
   15fd8:	mov	r3, r0
   15fdc:	cmp	r9, ip
   15fe0:	movlt	r9, ip
   15fe4:	cmp	r0, sl
   15fe8:	bgt	15f7c <fputs@plt+0xd034>
   15fec:	cmp	r0, #0
   15ff0:	movgt	r7, #0
   15ff4:	ble	16078 <fputs@plt+0xd130>
   15ff8:	ldr	r2, [r4, #8]
   15ffc:	mov	r3, r7
   16000:	movw	r1, #436	; 0x1b4
   16004:	mov	r0, #1
   16008:	movt	r1, #2
   1600c:	lsl	r6, r7, #2
   16010:	bl	8d8c <__printf_chk@plt>
   16014:	ldr	r3, [r4, #20]
   16018:	ldr	r2, [r3, r7, lsl #2]
   1601c:	ldr	r3, [r2, #8]
   16020:	cmp	r3, #0
   16024:	movgt	r5, #0
   16028:	ble	16060 <fputs@plt+0xd118>
   1602c:	ldr	r3, [r2, #4]
   16030:	mov	r0, #1
   16034:	movw	r1, #52796	; 0xce3c
   16038:	movt	r1, #1
   1603c:	ldr	r2, [r3, r5, lsl #2]
   16040:	add	r5, r5, r0
   16044:	ldr	r2, [r2, #8]
   16048:	bl	8d8c <__printf_chk@plt>
   1604c:	ldr	r3, [r4, #20]
   16050:	ldr	r2, [r3, r6]
   16054:	ldr	r3, [r2, #8]
   16058:	cmp	r3, r5
   1605c:	bgt	1602c <fputs@plt+0xd0e4>
   16060:	mov	r0, #10
   16064:	add	r7, r7, #1
   16068:	bl	8db0 <putchar@plt>
   1606c:	ldr	r3, [r4, #12]
   16070:	cmp	r3, r7
   16074:	bgt	15ff8 <fputs@plt+0xd0b0>
   16078:	sub	r7, r8, #1
   1607c:	movw	r1, #41508	; 0xa224
   16080:	movt	r1, #2
   16084:	movw	r2, #41512	; 0xa228
   16088:	movt	r2, #2
   1608c:	ldr	ip, [r1]
   16090:	mov	r0, #1
   16094:	ldr	lr, [r2]
   16098:	sub	r3, r3, #1
   1609c:	movw	r1, #53188	; 0xcfc4
   160a0:	ldr	r2, [r4, #8]
   160a4:	lsl	ip, ip, r0
   160a8:	movt	r1, #1
   160ac:	mla	r3, lr, r3, ip
   160b0:	bl	8d8c <__printf_chk@plt>
   160b4:	ldr	r3, [r4, #12]
   160b8:	cmp	r3, #0
   160bc:	movgt	r5, #0
   160c0:	ble	160ec <fputs@plt+0xd1a4>
   160c4:	mov	r3, r5
   160c8:	mov	r0, #1
   160cc:	movw	r1, #452	; 0x1c4
   160d0:	ldr	r2, [r4, #8]
   160d4:	movt	r1, #2
   160d8:	add	r5, r5, r0
   160dc:	bl	8d8c <__printf_chk@plt>
   160e0:	ldr	r3, [r4, #12]
   160e4:	cmp	r3, r5
   160e8:	bgt	160c4 <fputs@plt+0xd17c>
   160ec:	mov	r0, #10
   160f0:	bl	8db0 <putchar@plt>
   160f4:	movw	r3, #41520	; 0xa230
   160f8:	movt	r3, #2
   160fc:	movw	r1, #292	; 0x124
   16100:	mov	r0, #1
   16104:	movt	r1, #2
   16108:	ldr	r3, [r3]
   1610c:	ldr	r2, [r4, #8]
   16110:	add	r3, r9, r3
   16114:	bl	8d8c <__printf_chk@plt>
   16118:	ldr	r0, [r4, #12]
   1611c:	cmp	r0, #0
   16120:	ble	161b4 <fputs@plt+0xd26c>
   16124:	ldr	r2, [r4, #20]
   16128:	movw	sl, #41564	; 0xa25c
   1612c:	movt	sl, #2
   16130:	mov	r9, #0
   16134:	ldr	r3, [r2, r9, lsl #2]
   16138:	lsl	r6, r9, #2
   1613c:	ldr	r1, [r3, #8]
   16140:	cmp	r1, #1
   16144:	ble	161a8 <fputs@plt+0xd260>
   16148:	mov	ip, #0
   1614c:	mov	r5, #1
   16150:	ldr	r2, [r3, #4]
   16154:	add	fp, ip, #4
   16158:	ldr	r3, [sl]
   1615c:	mov	r0, #1
   16160:	movw	r1, #408	; 0x198
   16164:	movt	r1, #2
   16168:	ldr	lr, [r2, ip]
   1616c:	add	r5, r5, r0
   16170:	ldr	r2, [r2, fp]
   16174:	add	ip, r3, r3, lsl #2
   16178:	ldr	lr, [lr, #8]
   1617c:	ldr	r3, [r2, #8]
   16180:	str	ip, [sp]
   16184:	mov	r2, lr
   16188:	bl	8d8c <__printf_chk@plt>
   1618c:	ldr	r2, [r4, #20]
   16190:	mov	ip, fp
   16194:	ldr	r3, [r2, r6]
   16198:	ldr	r1, [r3, #8]
   1619c:	cmp	r1, r5
   161a0:	bgt	16150 <fputs@plt+0xd208>
   161a4:	ldr	r0, [r4, #12]
   161a8:	add	r9, r9, #1
   161ac:	cmp	r0, r9
   161b0:	bgt	16134 <fputs@plt+0xd1ec>
   161b4:	movw	r0, #308	; 0x134
   161b8:	movt	r0, #2
   161bc:	bl	8ed0 <puts@plt>
   161c0:	movw	r1, #41580	; 0xa26c
   161c4:	movw	r3, #41516	; 0xa22c
   161c8:	movt	r1, #2
   161cc:	movt	r3, #2
   161d0:	ldr	r2, [r4, #8]
   161d4:	ldr	r0, [r1]
   161d8:	movw	r1, #332	; 0x14c
   161dc:	ldr	r3, [r3]
   161e0:	movt	r1, #2
   161e4:	str	r7, [sp]
   161e8:	rsb	r0, r3, r0
   161ec:	mov	r3, r2
   161f0:	str	r0, [sp, #4]
   161f4:	mov	r0, #1
   161f8:	bl	8d8c <__printf_chk@plt>
   161fc:	ldr	r2, [r4, #8]
   16200:	movw	r1, #468	; 0x1d4
   16204:	mov	r0, #1
   16208:	movt	r1, #2
   1620c:	mov	r3, r2
   16210:	bl	8d8c <__printf_chk@plt>
   16214:	ldr	r3, [r4, #12]
   16218:	cmp	r3, #0
   1621c:	movgt	r5, #0
   16220:	ble	16258 <fputs@plt+0xd310>
   16224:	ldr	r3, [r4, #20]
   16228:	mov	r0, #1
   1622c:	movw	r1, #53228	; 0xcfec
   16230:	movt	r1, #1
   16234:	ldr	r3, [r3, r5, lsl #2]
   16238:	add	r5, r5, r0
   1623c:	ldr	r3, [r3, #4]
   16240:	ldr	r3, [r3]
   16244:	ldr	r2, [r3, #8]
   16248:	bl	8d8c <__printf_chk@plt>
   1624c:	ldr	r3, [r4, #12]
   16250:	cmp	r3, r5
   16254:	bgt	16224 <fputs@plt+0xd2dc>
   16258:	movw	r0, #492	; 0x1ec
   1625c:	movt	r0, #2
   16260:	bl	8ed0 <puts@plt>
   16264:	ldr	r3, [r4, #8]
   16268:	movw	r1, #500	; 0x1f4
   1626c:	str	r7, [sp]
   16270:	mov	r0, #1
   16274:	movt	r1, #2
   16278:	mov	r2, r3
   1627c:	str	r3, [sp, #4]
   16280:	bl	8d8c <__printf_chk@plt>
   16284:	ldr	r0, [r4, #12]
   16288:	cmp	r0, #0
   1628c:	subgt	r6, r8, #-1073741823	; 0xc0000001
   16290:	movgt	r5, #0
   16294:	lslgt	r6, r6, #2
   16298:	bgt	162a8 <fputs@plt+0xd360>
   1629c:	b	162e8 <fputs@plt+0xd3a0>
   162a0:	cmp	r0, r5
   162a4:	ble	162e8 <fputs@plt+0xd3a0>
   162a8:	ldr	r3, [r4, #20]
   162ac:	ldr	r3, [r3, r5, lsl #2]
   162b0:	add	r5, r5, #1
   162b4:	ldr	r2, [r3, #8]
   162b8:	cmp	r2, r8
   162bc:	bne	162a0 <fputs@plt+0xd358>
   162c0:	ldr	r3, [r3, #4]
   162c4:	movw	r1, #53240	; 0xcff8
   162c8:	mov	r0, #1
   162cc:	movt	r1, #1
   162d0:	ldr	r3, [r3, r6]
   162d4:	ldr	r2, [r3, #8]
   162d8:	bl	8d8c <__printf_chk@plt>
   162dc:	ldr	r0, [r4, #12]
   162e0:	cmp	r0, r5
   162e4:	bgt	162a8 <fputs@plt+0xd360>
   162e8:	movw	r0, #492	; 0x1ec
   162ec:	movt	r0, #2
   162f0:	bl	8ed0 <puts@plt>
   162f4:	mov	r0, #0
   162f8:	add	sp, sp, #12
   162fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16300:	mvn	r7, #0
   16304:	mov	r8, r9
   16308:	b	1607c <fputs@plt+0xd134>
   1630c:	movw	r3, #45068	; 0xb00c
   16310:	movt	r3, #2
   16314:	push	{r4, r5, r6, lr}
   16318:	mov	r4, r0
   1631c:	ldr	r5, [r3]
   16320:	cmp	r5, #0
   16324:	beq	163e0 <fputs@plt+0xd498>
   16328:	cmp	r5, #1
   1632c:	popne	{r4, r5, r6, pc}
   16330:	ldr	r3, [r0, #24]
   16334:	cmp	r3, #1
   16338:	beq	165a4 <fputs@plt+0xd65c>
   1633c:	cmp	r3, #2
   16340:	beq	16598 <fputs@plt+0xd650>
   16344:	cmp	r3, #0
   16348:	movweq	r6, #49328	; 0xc0b0
   1634c:	movteq	r6, #1
   16350:	beq	16364 <fputs@plt+0xd41c>
   16354:	movw	r1, #568	; 0x238
   16358:	mov	r0, #113	; 0x71
   1635c:	movt	r1, #2
   16360:	bl	17060 <fputs@plt+0xe118>
   16364:	mov	r2, r6
   16368:	movw	r1, #596	; 0x254
   1636c:	mov	r0, #1
   16370:	movt	r1, #2
   16374:	bl	8d8c <__printf_chk@plt>
   16378:	ldr	r3, [r4, #20]
   1637c:	cmp	r3, #0
   16380:	movgt	r5, #0
   16384:	ble	163cc <fputs@plt+0xd484>
   16388:	movw	r1, #636	; 0x27c
   1638c:	mov	r0, #1
   16390:	movt	r1, #2
   16394:	bl	8d8c <__printf_chk@plt>
   16398:	ldr	r3, [r4, #16]
   1639c:	ldr	r0, [r3, r5, lsl #2]
   163a0:	add	r5, r5, #1
   163a4:	ldr	r3, [r0]
   163a8:	ldr	r3, [r3, #24]
   163ac:	blx	r3
   163b0:	movw	r1, #648	; 0x288
   163b4:	mov	r0, #1
   163b8:	movt	r1, #2
   163bc:	bl	8d8c <__printf_chk@plt>
   163c0:	ldr	r3, [r4, #20]
   163c4:	cmp	r3, r5
   163c8:	bgt	16388 <fputs@plt+0xd440>
   163cc:	movw	r1, #624	; 0x270
   163d0:	mov	r0, #1
   163d4:	movt	r1, #2
   163d8:	pop	{r4, r5, r6, lr}
   163dc:	b	8d8c <__printf_chk@plt>
   163e0:	movw	r1, #52344	; 0xcc78
   163e4:	mov	r0, #1
   163e8:	movt	r1, #1
   163ec:	ldr	r2, [r4, #8]
   163f0:	bl	8d8c <__printf_chk@plt>
   163f4:	ldr	r3, [r4, #20]
   163f8:	cmp	r3, #0
   163fc:	movgt	r6, r5
   16400:	bgt	164bc <fputs@plt+0xd574>
   16404:	b	16550 <fputs@plt+0xd608>
   16408:	cmp	r0, #2
   1640c:	beq	16508 <fputs@plt+0xd5c0>
   16410:	cmp	r0, #0
   16414:	beq	16428 <fputs@plt+0xd4e0>
   16418:	movw	r1, #568	; 0x238
   1641c:	mov	r0, #75	; 0x4b
   16420:	movt	r1, #2
   16424:	bl	17060 <fputs@plt+0xe118>
   16428:	ldr	r3, [r4, #16]
   1642c:	ldr	r0, [r3, r5]
   16430:	ldr	r3, [r0]
   16434:	ldr	r3, [r3, #24]
   16438:	blx	r3
   1643c:	ldr	r3, [r4, #16]
   16440:	movw	r1, #61720	; 0xf118
   16444:	mov	r0, #1
   16448:	movt	r1, #1
   1644c:	ldr	r3, [r3, r5]
   16450:	ldr	r2, [r3, #8]
   16454:	bl	8d8c <__printf_chk@plt>
   16458:	ldr	r0, [r4, #24]
   1645c:	cmp	r0, #1
   16460:	beq	164e8 <fputs@plt+0xd5a0>
   16464:	cmp	r0, #2
   16468:	beq	1652c <fputs@plt+0xd5e4>
   1646c:	cmp	r0, #0
   16470:	beq	16484 <fputs@plt+0xd53c>
   16474:	movw	r1, #568	; 0x238
   16478:	mov	r0, #91	; 0x5b
   1647c:	movt	r1, #2
   16480:	bl	17060 <fputs@plt+0xe118>
   16484:	ldr	r3, [r4, #20]
   16488:	sub	r2, r3, #1
   1648c:	cmp	r2, r6
   16490:	beq	164ac <fputs@plt+0xd564>
   16494:	movw	r1, #580	; 0x244
   16498:	mov	r0, #1
   1649c:	movt	r1, #2
   164a0:	ldr	r2, [r4, #8]
   164a4:	bl	8d8c <__printf_chk@plt>
   164a8:	ldr	r3, [r4, #20]
   164ac:	add	r6, r6, #1
   164b0:	add	r5, r5, #4
   164b4:	cmp	r6, r3
   164b8:	bge	16550 <fputs@plt+0xd608>
   164bc:	ldr	r0, [r4, #24]
   164c0:	cmp	r0, #1
   164c4:	bne	16408 <fputs@plt+0xd4c0>
   164c8:	ldr	r3, [r4, #16]
   164cc:	movw	r1, #58344	; 0xe3e8
   164d0:	ldr	r2, [r4, #8]
   164d4:	movt	r1, #1
   164d8:	ldr	r3, [r3, r5]
   164dc:	ldr	r3, [r3, #8]
   164e0:	bl	8d8c <__printf_chk@plt>
   164e4:	b	16428 <fputs@plt+0xd4e0>
   164e8:	ldr	r2, [r4, #16]
   164ec:	movw	r1, #58344	; 0xe3e8
   164f0:	ldr	r3, [r4, #8]
   164f4:	movt	r1, #1
   164f8:	ldr	r2, [r2, r5]
   164fc:	ldr	r2, [r2, #8]
   16500:	bl	8d8c <__printf_chk@plt>
   16504:	b	16484 <fputs@plt+0xd53c>
   16508:	ldr	r3, [r4, #16]
   1650c:	movw	r1, #53764	; 0xd204
   16510:	ldr	r2, [r4, #8]
   16514:	movt	r1, #1
   16518:	mov	r0, #1
   1651c:	ldr	r3, [r3, r5]
   16520:	ldr	r3, [r3, #8]
   16524:	bl	8d8c <__printf_chk@plt>
   16528:	b	16428 <fputs@plt+0xd4e0>
   1652c:	ldr	r2, [r4, #16]
   16530:	movw	r1, #53764	; 0xd204
   16534:	ldr	r3, [r4, #8]
   16538:	movt	r1, #1
   1653c:	mov	r0, #1
   16540:	ldr	r2, [r2, r5]
   16544:	ldr	r2, [r2, #8]
   16548:	bl	8d8c <__printf_chk@plt>
   1654c:	b	16484 <fputs@plt+0xd53c>
   16550:	ldr	r2, [r4, #8]
   16554:	movw	r1, #61912	; 0xf1d8
   16558:	mov	r0, #1
   1655c:	movt	r1, #1
   16560:	bl	8d8c <__printf_chk@plt>
   16564:	ldr	r2, [r4, #20]
   16568:	ldr	r3, [r4, #8]
   1656c:	movw	r1, #544	; 0x220
   16570:	sub	r2, r2, #1
   16574:	movt	r1, #2
   16578:	mov	r0, #1
   1657c:	bl	8d8c <__printf_chk@plt>
   16580:	ldr	r2, [r4, #8]
   16584:	movw	r1, #52512	; 0xcd20
   16588:	mov	r0, #1
   1658c:	movt	r1, #1
   16590:	pop	{r4, r5, r6, lr}
   16594:	b	8d8c <__printf_chk@plt>
   16598:	movw	r6, #536	; 0x218
   1659c:	movt	r6, #2
   165a0:	b	16364 <fputs@plt+0xd41c>
   165a4:	movw	r6, #49336	; 0xc0b8
   165a8:	movt	r6, #1
   165ac:	b	16364 <fputs@plt+0xd41c>
   165b0:	movw	r3, #45068	; 0xb00c
   165b4:	movt	r3, #2
   165b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   165bc:	mov	r4, r0
   165c0:	ldr	r8, [r3]
   165c4:	sub	sp, sp, #8
   165c8:	cmp	r8, #0
   165cc:	beq	165e0 <fputs@plt+0xd698>
   165d0:	cmp	r8, #1
   165d4:	beq	1685c <fputs@plt+0xd914>
   165d8:	add	sp, sp, #8
   165dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   165e0:	movw	r9, #41508	; 0xa224
   165e4:	movt	r9, #2
   165e8:	movw	r1, #50628	; 0xc5c4
   165ec:	mov	r0, #1
   165f0:	ldr	r2, [r9]
   165f4:	movt	r1, #1
   165f8:	bl	8d8c <__printf_chk@plt>
   165fc:	ldr	r3, [r4, #12]
   16600:	cmp	r3, #0
   16604:	ble	16840 <fputs@plt+0xd8f8>
   16608:	ldr	r2, [r4, #8]
   1660c:	movw	r1, #52344	; 0xcc78
   16610:	mov	r0, #1
   16614:	movt	r1, #1
   16618:	bl	8d8c <__printf_chk@plt>
   1661c:	ldr	r1, [r4, #20]
   16620:	lsl	r6, r8, #2
   16624:	ldr	r2, [r1, r8, lsl #2]
   16628:	ldr	r3, [r2, #8]
   1662c:	cmp	r3, #0
   16630:	movgt	r5, #0
   16634:	movgt	r7, r5
   16638:	bgt	1671c <fputs@plt+0xd7d4>
   1663c:	b	167b4 <fputs@plt+0xd86c>
   16640:	cmp	r0, #2
   16644:	beq	16780 <fputs@plt+0xd838>
   16648:	cmp	r0, #0
   1664c:	beq	16664 <fputs@plt+0xd71c>
   16650:	movw	r1, #568	; 0x238
   16654:	mov	r0, #209	; 0xd1
   16658:	movt	r1, #2
   1665c:	bl	17060 <fputs@plt+0xe118>
   16660:	ldr	r1, [r4, #20]
   16664:	ldr	r3, [r1, r6]
   16668:	ldr	r3, [r3, #4]
   1666c:	ldr	r0, [r3, r5]
   16670:	ldr	r3, [r0]
   16674:	ldr	r3, [r3, #24]
   16678:	blx	r3
   1667c:	ldr	r3, [r4, #20]
   16680:	movw	r1, #61720	; 0xf118
   16684:	mov	r0, #1
   16688:	movt	r1, #1
   1668c:	ldr	r3, [r3, r6]
   16690:	ldr	r3, [r3, #4]
   16694:	ldr	r3, [r3, r5]
   16698:	ldr	r2, [r3, #8]
   1669c:	bl	8d8c <__printf_chk@plt>
   166a0:	ldr	r1, [r4, #20]
   166a4:	ldr	r2, [r1, r6]
   166a8:	ldr	r0, [r2, #12]
   166ac:	cmp	r0, #1
   166b0:	beq	16754 <fputs@plt+0xd80c>
   166b4:	cmp	r0, #2
   166b8:	beq	1679c <fputs@plt+0xd854>
   166bc:	cmp	r0, #0
   166c0:	beq	166dc <fputs@plt+0xd794>
   166c4:	movw	r1, #568	; 0x238
   166c8:	mov	r0, #225	; 0xe1
   166cc:	movt	r1, #2
   166d0:	bl	17060 <fputs@plt+0xe118>
   166d4:	ldr	r1, [r4, #20]
   166d8:	ldr	r2, [r1, r6]
   166dc:	ldr	r3, [r2, #8]
   166e0:	sub	r0, r3, #1
   166e4:	cmp	r0, r7
   166e8:	beq	1670c <fputs@plt+0xd7c4>
   166ec:	ldr	r2, [r4, #8]
   166f0:	movw	r1, #580	; 0x244
   166f4:	mov	r0, #1
   166f8:	movt	r1, #2
   166fc:	bl	8d8c <__printf_chk@plt>
   16700:	ldr	r1, [r4, #20]
   16704:	ldr	r2, [r1, r6]
   16708:	ldr	r3, [r2, #8]
   1670c:	add	r7, r7, #1
   16710:	add	r5, r5, #4
   16714:	cmp	r7, r3
   16718:	bge	167b4 <fputs@plt+0xd86c>
   1671c:	ldr	r0, [r2, #12]
   16720:	cmp	r0, #1
   16724:	bne	16640 <fputs@plt+0xd6f8>
   16728:	ldr	ip, [r2, #4]
   1672c:	movw	r1, #716	; 0x2cc
   16730:	ldr	r2, [r4, #8]
   16734:	movt	r1, #2
   16738:	mov	r3, r8
   1673c:	ldr	ip, [ip, r5]
   16740:	ldr	ip, [ip, #8]
   16744:	str	ip, [sp]
   16748:	bl	8d8c <__printf_chk@plt>
   1674c:	ldr	r1, [r4, #20]
   16750:	b	16664 <fputs@plt+0xd71c>
   16754:	ldr	r2, [r2, #4]
   16758:	movw	r1, #776	; 0x308
   1675c:	ldr	r3, [r4, #8]
   16760:	movt	r1, #2
   16764:	ldr	r2, [r2, r5]
   16768:	ldr	r2, [r2, #8]
   1676c:	str	r8, [sp]
   16770:	bl	8d8c <__printf_chk@plt>
   16774:	ldr	r1, [r4, #20]
   16778:	ldr	r2, [r1, r6]
   1677c:	b	166dc <fputs@plt+0xd794>
   16780:	ldr	ip, [r2, #4]
   16784:	movw	r1, #684	; 0x2ac
   16788:	ldr	r2, [r4, #8]
   1678c:	movt	r1, #2
   16790:	mov	r0, #1
   16794:	mov	r3, r8
   16798:	b	1673c <fputs@plt+0xd7f4>
   1679c:	movw	r1, #744	; 0x2e8
   167a0:	ldr	r2, [r2, #4]
   167a4:	ldr	r3, [r4, #8]
   167a8:	movt	r1, #2
   167ac:	mov	r0, #1
   167b0:	b	16764 <fputs@plt+0xd81c>
   167b4:	ldr	r2, [r4, #8]
   167b8:	movw	r1, #61912	; 0xf1d8
   167bc:	mov	r0, #1
   167c0:	movt	r1, #1
   167c4:	bl	8d8c <__printf_chk@plt>
   167c8:	ldr	r2, [r4, #20]
   167cc:	ldr	r3, [r4, #8]
   167d0:	movw	r1, #544	; 0x220
   167d4:	mov	r0, #1
   167d8:	movt	r1, #2
   167dc:	ldr	r2, [r2, r6]
   167e0:	ldr	r2, [r2, #8]
   167e4:	sub	r2, r2, #1
   167e8:	bl	8d8c <__printf_chk@plt>
   167ec:	ldr	r2, [r4, #8]
   167f0:	mov	r3, r8
   167f4:	movw	r1, #664	; 0x298
   167f8:	mov	r0, #1
   167fc:	movt	r1, #2
   16800:	bl	8d8c <__printf_chk@plt>
   16804:	ldr	r3, [r4, #12]
   16808:	sub	r2, r3, #1
   1680c:	cmp	r2, r8
   16810:	beq	16834 <fputs@plt+0xd8ec>
   16814:	movw	r3, #41512	; 0xa228
   16818:	movt	r3, #2
   1681c:	movw	r1, #50628	; 0xc5c4
   16820:	mov	r0, #1
   16824:	ldr	r2, [r3]
   16828:	movt	r1, #1
   1682c:	bl	8d8c <__printf_chk@plt>
   16830:	ldr	r3, [r4, #12]
   16834:	add	r8, r8, #1
   16838:	cmp	r8, r3
   1683c:	blt	16608 <fputs@plt+0xd6c0>
   16840:	ldr	r2, [r9]
   16844:	movw	r1, #50628	; 0xc5c4
   16848:	mov	r0, #1
   1684c:	movt	r1, #1
   16850:	add	sp, sp, #8
   16854:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16858:	b	8d8c <__printf_chk@plt>
   1685c:	ldr	r3, [r0, #20]
   16860:	movw	r1, #804	; 0x324
   16864:	mov	r0, r8
   16868:	movt	r1, #2
   1686c:	ldr	r3, [r3]
   16870:	ldr	r9, [r3, #8]
   16874:	bl	8d8c <__printf_chk@plt>
   16878:	cmp	r9, #0
   1687c:	movgt	r8, #0
   16880:	ble	16970 <fputs@plt+0xda28>
   16884:	movw	r1, #816	; 0x330
   16888:	mov	r0, #1
   1688c:	movt	r1, #2
   16890:	bl	8d8c <__printf_chk@plt>
   16894:	ldr	r3, [r4, #12]
   16898:	cmp	r3, #0
   1689c:	ble	16954 <fputs@plt+0xda0c>
   168a0:	lsl	r7, r8, #2
   168a4:	mov	r5, #0
   168a8:	b	16924 <fputs@plt+0xd9dc>
   168ac:	cmp	r3, #2
   168b0:	movw	r1, #568	; 0x238
   168b4:	mov	r0, #256	; 0x100
   168b8:	movt	r1, #2
   168bc:	beq	16948 <fputs@plt+0xda00>
   168c0:	cmp	r3, #0
   168c4:	movweq	r6, #49328	; 0xc0b0
   168c8:	movteq	r6, #1
   168cc:	beq	168d4 <fputs@plt+0xd98c>
   168d0:	bl	17060 <fputs@plt+0xe118>
   168d4:	mov	r2, r6
   168d8:	movw	r1, #824	; 0x338
   168dc:	mov	r0, #1
   168e0:	movt	r1, #2
   168e4:	bl	8d8c <__printf_chk@plt>
   168e8:	ldr	r3, [r4, #20]
   168ec:	add	r5, r5, #1
   168f0:	ldr	r3, [r3, sl]
   168f4:	ldr	r3, [r3, #4]
   168f8:	ldr	r0, [r3, r7]
   168fc:	ldr	r3, [r0]
   16900:	ldr	r3, [r3, #24]
   16904:	blx	r3
   16908:	movw	r1, #848	; 0x350
   1690c:	mov	r0, #1
   16910:	movt	r1, #2
   16914:	bl	8d8c <__printf_chk@plt>
   16918:	ldr	r3, [r4, #12]
   1691c:	cmp	r3, r5
   16920:	ble	16954 <fputs@plt+0xda0c>
   16924:	ldr	r3, [r4, #20]
   16928:	lsl	sl, r5, #2
   1692c:	ldr	r3, [r3, r5, lsl #2]
   16930:	ldr	r3, [r3, #12]
   16934:	cmp	r3, #1
   16938:	bne	168ac <fputs@plt+0xd964>
   1693c:	movw	r6, #49336	; 0xc0b8
   16940:	movt	r6, #1
   16944:	b	168d4 <fputs@plt+0xd98c>
   16948:	movw	r6, #536	; 0x218
   1694c:	movt	r6, #2
   16950:	b	168d4 <fputs@plt+0xd98c>
   16954:	add	r8, r8, #1
   16958:	movw	r1, #856	; 0x358
   1695c:	mov	r0, #1
   16960:	movt	r1, #2
   16964:	bl	8d8c <__printf_chk@plt>
   16968:	cmp	r8, r9
   1696c:	bne	16884 <fputs@plt+0xd93c>
   16970:	movw	r1, #624	; 0x270
   16974:	mov	r0, #1
   16978:	movt	r1, #2
   1697c:	add	sp, sp, #8
   16980:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16984:	b	8d8c <__printf_chk@plt>
   16988:	add	r0, r0, #12
   1698c:	b	ed58 <fputs@plt+0x5e10>
   16990:	ldr	r3, [r0, #12]
   16994:	push	{r4, r5, r6, lr}
   16998:	cmp	r3, #0
   1699c:	mov	r5, r0
   169a0:	mov	r6, r1
   169a4:	pople	{r4, r5, r6, pc}
   169a8:	mov	r4, #0
   169ac:	ldr	r3, [r5, #20]
   169b0:	mov	r1, r6
   169b4:	ldr	r0, [r3, r4, lsl #2]
   169b8:	add	r4, r4, #1
   169bc:	bl	ed58 <fputs@plt+0x5e10>
   169c0:	ldr	r3, [r5, #12]
   169c4:	cmp	r3, r4
   169c8:	bgt	169ac <fputs@plt+0xda64>
   169cc:	pop	{r4, r5, r6, pc}
   169d0:	ldr	r2, [r0, #12]
   169d4:	ldr	r3, [pc, #112]	; 16a4c <fputs@plt+0xdb04>
   169d8:	cmp	r2, #0
   169dc:	push	{r4, r5, r6, lr}
   169e0:	mov	r6, r0
   169e4:	str	r3, [r0]
   169e8:	movgt	r4, #0
   169ec:	ldr	r0, [r0, #20]
   169f0:	ble	16a24 <fputs@plt+0xdadc>
   169f4:	ldr	r5, [r0, r4, lsl #2]
   169f8:	cmp	r5, #0
   169fc:	beq	16a18 <fputs@plt+0xdad0>
   16a00:	mov	r0, r5
   16a04:	bl	ecf4 <fputs@plt+0x5dac>
   16a08:	mov	r0, r5
   16a0c:	bl	18c88 <_ZdlPv@@Base>
   16a10:	ldr	r0, [r6, #20]
   16a14:	ldr	r2, [r6, #12]
   16a18:	add	r4, r4, #1
   16a1c:	cmp	r2, r4
   16a20:	bgt	169f4 <fputs@plt+0xdaac>
   16a24:	cmp	r0, #0
   16a28:	beq	16a30 <fputs@plt+0xdae8>
   16a2c:	bl	8eb8 <_ZdaPv@plt>
   16a30:	mov	r0, r6
   16a34:	bl	ddfc <fputs@plt+0x4eb4>
   16a38:	mov	r0, r6
   16a3c:	pop	{r4, r5, r6, pc}
   16a40:	mov	r0, r6
   16a44:	bl	ddfc <fputs@plt+0x4eb4>
   16a48:	bl	8dc8 <__cxa_end_cleanup@plt>
   16a4c:	andeq	r0, r2, r0, rrx
   16a50:	push	{r4, lr}
   16a54:	mov	r4, r0
   16a58:	bl	169d0 <fputs@plt+0xda88>
   16a5c:	mov	r0, r4
   16a60:	bl	18c88 <_ZdlPv@@Base>
   16a64:	mov	r0, r4
   16a68:	pop	{r4, pc}
   16a6c:	push	{r3, r4, r5, lr}
   16a70:	mov	r5, r1
   16a74:	mov	r4, r0
   16a78:	bl	e7d4 <fputs@plt+0x588c>
   16a7c:	ldr	r3, [pc, #48]	; 16ab4 <fputs@plt+0xdb6c>
   16a80:	mov	r0, r4
   16a84:	mov	r1, r5
   16a88:	str	r3, [r0], #12
   16a8c:	bl	ec24 <fputs@plt+0x5cdc>
   16a90:	mov	r2, #2
   16a94:	mov	r3, #0
   16a98:	str	r2, [r4, #24]
   16a9c:	mov	r0, r4
   16aa0:	str	r3, [r4, #28]
   16aa4:	pop	{r3, r4, r5, pc}
   16aa8:	mov	r0, r4
   16aac:	bl	ddfc <fputs@plt+0x4eb4>
   16ab0:	bl	8dc8 <__cxa_end_cleanup@plt>
   16ab4:	andeq	r0, r2, r8, lsr #1
   16ab8:	push	{r3, r4, r5, lr}
   16abc:	mov	r4, r0
   16ac0:	mov	r5, r1
   16ac4:	bl	e7d4 <fputs@plt+0x588c>
   16ac8:	ldr	r3, [pc, #92]	; 16b2c <fputs@plt+0xdbe4>
   16acc:	mov	r0, #40	; 0x28
   16ad0:	str	r3, [r4]
   16ad4:	bl	8e58 <_Znaj@plt>
   16ad8:	mov	r3, #0
   16adc:	str	r0, [r4, #20]
   16ae0:	mov	r2, r0
   16ae4:	mov	r0, r3
   16ae8:	b	16af0 <fputs@plt+0xdba8>
   16aec:	ldr	r2, [r4, #20]
   16af0:	str	r0, [r2, r3]
   16af4:	add	r3, r3, #4
   16af8:	cmp	r3, #40	; 0x28
   16afc:	bne	16aec <fputs@plt+0xdba4>
   16b00:	ldr	r3, [r4, #20]
   16b04:	mov	r1, #10
   16b08:	mov	r2, #1
   16b0c:	str	r1, [r4, #16]
   16b10:	str	r2, [r4, #12]
   16b14:	mov	r0, r4
   16b18:	str	r5, [r3]
   16b1c:	pop	{r3, r4, r5, pc}
   16b20:	mov	r0, r4
   16b24:	bl	ddfc <fputs@plt+0x4eb4>
   16b28:	bl	8dc8 <__cxa_end_cleanup@plt>
   16b2c:	andeq	r0, r2, r0, rrx
   16b30:	ldr	r3, [r0, #12]
   16b34:	ldr	r2, [r0, #16]
   16b38:	push	{r4, r5, r6, lr}
   16b3c:	cmp	r3, r2
   16b40:	mov	r4, r0
   16b44:	mov	r6, r1
   16b48:	blt	16b90 <fputs@plt+0xdc48>
   16b4c:	lsl	r3, r2, #1
   16b50:	ldr	r5, [r0, #20]
   16b54:	cmp	r3, #532676608	; 0x1fc00000
   16b58:	str	r3, [r0, #16]
   16b5c:	lslls	r0, r2, #3
   16b60:	mvnhi	r0, #0
   16b64:	bl	8e58 <_Znaj@plt>
   16b68:	ldr	r2, [r4, #12]
   16b6c:	mov	r1, r5
   16b70:	lsl	r2, r2, #2
   16b74:	str	r0, [r4, #20]
   16b78:	bl	8e1c <memcpy@plt>
   16b7c:	cmp	r5, #0
   16b80:	beq	16b8c <fputs@plt+0xdc44>
   16b84:	mov	r0, r5
   16b88:	bl	8eb8 <_ZdaPv@plt>
   16b8c:	ldr	r3, [r4, #12]
   16b90:	ldr	r2, [r4, #20]
   16b94:	add	r1, r3, #1
   16b98:	str	r1, [r4, #12]
   16b9c:	str	r6, [r2, r3, lsl #2]
   16ba0:	pop	{r4, r5, r6, pc}
   16ba4:	push	{r4, lr}
   16ba8:	mov	r4, r0
   16bac:	bl	ec24 <fputs@plt+0x5cdc>
   16bb0:	mov	r2, #2
   16bb4:	mov	r3, #0
   16bb8:	str	r2, [r4, #12]
   16bbc:	mov	r0, r4
   16bc0:	str	r3, [r4, #16]
   16bc4:	pop	{r4, pc}
   16bc8:	str	r1, [r0, #12]
   16bcc:	bx	lr
   16bd0:	str	r1, [r0, #16]
   16bd4:	bx	lr
   16bd8:	ldr	r3, [r0, #12]
   16bdc:	push	{r4, r5, r6, lr}
   16be0:	cmp	r3, #1
   16be4:	sub	sp, sp, #8
   16be8:	mov	r5, r0
   16bec:	mov	r6, r1
   16bf0:	moveq	r3, #114	; 0x72
   16bf4:	beq	16c24 <fputs@plt+0xdcdc>
   16bf8:	cmp	r3, #2
   16bfc:	moveq	r3, #99	; 0x63
   16c00:	beq	16c24 <fputs@plt+0xdcdc>
   16c04:	cmp	r3, #0
   16c08:	moveq	r3, #108	; 0x6c
   16c0c:	beq	16c24 <fputs@plt+0xdcdc>
   16c10:	movw	r1, #568	; 0x238
   16c14:	movw	r0, #342	; 0x156
   16c18:	movt	r1, #2
   16c1c:	bl	17060 <fputs@plt+0xe118>
   16c20:	mov	r3, #0
   16c24:	ldr	r1, [r5, #16]
   16c28:	movw	r4, #45048	; 0xaff8
   16c2c:	movt	r4, #2
   16c30:	str	r6, [sp]
   16c34:	movw	r2, #864	; 0x360
   16c38:	movt	r2, #2
   16c3c:	str	r1, [sp, #4]
   16c40:	mov	r1, #1
   16c44:	ldr	r0, [r4]
   16c48:	bl	8e94 <__fprintf_chk@plt>
   16c4c:	mov	r0, r5
   16c50:	movw	r1, #876	; 0x36c
   16c54:	movt	r1, #2
   16c58:	bl	eec8 <fputs@plt+0x5f80>
   16c5c:	ldr	r3, [r4]
   16c60:	movw	r0, #46652	; 0xb63c
   16c64:	mov	r1, #1
   16c68:	movt	r0, #1
   16c6c:	mov	r2, #2
   16c70:	add	sp, sp, #8
   16c74:	pop	{r4, r5, r6, lr}
   16c78:	b	8e4c <fwrite@plt>
   16c7c:	movw	r1, #49320	; 0xc0a8
   16c80:	add	r0, r0, #12
   16c84:	movt	r1, #1
   16c88:	b	16bd8 <fputs@plt+0xdc90>
   16c8c:	push	{r4, r5, r6, lr}
   16c90:	movw	r6, #45048	; 0xaff8
   16c94:	movt	r6, #2
   16c98:	mov	r5, r0
   16c9c:	mov	r1, #1
   16ca0:	mov	r2, #9
   16ca4:	ldr	r3, [r6]
   16ca8:	movw	r0, #884	; 0x374
   16cac:	movt	r0, #2
   16cb0:	bl	8e4c <fwrite@plt>
   16cb4:	ldr	r3, [r5, #20]
   16cb8:	movw	r1, #49456	; 0xc130
   16cbc:	movt	r1, #1
   16cc0:	ldr	r0, [r3]
   16cc4:	bl	16bd8 <fputs@plt+0xdc90>
   16cc8:	ldr	r3, [r5, #12]
   16ccc:	cmp	r3, #1
   16cd0:	movgt	r4, #1
   16cd4:	ble	16d08 <fputs@plt+0xddc0>
   16cd8:	ldr	r1, [r6]
   16cdc:	mov	r0, #32
   16ce0:	bl	8ea0 <fputc@plt>
   16ce4:	ldr	r3, [r5, #20]
   16ce8:	movw	r1, #49456	; 0xc130
   16cec:	movt	r1, #1
   16cf0:	ldr	r0, [r3, r4, lsl #2]
   16cf4:	add	r4, r4, #1
   16cf8:	bl	16bd8 <fputs@plt+0xdc90>
   16cfc:	ldr	r3, [r5, #12]
   16d00:	cmp	r3, r4
   16d04:	bgt	16cd8 <fputs@plt+0xdd90>
   16d08:	ldr	r3, [r6]
   16d0c:	movw	r0, #46652	; 0xb63c
   16d10:	mov	r1, #1
   16d14:	movt	r0, #1
   16d18:	mov	r2, #2
   16d1c:	pop	{r4, r5, r6, lr}
   16d20:	b	8e4c <fwrite@plt>
   16d24:	ldr	r3, [pc, #40]	; 16d54 <fputs@plt+0xde0c>
   16d28:	push	{r4, lr}
   16d2c:	mov	r4, r0
   16d30:	str	r3, [r0], #12
   16d34:	bl	ecf4 <fputs@plt+0x5dac>
   16d38:	mov	r0, r4
   16d3c:	bl	ddfc <fputs@plt+0x4eb4>
   16d40:	mov	r0, r4
   16d44:	pop	{r4, pc}
   16d48:	mov	r0, r4
   16d4c:	bl	ddfc <fputs@plt+0x4eb4>
   16d50:	bl	8dc8 <__cxa_end_cleanup@plt>
   16d54:	andeq	r0, r2, r8, lsr #1
   16d58:	ldr	r3, [pc, #48]	; 16d90 <fputs@plt+0xde48>
   16d5c:	push	{r4, lr}
   16d60:	mov	r4, r0
   16d64:	str	r3, [r0], #12
   16d68:	bl	ecf4 <fputs@plt+0x5dac>
   16d6c:	mov	r0, r4
   16d70:	bl	ddfc <fputs@plt+0x4eb4>
   16d74:	mov	r0, r4
   16d78:	bl	18c88 <_ZdlPv@@Base>
   16d7c:	mov	r0, r4
   16d80:	pop	{r4, pc}
   16d84:	mov	r0, r4
   16d88:	bl	ddfc <fputs@plt+0x4eb4>
   16d8c:	bl	8dc8 <__cxa_end_cleanup@plt>
   16d90:	andeq	r0, r2, r8, lsr #1
   16d94:	bx	lr
   16d98:	bx	lr
   16d9c:	push	{r4, lr}
   16da0:	mov	r4, r0
   16da4:	ldr	r0, [r0, #16]
   16da8:	ldr	r3, [pc, #28]	; 16dcc <fputs@plt+0xde84>
   16dac:	cmp	r0, #0
   16db0:	str	r3, [r4]
   16db4:	beq	16dbc <fputs@plt+0xde74>
   16db8:	bl	8eb8 <_ZdaPv@plt>
   16dbc:	mov	r0, r4
   16dc0:	bl	de34 <fputs@plt+0x4eec>
   16dc4:	mov	r0, r4
   16dc8:	pop	{r4, pc}
   16dcc:	andeq	r0, r2, r8, lsl #7
   16dd0:	push	{r4, lr}
   16dd4:	mov	r4, r0
   16dd8:	bl	16d9c <fputs@plt+0xde54>
   16ddc:	mov	r0, r4
   16de0:	bl	18c88 <_ZdlPv@@Base>
   16de4:	mov	r0, r4
   16de8:	pop	{r4, pc}
   16dec:	push	{r3, r4, r5, lr}
   16df0:	mov	r4, r0
   16df4:	ldr	r0, [r0, #12]
   16df8:	ldr	r3, [r0]
   16dfc:	ldr	r3, [r3, #12]
   16e00:	blx	r3
   16e04:	mov	r5, r0
   16e08:	ldr	r0, [r4, #12]
   16e0c:	ldr	r2, [r0]
   16e10:	ldr	r3, [r2, #16]
   16e14:	blx	r3
   16e18:	ldr	r0, [r4, #12]
   16e1c:	ldr	r2, [r0]
   16e20:	ldr	r3, [r2, #20]
   16e24:	blx	r3
   16e28:	movw	r1, #992	; 0x3e0
   16e2c:	mov	r0, #1
   16e30:	movt	r1, #2
   16e34:	bl	8d8c <__printf_chk@plt>
   16e38:	ldr	r0, [r4, #12]
   16e3c:	ldr	r2, [r0]
   16e40:	ldr	r3, [r2, #24]
   16e44:	blx	r3
   16e48:	mov	r0, #10
   16e4c:	bl	8db0 <putchar@plt>
   16e50:	ldr	r3, [r4, #12]
   16e54:	movw	r1, #1004	; 0x3ec
   16e58:	mov	r0, #1
   16e5c:	movt	r1, #2
   16e60:	ldr	r2, [r3, #8]
   16e64:	bl	8d8c <__printf_chk@plt>
   16e68:	ldr	r3, [r4, #12]
   16e6c:	movw	r1, #1024	; 0x400
   16e70:	mov	r0, #1
   16e74:	movt	r1, #2
   16e78:	ldr	r2, [r3, #8]
   16e7c:	bl	8d8c <__printf_chk@plt>
   16e80:	ldr	r3, [r4, #12]
   16e84:	movw	r1, #1044	; 0x414
   16e88:	mov	r0, #1
   16e8c:	movt	r1, #2
   16e90:	ldr	r2, [r3, #8]
   16e94:	bl	8d8c <__printf_chk@plt>
   16e98:	ldr	r3, [r4, #12]
   16e9c:	movw	r1, #1064	; 0x428
   16ea0:	mov	r0, #1
   16ea4:	movt	r1, #2
   16ea8:	ldr	r2, [r3, #8]
   16eac:	bl	8d8c <__printf_chk@plt>
   16eb0:	ldr	r3, [r4, #12]
   16eb4:	movw	r1, #1088	; 0x440
   16eb8:	mov	r0, #1
   16ebc:	movt	r1, #2
   16ec0:	ldr	r2, [r3, #8]
   16ec4:	bl	8d8c <__printf_chk@plt>
   16ec8:	ldr	r2, [r4, #16]
   16ecc:	movw	r1, #1112	; 0x458
   16ed0:	mov	r0, #1
   16ed4:	movt	r1, #2
   16ed8:	bl	8d8c <__printf_chk@plt>
   16edc:	ldr	r2, [r4, #8]
   16ee0:	movw	r1, #1120	; 0x460
   16ee4:	mov	r0, #1
   16ee8:	movt	r1, #2
   16eec:	bl	8d8c <__printf_chk@plt>
   16ef0:	ldr	r2, [r4, #8]
   16ef4:	movw	r1, #1136	; 0x470
   16ef8:	mov	r0, #1
   16efc:	movt	r1, #2
   16f00:	bl	8d8c <__printf_chk@plt>
   16f04:	ldr	r2, [r4, #8]
   16f08:	movw	r1, #1156	; 0x484
   16f0c:	mov	r0, #1
   16f10:	movt	r1, #2
   16f14:	bl	8d8c <__printf_chk@plt>
   16f18:	ldr	r2, [r4, #8]
   16f1c:	movw	r1, #1176	; 0x498
   16f20:	mov	r0, #1
   16f24:	movt	r1, #2
   16f28:	bl	8d8c <__printf_chk@plt>
   16f2c:	ldr	r2, [r4, #8]
   16f30:	movw	r1, #1196	; 0x4ac
   16f34:	mov	r0, #1
   16f38:	movt	r1, #2
   16f3c:	bl	8d8c <__printf_chk@plt>
   16f40:	ldr	r2, [r4, #8]
   16f44:	movw	r1, #1220	; 0x4c4
   16f48:	mov	r0, #1
   16f4c:	movt	r1, #2
   16f50:	bl	8d8c <__printf_chk@plt>
   16f54:	mov	r0, r5
   16f58:	pop	{r3, r4, r5, pc}
   16f5c:	push	{r4, r5, r6, lr}
   16f60:	movw	r4, #45048	; 0xaff8
   16f64:	movt	r4, #2
   16f68:	mov	r5, r0
   16f6c:	ldr	r3, [r5, #16]
   16f70:	mov	r1, #1
   16f74:	ldr	r0, [r4]
   16f78:	movw	r2, #1244	; 0x4dc
   16f7c:	movt	r2, #2
   16f80:	bl	8e94 <__fprintf_chk@plt>
   16f84:	ldr	r0, [r5, #12]
   16f88:	ldr	r3, [r0]
   16f8c:	ldr	r3, [r3]
   16f90:	blx	r3
   16f94:	ldr	r3, [r4]
   16f98:	movw	r0, #46652	; 0xb63c
   16f9c:	mov	r1, #1
   16fa0:	movt	r0, #1
   16fa4:	mov	r2, #2
   16fa8:	pop	{r4, r5, r6, lr}
   16fac:	b	8e4c <fwrite@plt>
   16fb0:	movw	r3, #45068	; 0xb00c
   16fb4:	movt	r3, #2
   16fb8:	ldr	r3, [r3]
   16fbc:	cmp	r3, #0
   16fc0:	beq	16fdc <fputs@plt+0xe094>
   16fc4:	cmp	r3, #1
   16fc8:	bxne	lr
   16fcc:	movw	r1, #1272	; 0x4f8
   16fd0:	mov	r0, r3
   16fd4:	movt	r1, #2
   16fd8:	b	8d8c <__printf_chk@plt>
   16fdc:	ldr	r2, [r0, #8]
   16fe0:	movw	r1, #1260	; 0x4ec
   16fe4:	mov	r0, #1
   16fe8:	movt	r1, #2
   16fec:	b	8d8c <__printf_chk@plt>
   16ff0:	push	{r4, r5, r6, lr}
   16ff4:	mov	r5, r0
   16ff8:	mov	r0, #20
   16ffc:	mov	r6, r1
   17000:	bl	18c38 <_Znwj@@Base>
   17004:	mov	r1, r6
   17008:	mov	r4, r0
   1700c:	bl	eda0 <fputs@plt+0x5e58>
   17010:	ldr	r3, [pc, #24]	; 17030 <fputs@plt+0xe0e8>
   17014:	mov	r0, r4
   17018:	str	r5, [r4, #16]
   1701c:	str	r3, [r4]
   17020:	pop	{r4, r5, r6, pc}
   17024:	mov	r0, r4
   17028:	bl	18c88 <_ZdlPv@@Base>
   1702c:	bl	8dc8 <__cxa_end_cleanup@plt>
   17030:	andeq	r0, r2, r8, lsl #7
   17034:	push	{r3, r4, r5, lr}
   17038:	mov	r5, r1
   1703c:	mov	r1, r2
   17040:	mov	r4, r0
   17044:	bl	eda0 <fputs@plt+0x5e58>
   17048:	ldr	r3, [pc, #12]	; 1705c <fputs@plt+0xe114>
   1704c:	mov	r0, r4
   17050:	str	r5, [r4, #16]
   17054:	str	r3, [r4]
   17058:	pop	{r3, r4, r5, pc}
   1705c:	andeq	r0, r2, r8, lsl #7
   17060:	movw	r2, #58512	; 0xe490
   17064:	movt	r2, #2
   17068:	push	{r4, r5, r6, lr}
   1706c:	movw	r4, #45048	; 0xaff8
   17070:	ldr	r3, [r2]
   17074:	sub	sp, sp, #8
   17078:	mov	r6, r0
   1707c:	mov	r5, r1
   17080:	cmp	r3, #0
   17084:	movt	r4, #2
   17088:	beq	170a0 <fputs@plt+0xe158>
   1708c:	movw	r2, #1332	; 0x534
   17090:	ldr	r0, [r4]
   17094:	movt	r2, #2
   17098:	mov	r1, #1
   1709c:	bl	8e94 <__fprintf_chk@plt>
   170a0:	mov	r3, r6
   170a4:	mov	r1, #1
   170a8:	ldr	r0, [r4]
   170ac:	movw	r2, #1340	; 0x53c
   170b0:	str	r5, [sp]
   170b4:	movt	r2, #2
   170b8:	bl	8e94 <__fprintf_chk@plt>
   170bc:	ldr	r0, [r4]
   170c0:	bl	8df8 <fflush@plt>
   170c4:	bl	8d38 <abort@plt>
   170c8:	mov	r3, #0
   170cc:	mov	r2, r3
   170d0:	strb	r2, [r0, r3]
   170d4:	add	r3, r3, #1
   170d8:	cmp	r3, #256	; 0x100
   170dc:	bne	170d0 <fputs@plt+0xe188>
   170e0:	bx	lr
   170e4:	mov	r3, #0
   170e8:	mov	r2, r3
   170ec:	strb	r2, [r0, r3]
   170f0:	add	r3, r3, #1
   170f4:	cmp	r3, #256	; 0x100
   170f8:	bne	170ec <fputs@plt+0xe1a4>
   170fc:	bx	lr
   17100:	mov	r3, #0
   17104:	mov	r2, r3
   17108:	strb	r2, [r0, r3]
   1710c:	add	r3, r3, #1
   17110:	cmp	r3, #256	; 0x100
   17114:	bne	17108 <fputs@plt+0xe1c0>
   17118:	ldrb	r3, [r1]
   1711c:	cmp	r3, #0
   17120:	bxeq	lr
   17124:	mov	r2, #1
   17128:	strb	r2, [r0, r3]
   1712c:	ldrb	r3, [r1, #1]!
   17130:	cmp	r3, #0
   17134:	bne	17128 <fputs@plt+0xe1e0>
   17138:	bx	lr
   1713c:	mov	r3, #0
   17140:	mov	r2, r3
   17144:	strb	r2, [r0, r3]
   17148:	add	r3, r3, #1
   1714c:	cmp	r3, #256	; 0x100
   17150:	bne	17144 <fputs@plt+0xe1fc>
   17154:	ldrb	r3, [r1]
   17158:	cmp	r3, #0
   1715c:	bxeq	lr
   17160:	mov	r2, #1
   17164:	strb	r2, [r0, r3]
   17168:	ldrb	r3, [r1, #1]!
   1716c:	cmp	r3, #0
   17170:	bne	17164 <fputs@plt+0xe21c>
   17174:	bx	lr
   17178:	bx	lr
   1717c:	mov	r3, #0
   17180:	mov	ip, #1
   17184:	ldrb	r2, [r1, r3]
   17188:	cmp	r2, #0
   1718c:	strbne	ip, [r0, r3]
   17190:	add	r3, r3, #1
   17194:	cmp	r3, #256	; 0x100
   17198:	bne	17184 <fputs@plt+0xe23c>
   1719c:	bx	lr
   171a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   171a4:	movw	fp, #55536	; 0xd8f0
   171a8:	movt	fp, #2
   171ac:	sub	sp, sp, #28
   171b0:	ldr	r4, [fp]
   171b4:	str	r0, [sp, #20]
   171b8:	cmp	r4, #0
   171bc:	bne	173ec <fputs@plt+0xe4a4>
   171c0:	add	r3, fp, #1792	; 0x700
   171c4:	str	r3, [sp, #12]
   171c8:	add	ip, fp, #2048	; 0x800
   171cc:	add	r3, fp, #2304	; 0x900
   171d0:	str	ip, [sp, #4]
   171d4:	add	ip, fp, #2560	; 0xa00
   171d8:	str	r3, [sp, #16]
   171dc:	add	sl, fp, #1024	; 0x400
   171e0:	ldr	r3, [sp, #12]
   171e4:	add	r9, fp, #1280	; 0x500
   171e8:	str	ip, [sp, #8]
   171ec:	add	r8, fp, #1536	; 0x600
   171f0:	ldr	ip, [sp, #4]
   171f4:	add	r3, r3, #4
   171f8:	str	r3, [sp, #12]
   171fc:	mov	r7, fp
   17200:	ldr	r3, [sp, #16]
   17204:	add	ip, ip, #4
   17208:	str	ip, [sp, #4]
   1720c:	add	sl, sl, #4
   17210:	ldr	ip, [sp, #8]
   17214:	add	r3, r3, #4
   17218:	str	r3, [sp, #16]
   1721c:	mov	r3, #1
   17220:	add	ip, ip, #4
   17224:	add	r9, r9, #4
   17228:	add	r8, r8, #4
   1722c:	str	ip, [sp, #8]
   17230:	mov	r5, r4
   17234:	mov	r6, r3
   17238:	add	fp, fp, #772	; 0x304
   1723c:	str	r3, [r7], #4
   17240:	b	173a4 <fputs@plt+0xe45c>
   17244:	bl	8e70 <__ctype_b_loc@plt>
   17248:	lsl	r3, r4, #1
   1724c:	sub	ip, r4, #48	; 0x30
   17250:	str	ip, [sp]
   17254:	ldr	ip, [sp, #8]
   17258:	mov	r2, #1
   1725c:	ldr	r1, [r0]
   17260:	ldrh	r1, [r1, r3]
   17264:	and	r1, r1, #1024	; 0x400
   17268:	uxth	r1, r1
   1726c:	cmp	r1, #0
   17270:	movne	r1, r6
   17274:	strb	r1, [ip, r4]
   17278:	ldr	r1, [r0]
   1727c:	ldr	ip, [sp]
   17280:	ldrh	r1, [r1, r3]
   17284:	and	r1, r1, #256	; 0x100
   17288:	uxth	r1, r1
   1728c:	cmp	r1, #0
   17290:	movne	r1, r6
   17294:	strb	r1, [r7, r4]
   17298:	ldr	r1, [r0]
   1729c:	ldrh	r1, [r1, r3]
   172a0:	and	r1, r1, #512	; 0x200
   172a4:	uxth	r1, r1
   172a8:	cmp	r1, #0
   172ac:	movne	r1, r6
   172b0:	cmp	ip, #10
   172b4:	ldr	ip, [pc, #316]	; 173f8 <fputs@plt+0xe4b0>
   172b8:	strb	r1, [ip, r4]
   172bc:	add	ip, ip, #256	; 0x100
   172c0:	movcc	r1, r6
   172c4:	movcs	r1, r5
   172c8:	strb	r1, [ip, r4]
   172cc:	ldr	r1, [r0]
   172d0:	ldr	ip, [sp, #12]
   172d4:	ldrh	r1, [r1, r3]
   172d8:	and	r1, r1, #4096	; 0x1000
   172dc:	uxth	r1, r1
   172e0:	cmp	r1, #0
   172e4:	movne	r1, r6
   172e8:	strb	r1, [fp, r4]
   172ec:	ldr	r1, [r0]
   172f0:	ldrh	r1, [r1, r3]
   172f4:	and	r1, r1, #8192	; 0x2000
   172f8:	uxth	r1, r1
   172fc:	cmp	r1, #0
   17300:	movne	r1, r6
   17304:	strb	r1, [sl, r4]
   17308:	ldr	r1, [r0]
   1730c:	ldrh	r1, [r1, r3]
   17310:	and	r1, r1, #4
   17314:	uxth	r1, r1
   17318:	cmp	r1, #0
   1731c:	movne	r1, r6
   17320:	strb	r1, [r9, r4]
   17324:	ldr	r1, [r0]
   17328:	ldrh	r1, [r1, r3]
   1732c:	and	r1, r1, #8
   17330:	uxth	r1, r1
   17334:	cmp	r1, #0
   17338:	movne	r1, r6
   1733c:	strb	r1, [r8, r4]
   17340:	ldr	r1, [r0]
   17344:	ldrh	r1, [r1, r3]
   17348:	and	r1, r1, #16384	; 0x4000
   1734c:	uxth	r1, r1
   17350:	cmp	r1, #0
   17354:	movne	r1, r6
   17358:	strb	r1, [ip, r4]
   1735c:	ldr	r1, [r0]
   17360:	ldr	ip, [sp, #4]
   17364:	ldrh	r1, [r1, r3]
   17368:	and	r1, r1, #32768	; 0x8000
   1736c:	uxth	r1, r1
   17370:	cmp	r1, #0
   17374:	movne	r1, r6
   17378:	strb	r1, [ip, r4]
   1737c:	ldr	r1, [r0]
   17380:	ldrh	r3, [r1, r3]
   17384:	tst	r3, #2
   17388:	bne	17390 <fputs@plt+0xe448>
   1738c:	mov	r2, #0
   17390:	ldr	r3, [sp, #16]
   17394:	strb	r2, [r3, r4]
   17398:	add	r4, r4, #1
   1739c:	cmp	r4, #256	; 0x100
   173a0:	beq	173ec <fputs@plt+0xe4a4>
   173a4:	bics	r3, r4, #127	; 0x7f
   173a8:	beq	17244 <fputs@plt+0xe2fc>
   173ac:	ldr	ip, [sp, #8]
   173b0:	ldr	r3, [pc, #64]	; 173f8 <fputs@plt+0xe4b0>
   173b4:	strb	r5, [r7, r4]
   173b8:	strb	r5, [ip, r4]
   173bc:	add	ip, r3, #256	; 0x100
   173c0:	strb	r5, [r3, r4]
   173c4:	strb	r5, [ip, r4]
   173c8:	ldr	r3, [sp, #12]
   173cc:	ldr	ip, [sp, #4]
   173d0:	strb	r5, [fp, r4]
   173d4:	strb	r5, [sl, r4]
   173d8:	strb	r5, [r9, r4]
   173dc:	strb	r5, [r8, r4]
   173e0:	strb	r5, [r3, r4]
   173e4:	strb	r5, [ip, r4]
   173e8:	b	1738c <fputs@plt+0xe444>
   173ec:	ldr	r0, [sp, #20]
   173f0:	add	sp, sp, #28
   173f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173f8:	strdeq	sp, [r2], -r4
   173fc:	push	{r4, lr}
   17400:	mov	r4, r0
   17404:	movw	r0, #1384	; 0x568
   17408:	movt	r0, #2
   1740c:	bl	8d80 <getenv@plt>
   17410:	cmp	r0, #0
   17414:	movwne	r3, #44648	; 0xae68
   17418:	movtne	r3, #2
   1741c:	strne	r0, [r3]
   17420:	mov	r0, r4
   17424:	pop	{r4, pc}
   17428:	cmp	r1, #0
   1742c:	movw	r3, #1404	; 0x57c
   17430:	movt	r3, #2
   17434:	mov	ip, #1
   17438:	str	ip, [r0]
   1743c:	moveq	r1, r3
   17440:	str	r1, [r0, #8]
   17444:	bx	lr
   17448:	mov	r2, #0
   1744c:	str	r2, [r0]
   17450:	bx	lr
   17454:	mov	r2, #3
   17458:	str	r1, [r0, #8]
   1745c:	str	r2, [r0]
   17460:	bx	lr
   17464:	mov	r2, #4
   17468:	str	r1, [r0, #8]
   1746c:	str	r2, [r0]
   17470:	bx	lr
   17474:	mov	r2, #2
   17478:	strb	r1, [r0, #8]
   1747c:	str	r2, [r0]
   17480:	bx	lr
   17484:	mov	r2, #2
   17488:	strb	r1, [r0, #8]
   1748c:	str	r2, [r0]
   17490:	bx	lr
   17494:	mov	r2, #5
   17498:	vstr	d0, [r0, #8]
   1749c:	str	r2, [r0]
   174a0:	bx	lr
   174a4:	ldr	r0, [r0]
   174a8:	rsbs	r0, r0, #1
   174ac:	movcc	r0, #0
   174b0:	bx	lr
   174b4:	ldr	r3, [r0]
   174b8:	push	{r4, r5, lr}
   174bc:	sub	r3, r3, #1
   174c0:	sub	sp, sp, #12
   174c4:	cmp	r3, #4
   174c8:	ldrls	pc, [pc, r3, lsl #2]
   174cc:	b	17508 <fputs@plt+0xe5c0>
   174d0:	andeq	r7, r1, r0, lsr r5
   174d4:	andeq	r7, r1, ip, asr #10
   174d8:	andeq	r7, r1, r8, ror #10
   174dc:	andeq	r7, r1, r0, lsl r5
   174e0:	andeq	r7, r1, r4, ror #9
   174e4:	ldrd	r4, [r0, #8]
   174e8:	movw	r3, #45048	; 0xaff8
   174ec:	movt	r3, #2
   174f0:	movw	r2, #1412	; 0x584
   174f4:	mov	r1, #1
   174f8:	movt	r2, #2
   174fc:	ldr	r0, [r3]
   17500:	strd	r4, [sp]
   17504:	bl	8e94 <__fprintf_chk@plt>
   17508:	add	sp, sp, #12
   1750c:	pop	{r4, r5, pc}
   17510:	ldr	r0, [r0, #8]
   17514:	bl	18a04 <fputs@plt+0xfabc>
   17518:	movw	r3, #45048	; 0xaff8
   1751c:	movt	r3, #2
   17520:	ldr	r1, [r3]
   17524:	add	sp, sp, #12
   17528:	pop	{r4, r5, lr}
   1752c:	b	8f48 <fputs@plt>
   17530:	movw	r3, #45048	; 0xaff8
   17534:	movt	r3, #2
   17538:	ldr	r0, [r0, #8]
   1753c:	ldr	r1, [r3]
   17540:	add	sp, sp, #12
   17544:	pop	{r4, r5, lr}
   17548:	b	8f48 <fputs@plt>
   1754c:	movw	r3, #45048	; 0xaff8
   17550:	movt	r3, #2
   17554:	ldrb	r0, [r0, #8]
   17558:	ldr	r1, [r3]
   1755c:	add	sp, sp, #12
   17560:	pop	{r4, r5, lr}
   17564:	b	8f0c <_IO_putc@plt>
   17568:	ldr	r0, [r0, #8]
   1756c:	bl	1897c <fputs@plt+0xfa34>
   17570:	movw	r3, #45048	; 0xaff8
   17574:	movt	r3, #2
   17578:	ldr	r1, [r3]
   1757c:	add	sp, sp, #12
   17580:	pop	{r4, r5, lr}
   17584:	b	8f48 <fputs@plt>
   17588:	push	{r4, r5, r6, r7, r8, lr}
   1758c:	subs	r4, r0, #0
   17590:	mov	r6, r1
   17594:	mov	r7, r2
   17598:	mov	r8, r3
   1759c:	beq	176d4 <fputs@plt+0xe78c>
   175a0:	movw	r5, #45048	; 0xaff8
   175a4:	movt	r5, #2
   175a8:	ldrb	r0, [r4]
   175ac:	cmp	r0, #0
   175b0:	beq	17630 <fputs@plt+0xe6e8>
   175b4:	cmp	r0, #37	; 0x25
   175b8:	bne	17688 <fputs@plt+0xe740>
   175bc:	ldrb	ip, [r4, #1]
   175c0:	add	r4, r4, #2
   175c4:	sub	ip, ip, #37	; 0x25
   175c8:	cmp	ip, #14
   175cc:	ldrls	pc, [pc, ip, lsl #2]
   175d0:	b	17674 <fputs@plt+0xe72c>
   175d4:	andeq	r7, r1, r4, ror #12
   175d8:	andeq	r7, r1, r4, ror r6
   175dc:	andeq	r7, r1, r4, ror r6
   175e0:	andeq	r7, r1, r4, ror r6
   175e4:	andeq	r7, r1, r4, ror r6
   175e8:	andeq	r7, r1, r4, ror r6
   175ec:	andeq	r7, r1, r4, ror r6
   175f0:	andeq	r7, r1, r4, ror r6
   175f4:	andeq	r7, r1, r4, ror r6
   175f8:	andeq	r7, r1, r4, ror r6
   175fc:	andeq	r7, r1, r4, ror r6
   17600:	andeq	r7, r1, r4, ror r6
   17604:	andeq	r7, r1, ip, asr #12
   17608:	andeq	r7, r1, r4, lsr r6
   1760c:	andeq	r7, r1, r0, lsl r6
   17610:	ldr	r3, [r8]
   17614:	cmp	r3, #0
   17618:	beq	17698 <fputs@plt+0xe750>
   1761c:	mov	r0, r8
   17620:	bl	174b4 <fputs@plt+0xe56c>
   17624:	ldrb	r0, [r4]
   17628:	cmp	r0, #0
   1762c:	bne	175b4 <fputs@plt+0xe66c>
   17630:	pop	{r4, r5, r6, r7, r8, pc}
   17634:	ldr	r3, [r7]
   17638:	cmp	r3, #0
   1763c:	beq	176c0 <fputs@plt+0xe778>
   17640:	mov	r0, r7
   17644:	bl	174b4 <fputs@plt+0xe56c>
   17648:	b	175a8 <fputs@plt+0xe660>
   1764c:	ldr	r3, [r6]
   17650:	cmp	r3, #0
   17654:	beq	176ac <fputs@plt+0xe764>
   17658:	mov	r0, r6
   1765c:	bl	174b4 <fputs@plt+0xe56c>
   17660:	b	175a8 <fputs@plt+0xe660>
   17664:	ldr	r1, [r5]
   17668:	mov	r0, #37	; 0x25
   1766c:	bl	8ea0 <fputc@plt>
   17670:	b	175a8 <fputs@plt+0xe660>
   17674:	movw	r1, #1416	; 0x588
   17678:	mov	r0, #121	; 0x79
   1767c:	movt	r1, #2
   17680:	bl	17060 <fputs@plt+0xe118>
   17684:	b	175a8 <fputs@plt+0xe660>
   17688:	ldr	r1, [r5]
   1768c:	add	r4, r4, #1
   17690:	bl	8f0c <_IO_putc@plt>
   17694:	b	175a8 <fputs@plt+0xe660>
   17698:	movw	r1, #1416	; 0x588
   1769c:	mov	r0, #117	; 0x75
   176a0:	movt	r1, #2
   176a4:	bl	17060 <fputs@plt+0xe118>
   176a8:	b	1761c <fputs@plt+0xe6d4>
   176ac:	movw	r1, #1416	; 0x588
   176b0:	mov	r0, #109	; 0x6d
   176b4:	movt	r1, #2
   176b8:	bl	17060 <fputs@plt+0xe118>
   176bc:	b	17658 <fputs@plt+0xe710>
   176c0:	movw	r1, #1416	; 0x588
   176c4:	mov	r0, #113	; 0x71
   176c8:	movt	r1, #2
   176cc:	bl	17060 <fputs@plt+0xe118>
   176d0:	b	17640 <fputs@plt+0xe6f8>
   176d4:	movw	r1, #1416	; 0x588
   176d8:	mov	r0, #99	; 0x63
   176dc:	movt	r1, #2
   176e0:	bl	17060 <fputs@plt+0xe118>
   176e4:	b	175a0 <fputs@plt+0xe658>
   176e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176ec:	movw	ip, #58512	; 0xe490
   176f0:	sub	sp, sp, #20
   176f4:	movt	ip, #2
   176f8:	movw	r4, #45048	; 0xaff8
   176fc:	mov	r5, r0
   17700:	str	r1, [sp, #12]
   17704:	mov	sl, r2
   17708:	ldr	r1, [ip]
   1770c:	mov	r6, r3
   17710:	ldr	fp, [sp, #56]	; 0x38
   17714:	movt	r4, #2
   17718:	cmp	r1, #0
   1771c:	ldr	r9, [sp, #60]	; 0x3c
   17720:	ldr	r8, [sp, #64]	; 0x40
   17724:	ldr	r7, [sp, #68]	; 0x44
   17728:	beq	17748 <fputs@plt+0xe800>
   1772c:	mov	r3, r1
   17730:	movw	r2, #1448	; 0x5a8
   17734:	mov	r1, #1
   17738:	ldr	r0, [r4]
   1773c:	movt	r2, #2
   17740:	bl	8e94 <__fprintf_chk@plt>
   17744:	mov	r1, #1
   17748:	mvn	r3, sl
   1774c:	cmp	r5, #0
   17750:	lsr	r3, r3, #31
   17754:	moveq	r3, #0
   17758:	cmp	r3, #0
   1775c:	beq	177b0 <fputs@plt+0xe868>
   17760:	mov	r0, r5
   17764:	movw	r1, #43760	; 0xaaf0
   17768:	movt	r1, #1
   1776c:	bl	8f24 <strcmp@plt>
   17770:	movw	r3, #1428	; 0x594
   17774:	ldr	r2, [sp, #12]
   17778:	movt	r3, #2
   1777c:	cmp	r0, #0
   17780:	ldr	r0, [r4]
   17784:	moveq	r5, r3
   17788:	cmp	r2, #0
   1778c:	mov	r3, r5
   17790:	beq	17844 <fputs@plt+0xe8fc>
   17794:	str	r2, [sp]
   17798:	mov	r1, #1
   1779c:	movw	r2, #1452	; 0x5ac
   177a0:	str	sl, [sp, #4]
   177a4:	movt	r2, #2
   177a8:	bl	8e94 <__fprintf_chk@plt>
   177ac:	mov	r1, #1
   177b0:	cmp	r6, #0
   177b4:	beq	17828 <fputs@plt+0xe8e0>
   177b8:	cmp	r6, #2
   177bc:	beq	17800 <fputs@plt+0xe8b8>
   177c0:	cmp	r1, #0
   177c4:	bne	17818 <fputs@plt+0xe8d0>
   177c8:	mov	r2, r8
   177cc:	mov	r3, r7
   177d0:	mov	r0, fp
   177d4:	mov	r1, r9
   177d8:	bl	17588 <fputs@plt+0xe640>
   177dc:	ldr	r1, [r4]
   177e0:	mov	r0, #10
   177e4:	bl	8ea0 <fputc@plt>
   177e8:	ldr	r0, [r4]
   177ec:	bl	8df8 <fflush@plt>
   177f0:	cmp	r6, #2
   177f4:	beq	17860 <fputs@plt+0xe918>
   177f8:	add	sp, sp, #20
   177fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17800:	movw	r0, #1472	; 0x5c0
   17804:	mov	r1, #1
   17808:	movt	r0, #2
   1780c:	mov	r2, #12
   17810:	ldr	r3, [r4]
   17814:	bl	8e4c <fwrite@plt>
   17818:	ldr	r1, [r4]
   1781c:	mov	r0, #32
   17820:	bl	8ea0 <fputc@plt>
   17824:	b	177c8 <fputs@plt+0xe880>
   17828:	movw	r0, #1488	; 0x5d0
   1782c:	mov	r1, #1
   17830:	mov	r2, #8
   17834:	ldr	r3, [r4]
   17838:	movt	r0, #2
   1783c:	bl	8e4c <fwrite@plt>
   17840:	b	17818 <fputs@plt+0xe8d0>
   17844:	mov	r1, #1
   17848:	str	sl, [sp]
   1784c:	movw	r2, #1464	; 0x5b8
   17850:	movt	r2, #2
   17854:	bl	8e94 <__fprintf_chk@plt>
   17858:	mov	r1, #1
   1785c:	b	177b0 <fputs@plt+0xe868>
   17860:	add	sp, sp, #20
   17864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17868:	b	17a10 <fputs@plt+0xeac8>
   1786c:	push	{r4, r5, r6, lr}
   17870:	movw	ip, #58484	; 0xe474
   17874:	sub	sp, sp, #16
   17878:	movt	ip, #2
   1787c:	movw	r4, #58388	; 0xe414
   17880:	movw	lr, #58384	; 0xe410
   17884:	movt	r4, #2
   17888:	movt	lr, #2
   1788c:	ldr	r6, [r4]
   17890:	mov	r4, r0
   17894:	ldr	r5, [lr]
   17898:	ldr	lr, [ip]
   1789c:	ldr	ip, [sp, #32]
   178a0:	mov	r0, r6
   178a4:	str	r1, [sp]
   178a8:	mov	r1, r5
   178ac:	str	r2, [sp, #4]
   178b0:	mov	r2, lr
   178b4:	str	r3, [sp, #8]
   178b8:	mov	r3, r4
   178bc:	str	ip, [sp, #12]
   178c0:	bl	176e8 <fputs@plt+0xe7a0>
   178c4:	add	sp, sp, #16
   178c8:	pop	{r4, r5, r6, pc}
   178cc:	push	{lr}		; (str lr, [sp, #-4]!)
   178d0:	sub	sp, sp, #12
   178d4:	mov	lr, r1
   178d8:	mov	ip, r2
   178dc:	mov	r1, r0
   178e0:	str	r3, [sp]
   178e4:	mov	r2, lr
   178e8:	mov	r0, #1
   178ec:	mov	r3, ip
   178f0:	bl	1786c <fputs@plt+0xe924>
   178f4:	add	sp, sp, #12
   178f8:	pop	{pc}		; (ldr pc, [sp], #4)
   178fc:	push	{lr}		; (str lr, [sp, #-4]!)
   17900:	sub	sp, sp, #12
   17904:	mov	lr, r1
   17908:	mov	ip, r2
   1790c:	mov	r1, r0
   17910:	str	r3, [sp]
   17914:	mov	r2, lr
   17918:	mov	r0, #0
   1791c:	mov	r3, ip
   17920:	bl	1786c <fputs@plt+0xe924>
   17924:	add	sp, sp, #12
   17928:	pop	{pc}		; (ldr pc, [sp], #4)
   1792c:	push	{lr}		; (str lr, [sp, #-4]!)
   17930:	sub	sp, sp, #12
   17934:	mov	lr, r1
   17938:	mov	ip, r2
   1793c:	mov	r1, r0
   17940:	str	r3, [sp]
   17944:	mov	r2, lr
   17948:	mov	r0, #2
   1794c:	mov	r3, ip
   17950:	bl	1786c <fputs@plt+0xe924>
   17954:	add	sp, sp, #12
   17958:	pop	{pc}		; (ldr pc, [sp], #4)
   1795c:	push	{r4, lr}
   17960:	sub	sp, sp, #16
   17964:	mov	r4, r1
   17968:	mov	r1, #0
   1796c:	ldr	lr, [sp, #24]
   17970:	ldr	ip, [sp, #28]
   17974:	str	r2, [sp]
   17978:	mov	r2, r4
   1797c:	str	r3, [sp, #4]
   17980:	mov	r3, #1
   17984:	str	lr, [sp, #8]
   17988:	str	ip, [sp, #12]
   1798c:	bl	176e8 <fputs@plt+0xe7a0>
   17990:	add	sp, sp, #16
   17994:	pop	{r4, pc}
   17998:	push	{r4, lr}
   1799c:	sub	sp, sp, #16
   179a0:	mov	r4, r1
   179a4:	mov	r1, #0
   179a8:	ldr	lr, [sp, #24]
   179ac:	ldr	ip, [sp, #28]
   179b0:	str	r2, [sp]
   179b4:	mov	r2, r4
   179b8:	str	r3, [sp, #4]
   179bc:	mov	r3, r1
   179c0:	str	lr, [sp, #8]
   179c4:	str	ip, [sp, #12]
   179c8:	bl	176e8 <fputs@plt+0xe7a0>
   179cc:	add	sp, sp, #16
   179d0:	pop	{r4, pc}
   179d4:	push	{r4, lr}
   179d8:	sub	sp, sp, #16
   179dc:	mov	r4, r1
   179e0:	mov	r1, #0
   179e4:	ldr	lr, [sp, #24]
   179e8:	ldr	ip, [sp, #28]
   179ec:	str	r2, [sp]
   179f0:	mov	r2, r4
   179f4:	str	r3, [sp, #4]
   179f8:	mov	r3, #2
   179fc:	str	lr, [sp, #8]
   17a00:	str	ip, [sp, #12]
   17a04:	bl	176e8 <fputs@plt+0xe7a0>
   17a08:	add	sp, sp, #16
   17a0c:	pop	{r4, pc}
   17a10:	push	{r3, lr}
   17a14:	mov	r0, #3
   17a18:	bl	8f30 <exit@plt>
   17a1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   17a20:	sub	sp, sp, #8
   17a24:	ldr	r6, [r1, #36]	; 0x24
   17a28:	ldr	fp, [r1, #32]
   17a2c:	ldr	sl, [r1]
   17a30:	add	r9, r0, r6, lsl #2
   17a34:	mov	r5, fp
   17a38:	mov	r7, sl
   17a3c:	cmp	r6, r5
   17a40:	cmpgt	r7, r6
   17a44:	ble	17a98 <fputs@plt+0xeb50>
   17a48:	rsb	r4, r6, r7
   17a4c:	rsb	r8, r5, r6
   17a50:	cmp	r4, r8
   17a54:	bgt	17ab4 <fputs@plt+0xeb6c>
   17a58:	cmp	r4, #0
   17a5c:	add	r4, r5, r4
   17a60:	addgt	r5, r0, r5, lsl #2
   17a64:	movgt	r3, r9
   17a68:	addgt	r8, r0, r4, lsl #2
   17a6c:	ble	17a88 <fputs@plt+0xeb40>
   17a70:	ldr	ip, [r3]
   17a74:	ldr	r2, [r5]
   17a78:	str	ip, [r5], #4
   17a7c:	cmp	r5, r8
   17a80:	str	r2, [r3], #4
   17a84:	bne	17a70 <fputs@plt+0xeb28>
   17a88:	mov	r5, r4
   17a8c:	cmp	r6, r5
   17a90:	cmpgt	r7, r6
   17a94:	bgt	17a48 <fputs@plt+0xeb00>
   17a98:	rsb	r6, r6, sl
   17a9c:	str	sl, [r1, #36]	; 0x24
   17aa0:	add	fp, fp, r6
   17aa4:	str	fp, [r1, #32]
   17aa8:	add	sp, sp, #8
   17aac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17ab0:	bx	lr
   17ab4:	cmp	r8, #0
   17ab8:	ble	17af4 <fputs@plt+0xebac>
   17abc:	rsb	r2, r6, r5
   17ac0:	add	r4, r8, r5
   17ac4:	add	r2, r7, r2
   17ac8:	add	r3, r0, r5, lsl #2
   17acc:	add	r4, r0, r4, lsl #2
   17ad0:	str	r1, [sp, #4]
   17ad4:	add	r2, r0, r2, lsl #2
   17ad8:	ldr	r1, [r2]
   17adc:	ldr	ip, [r3]
   17ae0:	str	r1, [r3], #4
   17ae4:	cmp	r3, r4
   17ae8:	str	ip, [r2], #4
   17aec:	bne	17ad8 <fputs@plt+0xeb90>
   17af0:	ldr	r1, [sp, #4]
   17af4:	rsb	r7, r8, r7
   17af8:	b	17a3c <fputs@plt+0xeaf4>
   17afc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b00:	sub	sp, sp, #68	; 0x44
   17b04:	mov	r9, r2
   17b08:	ldrb	r2, [r2]
   17b0c:	ldr	r4, [sp, #116]	; 0x74
   17b10:	cmp	r2, #58	; 0x3a
   17b14:	str	r3, [sp, #24]
   17b18:	str	r1, [sp, #20]
   17b1c:	ldr	r3, [r4, #4]
   17b20:	moveq	r3, #0
   17b24:	subs	r6, r0, #0
   17b28:	str	r3, [sp, #8]
   17b2c:	ble	17d88 <fputs@plt+0xee40>
   17b30:	ldr	r3, [r4]
   17b34:	mov	r2, #0
   17b38:	str	r2, [r4, #12]
   17b3c:	cmp	r3, r2
   17b40:	beq	17ce0 <fputs@plt+0xed98>
   17b44:	ldr	r2, [r4, #16]
   17b48:	cmp	r2, #0
   17b4c:	bne	17bb8 <fputs@plt+0xec70>
   17b50:	ldr	r0, [sp, #112]	; 0x70
   17b54:	str	r3, [r4, #36]	; 0x24
   17b58:	cmp	r0, #0
   17b5c:	str	r3, [r4, #32]
   17b60:	mov	r3, #0
   17b64:	str	r3, [r4, #20]
   17b68:	movne	r0, #1
   17b6c:	beq	17dc0 <fputs@plt+0xee78>
   17b70:	str	r0, [r4, #28]
   17b74:	ldrb	r3, [r9]
   17b78:	cmp	r3, #45	; 0x2d
   17b7c:	addeq	r9, r9, #1
   17b80:	moveq	r3, #2
   17b84:	streq	r3, [r4, #24]
   17b88:	beq	17bb0 <fputs@plt+0xec68>
   17b8c:	cmp	r3, #43	; 0x2b
   17b90:	addeq	r9, r9, #1
   17b94:	moveq	r3, #0
   17b98:	streq	r3, [r4, #24]
   17b9c:	beq	17bb0 <fputs@plt+0xec68>
   17ba0:	cmp	r0, #0
   17ba4:	movne	r3, #0
   17ba8:	moveq	r3, #1
   17bac:	str	r3, [r4, #24]
   17bb0:	mov	r3, #1
   17bb4:	str	r3, [r4, #16]
   17bb8:	ldr	r7, [r4, #20]
   17bbc:	cmp	r7, #0
   17bc0:	beq	17cec <fputs@plt+0xeda4>
   17bc4:	ldrb	r3, [r7]
   17bc8:	cmp	r3, #0
   17bcc:	beq	17cec <fputs@plt+0xeda4>
   17bd0:	ldr	r3, [sp, #24]
   17bd4:	cmp	r3, #0
   17bd8:	beq	17c40 <fputs@plt+0xecf8>
   17bdc:	ldr	r3, [r4]
   17be0:	ldr	r0, [sp, #20]
   17be4:	str	r3, [sp, #12]
   17be8:	ldr	r3, [r0, r3, lsl #2]
   17bec:	str	r3, [sp, #28]
   17bf0:	ldr	r3, [sp, #12]
   17bf4:	lsl	r3, r3, #2
   17bf8:	str	r3, [sp, #60]	; 0x3c
   17bfc:	ldr	r3, [sp, #28]
   17c00:	ldrb	r3, [r3, #1]
   17c04:	cmp	r3, #45	; 0x2d
   17c08:	str	r3, [sp, #32]
   17c0c:	beq	17e58 <fputs@plt+0xef10>
   17c10:	ldr	r3, [sp, #108]	; 0x6c
   17c14:	cmp	r3, #0
   17c18:	beq	17c40 <fputs@plt+0xecf8>
   17c1c:	ldr	r0, [sp, #28]
   17c20:	ldrb	r3, [r0, #2]
   17c24:	cmp	r3, #0
   17c28:	bne	17e58 <fputs@plt+0xef10>
   17c2c:	mov	r0, r9
   17c30:	ldr	r1, [sp, #32]
   17c34:	bl	8da4 <strchr@plt>
   17c38:	cmp	r0, #0
   17c3c:	beq	17e58 <fputs@plt+0xef10>
   17c40:	add	r8, r7, #1
   17c44:	str	r8, [r4, #20]
   17c48:	ldrb	r7, [r7]
   17c4c:	mov	r0, r9
   17c50:	mov	r1, r7
   17c54:	mov	r5, r7
   17c58:	bl	8da4 <strchr@plt>
   17c5c:	ldrb	r3, [r8]
   17c60:	cmp	r3, #0
   17c64:	ldreq	r3, [r4]
   17c68:	addeq	r3, r3, #1
   17c6c:	streq	r3, [r4]
   17c70:	cmp	r0, #0
   17c74:	cmpne	r7, #58	; 0x3a
   17c78:	bne	17e0c <fputs@plt+0xeec4>
   17c7c:	ldr	r3, [sp, #8]
   17c80:	cmp	r3, #0
   17c84:	beq	17ccc <fputs@plt+0xed84>
   17c88:	ldr	r3, [r4, #28]
   17c8c:	movw	r1, #45048	; 0xaff8
   17c90:	movt	r1, #2
   17c94:	cmp	r3, #0
   17c98:	ldreq	r0, [sp, #20]
   17c9c:	movwne	r2, #1748	; 0x6d4
   17ca0:	ldrne	lr, [sp, #20]
   17ca4:	movweq	r2, #1776	; 0x6f0
   17ca8:	ldrne	r0, [r1]
   17cac:	movtne	r2, #2
   17cb0:	ldreq	r3, [r0]
   17cb4:	movteq	r2, #2
   17cb8:	ldreq	r0, [r1]
   17cbc:	mov	r1, #1
   17cc0:	ldrne	r3, [lr]
   17cc4:	str	r7, [sp]
   17cc8:	bl	8e94 <__fprintf_chk@plt>
   17ccc:	str	r7, [r4, #8]
   17cd0:	mov	r5, #63	; 0x3f
   17cd4:	mov	r0, r5
   17cd8:	add	sp, sp, #68	; 0x44
   17cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ce0:	mov	r3, #1
   17ce4:	str	r3, [r4]
   17ce8:	b	17b50 <fputs@plt+0xec08>
   17cec:	ldr	r2, [r4]
   17cf0:	ldr	r3, [r4, #36]	; 0x24
   17cf4:	cmp	r3, r2
   17cf8:	ldr	r3, [r4, #32]
   17cfc:	strgt	r2, [r4, #36]	; 0x24
   17d00:	cmp	r2, r3
   17d04:	ldr	r3, [r4, #24]
   17d08:	strlt	r2, [r4, #32]
   17d0c:	cmp	r3, #1
   17d10:	beq	1800c <fputs@plt+0xf0c4>
   17d14:	cmp	r6, r2
   17d18:	beq	18000 <fputs@plt+0xf0b8>
   17d1c:	ldr	r0, [sp, #20]
   17d20:	ldr	r3, [r0, r2, lsl #2]
   17d24:	ldrb	r1, [r3]
   17d28:	cmp	r1, #45	; 0x2d
   17d2c:	bne	17d98 <fputs@plt+0xee50>
   17d30:	ldrb	r1, [r3, #1]
   17d34:	cmp	r1, #45	; 0x2d
   17d38:	bne	17dd8 <fputs@plt+0xee90>
   17d3c:	ldrb	r1, [r3, #2]
   17d40:	cmp	r1, #0
   17d44:	bne	17dd8 <fputs@plt+0xee90>
   17d48:	ldr	r3, [r4, #32]
   17d4c:	add	r2, r2, #1
   17d50:	ldr	r1, [r4, #36]	; 0x24
   17d54:	str	r2, [r4]
   17d58:	cmp	r3, r1
   17d5c:	beq	181b0 <fputs@plt+0xf268>
   17d60:	cmp	r2, r1
   17d64:	beq	17d74 <fputs@plt+0xee2c>
   17d68:	mov	r1, r4
   17d6c:	bl	17a1c <fputs@plt+0xead4>
   17d70:	ldr	r3, [r4, #32]
   17d74:	mov	r2, r6
   17d78:	str	r6, [r4, #36]	; 0x24
   17d7c:	str	r6, [r4]
   17d80:	cmp	r2, r3
   17d84:	strne	r3, [r4]
   17d88:	mvn	r5, #0
   17d8c:	mov	r0, r5
   17d90:	add	sp, sp, #68	; 0x44
   17d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d98:	ldr	r1, [r4, #24]
   17d9c:	cmp	r1, #0
   17da0:	beq	17d88 <fputs@plt+0xee40>
   17da4:	mov	r5, #1
   17da8:	add	r2, r2, #1
   17dac:	str	r3, [r4, #12]
   17db0:	str	r2, [r4]
   17db4:	mov	r0, r5
   17db8:	add	sp, sp, #68	; 0x44
   17dbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17dc0:	movw	r0, #1500	; 0x5dc
   17dc4:	movt	r0, #2
   17dc8:	bl	8d80 <getenv@plt>
   17dcc:	adds	r0, r0, #0
   17dd0:	movne	r0, #1
   17dd4:	b	17b70 <fputs@plt+0xec28>
   17dd8:	ldrb	r1, [r3, #1]
   17ddc:	cmp	r1, #0
   17de0:	beq	17d98 <fputs@plt+0xee50>
   17de4:	ldr	r2, [sp, #24]
   17de8:	cmp	r2, #0
   17dec:	moveq	r7, #1
   17df0:	beq	17e00 <fputs@plt+0xeeb8>
   17df4:	cmp	r1, #45	; 0x2d
   17df8:	moveq	r7, #2
   17dfc:	movne	r7, #1
   17e00:	add	r7, r3, r7
   17e04:	str	r7, [r4, #20]
   17e08:	b	17bd0 <fputs@plt+0xec88>
   17e0c:	ldrb	r3, [r0]
   17e10:	cmp	r3, #87	; 0x57
   17e14:	ldrb	r3, [r0, #1]
   17e18:	beq	181bc <fputs@plt+0xf274>
   17e1c:	cmp	r3, #58	; 0x3a
   17e20:	bne	17db4 <fputs@plt+0xee6c>
   17e24:	ldrb	r3, [r0, #2]
   17e28:	cmp	r3, #58	; 0x3a
   17e2c:	ldrb	r3, [r8]
   17e30:	beq	183e4 <fputs@plt+0xf49c>
   17e34:	cmp	r3, #0
   17e38:	ldr	r3, [r4]
   17e3c:	beq	18390 <fputs@plt+0xf448>
   17e40:	add	r3, r3, #1
   17e44:	str	r8, [r4, #12]
   17e48:	str	r3, [r4]
   17e4c:	mov	r3, #0
   17e50:	str	r3, [r4, #20]
   17e54:	b	17db4 <fputs@plt+0xee6c>
   17e58:	ldrb	r3, [r7]
   17e5c:	cmp	r3, #61	; 0x3d
   17e60:	cmpne	r3, #0
   17e64:	str	r3, [sp, #36]	; 0x24
   17e68:	beq	18300 <fputs@plt+0xf3b8>
   17e6c:	add	r3, r7, #1
   17e70:	mov	r1, r3
   17e74:	ldrb	r2, [r3], #1
   17e78:	cmp	r2, #61	; 0x3d
   17e7c:	cmpne	r2, #0
   17e80:	bne	17e70 <fputs@plt+0xef28>
   17e84:	str	r1, [sp, #40]	; 0x28
   17e88:	ldr	r3, [sp, #24]
   17e8c:	ldr	fp, [r3]
   17e90:	cmp	fp, #0
   17e94:	beq	18308 <fputs@plt+0xf3c0>
   17e98:	ldr	sl, [sp, #24]
   17e9c:	mov	r5, #0
   17ea0:	ldr	r3, [sp, #40]	; 0x28
   17ea4:	mvn	lr, #0
   17ea8:	str	r6, [sp, #44]	; 0x2c
   17eac:	mov	r6, fp
   17eb0:	str	r9, [sp, #48]	; 0x30
   17eb4:	rsb	r8, r7, r3
   17eb8:	str	r4, [sp, #52]	; 0x34
   17ebc:	mov	fp, r5
   17ec0:	str	lr, [sp, #56]	; 0x38
   17ec4:	mov	r9, sl
   17ec8:	mov	r4, r5
   17ecc:	b	17f00 <fputs@plt+0xefb8>
   17ed0:	ldr	r3, [sp, #108]	; 0x6c
   17ed4:	cmp	r3, #0
   17ed8:	bne	17eec <fputs@plt+0xefa4>
   17edc:	ldr	r2, [fp, #4]
   17ee0:	ldr	r3, [r9, #4]
   17ee4:	cmp	r2, r3
   17ee8:	beq	17fdc <fputs@plt+0xf094>
   17eec:	mov	r4, #1
   17ef0:	ldr	r6, [r9, #16]!
   17ef4:	add	r5, r5, #1
   17ef8:	cmp	r6, #0
   17efc:	beq	17f4c <fputs@plt+0xf004>
   17f00:	mov	r0, r6
   17f04:	mov	r1, r7
   17f08:	mov	r2, r8
   17f0c:	mov	sl, r9
   17f10:	bl	8ee8 <strncmp@plt>
   17f14:	cmp	r0, #0
   17f18:	bne	17ef0 <fputs@plt+0xefa8>
   17f1c:	mov	r0, r6
   17f20:	bl	8e04 <strlen@plt>
   17f24:	cmp	r0, r8
   17f28:	beq	1814c <fputs@plt+0xf204>
   17f2c:	cmp	fp, #0
   17f30:	bne	17ed0 <fputs@plt+0xef88>
   17f34:	mov	fp, r9
   17f38:	ldr	r6, [r9, #16]!
   17f3c:	str	r5, [sp, #56]	; 0x38
   17f40:	add	r5, r5, #1
   17f44:	cmp	r6, #0
   17f48:	bne	17f00 <fputs@plt+0xefb8>
   17f4c:	mov	r3, r4
   17f50:	cmp	r3, #0
   17f54:	ldr	r6, [sp, #44]	; 0x2c
   17f58:	ldr	r9, [sp, #48]	; 0x30
   17f5c:	ldr	r4, [sp, #52]	; 0x34
   17f60:	beq	18090 <fputs@plt+0xf148>
   17f64:	ldr	r3, [sp, #8]
   17f68:	cmp	r3, #0
   17f6c:	beq	17fa8 <fputs@plt+0xf060>
   17f70:	movw	r1, #45048	; 0xaff8
   17f74:	movt	r1, #2
   17f78:	ldr	lr, [sp, #20]
   17f7c:	movw	r2, #1516	; 0x5ec
   17f80:	ldr	r0, [r1]
   17f84:	movt	r2, #2
   17f88:	ldr	r1, [sp, #28]
   17f8c:	ldr	r3, [lr]
   17f90:	str	r1, [sp]
   17f94:	mov	r1, #1
   17f98:	bl	8e94 <__fprintf_chk@plt>
   17f9c:	ldr	r3, [r4]
   17fa0:	ldr	r7, [r4, #20]
   17fa4:	str	r3, [sp, #12]
   17fa8:	mov	r0, r7
   17fac:	mov	r5, #63	; 0x3f
   17fb0:	bl	8e04 <strlen@plt>
   17fb4:	ldr	r3, [sp, #12]
   17fb8:	add	r2, r3, #1
   17fbc:	mov	r3, #0
   17fc0:	str	r2, [r4]
   17fc4:	str	r3, [r4, #8]
   17fc8:	add	r0, r7, r0
   17fcc:	str	r0, [r4, #20]
   17fd0:	mov	r0, r5
   17fd4:	add	sp, sp, #68	; 0x44
   17fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fdc:	ldr	r2, [fp, #8]
   17fe0:	ldr	r3, [r9, #8]
   17fe4:	cmp	r2, r3
   17fe8:	bne	17eec <fputs@plt+0xefa4>
   17fec:	ldr	r2, [fp, #12]
   17ff0:	ldr	r3, [r9, #12]
   17ff4:	cmp	r2, r3
   17ff8:	movne	r4, #1
   17ffc:	b	17ef0 <fputs@plt+0xefa8>
   18000:	ldr	r2, [r4, #36]	; 0x24
   18004:	ldr	r3, [r4, #32]
   18008:	b	17d80 <fputs@plt+0xee38>
   1800c:	ldr	r1, [r4, #32]
   18010:	ldr	r3, [r4, #36]	; 0x24
   18014:	cmp	r1, r3
   18018:	beq	181a4 <fputs@plt+0xf25c>
   1801c:	cmp	r2, r3
   18020:	beq	18034 <fputs@plt+0xf0ec>
   18024:	ldr	r0, [sp, #20]
   18028:	mov	r1, r4
   1802c:	bl	17a1c <fputs@plt+0xead4>
   18030:	ldr	r2, [r4]
   18034:	cmp	r6, r2
   18038:	ble	183dc <fputs@plt+0xf494>
   1803c:	sub	r1, r2, #-1073741823	; 0xc0000001
   18040:	mov	r3, r2
   18044:	ldr	r2, [sp, #20]
   18048:	add	r1, r2, r1, lsl #2
   1804c:	b	18060 <fputs@plt+0xf118>
   18050:	add	r3, r3, #1
   18054:	str	r3, [r4]
   18058:	cmp	r3, r6
   1805c:	beq	18084 <fputs@plt+0xf13c>
   18060:	ldr	r2, [r1, #4]!
   18064:	ldrb	r0, [r2]
   18068:	cmp	r0, #45	; 0x2d
   1806c:	bne	18050 <fputs@plt+0xf108>
   18070:	ldrb	r2, [r2, #1]
   18074:	cmp	r2, #0
   18078:	beq	18050 <fputs@plt+0xf108>
   1807c:	ldr	r2, [r4]
   18080:	b	18088 <fputs@plt+0xf140>
   18084:	mov	r2, r3
   18088:	str	r3, [r4, #36]	; 0x24
   1808c:	b	17d14 <fputs@plt+0xedcc>
   18090:	cmp	fp, #0
   18094:	beq	18308 <fputs@plt+0xf3c0>
   18098:	ldr	r5, [sp, #56]	; 0x38
   1809c:	mov	sl, fp
   180a0:	ldr	r0, [sp, #40]	; 0x28
   180a4:	ldr	lr, [sp, #12]
   180a8:	add	r3, lr, #1
   180ac:	str	r3, [r4]
   180b0:	ldrb	r2, [r0]
   180b4:	cmp	r2, #0
   180b8:	beq	1815c <fputs@plt+0xf214>
   180bc:	ldr	r3, [sl, #4]
   180c0:	cmp	r3, #0
   180c4:	addne	r3, r0, #1
   180c8:	strne	r3, [r4, #12]
   180cc:	bne	18168 <fputs@plt+0xf220>
   180d0:	ldr	r3, [sp, #8]
   180d4:	cmp	r3, #0
   180d8:	beq	1812c <fputs@plt+0xf1e4>
   180dc:	ldr	r0, [sp, #20]
   180e0:	ldr	lr, [sp, #60]	; 0x3c
   180e4:	ldr	r3, [r0, lr]
   180e8:	ldrb	r2, [r3, #1]
   180ec:	cmp	r2, #45	; 0x2d
   180f0:	beq	1845c <fputs@plt+0xf514>
   180f4:	ldrb	ip, [r3]
   180f8:	movw	r0, #45048	; 0xaff8
   180fc:	ldr	r1, [sp, #20]
   18100:	movt	r0, #2
   18104:	movw	r2, #1596	; 0x63c
   18108:	movt	r2, #2
   1810c:	ldr	r3, [r1]
   18110:	mov	r1, #1
   18114:	str	ip, [sp]
   18118:	ldr	ip, [sl]
   1811c:	ldr	r0, [r0]
   18120:	str	ip, [sp, #4]
   18124:	bl	8e94 <__fprintf_chk@plt>
   18128:	ldr	r7, [r4, #20]
   1812c:	mov	r0, r7
   18130:	mov	r5, #63	; 0x3f
   18134:	bl	8e04 <strlen@plt>
   18138:	ldr	r3, [sl, #12]
   1813c:	str	r3, [r4, #8]
   18140:	add	r0, r7, r0
   18144:	str	r0, [r4, #20]
   18148:	b	17db4 <fputs@plt+0xee6c>
   1814c:	ldr	r6, [sp, #44]	; 0x2c
   18150:	ldr	r9, [sp, #48]	; 0x30
   18154:	ldr	r4, [sp, #52]	; 0x34
   18158:	b	180a0 <fputs@plt+0xf158>
   1815c:	ldr	r1, [sl, #4]
   18160:	cmp	r1, #1
   18164:	beq	183b0 <fputs@plt+0xf468>
   18168:	mov	r0, r7
   1816c:	bl	8e04 <strlen@plt>
   18170:	ldr	r1, [sp, #104]	; 0x68
   18174:	cmp	r1, #0
   18178:	add	r0, r7, r0
   1817c:	str	r0, [r4, #20]
   18180:	beq	18188 <fputs@plt+0xf240>
   18184:	str	r5, [r1]
   18188:	ldr	r3, [sl, #8]
   1818c:	cmp	r3, #0
   18190:	ldrne	r2, [sl, #12]
   18194:	movne	r5, #0
   18198:	ldreq	r5, [sl, #12]
   1819c:	strne	r2, [r3]
   181a0:	b	17db4 <fputs@plt+0xee6c>
   181a4:	cmp	r2, r1
   181a8:	strne	r2, [r4, #32]
   181ac:	b	18034 <fputs@plt+0xf0ec>
   181b0:	mov	r3, r2
   181b4:	str	r2, [r4, #32]
   181b8:	b	17d74 <fputs@plt+0xee2c>
   181bc:	cmp	r3, #59	; 0x3b
   181c0:	bne	17e1c <fputs@plt+0xeed4>
   181c4:	ldrb	r3, [r8]
   181c8:	cmp	r3, #0
   181cc:	ldr	r3, [r4]
   181d0:	beq	18438 <fputs@plt+0xf4f0>
   181d4:	add	r3, r3, #1
   181d8:	str	r8, [sp, #16]
   181dc:	str	r8, [r4, #12]
   181e0:	str	r3, [r4]
   181e4:	ldr	r3, [sp, #16]
   181e8:	str	r3, [r4, #20]
   181ec:	ldrb	r7, [r3]
   181f0:	cmp	r7, #61	; 0x3d
   181f4:	cmpne	r7, #0
   181f8:	beq	186a0 <fputs@plt+0xf758>
   181fc:	add	r3, r3, #1
   18200:	mov	r2, r3
   18204:	ldrb	r7, [r3], #1
   18208:	cmp	r7, #61	; 0x3d
   1820c:	cmpne	r7, #0
   18210:	bne	18200 <fputs@plt+0xf2b8>
   18214:	str	r2, [sp, #12]
   18218:	ldr	r3, [sp, #24]
   1821c:	ldr	sl, [r3]
   18220:	cmp	sl, #0
   18224:	beq	186d8 <fputs@plt+0xf790>
   18228:	ldr	fp, [sp, #24]
   1822c:	mov	r5, #0
   18230:	ldr	lr, [sp, #16]
   18234:	ldr	r3, [sp, #12]
   18238:	str	r7, [sp, #28]
   1823c:	rsb	r8, lr, r3
   18240:	str	r6, [sp, #32]
   18244:	str	r9, [sp, #36]	; 0x24
   18248:	mov	r7, lr
   1824c:	str	r4, [sp, #40]	; 0x28
   18250:	mov	r6, r5
   18254:	mov	r4, fp
   18258:	mov	r9, sl
   1825c:	mov	fp, r5
   18260:	str	r5, [sp, #24]
   18264:	mov	r0, r9
   18268:	mov	r1, r7
   1826c:	mov	r2, r8
   18270:	mov	sl, r4
   18274:	bl	8ee8 <strncmp@plt>
   18278:	cmp	r0, #0
   1827c:	mov	r0, r9
   18280:	bne	182a0 <fputs@plt+0xf358>
   18284:	bl	8e04 <strlen@plt>
   18288:	cmp	r8, r0
   1828c:	beq	184e0 <fputs@plt+0xf598>
   18290:	cmp	fp, #0
   18294:	streq	r5, [sp, #24]
   18298:	movne	r6, #1
   1829c:	moveq	fp, r4
   182a0:	ldr	r9, [r4, #16]!
   182a4:	add	r5, r5, #1
   182a8:	cmp	r9, #0
   182ac:	bne	18264 <fputs@plt+0xf31c>
   182b0:	mov	ip, r6
   182b4:	cmp	ip, #0
   182b8:	ldr	r7, [sp, #28]
   182bc:	ldr	r6, [sp, #32]
   182c0:	ldr	r9, [sp, #36]	; 0x24
   182c4:	ldr	r4, [sp, #40]	; 0x28
   182c8:	beq	18564 <fputs@plt+0xf61c>
   182cc:	ldr	r3, [sp, #8]
   182d0:	cmp	r3, #0
   182d4:	bne	18578 <fputs@plt+0xf630>
   182d8:	ldr	r6, [sp, #16]
   182dc:	mov	r0, r6
   182e0:	mov	r5, #63	; 0x3f
   182e4:	bl	8e04 <strlen@plt>
   182e8:	ldr	r3, [r4]
   182ec:	add	r3, r3, #1
   182f0:	str	r3, [r4]
   182f4:	add	r0, r6, r0
   182f8:	str	r0, [r4, #20]
   182fc:	b	17db4 <fputs@plt+0xee6c>
   18300:	str	r7, [sp, #40]	; 0x28
   18304:	b	17e88 <fputs@plt+0xef40>
   18308:	ldr	r3, [sp, #108]	; 0x6c
   1830c:	cmp	r3, #0
   18310:	bne	1848c <fputs@plt+0xf544>
   18314:	ldr	r3, [sp, #8]
   18318:	cmp	r3, #0
   1831c:	beq	18368 <fputs@plt+0xf420>
   18320:	ldr	r3, [sp, #32]
   18324:	cmp	r3, #45	; 0x2d
   18328:	beq	185bc <fputs@plt+0xf674>
   1832c:	ldr	r0, [sp, #28]
   18330:	movw	r1, #45048	; 0xaff8
   18334:	ldr	lr, [sp, #20]
   18338:	movt	r1, #2
   1833c:	movw	r2, #1716	; 0x6b4
   18340:	movt	r2, #2
   18344:	ldrb	ip, [r0]
   18348:	ldr	r3, [lr]
   1834c:	ldr	r0, [r1]
   18350:	mov	r1, #1
   18354:	str	r7, [sp, #4]
   18358:	str	ip, [sp]
   1835c:	bl	8e94 <__fprintf_chk@plt>
   18360:	ldr	r3, [r4]
   18364:	str	r3, [sp, #12]
   18368:	ldr	r3, [sp, #12]
   1836c:	mov	r5, #63	; 0x3f
   18370:	add	r2, r3, #1
   18374:	movw	r3, #51644	; 0xc9bc
   18378:	str	r2, [r4]
   1837c:	movt	r3, #1
   18380:	mov	r2, #0
   18384:	str	r3, [r4, #20]
   18388:	str	r2, [r4, #8]
   1838c:	b	17db4 <fputs@plt+0xee6c>
   18390:	cmp	r3, r6
   18394:	beq	184bc <fputs@plt+0xf574>
   18398:	ldr	r0, [sp, #20]
   1839c:	ldr	r2, [r0, r3, lsl #2]
   183a0:	add	r3, r3, #1
   183a4:	str	r3, [r4]
   183a8:	str	r2, [r4, #12]
   183ac:	b	17e4c <fputs@plt+0xef04>
   183b0:	cmp	r6, r3
   183b4:	ble	18400 <fputs@plt+0xf4b8>
   183b8:	ldr	r2, [sp, #20]
   183bc:	ldr	lr, [sp, #60]	; 0x3c
   183c0:	ldr	r0, [sp, #12]
   183c4:	add	r3, r2, lr
   183c8:	add	r2, r0, #2
   183cc:	str	r2, [r4]
   183d0:	ldr	r3, [r3, #4]
   183d4:	str	r3, [r4, #12]
   183d8:	b	18168 <fputs@plt+0xf220>
   183dc:	mov	r3, r2
   183e0:	b	18088 <fputs@plt+0xf140>
   183e4:	cmp	r3, #0
   183e8:	strne	r8, [r4, #12]
   183ec:	streq	r3, [r4, #12]
   183f0:	ldrne	r3, [r4]
   183f4:	addne	r3, r3, #1
   183f8:	strne	r3, [r4]
   183fc:	b	17e4c <fputs@plt+0xef04>
   18400:	ldr	r3, [sp, #8]
   18404:	cmp	r3, #0
   18408:	bne	185f0 <fputs@plt+0xf6a8>
   1840c:	mov	r0, r7
   18410:	bl	8e04 <strlen@plt>
   18414:	ldr	r3, [sl, #12]
   18418:	str	r3, [r4, #8]
   1841c:	add	r0, r7, r0
   18420:	str	r0, [r4, #20]
   18424:	ldrb	r3, [r9]
   18428:	cmp	r3, #58	; 0x3a
   1842c:	bne	17cd0 <fputs@plt+0xed88>
   18430:	mov	r5, #58	; 0x3a
   18434:	b	17db4 <fputs@plt+0xee6c>
   18438:	cmp	r3, r6
   1843c:	beq	18654 <fputs@plt+0xf70c>
   18440:	ldr	r0, [sp, #20]
   18444:	ldr	r2, [r0, r3, lsl #2]
   18448:	add	r3, r3, #1
   1844c:	str	r3, [r4]
   18450:	str	r2, [sp, #16]
   18454:	str	r2, [r4, #12]
   18458:	b	181e4 <fputs@plt+0xf29c>
   1845c:	ldr	ip, [sl]
   18460:	movw	r1, #45048	; 0xaff8
   18464:	movt	r1, #2
   18468:	ldr	r3, [r0]
   1846c:	movw	r2, #1548	; 0x60c
   18470:	movt	r2, #2
   18474:	ldr	r0, [r1]
   18478:	mov	r1, #1
   1847c:	str	ip, [sp]
   18480:	bl	8e94 <__fprintf_chk@plt>
   18484:	ldr	r7, [r4, #20]
   18488:	b	1812c <fputs@plt+0xf1e4>
   1848c:	ldr	r3, [sp, #32]
   18490:	cmp	r3, #45	; 0x2d
   18494:	beq	185b0 <fputs@plt+0xf668>
   18498:	ldr	r1, [sp, #36]	; 0x24
   1849c:	mov	r0, r9
   184a0:	bl	8da4 <strchr@plt>
   184a4:	cmp	r0, #0
   184a8:	bne	17c40 <fputs@plt+0xecf8>
   184ac:	ldr	r3, [sp, #8]
   184b0:	cmp	r3, #0
   184b4:	bne	1832c <fputs@plt+0xf3e4>
   184b8:	b	18368 <fputs@plt+0xf420>
   184bc:	ldr	r3, [sp, #8]
   184c0:	cmp	r3, #0
   184c4:	bne	186ac <fputs@plt+0xf764>
   184c8:	str	r7, [r4, #8]
   184cc:	ldrb	r5, [r9]
   184d0:	cmp	r5, #58	; 0x3a
   184d4:	movne	r5, #63	; 0x3f
   184d8:	moveq	r5, #58	; 0x3a
   184dc:	b	17e4c <fputs@plt+0xef04>
   184e0:	ldr	r7, [sp, #28]
   184e4:	ldr	r6, [sp, #32]
   184e8:	ldr	r9, [sp, #36]	; 0x24
   184ec:	ldr	r4, [sp, #40]	; 0x28
   184f0:	cmp	r7, #0
   184f4:	beq	18624 <fputs@plt+0xf6dc>
   184f8:	ldr	r3, [sl, #4]
   184fc:	cmp	r3, #0
   18500:	ldrne	r0, [sp, #12]
   18504:	addne	r3, r0, #1
   18508:	strne	r3, [r4, #12]
   1850c:	bne	18630 <fputs@plt+0xf6e8>
   18510:	ldr	r3, [sp, #8]
   18514:	cmp	r3, #0
   18518:	beq	18548 <fputs@plt+0xf600>
   1851c:	ldr	ip, [sl]
   18520:	movw	r0, #45048	; 0xaff8
   18524:	ldr	lr, [sp, #20]
   18528:	movt	r0, #2
   1852c:	movw	r2, #1880	; 0x758
   18530:	mov	r1, #1
   18534:	movt	r2, #2
   18538:	ldr	r3, [lr]
   1853c:	str	ip, [sp]
   18540:	ldr	r0, [r0]
   18544:	bl	8e94 <__fprintf_chk@plt>
   18548:	ldr	r6, [r4, #20]
   1854c:	mov	r5, #63	; 0x3f
   18550:	mov	r0, r6
   18554:	bl	8e04 <strlen@plt>
   18558:	add	r0, r6, r0
   1855c:	str	r0, [r4, #20]
   18560:	b	17db4 <fputs@plt+0xee6c>
   18564:	cmp	fp, #0
   18568:	beq	186d8 <fputs@plt+0xf790>
   1856c:	ldr	r5, [sp, #24]
   18570:	mov	sl, fp
   18574:	b	184f0 <fputs@plt+0xf5a8>
   18578:	ldr	ip, [r4]
   1857c:	movw	r0, #45048	; 0xaff8
   18580:	ldr	lr, [sp, #20]
   18584:	movt	r0, #2
   18588:	movw	r2, #1844	; 0x734
   1858c:	mov	r1, #1
   18590:	ldr	r0, [r0]
   18594:	movt	r2, #2
   18598:	ldr	ip, [lr, ip, lsl #2]
   1859c:	ldr	r3, [lr]
   185a0:	str	ip, [sp]
   185a4:	bl	8e94 <__fprintf_chk@plt>
   185a8:	ldr	r6, [r4, #20]
   185ac:	b	182dc <fputs@plt+0xf394>
   185b0:	ldr	r3, [sp, #8]
   185b4:	cmp	r3, #0
   185b8:	beq	18368 <fputs@plt+0xf420>
   185bc:	ldr	lr, [sp, #20]
   185c0:	movw	r1, #45048	; 0xaff8
   185c4:	movt	r1, #2
   185c8:	movw	r2, #1684	; 0x694
   185cc:	movt	r2, #2
   185d0:	ldr	r3, [lr]
   185d4:	ldr	r0, [r1]
   185d8:	mov	r1, #1
   185dc:	str	r7, [sp]
   185e0:	bl	8e94 <__fprintf_chk@plt>
   185e4:	ldr	r3, [r4]
   185e8:	str	r3, [sp, #12]
   185ec:	b	18368 <fputs@plt+0xf420>
   185f0:	ldr	lr, [sp, #20]
   185f4:	movw	r0, #45048	; 0xaff8
   185f8:	ldr	r3, [sp, #60]	; 0x3c
   185fc:	movt	r0, #2
   18600:	movw	r2, #1644	; 0x66c
   18604:	movt	r2, #2
   18608:	ldr	r0, [r0]
   1860c:	ldr	ip, [lr, r3]
   18610:	ldr	r3, [lr]
   18614:	str	ip, [sp]
   18618:	bl	8e94 <__fprintf_chk@plt>
   1861c:	ldr	r7, [r4, #20]
   18620:	b	1840c <fputs@plt+0xf4c4>
   18624:	ldr	r1, [sl, #4]
   18628:	cmp	r1, #1
   1862c:	beq	186e8 <fputs@plt+0xf7a0>
   18630:	ldr	r0, [sp, #16]
   18634:	bl	8e04 <strlen@plt>
   18638:	ldr	r1, [sp, #104]	; 0x68
   1863c:	ldr	r3, [sp, #16]
   18640:	cmp	r1, #0
   18644:	add	r0, r3, r0
   18648:	str	r0, [r4, #20]
   1864c:	bne	18184 <fputs@plt+0xf23c>
   18650:	b	18188 <fputs@plt+0xf240>
   18654:	ldr	r3, [sp, #8]
   18658:	cmp	r3, #0
   1865c:	beq	18688 <fputs@plt+0xf740>
   18660:	ldr	lr, [sp, #20]
   18664:	movw	r1, #45048	; 0xaff8
   18668:	movt	r1, #2
   1866c:	str	r7, [sp]
   18670:	movw	r2, #1804	; 0x70c
   18674:	movt	r2, #2
   18678:	ldr	r0, [r1]
   1867c:	mov	r1, #1
   18680:	ldr	r3, [lr]
   18684:	bl	8e94 <__fprintf_chk@plt>
   18688:	str	r7, [r4, #8]
   1868c:	ldrb	r5, [r9]
   18690:	cmp	r5, #58	; 0x3a
   18694:	movne	r5, #63	; 0x3f
   18698:	moveq	r5, #58	; 0x3a
   1869c:	b	17db4 <fputs@plt+0xee6c>
   186a0:	ldr	r3, [sp, #16]
   186a4:	str	r3, [sp, #12]
   186a8:	b	18218 <fputs@plt+0xf2d0>
   186ac:	ldr	lr, [sp, #20]
   186b0:	movw	r1, #45048	; 0xaff8
   186b4:	movt	r1, #2
   186b8:	str	r7, [sp]
   186bc:	movw	r2, #1804	; 0x70c
   186c0:	movt	r2, #2
   186c4:	ldr	r3, [lr]
   186c8:	ldr	r0, [r1]
   186cc:	mov	r1, #1
   186d0:	bl	8e94 <__fprintf_chk@plt>
   186d4:	b	184c8 <fputs@plt+0xf580>
   186d8:	mov	r3, #0
   186dc:	mov	r5, #87	; 0x57
   186e0:	str	r3, [r4, #20]
   186e4:	b	17db4 <fputs@plt+0xee6c>
   186e8:	ldr	r3, [r4]
   186ec:	cmp	r6, r3
   186f0:	ble	1870c <fputs@plt+0xf7c4>
   186f4:	ldr	r0, [sp, #20]
   186f8:	ldr	r2, [r0, r3, lsl #2]
   186fc:	add	r3, r3, #1
   18700:	str	r3, [r4]
   18704:	str	r2, [r4, #12]
   18708:	b	18630 <fputs@plt+0xf6e8>
   1870c:	ldr	r2, [sp, #8]
   18710:	cmp	r2, #0
   18714:	beq	18744 <fputs@plt+0xf7fc>
   18718:	ldr	lr, [sp, #20]
   1871c:	sub	r3, r3, #-1073741823	; 0xc0000001
   18720:	movw	r0, #45048	; 0xaff8
   18724:	movt	r0, #2
   18728:	movw	r2, #1644	; 0x66c
   1872c:	movt	r2, #2
   18730:	ldr	ip, [lr, r3, lsl #2]
   18734:	ldr	r0, [r0]
   18738:	ldr	r3, [lr]
   1873c:	str	ip, [sp]
   18740:	bl	8e94 <__fprintf_chk@plt>
   18744:	ldr	r5, [r4, #20]
   18748:	mov	r0, r5
   1874c:	bl	8e04 <strlen@plt>
   18750:	add	r0, r5, r0
   18754:	str	r0, [r4, #20]
   18758:	ldrb	r3, [r9]
   1875c:	cmp	r3, #58	; 0x3a
   18760:	bne	17cd0 <fputs@plt+0xed88>
   18764:	b	18430 <fputs@plt+0xf4e8>
   18768:	push	{r4, r5, r6, r7, r8, lr}
   1876c:	sub	sp, sp, #16
   18770:	movw	r5, #44652	; 0xae6c
   18774:	movt	r5, #2
   18778:	ldr	r8, [sp, #40]	; 0x28
   1877c:	movw	r4, #58392	; 0xe418
   18780:	ldr	r7, [sp, #44]	; 0x2c
   18784:	movt	r4, #2
   18788:	ldr	r6, [sp, #48]	; 0x30
   1878c:	ldr	ip, [r5, #4]
   18790:	ldr	lr, [r5]
   18794:	str	r4, [sp, #12]
   18798:	str	r8, [sp]
   1879c:	str	r7, [sp, #4]
   187a0:	str	r6, [sp, #8]
   187a4:	str	ip, [r4, #4]
   187a8:	str	lr, [r4]
   187ac:	bl	17afc <fputs@plt+0xebb4>
   187b0:	ldr	ip, [r4]
   187b4:	movw	r3, #58528	; 0xe4a0
   187b8:	ldr	r1, [r4, #8]
   187bc:	movt	r3, #2
   187c0:	ldr	r2, [r4, #12]
   187c4:	str	ip, [r5]
   187c8:	str	r1, [r5, #8]
   187cc:	str	r2, [r3]
   187d0:	add	sp, sp, #16
   187d4:	pop	{r4, r5, r6, r7, r8, pc}
   187d8:	push	{lr}		; (str lr, [sp, #-4]!)
   187dc:	sub	sp, sp, #20
   187e0:	mov	ip, #0
   187e4:	mov	lr, #1
   187e8:	str	ip, [sp]
   187ec:	mov	r3, ip
   187f0:	stmib	sp, {ip, lr}
   187f4:	bl	18768 <fputs@plt+0xf820>
   187f8:	add	sp, sp, #20
   187fc:	pop	{pc}		; (ldr pc, [sp], #4)
   18800:	push	{lr}		; (str lr, [sp, #-4]!)
   18804:	sub	sp, sp, #20
   18808:	mov	ip, #0
   1880c:	ldr	lr, [sp, #24]
   18810:	str	ip, [sp, #4]
   18814:	str	ip, [sp, #8]
   18818:	str	lr, [sp]
   1881c:	bl	18768 <fputs@plt+0xf820>
   18820:	add	sp, sp, #20
   18824:	pop	{pc}		; (ldr pc, [sp], #4)
   18828:	push	{r4, lr}
   1882c:	sub	sp, sp, #16
   18830:	mov	ip, #0
   18834:	ldr	r4, [sp, #24]
   18838:	ldr	lr, [sp, #28]
   1883c:	str	ip, [sp, #8]
   18840:	stm	sp, {r4, ip}
   18844:	str	lr, [sp, #12]
   18848:	bl	17afc <fputs@plt+0xebb4>
   1884c:	add	sp, sp, #16
   18850:	pop	{r4, pc}
   18854:	push	{r4, lr}
   18858:	sub	sp, sp, #16
   1885c:	mov	lr, #0
   18860:	mov	r4, #1
   18864:	ldr	ip, [sp, #24]
   18868:	stmib	sp, {r4, lr}
   1886c:	str	ip, [sp]
   18870:	bl	18768 <fputs@plt+0xf820>
   18874:	add	sp, sp, #16
   18878:	pop	{r4, pc}
   1887c:	push	{r4, r5, lr}
   18880:	sub	sp, sp, #20
   18884:	mov	ip, #0
   18888:	mov	r5, #1
   1888c:	ldr	r4, [sp, #32]
   18890:	ldr	lr, [sp, #36]	; 0x24
   18894:	stm	sp, {r4, r5, ip, lr}
   18898:	bl	17afc <fputs@plt+0xebb4>
   1889c:	add	sp, sp, #20
   188a0:	pop	{r4, r5, pc}
   188a4:	push	{r4, lr}
   188a8:	movw	r4, #44984	; 0xafb8
   188ac:	movt	r4, #2
   188b0:	sub	sp, sp, #16
   188b4:	movw	r1, #1928	; 0x788
   188b8:	movt	r1, #2
   188bc:	ldr	r3, [r4]
   188c0:	mov	r0, sp
   188c4:	str	r3, [sp, #12]
   188c8:	bl	19598 <_ZdlPv@@Base+0x910>
   188cc:	movw	r3, #45044	; 0xaff4
   188d0:	movt	r3, #2
   188d4:	mov	r0, sp
   188d8:	ldr	r1, [r3]
   188dc:	bl	19dd0 <_ZdlPv@@Base+0x1148>
   188e0:	mov	r0, sp
   188e4:	bl	19684 <_ZdlPv@@Base+0x9fc>
   188e8:	ldr	r2, [sp, #12]
   188ec:	ldr	r3, [r4]
   188f0:	cmp	r2, r3
   188f4:	bne	18900 <fputs@plt+0xf9b8>
   188f8:	add	sp, sp, #16
   188fc:	pop	{r4, pc}
   18900:	bl	8e88 <__stack_chk_fail@plt>
   18904:	mov	r0, sp
   18908:	bl	19684 <_ZdlPv@@Base+0x9fc>
   1890c:	bl	8dc8 <__cxa_end_cleanup@plt>
   18910:	push	{r4, lr}
   18914:	movw	r4, #44984	; 0xafb8
   18918:	movt	r4, #2
   1891c:	sub	sp, sp, #16
   18920:	movw	r1, #1956	; 0x7a4
   18924:	movt	r1, #2
   18928:	ldr	r3, [r4]
   1892c:	mov	r0, sp
   18930:	str	r3, [sp, #12]
   18934:	bl	19598 <_ZdlPv@@Base+0x910>
   18938:	movw	r3, #45044	; 0xaff4
   1893c:	movt	r3, #2
   18940:	mov	r0, sp
   18944:	ldr	r1, [r3]
   18948:	bl	19dd0 <_ZdlPv@@Base+0x1148>
   1894c:	mov	r0, sp
   18950:	bl	19684 <_ZdlPv@@Base+0x9fc>
   18954:	ldr	r2, [sp, #12]
   18958:	ldr	r3, [r4]
   1895c:	cmp	r2, r3
   18960:	bne	1896c <fputs@plt+0xfa24>
   18964:	add	sp, sp, #16
   18968:	pop	{r4, pc}
   1896c:	bl	8e88 <__stack_chk_fail@plt>
   18970:	mov	r0, sp
   18974:	bl	19684 <_ZdlPv@@Base+0x9fc>
   18978:	bl	8dc8 <__cxa_end_cleanup@plt>
   1897c:	subs	r3, r0, #0
   18980:	ldr	r1, [pc, #120]	; 18a00 <fputs@plt+0xfab8>
   18984:	push	{r4}		; (str r4, [sp, #-4]!)
   18988:	movw	r4, #26215	; 0x6667
   1898c:	movt	r4, #26214	; 0x6666
   18990:	blt	189c4 <fputs@plt+0xfa7c>
   18994:	smull	r2, ip, r4, r3
   18998:	asr	r2, r3, #31
   1899c:	mov	r0, r1
   189a0:	rsb	r2, r2, ip, asr #2
   189a4:	add	ip, r2, r2, lsl #2
   189a8:	sub	ip, r3, ip, lsl #1
   189ac:	subs	r3, r2, #0
   189b0:	add	r2, ip, #48	; 0x30
   189b4:	strb	r2, [r1], #-1
   189b8:	bne	18994 <fputs@plt+0xfa4c>
   189bc:	pop	{r4}		; (ldr r4, [sp], #4)
   189c0:	bx	lr
   189c4:	smull	r2, r0, r4, r3
   189c8:	asr	r2, r3, #31
   189cc:	mov	ip, r1
   189d0:	rsb	r2, r2, r0, asr #2
   189d4:	add	r0, r2, r2, lsl #2
   189d8:	sub	r0, r3, r0, lsl #1
   189dc:	subs	r3, r2, #0
   189e0:	rsb	r2, r0, #48	; 0x30
   189e4:	strb	r2, [r1], #-1
   189e8:	bne	189c4 <fputs@plt+0xfa7c>
   189ec:	mov	r3, #45	; 0x2d
   189f0:	strb	r3, [ip, #-1]
   189f4:	mov	r0, r1
   189f8:	pop	{r4}		; (ldr r4, [sp], #4)
   189fc:	bx	lr
   18a00:	andeq	lr, r2, r3, asr r4
   18a04:	ldr	r2, [pc, #56]	; 18a44 <fputs@plt+0xfafc>
   18a08:	mov	r1, r0
   18a0c:	push	{r4}		; (str r4, [sp, #-4]!)
   18a10:	movw	r4, #52429	; 0xcccd
   18a14:	movt	r4, #52428	; 0xcccc
   18a18:	umull	r0, r3, r4, r1
   18a1c:	mov	r0, r2
   18a20:	lsr	r3, r3, #3
   18a24:	add	ip, r3, r3, lsl #2
   18a28:	sub	ip, r1, ip, lsl #1
   18a2c:	subs	r1, r3, #0
   18a30:	add	r3, ip, #48	; 0x30
   18a34:	strb	r3, [r2], #-1
   18a38:	bne	18a18 <fputs@plt+0xfad0>
   18a3c:	pop	{r4}		; (ldr r4, [sp], #4)
   18a40:	bx	lr
   18a44:	andeq	lr, r2, fp, ror #8
   18a48:	push	{r4, r5, r6, lr}
   18a4c:	movw	r5, #44984	; 0xafb8
   18a50:	movt	r5, #2
   18a54:	ldrb	r2, [r0]
   18a58:	sub	sp, sp, #16
   18a5c:	ldr	r3, [r5]
   18a60:	cmp	r2, #32
   18a64:	str	r3, [sp, #12]
   18a68:	bne	18a80 <fputs@plt+0xfb38>
   18a6c:	add	r3, r0, #1
   18a70:	mov	r0, r3
   18a74:	ldrb	r2, [r3], #1
   18a78:	cmp	r2, #32
   18a7c:	beq	18a70 <fputs@plt+0xfb28>
   18a80:	movw	ip, #56052	; 0xdaf4
   18a84:	movt	ip, #2
   18a88:	ldrb	r2, [ip, r2]
   18a8c:	cmp	r2, #0
   18a90:	beq	18ba8 <fputs@plt+0xfc60>
   18a94:	ldrb	r2, [r0]
   18a98:	mov	r4, #0
   18a9c:	b	18aa4 <fputs@plt+0xfb5c>
   18aa0:	mov	r2, r3
   18aa4:	ldrb	r3, [r0, #1]
   18aa8:	add	r4, r4, r4, lsl #2
   18aac:	sub	r2, r2, #48	; 0x30
   18ab0:	add	r0, r0, #1
   18ab4:	add	r4, r2, r4, lsl #1
   18ab8:	ldrb	r2, [ip, r3]
   18abc:	mov	r1, r0
   18ac0:	cmp	r2, #0
   18ac4:	bne	18aa0 <fputs@plt+0xfb58>
   18ac8:	cmp	r3, #10
   18acc:	bne	18ba0 <fputs@plt+0xfc58>
   18ad0:	cmp	r3, #0
   18ad4:	cmpne	r3, #10
   18ad8:	movne	r3, #0
   18adc:	moveq	r3, #1
   18ae0:	beq	18bf0 <fputs@plt+0xfca8>
   18ae4:	ldrb	r2, [r1]
   18ae8:	ands	r0, r2, #223	; 0xdf
   18aec:	beq	18c1c <fputs@plt+0xfcd4>
   18af0:	cmp	r2, #10
   18af4:	beq	18c10 <fputs@plt+0xfcc8>
   18af8:	cmp	r2, #92	; 0x5c
   18afc:	addne	r2, r1, #1
   18b00:	bne	18b18 <fputs@plt+0xfbd0>
   18b04:	b	18c10 <fputs@plt+0xfcc8>
   18b08:	cmp	r3, #10
   18b0c:	beq	18b2c <fputs@plt+0xfbe4>
   18b10:	cmp	r3, #92	; 0x5c
   18b14:	beq	18b2c <fputs@plt+0xfbe4>
   18b18:	mov	r6, r2
   18b1c:	add	r2, r2, #1
   18b20:	ldrb	r3, [r6]
   18b24:	tst	r3, #223	; 0xdf
   18b28:	bne	18b08 <fputs@plt+0xfbc0>
   18b2c:	rsb	r2, r1, r6
   18b30:	mov	r0, sp
   18b34:	bl	19534 <_ZdlPv@@Base+0x8ac>
   18b38:	ldrb	r3, [r6]
   18b3c:	cmp	r3, #32
   18b40:	bne	18b50 <fputs@plt+0xfc08>
   18b44:	ldrb	r3, [r6, #1]!
   18b48:	cmp	r3, #32
   18b4c:	beq	18b44 <fputs@plt+0xfbfc>
   18b50:	cmp	r3, #0
   18b54:	cmpne	r3, #10
   18b58:	bne	18bc8 <fputs@plt+0xfc80>
   18b5c:	ldr	r3, [sp, #4]
   18b60:	ldr	r2, [sp, #8]
   18b64:	cmp	r3, r2
   18b68:	bge	18c00 <fputs@plt+0xfcb8>
   18b6c:	ldr	r2, [sp]
   18b70:	add	r0, r3, #1
   18b74:	mov	r1, #0
   18b78:	str	r0, [sp, #4]
   18b7c:	strb	r1, [r2, r3]
   18b80:	ldr	r0, [sp]
   18b84:	bl	19e74 <_ZdlPv@@Base+0x11ec>
   18b88:	mov	r0, r4
   18b8c:	bl	19eb0 <_ZdlPv@@Base+0x1228>
   18b90:	mov	r4, #1
   18b94:	mov	r0, sp
   18b98:	bl	19684 <_ZdlPv@@Base+0x9fc>
   18b9c:	b	18bac <fputs@plt+0xfc64>
   18ba0:	tst	r3, #223	; 0xdf
   18ba4:	beq	18bd0 <fputs@plt+0xfc88>
   18ba8:	mov	r4, r2
   18bac:	ldr	r1, [sp, #12]
   18bb0:	mov	r0, r4
   18bb4:	ldr	r3, [r5]
   18bb8:	cmp	r1, r3
   18bbc:	bne	18c28 <fputs@plt+0xfce0>
   18bc0:	add	sp, sp, #16
   18bc4:	pop	{r4, r5, r6, pc}
   18bc8:	mov	r4, #0
   18bcc:	b	18b94 <fputs@plt+0xfc4c>
   18bd0:	cmp	r3, #32
   18bd4:	addeq	r0, r0, #1
   18bd8:	bne	18ad0 <fputs@plt+0xfb88>
   18bdc:	mov	r1, r0
   18be0:	ldrb	r3, [r0], #1
   18be4:	cmp	r3, #32
   18be8:	beq	18bdc <fputs@plt+0xfc94>
   18bec:	b	18ad0 <fputs@plt+0xfb88>
   18bf0:	mov	r0, r4
   18bf4:	mov	r4, #1
   18bf8:	bl	19eb0 <_ZdlPv@@Base+0x1228>
   18bfc:	b	18bac <fputs@plt+0xfc64>
   18c00:	mov	r0, sp
   18c04:	bl	197d0 <_ZdlPv@@Base+0xb48>
   18c08:	ldr	r3, [sp, #4]
   18c0c:	b	18b6c <fputs@plt+0xfc24>
   18c10:	mov	r2, r3
   18c14:	mov	r6, r1
   18c18:	b	18b30 <fputs@plt+0xfbe8>
   18c1c:	mov	r2, r0
   18c20:	mov	r6, r1
   18c24:	b	18b30 <fputs@plt+0xfbe8>
   18c28:	bl	8e88 <__stack_chk_fail@plt>
   18c2c:	mov	r0, sp
   18c30:	bl	19684 <_ZdlPv@@Base+0x9fc>
   18c34:	bl	8dc8 <__cxa_end_cleanup@plt>

00018c38 <_Znwj@@Base>:
   18c38:	cmp	r0, #0
   18c3c:	push	{r3, lr}
   18c40:	moveq	r0, #1
   18c44:	bl	8e7c <malloc@plt>
   18c48:	cmp	r0, #0
   18c4c:	popne	{r3, pc}
   18c50:	movw	r3, #58512	; 0xe490
   18c54:	movt	r3, #2
   18c58:	ldr	r0, [r3]
   18c5c:	cmp	r0, #0
   18c60:	beq	18c74 <_Znwj@@Base+0x3c>
   18c64:	bl	8f54 <fputs@plt+0xc>
   18c68:	movw	r0, #2072	; 0x818
   18c6c:	movt	r0, #2
   18c70:	bl	8f54 <fputs@plt+0xc>
   18c74:	movw	r0, #2076	; 0x81c
   18c78:	movt	r0, #2
   18c7c:	bl	8f54 <fputs@plt+0xc>
   18c80:	mvn	r0, #0
   18c84:	bl	8dd4 <_exit@plt>

00018c88 <_ZdlPv@@Base>:
   18c88:	cmp	r0, #0
   18c8c:	bxeq	lr
   18c90:	b	8de0 <free@plt>
   18c94:	push	{r4, lr}
   18c98:	subs	r4, r0, #0
   18c9c:	beq	18ccc <_ZdlPv@@Base+0x44>
   18ca0:	sub	r2, r4, #1
   18ca4:	mov	r0, #0
   18ca8:	b	18cbc <_ZdlPv@@Base+0x34>
   18cac:	add	r0, r3, r0, lsl #4
   18cb0:	ands	r3, r0, #-268435456	; 0xf0000000
   18cb4:	eor	r1, r3, r0
   18cb8:	eorne	r0, r1, r3, lsr #24
   18cbc:	ldrb	r3, [r2, #1]!
   18cc0:	cmp	r3, #0
   18cc4:	bne	18cac <_ZdlPv@@Base+0x24>
   18cc8:	pop	{r4, pc}
   18ccc:	movw	r1, #2180	; 0x884
   18cd0:	mov	r0, #28
   18cd4:	movt	r1, #2
   18cd8:	bl	17060 <fputs@plt+0xe118>
   18cdc:	b	18ca0 <_ZdlPv@@Base+0x18>
   18ce0:	cmp	r0, #100	; 0x64
   18ce4:	push	{r3, r4, r5, lr}
   18ce8:	mov	r5, r0
   18cec:	bls	18d38 <_ZdlPv@@Base+0xb0>
   18cf0:	movw	r4, #2092	; 0x82c
   18cf4:	movt	r4, #2
   18cf8:	ldr	r0, [r4, #4]!
   18cfc:	cmp	r0, r5
   18d00:	bhi	18d34 <_ZdlPv@@Base+0xac>
   18d04:	cmp	r0, #0
   18d08:	bne	18cf8 <_ZdlPv@@Base+0x70>
   18d0c:	movw	r1, #58368	; 0xe400
   18d10:	movt	r1, #2
   18d14:	movw	r0, #2192	; 0x890
   18d18:	movt	r0, #2
   18d1c:	mov	r2, r1
   18d20:	mov	r3, r1
   18d24:	bl	1792c <fputs@plt+0xe9e4>
   18d28:	ldr	r0, [r4, #4]!
   18d2c:	cmp	r0, r5
   18d30:	bls	18d04 <_ZdlPv@@Base+0x7c>
   18d34:	pop	{r3, r4, r5, pc}
   18d38:	mov	r0, #101	; 0x65
   18d3c:	pop	{r3, r4, r5, pc}
   18d40:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d44:	cmp	r3, #0
   18d48:	mov	r4, r0
   18d4c:	mov	r7, r1
   18d50:	mov	r5, r2
   18d54:	ldr	r8, [sp, #40]	; 0x28
   18d58:	moveq	r6, r3
   18d5c:	bne	18e74 <_ZdlPv@@Base+0x1ec>
   18d60:	cmp	r7, #0
   18d64:	beq	18d84 <_ZdlPv@@Base+0xfc>
   18d68:	mov	r0, r7
   18d6c:	bl	8d80 <getenv@plt>
   18d70:	subs	r7, r0, #0
   18d74:	beq	18d84 <_ZdlPv@@Base+0xfc>
   18d78:	ldrb	r3, [r7]
   18d7c:	cmp	r3, #0
   18d80:	bne	18e68 <_ZdlPv@@Base+0x1e0>
   18d84:	mov	r9, #1
   18d88:	cmp	r8, #0
   18d8c:	movne	fp, #2
   18d90:	moveq	fp, #0
   18d94:	cmp	r6, #0
   18d98:	moveq	sl, r6
   18d9c:	beq	18db0 <_ZdlPv@@Base+0x128>
   18da0:	ldrb	r0, [r6]
   18da4:	cmp	r0, #0
   18da8:	moveq	sl, r0
   18dac:	bne	18e58 <_ZdlPv@@Base+0x1d0>
   18db0:	cmp	r5, #0
   18db4:	moveq	r0, r5
   18db8:	beq	18dcc <_ZdlPv@@Base+0x144>
   18dbc:	ldrb	r3, [r5]
   18dc0:	cmp	r3, #0
   18dc4:	moveq	r0, r3
   18dc8:	bne	18e4c <_ZdlPv@@Base+0x1c4>
   18dcc:	add	r9, fp, r9
   18dd0:	add	sl, r9, sl
   18dd4:	add	r0, sl, r0
   18dd8:	bl	8e58 <_Znaj@plt>
   18ddc:	cmp	r7, #0
   18de0:	mov	r3, #0
   18de4:	str	r0, [r4]
   18de8:	strb	r3, [r0]
   18dec:	beq	18dfc <_ZdlPv@@Base+0x174>
   18df0:	ldrb	r3, [r7]
   18df4:	cmp	r3, #0
   18df8:	bne	18ef0 <_ZdlPv@@Base+0x268>
   18dfc:	cmp	r8, #0
   18e00:	bne	18e88 <_ZdlPv@@Base+0x200>
   18e04:	cmp	r6, #0
   18e08:	beq	18e18 <_ZdlPv@@Base+0x190>
   18e0c:	ldrb	r3, [r6]
   18e10:	cmp	r3, #0
   18e14:	bne	18ec4 <_ZdlPv@@Base+0x23c>
   18e18:	cmp	r5, #0
   18e1c:	beq	18e38 <_ZdlPv@@Base+0x1b0>
   18e20:	ldrb	r3, [r5]
   18e24:	cmp	r3, #0
   18e28:	beq	18e38 <_ZdlPv@@Base+0x1b0>
   18e2c:	mov	r1, r5
   18e30:	ldr	r0, [r4]
   18e34:	bl	8eac <strcat@plt>
   18e38:	ldr	r0, [r4]
   18e3c:	bl	8e04 <strlen@plt>
   18e40:	str	r0, [r4, #4]
   18e44:	mov	r0, r4
   18e48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e4c:	mov	r0, r5
   18e50:	bl	8e04 <strlen@plt>
   18e54:	b	18dcc <_ZdlPv@@Base+0x144>
   18e58:	mov	r0, r6
   18e5c:	bl	8e04 <strlen@plt>
   18e60:	add	sl, r0, #1
   18e64:	b	18db0 <_ZdlPv@@Base+0x128>
   18e68:	bl	8e04 <strlen@plt>
   18e6c:	add	r9, r0, #2
   18e70:	b	18d88 <_ZdlPv@@Base+0x100>
   18e74:	movw	r0, #2212	; 0x8a4
   18e78:	movt	r0, #2
   18e7c:	bl	8d80 <getenv@plt>
   18e80:	mov	r6, r0
   18e84:	b	18d60 <_ZdlPv@@Base+0xd8>
   18e88:	ldr	r7, [r4]
   18e8c:	mov	r0, r7
   18e90:	bl	8e04 <strlen@plt>
   18e94:	movw	r3, #2224	; 0x8b0
   18e98:	movt	r3, #2
   18e9c:	ldrh	r3, [r3]
   18ea0:	strh	r3, [r7, r0]
   18ea4:	ldr	r7, [r4]
   18ea8:	mov	r0, r7
   18eac:	bl	8e04 <strlen@plt>
   18eb0:	movw	r3, #2220	; 0x8ac
   18eb4:	movt	r3, #2
   18eb8:	ldrh	r3, [r3]
   18ebc:	strh	r3, [r7, r0]
   18ec0:	b	18e04 <_ZdlPv@@Base+0x17c>
   18ec4:	mov	r1, r6
   18ec8:	ldr	r0, [r4]
   18ecc:	bl	8eac <strcat@plt>
   18ed0:	ldr	r6, [r4]
   18ed4:	mov	r0, r6
   18ed8:	bl	8e04 <strlen@plt>
   18edc:	movw	r3, #2220	; 0x8ac
   18ee0:	movt	r3, #2
   18ee4:	ldrh	r3, [r3]
   18ee8:	strh	r3, [r6, r0]
   18eec:	b	18e18 <_ZdlPv@@Base+0x190>
   18ef0:	mov	r1, r7
   18ef4:	ldr	r0, [r4]
   18ef8:	bl	8eac <strcat@plt>
   18efc:	ldr	r7, [r4]
   18f00:	mov	r0, r7
   18f04:	bl	8e04 <strlen@plt>
   18f08:	movw	r3, #2220	; 0x8ac
   18f0c:	movt	r3, #2
   18f10:	ldrh	r3, [r3]
   18f14:	strh	r3, [r7, r0]
   18f18:	b	18dfc <_ZdlPv@@Base+0x174>
   18f1c:	push	{r4, lr}
   18f20:	mov	r4, r0
   18f24:	ldr	r0, [r0]
   18f28:	cmp	r0, #0
   18f2c:	beq	18f34 <_ZdlPv@@Base+0x2ac>
   18f30:	bl	8eb8 <_ZdaPv@plt>
   18f34:	mov	r0, r4
   18f38:	pop	{r4, pc}
   18f3c:	push	{r4, r5, r6, r7, r8, lr}
   18f40:	mov	r4, r0
   18f44:	ldr	r5, [r0]
   18f48:	sub	sp, sp, #8
   18f4c:	mov	r8, r1
   18f50:	mov	r0, r5
   18f54:	bl	8e04 <strlen@plt>
   18f58:	mov	r6, r0
   18f5c:	mov	r0, r8
   18f60:	bl	8e04 <strlen@plt>
   18f64:	mov	r7, r0
   18f68:	add	r0, r6, r0
   18f6c:	add	r0, r0, #2
   18f70:	bl	8e58 <_Znaj@plt>
   18f74:	ldr	r2, [r4, #4]
   18f78:	mov	r1, r5
   18f7c:	rsb	r2, r2, r6
   18f80:	str	r0, [r4]
   18f84:	bl	8e1c <memcpy@plt>
   18f88:	ldm	r4, {r1, r3}
   18f8c:	rsb	r2, r3, r6
   18f90:	cmp	r3, #0
   18f94:	add	r3, r1, r2
   18f98:	addeq	r3, r3, #1
   18f9c:	moveq	r0, #58	; 0x3a
   18fa0:	strbeq	r0, [r1, r2]
   18fa4:	mov	r0, r3
   18fa8:	mov	r2, r7
   18fac:	mov	r1, r8
   18fb0:	bl	8e1c <memcpy@plt>
   18fb4:	ldr	r2, [r4, #4]
   18fb8:	cmp	r2, #0
   18fbc:	mov	r3, r0
   18fc0:	add	r0, r0, r7
   18fc4:	bne	18fe8 <_ZdlPv@@Base+0x360>
   18fc8:	cmp	r5, #0
   18fcc:	mov	r3, #0
   18fd0:	strb	r3, [r0]
   18fd4:	beq	19024 <_ZdlPv@@Base+0x39c>
   18fd8:	mov	r0, r5
   18fdc:	add	sp, sp, #8
   18fe0:	pop	{r4, r5, r6, r7, r8, lr}
   18fe4:	b	8eb8 <_ZdaPv@plt>
   18fe8:	mov	r2, #58	; 0x3a
   18fec:	strb	r2, [r3, r7]
   18ff0:	ldr	r2, [r4, #4]
   18ff4:	add	r3, r0, #1
   18ff8:	rsb	r1, r2, r6
   18ffc:	mov	r0, r3
   19000:	add	r1, r5, r1
   19004:	bl	8e1c <memcpy@plt>
   19008:	cmp	r5, #0
   1900c:	mov	r3, r0
   19010:	ldr	r0, [r4, #4]
   19014:	add	r0, r3, r0
   19018:	mov	r3, #0
   1901c:	strb	r3, [r0]
   19020:	bne	18fd8 <_ZdlPv@@Base+0x350>
   19024:	add	sp, sp, #8
   19028:	pop	{r4, r5, r6, r7, r8, pc}
   1902c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19030:	subs	r8, r1, #0
   19034:	mov	r4, r0
   19038:	mov	sl, r2
   1903c:	beq	191c8 <_ZdlPv@@Base+0x540>
   19040:	ldrb	r3, [r8]
   19044:	cmp	r3, #47	; 0x2f
   19048:	beq	1913c <_ZdlPv@@Base+0x4b4>
   1904c:	ldr	r5, [r4]
   19050:	ldrb	r3, [r5]
   19054:	cmp	r3, #0
   19058:	beq	1913c <_ZdlPv@@Base+0x4b4>
   1905c:	mov	r0, r8
   19060:	mov	fp, #47	; 0x2f
   19064:	bl	8e04 <strlen@plt>
   19068:	add	r9, r0, #1
   1906c:	b	19114 <_ZdlPv@@Base+0x48c>
   19070:	cmp	r5, r4
   19074:	bcs	19090 <_ZdlPv@@Base+0x408>
   19078:	movw	r0, #54384	; 0xd470
   1907c:	ldrb	r1, [r4, #-1]
   19080:	movt	r0, #1
   19084:	bl	8da4 <strchr@plt>
   19088:	cmp	r0, #0
   1908c:	beq	19170 <_ZdlPv@@Base+0x4e8>
   19090:	rsb	r7, r5, r4
   19094:	add	r0, r9, r7
   19098:	bl	8e58 <_Znaj@plt>
   1909c:	mov	r1, r5
   190a0:	mov	r2, r7
   190a4:	mov	r6, r0
   190a8:	bl	8e1c <memcpy@plt>
   190ac:	mov	r3, #0
   190b0:	add	r0, r7, r3
   190b4:	mov	r1, r8
   190b8:	add	r0, r6, r0
   190bc:	bl	8e34 <strcpy@plt>
   190c0:	mov	r0, r6
   190c4:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   190c8:	cmp	r6, #0
   190cc:	mov	r5, r0
   190d0:	beq	190dc <_ZdlPv@@Base+0x454>
   190d4:	mov	r0, r6
   190d8:	bl	8eb8 <_ZdaPv@plt>
   190dc:	movw	r1, #49400	; 0xc0f8
   190e0:	mov	r0, r5
   190e4:	movt	r1, #1
   190e8:	bl	8dbc <fopen@plt>
   190ec:	subs	r6, r0, #0
   190f0:	bne	191a8 <_ZdlPv@@Base+0x520>
   190f4:	cmp	r5, #0
   190f8:	beq	19104 <_ZdlPv@@Base+0x47c>
   190fc:	mov	r0, r5
   19100:	bl	8eb8 <_ZdaPv@plt>
   19104:	ldrb	r3, [r4]
   19108:	cmp	r3, #0
   1910c:	beq	1919c <_ZdlPv@@Base+0x514>
   19110:	add	r5, r4, #1
   19114:	mov	r0, r5
   19118:	mov	r1, #58	; 0x3a
   1911c:	bl	8da4 <strchr@plt>
   19120:	subs	r4, r0, #0
   19124:	bne	19070 <_ZdlPv@@Base+0x3e8>
   19128:	mov	r1, r4
   1912c:	mov	r0, r5
   19130:	bl	8da4 <strchr@plt>
   19134:	mov	r4, r0
   19138:	b	19070 <_ZdlPv@@Base+0x3e8>
   1913c:	movw	r1, #49400	; 0xc0f8
   19140:	mov	r0, r8
   19144:	movt	r1, #1
   19148:	bl	8dbc <fopen@plt>
   1914c:	subs	r6, r0, #0
   19150:	beq	1919c <_ZdlPv@@Base+0x514>
   19154:	cmp	sl, #0
   19158:	beq	19168 <_ZdlPv@@Base+0x4e0>
   1915c:	mov	r0, r8
   19160:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   19164:	str	r0, [sl]
   19168:	mov	r0, r6
   1916c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19170:	rsb	r7, r5, r4
   19174:	add	r0, r7, #1
   19178:	add	r0, r9, r0
   1917c:	bl	8e58 <_Znaj@plt>
   19180:	mov	r1, r5
   19184:	mov	r2, r7
   19188:	mov	r6, r0
   1918c:	bl	8e1c <memcpy@plt>
   19190:	strb	fp, [r6, r7]
   19194:	mov	r3, #1
   19198:	b	190b0 <_ZdlPv@@Base+0x428>
   1919c:	mov	r6, #0
   191a0:	mov	r0, r6
   191a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   191a8:	cmp	sl, #0
   191ac:	strne	r5, [sl]
   191b0:	bne	19168 <_ZdlPv@@Base+0x4e0>
   191b4:	cmp	r5, #0
   191b8:	beq	19168 <_ZdlPv@@Base+0x4e0>
   191bc:	mov	r0, r5
   191c0:	bl	8eb8 <_ZdaPv@plt>
   191c4:	b	19168 <_ZdlPv@@Base+0x4e0>
   191c8:	movw	r1, #2228	; 0x8b4
   191cc:	mov	r0, #98	; 0x62
   191d0:	movt	r1, #2
   191d4:	bl	17060 <fputs@plt+0xe118>
   191d8:	b	19040 <_ZdlPv@@Base+0x3b8>
   191dc:	cmp	r3, #0
   191e0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   191e4:	movw	r8, #49400	; 0xc0f8
   191e8:	movt	r8, #1
   191ec:	movne	r8, r3
   191f0:	mov	r7, r1
   191f4:	mov	r5, r0
   191f8:	mov	r1, #114	; 0x72
   191fc:	mov	r0, r8
   19200:	mov	r9, r2
   19204:	bl	8da4 <strchr@plt>
   19208:	adds	r4, r0, #0
   1920c:	movne	r4, #1
   19210:	cmp	r7, #0
   19214:	beq	19340 <_ZdlPv@@Base+0x6b8>
   19218:	movw	r1, #43760	; 0xaaf0
   1921c:	mov	r0, r7
   19220:	movt	r1, #1
   19224:	bl	8f24 <strcmp@plt>
   19228:	cmp	r0, #0
   1922c:	beq	19340 <_ZdlPv@@Base+0x6b8>
   19230:	cmp	r4, #0
   19234:	beq	19388 <_ZdlPv@@Base+0x700>
   19238:	ldrb	r3, [r7]
   1923c:	cmp	r3, #47	; 0x2f
   19240:	beq	19388 <_ZdlPv@@Base+0x700>
   19244:	ldr	r5, [r5]
   19248:	ldrb	r3, [r5]
   1924c:	cmp	r3, #0
   19250:	beq	19388 <_ZdlPv@@Base+0x700>
   19254:	mov	r0, r7
   19258:	bl	8e04 <strlen@plt>
   1925c:	add	sl, r0, #1
   19260:	b	19318 <_ZdlPv@@Base+0x690>
   19264:	cmp	r5, r4
   19268:	bcs	19284 <_ZdlPv@@Base+0x5fc>
   1926c:	movw	r0, #54384	; 0xd470
   19270:	ldrb	r1, [r4, #-1]
   19274:	movt	r0, #1
   19278:	bl	8da4 <strchr@plt>
   1927c:	cmp	r0, #0
   19280:	beq	193bc <_ZdlPv@@Base+0x734>
   19284:	rsb	fp, r5, r4
   19288:	add	r0, sl, fp
   1928c:	bl	8e58 <_Znaj@plt>
   19290:	mov	r2, fp
   19294:	mov	r1, r5
   19298:	mov	r6, r0
   1929c:	bl	8e1c <memcpy@plt>
   192a0:	mov	r2, #0
   192a4:	add	r0, fp, r2
   192a8:	mov	r1, r7
   192ac:	add	r0, r6, r0
   192b0:	bl	8e34 <strcpy@plt>
   192b4:	mov	r0, r6
   192b8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   192bc:	cmp	r6, #0
   192c0:	mov	r5, r0
   192c4:	beq	192d0 <_ZdlPv@@Base+0x648>
   192c8:	mov	r0, r6
   192cc:	bl	8eb8 <_ZdaPv@plt>
   192d0:	mov	r0, r5
   192d4:	mov	r1, r8
   192d8:	bl	8dbc <fopen@plt>
   192dc:	subs	r6, r0, #0
   192e0:	bne	193f8 <_ZdlPv@@Base+0x770>
   192e4:	bl	8f3c <__errno_location@plt>
   192e8:	cmp	r5, #0
   192ec:	mov	r6, r0
   192f0:	ldr	fp, [r0]
   192f4:	beq	19300 <_ZdlPv@@Base+0x678>
   192f8:	mov	r0, r5
   192fc:	bl	8eb8 <_ZdaPv@plt>
   19300:	cmp	fp, #2
   19304:	bne	1940c <_ZdlPv@@Base+0x784>
   19308:	ldrb	r3, [r4]
   1930c:	cmp	r3, #0
   19310:	beq	19418 <_ZdlPv@@Base+0x790>
   19314:	add	r5, r4, #1
   19318:	mov	r0, r5
   1931c:	mov	r1, #58	; 0x3a
   19320:	bl	8da4 <strchr@plt>
   19324:	subs	r4, r0, #0
   19328:	bne	19264 <_ZdlPv@@Base+0x5dc>
   1932c:	mov	r1, r4
   19330:	mov	r0, r5
   19334:	bl	8da4 <strchr@plt>
   19338:	mov	r4, r0
   1933c:	b	19264 <_ZdlPv@@Base+0x5dc>
   19340:	cmp	r9, #0
   19344:	beq	19368 <_ZdlPv@@Base+0x6e0>
   19348:	cmp	r4, #0
   1934c:	movw	r3, #2244	; 0x8c4
   19350:	movt	r3, #2
   19354:	movw	r0, #2252	; 0x8cc
   19358:	movt	r0, #2
   1935c:	movne	r0, r3
   19360:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   19364:	str	r0, [r9]
   19368:	cmp	r4, #0
   1936c:	movwne	r3, #45040	; 0xaff0
   19370:	movweq	r3, #45044	; 0xaff4
   19374:	movtne	r3, #2
   19378:	movteq	r3, #2
   1937c:	ldr	r3, [r3]
   19380:	mov	r0, r3
   19384:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19388:	mov	r1, r8
   1938c:	mov	r0, r7
   19390:	bl	8dbc <fopen@plt>
   19394:	subs	r4, r0, #0
   19398:	beq	193f0 <_ZdlPv@@Base+0x768>
   1939c:	cmp	r9, #0
   193a0:	beq	193f0 <_ZdlPv@@Base+0x768>
   193a4:	mov	r0, r7
   193a8:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   193ac:	mov	r3, r4
   193b0:	str	r0, [r9]
   193b4:	mov	r0, r3
   193b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193bc:	rsb	r3, r5, r4
   193c0:	add	r0, r3, #1
   193c4:	add	r0, sl, r0
   193c8:	mov	fp, r3
   193cc:	bl	8e58 <_Znaj@plt>
   193d0:	mov	r2, fp
   193d4:	mov	r1, r5
   193d8:	mov	r6, r0
   193dc:	bl	8e1c <memcpy@plt>
   193e0:	mov	r3, #47	; 0x2f
   193e4:	mov	r2, #1
   193e8:	strb	r3, [r6, fp]
   193ec:	b	192a4 <_ZdlPv@@Base+0x61c>
   193f0:	mov	r3, r4
   193f4:	b	19380 <_ZdlPv@@Base+0x6f8>
   193f8:	cmp	r9, #0
   193fc:	beq	19420 <_ZdlPv@@Base+0x798>
   19400:	str	r5, [r9]
   19404:	mov	r3, r6
   19408:	b	19380 <_ZdlPv@@Base+0x6f8>
   1940c:	str	fp, [r6]
   19410:	mov	r3, #0
   19414:	b	19380 <_ZdlPv@@Base+0x6f8>
   19418:	str	fp, [r6]
   1941c:	b	19380 <_ZdlPv@@Base+0x6f8>
   19420:	cmp	r5, #0
   19424:	moveq	r3, r6
   19428:	beq	19380 <_ZdlPv@@Base+0x6f8>
   1942c:	mov	r0, r5
   19430:	bl	8eb8 <_ZdaPv@plt>
   19434:	mov	r3, r6
   19438:	b	19380 <_ZdlPv@@Base+0x6f8>
   1943c:	cmp	r1, r2
   19440:	push	{r3, r4, r5, lr}
   19444:	mov	r4, r2
   19448:	mov	r5, r3
   1944c:	bge	19474 <_ZdlPv@@Base+0x7ec>
   19450:	cmp	r0, #0
   19454:	beq	1945c <_ZdlPv@@Base+0x7d4>
   19458:	bl	8eb8 <_ZdaPv@plt>
   1945c:	cmp	r4, #0
   19460:	beq	1947c <_ZdlPv@@Base+0x7f4>
   19464:	lsl	r0, r4, #1
   19468:	str	r0, [r5]
   1946c:	pop	{r3, r4, r5, lr}
   19470:	b	8e58 <_Znaj@plt>
   19474:	str	r1, [r3]
   19478:	pop	{r3, r4, r5, pc}
   1947c:	str	r4, [r5]
   19480:	mov	r0, r4
   19484:	pop	{r3, r4, r5, pc}
   19488:	cmp	r1, r3
   1948c:	push	{r3, r4, r5, r6, r7, lr}
   19490:	mov	r4, r3
   19494:	mov	r6, r2
   19498:	mov	r5, r0
   1949c:	bge	194e0 <_ZdlPv@@Base+0x858>
   194a0:	cmp	r3, #0
   194a4:	beq	194ec <_ZdlPv@@Base+0x864>
   194a8:	lsl	r0, r3, #1
   194ac:	ldr	r3, [sp, #24]
   194b0:	str	r0, [r3]
   194b4:	bl	8e58 <_Znaj@plt>
   194b8:	cmp	r6, #0
   194bc:	cmpne	r6, r4
   194c0:	mov	r7, r0
   194c4:	blt	19510 <_ZdlPv@@Base+0x888>
   194c8:	cmp	r5, #0
   194cc:	beq	19508 <_ZdlPv@@Base+0x880>
   194d0:	mov	r0, r5
   194d4:	bl	8eb8 <_ZdaPv@plt>
   194d8:	mov	r0, r7
   194dc:	pop	{r3, r4, r5, r6, r7, pc}
   194e0:	ldr	r3, [sp, #24]
   194e4:	str	r1, [r3]
   194e8:	pop	{r3, r4, r5, r6, r7, pc}
   194ec:	cmp	r0, #0
   194f0:	beq	194f8 <_ZdlPv@@Base+0x870>
   194f4:	bl	8eb8 <_ZdaPv@plt>
   194f8:	ldr	r3, [sp, #24]
   194fc:	mov	r0, #0
   19500:	str	r0, [r3]
   19504:	pop	{r3, r4, r5, r6, r7, pc}
   19508:	mov	r0, r7
   1950c:	pop	{r3, r4, r5, r6, r7, pc}
   19510:	mov	r2, r6
   19514:	mov	r1, r5
   19518:	bl	8e1c <memcpy@plt>
   1951c:	b	194c8 <_ZdlPv@@Base+0x840>
   19520:	mov	r2, #0
   19524:	str	r2, [r0]
   19528:	str	r2, [r0, #4]
   1952c:	str	r2, [r0, #8]
   19530:	bx	lr
   19534:	cmp	r2, #0
   19538:	push	{r4, r5, r6, lr}
   1953c:	mov	r4, r0
   19540:	mov	r5, r2
   19544:	mov	r6, r1
   19548:	str	r2, [r4, #4]
   1954c:	blt	19564 <_ZdlPv@@Base+0x8dc>
   19550:	bne	19574 <_ZdlPv@@Base+0x8ec>
   19554:	str	r2, [r4, #8]
   19558:	mov	r0, r4
   1955c:	str	r2, [r4]
   19560:	pop	{r4, r5, r6, pc}
   19564:	movw	r1, #2260	; 0x8d4
   19568:	mov	r0, #86	; 0x56
   1956c:	movt	r1, #2
   19570:	bl	17060 <fputs@plt+0xe118>
   19574:	lsl	r0, r5, #1
   19578:	str	r0, [r4, #8]
   1957c:	bl	8e58 <_Znaj@plt>
   19580:	mov	r1, r6
   19584:	mov	r2, r5
   19588:	str	r0, [r4]
   1958c:	bl	8e1c <memcpy@plt>
   19590:	mov	r0, r4
   19594:	pop	{r4, r5, r6, pc}
   19598:	push	{r3, r4, r5, lr}
   1959c:	subs	r5, r1, #0
   195a0:	mov	r4, r0
   195a4:	streq	r5, [r0, #4]
   195a8:	streq	r5, [r0]
   195ac:	streq	r5, [r0, #8]
   195b0:	beq	195dc <_ZdlPv@@Base+0x954>
   195b4:	mov	r0, r5
   195b8:	bl	8e04 <strlen@plt>
   195bc:	cmp	r0, #0
   195c0:	mov	r2, r0
   195c4:	str	r0, [r4, #4]
   195c8:	bne	195e4 <_ZdlPv@@Base+0x95c>
   195cc:	str	r0, [r4, #8]
   195d0:	str	r0, [r4]
   195d4:	mov	r1, r5
   195d8:	bl	8e1c <memcpy@plt>
   195dc:	mov	r0, r4
   195e0:	pop	{r3, r4, r5, pc}
   195e4:	lsl	r0, r0, #1
   195e8:	str	r0, [r4, #8]
   195ec:	bl	8e58 <_Znaj@plt>
   195f0:	ldr	r2, [r4, #4]
   195f4:	b	195d0 <_ZdlPv@@Base+0x948>
   195f8:	push	{r3, r4, r5, lr}
   195fc:	mov	r4, r0
   19600:	mov	r3, #1
   19604:	mov	r0, #2
   19608:	str	r3, [r4, #4]
   1960c:	mov	r5, r1
   19610:	str	r0, [r4, #8]
   19614:	bl	8e58 <_Znaj@plt>
   19618:	mov	r3, r0
   1961c:	mov	r0, r4
   19620:	str	r3, [r4]
   19624:	strb	r5, [r3]
   19628:	pop	{r3, r4, r5, pc}
   1962c:	push	{r3, r4, r5, lr}
   19630:	mov	r4, r0
   19634:	ldr	r0, [r1, #4]
   19638:	mov	r5, r1
   1963c:	cmp	r0, #0
   19640:	str	r0, [r4, #4]
   19644:	bne	19658 <_ZdlPv@@Base+0x9d0>
   19648:	str	r0, [r4, #8]
   1964c:	str	r0, [r4]
   19650:	mov	r0, r4
   19654:	pop	{r3, r4, r5, pc}
   19658:	lsl	r0, r0, #1
   1965c:	str	r0, [r4, #8]
   19660:	bl	8e58 <_Znaj@plt>
   19664:	ldr	r2, [r4, #4]
   19668:	cmp	r2, #0
   1966c:	str	r0, [r4]
   19670:	beq	19650 <_ZdlPv@@Base+0x9c8>
   19674:	ldr	r1, [r5]
   19678:	bl	8e1c <memcpy@plt>
   1967c:	mov	r0, r4
   19680:	pop	{r3, r4, r5, pc}
   19684:	push	{r4, lr}
   19688:	mov	r4, r0
   1968c:	ldr	r0, [r0]
   19690:	cmp	r0, #0
   19694:	beq	1969c <_ZdlPv@@Base+0xa14>
   19698:	bl	8eb8 <_ZdaPv@plt>
   1969c:	mov	r0, r4
   196a0:	pop	{r4, pc}
   196a4:	push	{r3, r4, r5, lr}
   196a8:	mov	r5, r1
   196ac:	mov	r3, r0
   196b0:	mov	r4, r0
   196b4:	ldr	r2, [r5, #4]
   196b8:	ldr	r0, [r0]
   196bc:	ldr	r1, [r3, #8]!
   196c0:	bl	1943c <_ZdlPv@@Base+0x7b4>
   196c4:	ldr	r2, [r5, #4]
   196c8:	cmp	r2, #0
   196cc:	stm	r4, {r0, r2}
   196d0:	beq	196dc <_ZdlPv@@Base+0xa54>
   196d4:	ldr	r1, [r5]
   196d8:	bl	8e1c <memcpy@plt>
   196dc:	mov	r0, r4
   196e0:	pop	{r3, r4, r5, pc}
   196e4:	push	{r4, r5, r6, lr}
   196e8:	subs	r6, r1, #0
   196ec:	mov	r4, r0
   196f0:	beq	19730 <_ZdlPv@@Base+0xaa8>
   196f4:	mov	r0, r6
   196f8:	bl	8e04 <strlen@plt>
   196fc:	mov	r3, r4
   19700:	ldr	r1, [r3, #8]!
   19704:	mov	r5, r0
   19708:	mov	r2, r0
   1970c:	ldr	r0, [r4]
   19710:	bl	1943c <_ZdlPv@@Base+0x7b4>
   19714:	str	r5, [r4, #4]
   19718:	mov	r2, r5
   1971c:	mov	r1, r6
   19720:	str	r0, [r4]
   19724:	bl	8e1c <memcpy@plt>
   19728:	mov	r0, r4
   1972c:	pop	{r4, r5, r6, pc}
   19730:	ldr	r0, [r0]
   19734:	cmp	r0, #0
   19738:	beq	19740 <_ZdlPv@@Base+0xab8>
   1973c:	bl	8eb8 <_ZdaPv@plt>
   19740:	mov	r3, #0
   19744:	mov	r0, r4
   19748:	str	r3, [r4, #4]
   1974c:	str	r3, [r4]
   19750:	str	r3, [r4, #8]
   19754:	pop	{r4, r5, r6, pc}
   19758:	push	{r3, r4, r5, lr}
   1975c:	mov	r3, r0
   19760:	mov	r4, r0
   19764:	mov	r5, r1
   19768:	mov	r2, #1
   1976c:	ldr	r1, [r3, #8]!
   19770:	ldr	r0, [r0]
   19774:	bl	1943c <_ZdlPv@@Base+0x7b4>
   19778:	mov	r2, #1
   1977c:	str	r2, [r4, #4]
   19780:	mov	r3, r0
   19784:	str	r0, [r4]
   19788:	mov	r0, r4
   1978c:	strb	r5, [r3]
   19790:	pop	{r3, r4, r5, pc}
   19794:	push	{r3, r4, r5, lr}
   19798:	mov	r5, r0
   1979c:	ldr	r0, [r0]
   197a0:	mov	r4, r1
   197a4:	cmp	r0, #0
   197a8:	beq	197b0 <_ZdlPv@@Base+0xb28>
   197ac:	bl	8eb8 <_ZdaPv@plt>
   197b0:	ldmib	r4, {r1, r2}
   197b4:	mov	r3, #0
   197b8:	ldr	r0, [r4]
   197bc:	stm	r5, {r0, r1, r2}
   197c0:	str	r3, [r4]
   197c4:	str	r3, [r4, #4]
   197c8:	str	r3, [r4, #8]
   197cc:	pop	{r3, r4, r5, pc}
   197d0:	mov	ip, r0
   197d4:	ldr	r2, [r0, #4]
   197d8:	ldr	r1, [ip, #8]!
   197dc:	push	{r4, lr}
   197e0:	sub	sp, sp, #8
   197e4:	mov	r4, r0
   197e8:	add	r3, r2, #1
   197ec:	ldr	r0, [r0]
   197f0:	str	ip, [sp]
   197f4:	bl	19488 <_ZdlPv@@Base+0x800>
   197f8:	str	r0, [r4]
   197fc:	add	sp, sp, #8
   19800:	pop	{r4, pc}
   19804:	push	{r4, r5, r6, r7, lr}
   19808:	subs	r6, r1, #0
   1980c:	sub	sp, sp, #12
   19810:	mov	r4, r0
   19814:	beq	19850 <_ZdlPv@@Base+0xbc8>
   19818:	mov	r0, r6
   1981c:	bl	8e04 <strlen@plt>
   19820:	ldr	r2, [r4, #4]
   19824:	ldr	r1, [r4, #8]
   19828:	add	r5, r2, r0
   1982c:	mov	r7, r0
   19830:	cmp	r5, r1
   19834:	bgt	1985c <_ZdlPv@@Base+0xbd4>
   19838:	ldr	r0, [r4]
   1983c:	add	r0, r0, r2
   19840:	mov	r1, r6
   19844:	mov	r2, r7
   19848:	bl	8e1c <memcpy@plt>
   1984c:	str	r5, [r4, #4]
   19850:	mov	r0, r4
   19854:	add	sp, sp, #12
   19858:	pop	{r4, r5, r6, r7, pc}
   1985c:	mov	lr, r4
   19860:	mov	r3, r5
   19864:	ldr	r0, [lr], #8
   19868:	str	lr, [sp]
   1986c:	bl	19488 <_ZdlPv@@Base+0x800>
   19870:	ldr	r2, [r4, #4]
   19874:	str	r0, [r4]
   19878:	b	1983c <_ZdlPv@@Base+0xbb4>
   1987c:	ldr	ip, [r1, #4]
   19880:	push	{r4, r5, r6, lr}
   19884:	cmp	ip, #0
   19888:	sub	sp, sp, #8
   1988c:	mov	r5, r1
   19890:	mov	r4, r0
   19894:	beq	198c4 <_ZdlPv@@Base+0xc3c>
   19898:	ldr	lr, [r0, #4]
   1989c:	ldr	r1, [r0, #8]
   198a0:	add	r6, ip, lr
   198a4:	cmp	r6, r1
   198a8:	bgt	198d0 <_ZdlPv@@Base+0xc48>
   198ac:	ldr	r0, [r0]
   198b0:	mov	r2, ip
   198b4:	add	r0, r0, lr
   198b8:	ldr	r1, [r5]
   198bc:	bl	8e1c <memcpy@plt>
   198c0:	str	r6, [r4, #4]
   198c4:	mov	r0, r4
   198c8:	add	sp, sp, #8
   198cc:	pop	{r4, r5, r6, pc}
   198d0:	mov	ip, r0
   198d4:	mov	r2, lr
   198d8:	ldr	r0, [ip], #8
   198dc:	mov	r3, r6
   198e0:	str	ip, [sp]
   198e4:	bl	19488 <_ZdlPv@@Base+0x800>
   198e8:	ldr	r2, [r5, #4]
   198ec:	ldr	lr, [r4, #4]
   198f0:	str	r0, [r4]
   198f4:	b	198b4 <_ZdlPv@@Base+0xc2c>
   198f8:	push	{r4, r5, r6, r7, lr}
   198fc:	subs	r6, r2, #0
   19900:	sub	sp, sp, #12
   19904:	mov	r4, r0
   19908:	mov	r7, r1
   1990c:	ble	1993c <_ZdlPv@@Base+0xcb4>
   19910:	ldr	r2, [r0, #4]
   19914:	ldr	r1, [r0, #8]
   19918:	add	r5, r2, r6
   1991c:	cmp	r5, r1
   19920:	bgt	19944 <_ZdlPv@@Base+0xcbc>
   19924:	ldr	r0, [r0]
   19928:	add	r0, r0, r2
   1992c:	mov	r1, r7
   19930:	mov	r2, r6
   19934:	bl	8e1c <memcpy@plt>
   19938:	str	r5, [r4, #4]
   1993c:	add	sp, sp, #12
   19940:	pop	{r4, r5, r6, r7, pc}
   19944:	mov	lr, r0
   19948:	mov	r3, r5
   1994c:	ldr	r0, [lr], #8
   19950:	str	lr, [sp]
   19954:	bl	19488 <_ZdlPv@@Base+0x800>
   19958:	ldr	r2, [r4, #4]
   1995c:	str	r0, [r4]
   19960:	b	19928 <_ZdlPv@@Base+0xca0>
   19964:	push	{r4, r5, r6, r7, r8, lr}
   19968:	mov	r6, r2
   1996c:	ldr	r5, [sp, #24]
   19970:	mov	r4, r0
   19974:	mov	r8, r1
   19978:	mov	r7, r3
   1997c:	cmp	r2, #0
   19980:	cmpge	r5, #0
   19984:	blt	199e8 <_ZdlPv@@Base+0xd60>
   19988:	add	ip, r6, r5
   1998c:	str	ip, [r4, #4]
   19990:	cmp	ip, #0
   19994:	streq	ip, [r4, #8]
   19998:	streq	ip, [r4]
   1999c:	beq	199cc <_ZdlPv@@Base+0xd44>
   199a0:	lsl	r0, ip, #1
   199a4:	str	r0, [r4, #8]
   199a8:	bl	8e58 <_Znaj@plt>
   199ac:	cmp	r6, #0
   199b0:	str	r0, [r4]
   199b4:	beq	199d4 <_ZdlPv@@Base+0xd4c>
   199b8:	mov	r1, r8
   199bc:	mov	r2, r6
   199c0:	bl	8e1c <memcpy@plt>
   199c4:	cmp	r5, #0
   199c8:	bne	199fc <_ZdlPv@@Base+0xd74>
   199cc:	mov	r0, r4
   199d0:	pop	{r4, r5, r6, r7, r8, pc}
   199d4:	mov	r1, r7
   199d8:	mov	r2, r5
   199dc:	bl	8e1c <memcpy@plt>
   199e0:	mov	r0, r4
   199e4:	pop	{r4, r5, r6, r7, r8, pc}
   199e8:	movw	r1, #2260	; 0x8d4
   199ec:	mov	r0, #212	; 0xd4
   199f0:	movt	r1, #2
   199f4:	bl	17060 <fputs@plt+0xe118>
   199f8:	b	19988 <_ZdlPv@@Base+0xd00>
   199fc:	ldr	r0, [r4]
   19a00:	mov	r1, r7
   19a04:	mov	r2, r5
   19a08:	add	r0, r0, r6
   19a0c:	bl	8e1c <memcpy@plt>
   19a10:	mov	r0, r4
   19a14:	pop	{r4, r5, r6, r7, r8, pc}
   19a18:	push	{r3, lr}
   19a1c:	ldr	r2, [r0, #4]
   19a20:	ldr	r3, [r1, #4]
   19a24:	cmp	r2, r3
   19a28:	bgt	19a50 <_ZdlPv@@Base+0xdc8>
   19a2c:	cmp	r2, #0
   19a30:	beq	19a74 <_ZdlPv@@Base+0xdec>
   19a34:	ldr	r0, [r0]
   19a38:	ldr	r1, [r1]
   19a3c:	bl	8d44 <memcmp@plt>
   19a40:	cmp	r0, #0
   19a44:	movgt	r0, #0
   19a48:	movle	r0, #1
   19a4c:	pop	{r3, pc}
   19a50:	cmp	r3, #0
   19a54:	beq	19a6c <_ZdlPv@@Base+0xde4>
   19a58:	mov	r2, r3
   19a5c:	ldr	r0, [r0]
   19a60:	ldr	r1, [r1]
   19a64:	bl	8d44 <memcmp@plt>
   19a68:	lsr	r3, r0, #31
   19a6c:	mov	r0, r3
   19a70:	pop	{r3, pc}
   19a74:	mov	r0, #1
   19a78:	pop	{r3, pc}
   19a7c:	push	{r3, lr}
   19a80:	ldr	r2, [r0, #4]
   19a84:	ldr	r3, [r1, #4]
   19a88:	cmp	r2, r3
   19a8c:	bge	19ab4 <_ZdlPv@@Base+0xe2c>
   19a90:	cmp	r2, #0
   19a94:	beq	19ad8 <_ZdlPv@@Base+0xe50>
   19a98:	ldr	r0, [r0]
   19a9c:	ldr	r1, [r1]
   19aa0:	bl	8d44 <memcmp@plt>
   19aa4:	cmp	r0, #0
   19aa8:	movgt	r0, #0
   19aac:	movle	r0, #1
   19ab0:	pop	{r3, pc}
   19ab4:	cmp	r3, #0
   19ab8:	beq	19ad0 <_ZdlPv@@Base+0xe48>
   19abc:	mov	r2, r3
   19ac0:	ldr	r0, [r0]
   19ac4:	ldr	r1, [r1]
   19ac8:	bl	8d44 <memcmp@plt>
   19acc:	lsr	r3, r0, #31
   19ad0:	mov	r0, r3
   19ad4:	pop	{r3, pc}
   19ad8:	mov	r0, #1
   19adc:	pop	{r3, pc}
   19ae0:	push	{r3, lr}
   19ae4:	ldr	r2, [r1, #4]
   19ae8:	ldr	r3, [r0, #4]
   19aec:	cmp	r3, r2
   19af0:	blt	19b14 <_ZdlPv@@Base+0xe8c>
   19af4:	cmp	r2, #0
   19af8:	beq	19b40 <_ZdlPv@@Base+0xeb8>
   19afc:	ldr	r0, [r0]
   19b00:	ldr	r1, [r1]
   19b04:	bl	8d44 <memcmp@plt>
   19b08:	mvn	r0, r0
   19b0c:	lsr	r0, r0, #31
   19b10:	pop	{r3, pc}
   19b14:	cmp	r3, #0
   19b18:	beq	19b38 <_ZdlPv@@Base+0xeb0>
   19b1c:	mov	r2, r3
   19b20:	ldr	r0, [r0]
   19b24:	ldr	r1, [r1]
   19b28:	bl	8d44 <memcmp@plt>
   19b2c:	cmp	r0, #0
   19b30:	movle	r3, #0
   19b34:	movgt	r3, #1
   19b38:	mov	r0, r3
   19b3c:	pop	{r3, pc}
   19b40:	mov	r0, #1
   19b44:	pop	{r3, pc}
   19b48:	push	{r3, lr}
   19b4c:	ldr	r2, [r1, #4]
   19b50:	ldr	r3, [r0, #4]
   19b54:	cmp	r3, r2
   19b58:	ble	19b7c <_ZdlPv@@Base+0xef4>
   19b5c:	cmp	r2, #0
   19b60:	beq	19ba8 <_ZdlPv@@Base+0xf20>
   19b64:	ldr	r0, [r0]
   19b68:	ldr	r1, [r1]
   19b6c:	bl	8d44 <memcmp@plt>
   19b70:	mvn	r0, r0
   19b74:	lsr	r0, r0, #31
   19b78:	pop	{r3, pc}
   19b7c:	cmp	r3, #0
   19b80:	beq	19ba0 <_ZdlPv@@Base+0xf18>
   19b84:	mov	r2, r3
   19b88:	ldr	r0, [r0]
   19b8c:	ldr	r1, [r1]
   19b90:	bl	8d44 <memcmp@plt>
   19b94:	cmp	r0, #0
   19b98:	movle	r3, #0
   19b9c:	movgt	r3, #1
   19ba0:	mov	r0, r3
   19ba4:	pop	{r3, pc}
   19ba8:	mov	r0, #1
   19bac:	pop	{r3, pc}
   19bb0:	push	{r4, r5, lr}
   19bb4:	subs	r5, r1, #0
   19bb8:	sub	sp, sp, #12
   19bbc:	mov	r4, r0
   19bc0:	blt	19bf4 <_ZdlPv@@Base+0xf6c>
   19bc4:	ldr	r1, [r4, #8]
   19bc8:	cmp	r5, r1
   19bcc:	ble	19be8 <_ZdlPv@@Base+0xf60>
   19bd0:	ldm	r4, {r0, r2}
   19bd4:	add	ip, r4, #8
   19bd8:	mov	r3, r5
   19bdc:	str	ip, [sp]
   19be0:	bl	19488 <_ZdlPv@@Base+0x800>
   19be4:	str	r0, [r4]
   19be8:	str	r5, [r4, #4]
   19bec:	add	sp, sp, #12
   19bf0:	pop	{r4, r5, pc}
   19bf4:	movw	r1, #2260	; 0x8d4
   19bf8:	mov	r0, #260	; 0x104
   19bfc:	movt	r1, #2
   19c00:	bl	17060 <fputs@plt+0xe118>
   19c04:	b	19bc4 <_ZdlPv@@Base+0xf3c>
   19c08:	mov	r3, #0
   19c0c:	str	r3, [r0, #4]
   19c10:	bx	lr
   19c14:	push	{r4, lr}
   19c18:	ldr	r4, [r0]
   19c1c:	cmp	r4, #0
   19c20:	beq	19c40 <_ZdlPv@@Base+0xfb8>
   19c24:	ldr	r2, [r0, #4]
   19c28:	mov	r0, r4
   19c2c:	bl	8f18 <memchr@plt>
   19c30:	cmp	r0, #0
   19c34:	beq	19c40 <_ZdlPv@@Base+0xfb8>
   19c38:	rsb	r0, r4, r0
   19c3c:	pop	{r4, pc}
   19c40:	mvn	r0, #0
   19c44:	pop	{r4, pc}
   19c48:	push	{r3, r4, r5, lr}
   19c4c:	ldm	r0, {r5, lr}
   19c50:	cmp	lr, #0
   19c54:	ble	19cb0 <_ZdlPv@@Base+0x1028>
   19c58:	add	r4, r5, lr
   19c5c:	mov	r2, r5
   19c60:	mov	ip, #0
   19c64:	ldrb	r1, [r2], #1
   19c68:	cmp	r1, #0
   19c6c:	addeq	ip, ip, #1
   19c70:	cmp	r2, r4
   19c74:	bne	19c64 <_ZdlPv@@Base+0xfdc>
   19c78:	add	r0, lr, #1
   19c7c:	rsb	r0, ip, r0
   19c80:	bl	8e58 <_Znaj@plt>
   19c84:	mov	r3, r5
   19c88:	mov	r1, r0
   19c8c:	ldrb	r2, [r3], #1
   19c90:	cmp	r2, #0
   19c94:	strbne	r2, [r1]
   19c98:	addne	r1, r1, #1
   19c9c:	cmp	r3, r4
   19ca0:	bne	19c8c <_ZdlPv@@Base+0x1004>
   19ca4:	mov	r3, #0
   19ca8:	strb	r3, [r1]
   19cac:	pop	{r3, r4, r5, pc}
   19cb0:	add	r0, lr, #1
   19cb4:	bl	8e58 <_Znaj@plt>
   19cb8:	mov	r1, r0
   19cbc:	b	19ca4 <_ZdlPv@@Base+0x101c>
   19cc0:	push	{r4, r5, r6, lr}
   19cc4:	mov	r5, r0
   19cc8:	ldr	r0, [r0, #4]
   19ccc:	ldr	ip, [r5]
   19cd0:	subs	r0, r0, #1
   19cd4:	bmi	19dac <_ZdlPv@@Base+0x1124>
   19cd8:	ldrb	r3, [ip, r0]
   19cdc:	cmp	r3, #32
   19ce0:	mov	r3, r0
   19ce4:	beq	19cf8 <_ZdlPv@@Base+0x1070>
   19ce8:	b	19d70 <_ZdlPv@@Base+0x10e8>
   19cec:	ldrb	r2, [ip, r3]
   19cf0:	cmp	r2, #32
   19cf4:	bne	19d70 <_ZdlPv@@Base+0x10e8>
   19cf8:	subs	r3, r3, #1
   19cfc:	bcs	19cec <_ZdlPv@@Base+0x1064>
   19d00:	cmp	r3, r0
   19d04:	mov	r4, ip
   19d08:	popeq	{r4, r5, r6, pc}
   19d0c:	cmp	r3, #0
   19d10:	blt	19d4c <_ZdlPv@@Base+0x10c4>
   19d14:	add	r3, r3, #1
   19d18:	ldr	r0, [r5, #8]
   19d1c:	str	r3, [r5, #4]
   19d20:	bl	8e58 <_Znaj@plt>
   19d24:	mov	r1, r4
   19d28:	ldr	r2, [r5, #4]
   19d2c:	mov	r6, r0
   19d30:	bl	8e1c <memcpy@plt>
   19d34:	ldr	r0, [r5]
   19d38:	cmp	r0, #0
   19d3c:	beq	19d44 <_ZdlPv@@Base+0x10bc>
   19d40:	bl	8eb8 <_ZdaPv@plt>
   19d44:	str	r6, [r5]
   19d48:	pop	{r4, r5, r6, pc}
   19d4c:	cmp	ip, #0
   19d50:	mov	r4, #0
   19d54:	str	r4, [r5, #4]
   19d58:	popeq	{r4, r5, r6, pc}
   19d5c:	mov	r0, ip
   19d60:	bl	8eb8 <_ZdaPv@plt>
   19d64:	str	r4, [r5]
   19d68:	str	r4, [r5, #8]
   19d6c:	pop	{r4, r5, r6, pc}
   19d70:	cmp	r3, #0
   19d74:	beq	19db4 <_ZdlPv@@Base+0x112c>
   19d78:	ldrb	r2, [ip]
   19d7c:	cmp	r2, #32
   19d80:	bne	19dc4 <_ZdlPv@@Base+0x113c>
   19d84:	add	r2, ip, #1
   19d88:	ldrb	r1, [r2]
   19d8c:	mov	r4, r2
   19d90:	sub	r3, r3, #1
   19d94:	add	r2, r2, #1
   19d98:	cmp	r1, #32
   19d9c:	beq	19d88 <_ZdlPv@@Base+0x1100>
   19da0:	cmp	r3, r0
   19da4:	bne	19d0c <_ZdlPv@@Base+0x1084>
   19da8:	pop	{r4, r5, r6, pc}
   19dac:	mov	r3, r0
   19db0:	b	19d00 <_ZdlPv@@Base+0x1078>
   19db4:	cmp	r0, #0
   19db8:	popeq	{r4, r5, r6, pc}
   19dbc:	mov	r4, ip
   19dc0:	b	19d14 <_ZdlPv@@Base+0x108c>
   19dc4:	cmp	r0, r3
   19dc8:	bne	19dbc <_ZdlPv@@Base+0x1134>
   19dcc:	pop	{r4, r5, r6, pc}
   19dd0:	push	{r4, r5, r6, lr}
   19dd4:	mov	r5, r1
   19dd8:	ldm	r0, {r4, r6}
   19ddc:	cmp	r6, #0
   19de0:	pople	{r4, r5, r6, pc}
   19de4:	add	r6, r4, r6
   19de8:	ldrb	r0, [r4], #1
   19dec:	mov	r1, r5
   19df0:	bl	8f0c <_IO_putc@plt>
   19df4:	cmp	r4, r6
   19df8:	bne	19de8 <_ZdlPv@@Base+0x1160>
   19dfc:	pop	{r4, r5, r6, pc}
   19e00:	push	{r4, r5, lr}
   19e04:	movw	r4, #58516	; 0xe494
   19e08:	sub	sp, sp, #12
   19e0c:	movt	r4, #2
   19e10:	mov	r5, r0
   19e14:	mov	r2, #12
   19e18:	str	r1, [sp]
   19e1c:	mov	r0, r4
   19e20:	mov	r1, #1
   19e24:	movw	r3, #42852	; 0xa764
   19e28:	movt	r3, #1
   19e2c:	bl	8edc <__sprintf_chk@plt>
   19e30:	mov	r0, r5
   19e34:	mov	r1, r4
   19e38:	bl	19598 <_ZdlPv@@Base+0x910>
   19e3c:	mov	r0, r5
   19e40:	add	sp, sp, #12
   19e44:	pop	{r4, r5, pc}
   19e48:	push	{r4, lr}
   19e4c:	subs	r4, r0, #0
   19e50:	beq	19e6c <_ZdlPv@@Base+0x11e4>
   19e54:	bl	8e04 <strlen@plt>
   19e58:	add	r0, r0, #1
   19e5c:	bl	8e58 <_Znaj@plt>
   19e60:	mov	r1, r4
   19e64:	bl	8e34 <strcpy@plt>
   19e68:	pop	{r4, pc}
   19e6c:	mov	r0, r4
   19e70:	pop	{r4, pc}
   19e74:	push	{r3, r4, r5, lr}
   19e78:	movw	r4, #58388	; 0xe414
   19e7c:	movt	r4, #2
   19e80:	mov	r5, r0
   19e84:	ldr	r0, [r4]
   19e88:	cmp	r0, #0
   19e8c:	beq	19ea0 <_ZdlPv@@Base+0x1218>
   19e90:	mov	r1, r5
   19e94:	bl	8f24 <strcmp@plt>
   19e98:	cmp	r0, #0
   19e9c:	popeq	{r3, r4, r5, pc}
   19ea0:	mov	r0, r5
   19ea4:	bl	19e48 <_ZdlPv@@Base+0x11c0>
   19ea8:	str	r0, [r4]
   19eac:	pop	{r3, r4, r5, pc}
   19eb0:	movw	r3, #58484	; 0xe474
   19eb4:	movt	r3, #2
   19eb8:	str	r0, [r3]
   19ebc:	bx	lr
   19ec0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   19ec4:	mov	r7, r0
   19ec8:	ldr	r6, [pc, #76]	; 19f1c <_ZdlPv@@Base+0x1294>
   19ecc:	mov	r8, r1
   19ed0:	ldr	r5, [pc, #72]	; 19f20 <_ZdlPv@@Base+0x1298>
   19ed4:	mov	r9, r2
   19ed8:	add	r6, pc, r6
   19edc:	bl	8d0c <strerror@plt-0x20>
   19ee0:	add	r5, pc, r5
   19ee4:	rsb	r6, r5, r6
   19ee8:	asrs	r6, r6, #2
   19eec:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   19ef0:	sub	r5, r5, #4
   19ef4:	mov	r4, #0
   19ef8:	add	r4, r4, #1
   19efc:	ldr	r3, [r5, #4]!
   19f00:	mov	r0, r7
   19f04:	mov	r1, r8
   19f08:	mov	r2, r9
   19f0c:	blx	r3
   19f10:	cmp	r4, r6
   19f14:	bne	19ef8 <_ZdlPv@@Base+0x1270>
   19f18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   19f1c:	andeq	r0, r1, r0, lsl r0
   19f20:			; <UNDEFINED> instruction: 0x0000ffb8
   19f24:	bx	lr

Disassembly of section .fini:

00019f28 <.fini>:
   19f28:	push	{r3, lr}
   19f2c:	pop	{r3, pc}
