# vsim -debugDB -l testbench.log -voptargs="+acc" -c testbench -do "log -r /*;run -all;" 
# Start time: 00:26:59 on Jan 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.delay_flipflop(fast)
# Loading work.flipflop(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
#                    5 first clk: a: 1 | b: 0 | c: 0
#                   15 second clk: a: 0 | b: 1 | c: 0
#                   25 third clk: a: 0 | b: 0 | c: 1
#                   35 fourth clk: a: 0 | b: 0 | c: 0
# ** Note: $finish    : ../tb/testbench.sv(27)
#    Time: 135 ns  Iteration: 0  Instance: /testbench
# End time: 00:26:59 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
