#!/bin/sh -h 
PYTHONHOME=/usr/cad/synopsys/vcs/2023.12/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/usr/cad/synopsys/vcs/2023.12/linux/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2023.12/linux/lib:/usr/cad/synopsys/vcs/2023.12/linux/lib/pylib27
export LD_LIBRARY_PATH
/usr/cad/synopsys/vcs/2023.12/linux/bin/vcsfind_create_index.exe  -z  "/home/merg112/m11202141/IC_Contest/110_IC_Contest_Preround/verilog_heir3_areaOK/simv.daidir/debug_dump/fsearch/./idents_i4CED7.xml.gz" "/home/merg112/m11202141/IC_Contest/110_IC_Contest_Preround/verilog_heir3_areaOK/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home/merg112/m11202141/IC_Contest/110_IC_Contest_Preround/verilog_heir3_areaOK/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home/merg112/m11202141/IC_Contest/110_IC_Contest_Preround/verilog_heir3_areaOK/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home/merg112/m11202141/IC_Contest/110_IC_Contest_Preround/verilog_heir3_areaOK/simv.daidir/debug_dump/fsearch/fsearch.db"
