{
  "module_name": "clk-imx8qxp.c",
  "hash_id": "d48fd4f20adb5efb61e908aff63e113a64a8e37be335ef3c4c19b6f7fb4e9696",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk-imx8qxp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include \"clk-scu.h\"\n\n#include <dt-bindings/firmware/imx/rsrc.h>\n\nstatic const char *dc0_sels[] = {\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"dc0_pll0_clk\",\n\t\"dc0_pll1_clk\",\n\t\"dc0_bypass0_clk\",\n};\n\nstatic const char * const dc1_sels[] = {\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"dc1_pll0_clk\",\n\t\"dc1_pll1_clk\",\n\t\"dc1_bypass0_clk\",\n};\n\nstatic const char * const enet0_rgmii_txc_sels[] = {\n\t\"enet0_ref_div\",\n\t\"clk_dummy\",\n};\n\nstatic const char * const enet1_rgmii_txc_sels[] = {\n\t\"enet1_ref_div\",\n\t\"clk_dummy\",\n};\n\nstatic const char * const hdmi_sels[] = {\n\t\"clk_dummy\",\n\t\"hdmi_dig_pll_clk\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"hdmi_av_pll_clk\",\n};\n\nstatic const char * const hdmi_rx_sels[] = {\n\t\"clk_dummy\",\n\t\"hdmi_rx_dig_pll_clk\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"hdmi_rx_bypass_clk\",\n};\n\nstatic const char * const lcd_pxl_sels[] = {\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"lcd_pxl_bypass_div_clk\",\n};\n\nstatic const char * const mipi_sels[] = {\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"mipi_pll_div2_clk\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n};\n\nstatic const char * const lcd_sels[] = {\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"elcdif_pll\",\n};\n\nstatic const char * const pi_pll0_sels[] = {\n\t\"clk_dummy\",\n\t\"pi_dpll_clk\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n\t\"clk_dummy\",\n};\n\nstatic int imx8qxp_clk_probe(struct platform_device *pdev)\n{\n\tstruct device_node *ccm_node = pdev->dev.of_node;\n\tconst struct imx_clk_scu_rsrc_table *rsrc_table;\n\tint ret;\n\n\trsrc_table = of_device_get_match_data(&pdev->dev);\n\tret = imx_clk_scu_init(ccm_node, rsrc_table);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\timx_clk_scu(\"a35_clk\", IMX_SC_R_A35, IMX_SC_PM_CLK_CPU);\n\timx_clk_scu(\"a53_clk\", IMX_SC_R_A53, IMX_SC_PM_CLK_CPU);\n\timx_clk_scu(\"a72_clk\", IMX_SC_R_A72, IMX_SC_PM_CLK_CPU);\n\n\t \n\timx_clk_scu(\"pwm0_clk\", IMX_SC_R_PWM_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm1_clk\", IMX_SC_R_PWM_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm2_clk\", IMX_SC_R_PWM_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm3_clk\", IMX_SC_R_PWM_3, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm4_clk\", IMX_SC_R_PWM_4, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm5_clk\", IMX_SC_R_PWM_5, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm6_clk\", IMX_SC_R_PWM_6, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm7_clk\", IMX_SC_R_PWM_7, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpt0_clk\", IMX_SC_R_GPT_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpt1_clk\", IMX_SC_R_GPT_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpt2_clk\", IMX_SC_R_GPT_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpt3_clk\", IMX_SC_R_GPT_3, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpt4_clk\", IMX_SC_R_GPT_4, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"fspi0_clk\", IMX_SC_R_FSPI_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"fspi1_clk\", IMX_SC_R_FSPI_1, IMX_SC_PM_CLK_PER);\n\n\t \n\timx_clk_scu(\"uart0_clk\", IMX_SC_R_UART_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"uart1_clk\", IMX_SC_R_UART_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"uart2_clk\", IMX_SC_R_UART_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"uart3_clk\", IMX_SC_R_UART_3, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"uart4_clk\", IMX_SC_R_UART_4, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"sim0_clk\",  IMX_SC_R_EMVSIM_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"spi0_clk\",  IMX_SC_R_SPI_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"spi1_clk\",  IMX_SC_R_SPI_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"spi2_clk\",  IMX_SC_R_SPI_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"spi3_clk\",  IMX_SC_R_SPI_3, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"can0_clk\",  IMX_SC_R_CAN_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"can1_clk\",  IMX_SC_R_CAN_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"can2_clk\",  IMX_SC_R_CAN_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"i2c0_clk\",  IMX_SC_R_I2C_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"i2c1_clk\",  IMX_SC_R_I2C_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"i2c2_clk\",  IMX_SC_R_I2C_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"i2c3_clk\",  IMX_SC_R_I2C_3, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"i2c4_clk\",  IMX_SC_R_I2C_4, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"ftm0_clk\",  IMX_SC_R_FTM_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"ftm1_clk\",  IMX_SC_R_FTM_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"adc0_clk\",  IMX_SC_R_ADC_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"adc1_clk\",  IMX_SC_R_ADC_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pwm_clk\",   IMX_SC_R_LCD_0_PWM_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"elcdif_pll\", IMX_SC_R_ELCDIF_PLL, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu2(\"lcd_clk\", lcd_sels, ARRAY_SIZE(lcd_sels), IMX_SC_R_LCD_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu2(\"lcd_pxl_clk\", lcd_pxl_sels, ARRAY_SIZE(lcd_pxl_sels), IMX_SC_R_LCD_0, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"lcd_pxl_bypass_div_clk\", IMX_SC_R_LCD_0, IMX_SC_PM_CLK_BYPASS);\n\n\t \n\timx_clk_scu(\"audio_pll0_clk\", IMX_SC_R_AUDIO_PLL_0, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"audio_pll1_clk\", IMX_SC_R_AUDIO_PLL_1, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"audio_pll_div_clk0_clk\", IMX_SC_R_AUDIO_PLL_0, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"audio_pll_div_clk1_clk\", IMX_SC_R_AUDIO_PLL_1, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"audio_rec_clk0_clk\", IMX_SC_R_AUDIO_PLL_0, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu(\"audio_rec_clk1_clk\", IMX_SC_R_AUDIO_PLL_1, IMX_SC_PM_CLK_MISC1);\n\n\t \n\timx_clk_scu(\"sdhc0_clk\", IMX_SC_R_SDHC_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"sdhc1_clk\", IMX_SC_R_SDHC_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"sdhc2_clk\", IMX_SC_R_SDHC_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"enet0_root_clk\", IMX_SC_R_ENET_0, IMX_SC_PM_CLK_PER);\n\timx_clk_divider_gpr_scu(\"enet0_ref_div\", \"enet0_root_clk\", IMX_SC_R_ENET_0, IMX_SC_C_CLKDIV);\n\timx_clk_mux_gpr_scu(\"enet0_rgmii_txc_sel\", enet0_rgmii_txc_sels, ARRAY_SIZE(enet0_rgmii_txc_sels), IMX_SC_R_ENET_0, IMX_SC_C_TXCLK);\n\timx_clk_scu(\"enet0_bypass_clk\", IMX_SC_R_ENET_0, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_gate_gpr_scu(\"enet0_ref_50_clk\", \"clk_dummy\", IMX_SC_R_ENET_0, IMX_SC_C_DISABLE_50, true);\n\timx_clk_scu(\"enet0_rgmii_rx_clk\", IMX_SC_R_ENET_0, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"enet1_root_clk\", IMX_SC_R_ENET_1, IMX_SC_PM_CLK_PER);\n\timx_clk_divider_gpr_scu(\"enet1_ref_div\", \"enet1_root_clk\", IMX_SC_R_ENET_1, IMX_SC_C_CLKDIV);\n\timx_clk_mux_gpr_scu(\"enet1_rgmii_txc_sel\", enet1_rgmii_txc_sels, ARRAY_SIZE(enet1_rgmii_txc_sels), IMX_SC_R_ENET_1, IMX_SC_C_TXCLK);\n\timx_clk_scu(\"enet1_bypass_clk\", IMX_SC_R_ENET_1, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_gate_gpr_scu(\"enet1_ref_50_clk\", \"clk_dummy\", IMX_SC_R_ENET_1, IMX_SC_C_DISABLE_50, true);\n\timx_clk_scu(\"enet1_rgmii_rx_clk\", IMX_SC_R_ENET_1, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"gpmi_io_clk\", IMX_SC_R_NAND, IMX_SC_PM_CLK_MST_BUS);\n\timx_clk_scu(\"gpmi_bch_clk\", IMX_SC_R_NAND, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"usb3_aclk_div\", IMX_SC_R_USB_2, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"usb3_bus_div\", IMX_SC_R_USB_2, IMX_SC_PM_CLK_MST_BUS);\n\timx_clk_scu(\"usb3_lpm_div\", IMX_SC_R_USB_2, IMX_SC_PM_CLK_MISC);\n\n\t \n\timx_clk_scu2(\"dc0_disp0_clk\", dc0_sels, ARRAY_SIZE(dc0_sels), IMX_SC_R_DC_0, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu2(\"dc0_disp1_clk\", dc0_sels, ARRAY_SIZE(dc0_sels), IMX_SC_R_DC_0, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu(\"dc0_pll0_clk\", IMX_SC_R_DC_0_PLL_0, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"dc0_pll1_clk\", IMX_SC_R_DC_0_PLL_1, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"dc0_bypass0_clk\", IMX_SC_R_DC_0_VIDEO0, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"dc0_bypass1_clk\", IMX_SC_R_DC_0_VIDEO1, IMX_SC_PM_CLK_BYPASS);\n\n\timx_clk_scu2(\"dc1_disp0_clk\", dc1_sels, ARRAY_SIZE(dc1_sels), IMX_SC_R_DC_1, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu2(\"dc1_disp1_clk\", dc1_sels, ARRAY_SIZE(dc1_sels), IMX_SC_R_DC_1, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu(\"dc1_pll0_clk\", IMX_SC_R_DC_1_PLL_0, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"dc1_pll1_clk\", IMX_SC_R_DC_1_PLL_1, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"dc1_bypass0_clk\", IMX_SC_R_DC_1_VIDEO0, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"dc1_bypass1_clk\", IMX_SC_R_DC_1_VIDEO1, IMX_SC_PM_CLK_BYPASS);\n\n\t \n\timx_clk_scu(\"mipi0_bypass_clk\", IMX_SC_R_MIPI_0, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"mipi0_pixel_clk\", IMX_SC_R_MIPI_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi0_lvds_pixel_clk\", IMX_SC_R_LVDS_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi0_lvds_bypass_clk\", IMX_SC_R_LVDS_0, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"mipi0_lvds_phy_clk\", IMX_SC_R_LVDS_0, IMX_SC_PM_CLK_MISC3);\n\timx_clk_scu2(\"mipi0_dsi_tx_esc_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_0, IMX_SC_PM_CLK_MST_BUS);\n\timx_clk_scu2(\"mipi0_dsi_rx_esc_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_0, IMX_SC_PM_CLK_SLV_BUS);\n\timx_clk_scu2(\"mipi0_dsi_phy_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_0, IMX_SC_PM_CLK_PHY);\n\timx_clk_scu(\"mipi0_i2c0_clk\", IMX_SC_R_MIPI_0_I2C_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi0_i2c1_clk\", IMX_SC_R_MIPI_0_I2C_1, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi0_pwm0_clk\", IMX_SC_R_MIPI_0_PWM_0, IMX_SC_PM_CLK_PER);\n\n\timx_clk_scu(\"mipi1_bypass_clk\", IMX_SC_R_MIPI_1, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"mipi1_pixel_clk\", IMX_SC_R_MIPI_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi1_lvds_pixel_clk\", IMX_SC_R_LVDS_1, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi1_lvds_bypass_clk\", IMX_SC_R_LVDS_1, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"mipi1_lvds_phy_clk\", IMX_SC_R_LVDS_1, IMX_SC_PM_CLK_MISC3);\n\n\timx_clk_scu2(\"mipi1_dsi_tx_esc_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_1, IMX_SC_PM_CLK_MST_BUS);\n\timx_clk_scu2(\"mipi1_dsi_rx_esc_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_1, IMX_SC_PM_CLK_SLV_BUS);\n\timx_clk_scu2(\"mipi1_dsi_phy_clk\", mipi_sels, ARRAY_SIZE(mipi_sels), IMX_SC_R_MIPI_1, IMX_SC_PM_CLK_PHY);\n\timx_clk_scu(\"mipi1_i2c0_clk\", IMX_SC_R_MIPI_1_I2C_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi1_i2c1_clk\", IMX_SC_R_MIPI_1_I2C_1, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"mipi1_pwm0_clk\", IMX_SC_R_MIPI_1_PWM_0, IMX_SC_PM_CLK_PER);\n\n\timx_clk_scu(\"lvds0_i2c0_clk\", IMX_SC_R_LVDS_0_I2C_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"lvds0_i2c1_clk\", IMX_SC_R_LVDS_0_I2C_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"lvds0_pwm0_clk\", IMX_SC_R_LVDS_0_PWM_0, IMX_SC_PM_CLK_PER);\n\n\timx_clk_scu(\"lvds1_i2c0_clk\", IMX_SC_R_LVDS_1_I2C_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"lvds1_i2c1_clk\", IMX_SC_R_LVDS_1_I2C_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"lvds1_pwm0_clk\", IMX_SC_R_LVDS_1_PWM_0, IMX_SC_PM_CLK_PER);\n\n\t \n\timx_clk_scu(\"mipi_csi0_core_clk\", IMX_SC_R_CSI_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi_csi0_esc_clk\",  IMX_SC_R_CSI_0, IMX_SC_PM_CLK_MISC);\n\timx_clk_scu(\"mipi_csi0_i2c0_clk\", IMX_SC_R_CSI_0_I2C_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi_csi0_pwm0_clk\", IMX_SC_R_CSI_0_PWM_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi_csi1_core_clk\", IMX_SC_R_CSI_1, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi_csi1_esc_clk\",  IMX_SC_R_CSI_1, IMX_SC_PM_CLK_MISC);\n\timx_clk_scu(\"mipi_csi1_i2c0_clk\", IMX_SC_R_CSI_1_I2C_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"mipi_csi1_pwm0_clk\", IMX_SC_R_CSI_1_PWM_0, IMX_SC_PM_CLK_PER);\n\n\t \n\timx_clk_scu(\"pi_dpll_clk\", IMX_SC_R_PI_0_PLL, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu2(\"pi_per_div_clk\", pi_pll0_sels, ARRAY_SIZE(pi_pll0_sels), IMX_SC_R_PI_0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"pi_mclk_div_clk\", IMX_SC_R_PI_0, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"pi_i2c0_div_clk\", IMX_SC_R_PI_0_I2C_0, IMX_SC_PM_CLK_PER);\n\n\t \n\timx_clk_scu(\"gpu_core0_clk\",\t IMX_SC_R_GPU_0_PID0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpu_shader0_clk\", IMX_SC_R_GPU_0_PID0, IMX_SC_PM_CLK_MISC);\n\n\timx_clk_scu(\"gpu_core1_clk\",\t IMX_SC_R_GPU_1_PID0, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"gpu_shader1_clk\", IMX_SC_R_GPU_1_PID0, IMX_SC_PM_CLK_MISC);\n\n\t  \n\timx_clk_scu(\"cm40_i2c_div\", IMX_SC_R_M4_0_I2C, IMX_SC_PM_CLK_PER);\n\timx_clk_scu(\"cm40_lpuart_div\", IMX_SC_R_M4_0_UART, IMX_SC_PM_CLK_PER);\n\n\t  \n\timx_clk_scu(\"cm41_i2c_div\", IMX_SC_R_M4_1_I2C, IMX_SC_PM_CLK_PER);\n\n\t \n\timx_clk_scu(\"hdmi_dig_pll_clk\",  IMX_SC_R_HDMI_PLL_0, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu(\"hdmi_av_pll_clk\", IMX_SC_R_HDMI_PLL_1, IMX_SC_PM_CLK_PLL);\n\timx_clk_scu2(\"hdmi_pixel_mux_clk\", hdmi_sels, ARRAY_SIZE(hdmi_sels), IMX_SC_R_HDMI, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu2(\"hdmi_pixel_link_clk\", hdmi_sels, ARRAY_SIZE(hdmi_sels), IMX_SC_R_HDMI, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu(\"hdmi_ipg_clk\", IMX_SC_R_HDMI, IMX_SC_PM_CLK_MISC4);\n\timx_clk_scu(\"hdmi_i2c0_clk\", IMX_SC_R_HDMI_I2C_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"hdmi_hdp_core_clk\", IMX_SC_R_HDMI, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu2(\"hdmi_pxl_clk\", hdmi_sels, ARRAY_SIZE(hdmi_sels), IMX_SC_R_HDMI, IMX_SC_PM_CLK_MISC3);\n\timx_clk_scu(\"hdmi_i2s_bypass_clk\", IMX_SC_R_HDMI_I2S, IMX_SC_PM_CLK_BYPASS);\n\timx_clk_scu(\"hdmi_i2s_clk\", IMX_SC_R_HDMI_I2S, IMX_SC_PM_CLK_MISC0);\n\n\t \n\timx_clk_scu(\"hdmi_rx_i2s_bypass_clk\", IMX_SC_R_HDMI_RX_BYPASS, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu(\"hdmi_rx_spdif_bypass_clk\", IMX_SC_R_HDMI_RX_BYPASS, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu(\"hdmi_rx_bypass_clk\", IMX_SC_R_HDMI_RX_BYPASS, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"hdmi_rx_i2c0_clk\", IMX_SC_R_HDMI_RX_I2C_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"hdmi_rx_pwm_clk\", IMX_SC_R_HDMI_RX_PWM_0, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu(\"hdmi_rx_spdif_clk\", IMX_SC_R_HDMI_RX, IMX_SC_PM_CLK_MISC0);\n\timx_clk_scu2(\"hdmi_rx_hd_ref_clk\", hdmi_rx_sels, ARRAY_SIZE(hdmi_rx_sels), IMX_SC_R_HDMI_RX, IMX_SC_PM_CLK_MISC1);\n\timx_clk_scu2(\"hdmi_rx_hd_core_clk\", hdmi_rx_sels, ARRAY_SIZE(hdmi_rx_sels), IMX_SC_R_HDMI_RX, IMX_SC_PM_CLK_MISC2);\n\timx_clk_scu2(\"hdmi_rx_pxl_clk\", hdmi_rx_sels, ARRAY_SIZE(hdmi_rx_sels), IMX_SC_R_HDMI_RX, IMX_SC_PM_CLK_MISC3);\n\timx_clk_scu(\"hdmi_rx_i2s_clk\", IMX_SC_R_HDMI_RX, IMX_SC_PM_CLK_MISC4);\n\n\tret = of_clk_add_hw_provider(ccm_node, imx_scu_of_clk_src_get, imx_scu_clks);\n\tif (ret)\n\t\timx_clk_scu_unregister();\n\n\treturn ret;\n}\n\nstatic const struct of_device_id imx8qxp_match[] = {\n\t{ .compatible = \"fsl,scu-clk\", },\n\t{ .compatible = \"fsl,imx8dxl-clk\", &imx_clk_scu_rsrc_imx8dxl, },\n\t{ .compatible = \"fsl,imx8qxp-clk\", &imx_clk_scu_rsrc_imx8qxp, },\n\t{ .compatible = \"fsl,imx8qm-clk\", &imx_clk_scu_rsrc_imx8qm, },\n\t{   }\n};\n\nstatic struct platform_driver imx8qxp_clk_driver = {\n\t.driver = {\n\t\t.name = \"imx8qxp-clk\",\n\t\t.of_match_table = imx8qxp_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx8qxp_clk_probe,\n};\nmodule_platform_driver(imx8qxp_clk_driver);\n\nMODULE_AUTHOR(\"Aisheng Dong <aisheng.dong@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP i.MX8QXP clock driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}