BIT,FUNC_0
BUILD_BUG_ON,FUNC_1
DEBUG_BOOT,VAR_0
IRQ_TYPE_EDGE_FALLING,VAR_1
IRQ_TYPE_LEVEL_LOW,VAR_2
MEM_FDSP_CLK_120_DISABLE,VAR_3
MEM_FDSP_CLK_120_ENABLE,VAR_4
MEM_FDSP_CODERAM_FUNC_CLK_SEL,VAR_5
PART_BOOT,VAR_6
PART_PHY_INIT,VAR_7
PART_TOP_PRCM_ELP_SOC,VAR_8
REG_CHIP_ID_B,VAR_9
TOP_FN0_CCCR_REG_32,VAR_10
WL18XX_EEPROMLESS_IND,VAR_11
WL18XX_PHY_FPGA_SPARE_1,VAR_12
WL18XX_PHY_INIT_MEM_SIZE,VAR_13
WL18XX_SCR_PAD2,VAR_14
irq_get_trigger_type,FUNC_2
wl1271_debug,FUNC_3
wl1271_info,FUNC_4
wl18xx_top_reg_read,FUNC_5
wl18xx_top_reg_write,FUNC_6
wlcore_read32,FUNC_7
wlcore_read_reg,FUNC_8
wlcore_set_partition,FUNC_9
wlcore_write32,FUNC_10
wl18xx_pre_upload,FUNC_11
wl,VAR_15
tmp,VAR_16
ret,VAR_17
irq_invert,VAR_18
