// Seed: 3199711551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_22, id_23 = id_12 ? $display(1, 1, id_13 == id_22) : 1;
  assign id_4 = 1'b0 ? id_16 : id_15;
  tri1 id_24 = 1'b0, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  always @(id_28 or posedge id_32) begin
    if (id_26 - id_17) $display(1);
  end
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri id_8,
    input wor id_9,
    output uwire id_10,
    input supply0 id_11,
    output wire id_12
);
  if (id_5) begin
    wire id_14;
  end else assign id_12 = id_2;
  wire id_15, id_16, id_17, id_18, id_19, id_20;
  module_0(
      id_20,
      id_15,
      id_18,
      id_19,
      id_19,
      id_20,
      id_19,
      id_16,
      id_20,
      id_20,
      id_16,
      id_19,
      id_15,
      id_15,
      id_20,
      id_18,
      id_18,
      id_18,
      id_19,
      id_16,
      id_16
  );
endmodule
