
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)

-- Executing script file `cpu_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../cpu_wrapper_RT2.v
Parsing Verilog input from `../../../cpu_wrapper_RT2.v' to AST representation.
Generating RTLIL representation for module `\cpu_wrapper'.
Warning: wire '\_WE' is assigned in a block at ../../../cpu_wrapper_RT2.v:308.13-308.35.
Warning: wire '\_Din' is assigned in a block at ../../../cpu_wrapper_RT2.v:309.13-309.35.
Warning: wire '\_Address' is assigned in a block at ../../../cpu_wrapper_RT2.v:310.13-310.35.
Warning: wire '\_Clk' is assigned in a block at ../../../cpu_wrapper_RT2.v:311.13-311.35.
Warning: wire '\_WE' is assigned in a block at ../../../cpu_wrapper_RT2.v:315.13-315.26.
Warning: wire '\_Din' is assigned in a block at ../../../cpu_wrapper_RT2.v:316.13-316.26.
Warning: wire '\_Address' is assigned in a block at ../../../cpu_wrapper_RT2.v:317.13-317.26.
Warning: wire '\_Clk' is assigned in a block at ../../../cpu_wrapper_RT2.v:318.13-318.31.
Warning: Replacing memory \vectOut with list of registers. See ../../../cpu_wrapper_RT2.v:82
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../source/cpu.v
Parsing Verilog input from `../../../../source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Warning: Replacing memory \AXYS with list of registers. See ../../../../source/cpu.v:546
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../source/ALU8.v
Parsing Verilog input from `../../../../source/ALU8.v' to AST representation.
Generating RTLIL representation for module `\ALU8'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

4.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5. Executing SYNTH_XILINX pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

5.3.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1690 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1686 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1668 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1664 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:101$1114 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:71$1102 in module ALU8.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:71$1102 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:56$1098 in module ALU8.
Marked 2 switch rules as full_case in process $proc$../../../../source/ALU8.v:56$1098 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:0$1083 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:0$1083 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1309$1078 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1303$1077 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:1288$1072 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1288$1072 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1282$1071 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1255$1058 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1241$1055 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1213$1052 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1201$1049 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1190$1046 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1177$1043 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1165$1040 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1154$1035 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1143$1030 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1131$1027 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1121$1024 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1108$1021 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1095$1018 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1081$1015 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1056$1012 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1034$1009 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1013$1006 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1007$1004 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:900$991 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:889$988 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:875$978 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:853$973 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:839$970 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:823$965 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:804$956 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:790$948 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:768$939 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:731$928 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:698$927 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:656$924 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:646$923 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:636$917 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:608$915 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:559$911 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:543$899 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:527$898 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:527$898 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:513$897 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:513$897 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:500$895 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:482$892 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:454$891 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:433$886 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:417$875 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:365$874 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:349$872 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:323$867 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:296$861 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:323$338 in module cpu_wrapper.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:304$337 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:268$333 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:247$330 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:209$327 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:188$324 in module cpu_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:135$323 in module cpu_wrapper.
Marked 4 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:115$319 in module cpu_wrapper.
Removed 1 dead cases from process $proc$../../../cpu_wrapper_RT2.v:61$271 in module cpu_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../cpu_wrapper_RT2.v:61$271 in module cpu_wrapper.
Removed a total of 7 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 372 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2164'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2157'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2150'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2147'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2140'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2113'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2112'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2111'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2110'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2013'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2012'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2011'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2010'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1892'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1855'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1819'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1801'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1729'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1725'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1711'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1707'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1693'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667'.
  Set init value: \Q = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:1301$1093'.
  Set init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:72$1092'.
  Set init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:55$1091'.
  Set init value: \N = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:54$1090'.
  Set init value: \V = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:53$1089'.
  Set init value: \D = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:52$1088'.
  Set init value: \I = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:51$1087'.
  Set init value: \Z = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:50$1086'.
  Set init value: \C = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705'.
Found async reset \reset in `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1309$1078'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1303$1077'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1282$1071'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1241$1055'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1213$1052'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1201$1049'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1190$1046'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1177$1043'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1165$1040'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1154$1035'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1143$1030'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1131$1027'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1121$1024'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1108$1021'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1095$1018'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1081$1015'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1056$1012'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1034$1009'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1013$1006'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1007$1004'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:900$991'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:889$988'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:875$978'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:853$973'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:839$970'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:823$965'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:804$956'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:790$948'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:768$939'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:646$923'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:543$899'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:500$895'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:417$875'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:349$872'.
Found async reset \reset in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
Found async reset \reset in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
Found async reset \reset in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:209$327'.
Found async reset \reset in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
Found async reset \reset in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~145 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2164'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2163'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2157'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2156'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2150'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2149'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2147'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2146'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2140'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2139'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2113'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2112'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2111'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2110'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
     1/8: $1$lookahead\mem_d$2034[63:0]$2051
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$2025[5:0]$2047
     3/8: $1$lookahead\mem_c$2033[63:0]$2050
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$2024[5:0]$2046
     5/8: $1$lookahead\mem_b$2032[63:0]$2049
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$2023[5:0]$2045
     7/8: $1$lookahead\mem_a$2031[63:0]$2048
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$2022[5:0]$2044
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2013'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2012'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2011'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2010'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
     1/8: $1$lookahead\mem_d$1914[63:0]$1931
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1897[31:0]$1927
     3/8: $1$lookahead\mem_c$1913[63:0]$1930
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1896[31:0]$1926
     5/8: $1$lookahead\mem_b$1912[63:0]$1929
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1895[31:0]$1925
     7/8: $1$lookahead\mem_a$1911[63:0]$1928
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1894[31:0]$1924
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1892'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
     1/2: $1$lookahead\mem$1861[127:0]$1866
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1857[6:0]$1865
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1855'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
     1/2: $1$lookahead\mem$1824[63:0]$1829
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1820[5:0]$1828
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1819'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
     1/2: $1$lookahead\mem$1806[31:0]$1811
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1802[4:0]$1810
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1801'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
     1/2: $1$lookahead\mem$1776[31:0]$1781
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1772[4:0]$1780
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1729'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1725'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1711'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1707'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1693'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1690'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1686'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1668'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1664'.
     1/1: $0\Q[0:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
     1/6: $0\BI7[0:0]
     2/6: $0\AI7[0:0]
     3/6: $0\OUT[7:0]
     4/6: $0\HC[0:0]
     5/6: $0\N[0:0]
     6/6: $0\CO[0:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:93$1109'.
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:71$1102'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:56$1098'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1301$1093'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:72$1092'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:55$1091'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:54$1090'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:53$1089'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:52$1088'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:51$1087'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:50$1086'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:0$1083'.
     1/1: $1$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$859_DATA[7:0]$1085
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1309$1078'.
     1/1: $0\NMI_edge[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1303$1077'.
     1/1: $0\NMI_1[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1288$1072'.
     1/1: $1\cond_true[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1282$1071'.
     1/1: $0\cond_code[2:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
     1/10: $0\brk[0:0]
     2/10: $0\clv[0:0]
     3/10: $0\sei[0:0]
     4/10: $0\cli[0:0]
     5/10: $0\sed[0:0]
     6/10: $0\cld[0:0]
     7/10: $0\sec[0:0]
     8/10: $0\clc[0:0]
     9/10: $0\php[0:0]
    10/10: $0\plp[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1241$1055'.
     1/1: $0\bit_ins[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1213$1052'.
     1/1: $0\op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1201$1049'.
     1/1: $0\rotate[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1190$1046'.
     1/1: $0\shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1177$1043'.
     1/1: $0\compare[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1165$1040'.
     1/1: $0\shift[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1154$1035'.
     1/1: $0\adc_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1143$1030'.
     1/1: $0\adc_sbc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1131$1027'.
     1/1: $0\inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1121$1024'.
     1/1: $0\load_only[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1108$1021'.
     1/1: $0\write_back[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1095$1018'.
     1/1: $0\store[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1081$1015'.
     1/1: $0\index_y[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1056$1012'.
     1/1: $0\src_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1034$1009'.
     1/1: $0\dst_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1013$1006'.
     1/1: $0\load_reg[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1007$1004'.
     1/1: $0\res[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:900$991'.
     1/1: $0\state[5:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:889$988'.
     1/1: $0\DIHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:875$978'.
     1/2: $0\IRHOLD_valid[0:0]
     2/2: $0\IRHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:853$973'.
     1/1: $0\V[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:839$970'.
     1/1: $0\D[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:823$965'.
     1/1: $0\I[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:804$956'.
     1/1: $0\N[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:790$948'.
     1/1: $0\Z[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:768$939'.
     1/1: $0\C[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:731$928'.
     1/1: $1\CI[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:698$927'.
     1/1: $1\BI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:656$924'.
     1/1: $1\AI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:646$923'.
     1/1: $0\backwards[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:636$917'.
     1/1: $1\alu_shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:608$915'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:559$911'.
     1/1: $1\regsel[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:543$899'.
     1/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_ADDR[1:0]$905
     2/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_DATA[7:0]$906
     3/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_DATA[7:0]$903
     4/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_ADDR[1:0]$902
     5/8: $0\AXYS[3][7:0]
     6/8: $0\AXYS[2][7:0]
     7/8: $0\AXYS[1][7:0]
     8/8: $0\AXYS[0][7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:527$898'.
     1/1: $1\ADJH[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:513$897'.
     1/1: $1\ADJL[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:500$895'.
     1/1: $0\adj_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:482$892'.
     1/1: $1\write_register[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:454$891'.
     1/1: $1\WE[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:433$886'.
     1/1: $1\DO[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:417$875'.
     1/2: $0\ABH[7:0]
     2/2: $0\ABL[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:365$874'.
     1/1: $1\AB[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:349$872'.
     1/1: $0\PC[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:323$867'.
     1/2: $2\PC_inc[0:0]
     2/2: $1\PC_inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:296$861'.
     1/2: $2\PC_temp[15:0]
     2/2: $1\PC_temp[15:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
     1/4: $1$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$344
     2/4: $1$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_DATA[7:0]$343
     3/4: $1$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_ADDR[15:0]$342
     4/4: $0\DI_M[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
     1/4: $1\_Clk[0:0]
     2/4: $1\_Address[15:0]
     3/4: $1\_Din[7:0]
     4/4: $1\_WE[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
     1/3: $0\Kbd_Ctl[7:0] [7]
     2/3: $0\Kbd_Ctl[7:0] [6:0]
     3/3: $0\Kbd_Reg[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
     1/3: $0\Set_Kbd_Ctl[0:0]
     2/3: $0\Kbd_Wr1[0:0]
     3/3: $0\Kbd_Wr0[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:209$327'.
     1/1: $0\Dsp_Reg[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
     1/3: $0\Dsp_Clr_Ctl[0:0]
     2/3: $0\Dsp_Rd1[0:0]
     3/3: $0\Dsp_Rd0[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:135$323'.
     1/3: $3\DI[7:0]
     2/3: $2\DI[7:0]
     3/3: $1\DI[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
     1/3: $0\Dsp_Reg_Sel[0:0]
     2/3: $0\Kbd_Ctl_Sel[0:0]
     3/3: $0\Kbd_Reg_Sel[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
     1/38: $3$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_DATA[7:0]$318
     2/38: $2$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$317
     3/38: $2$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_DATA[7:0]$316
     4/38: $2$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_ADDR[2:0]$315
     5/38: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_DATA[7:0]$314
     6/38: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_ADDR[1:0]$313
     7/38: $0\Mem_Emu_Adr[15:0] [15:8]
     8/38: $0\Mem_Emu_Adr[15:0] [7:0]
     9/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:74$9[7:0]$295
    10/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:73$8[7:0]$294
    11/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:70$7[7:0]$293
    12/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:69$6[7:0]$292
    13/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:68$5[7:0]$291
    14/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:67$4[7:0]$290
    15/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:66$3[7:0]$289
    16/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:65$2[7:0]$288
    17/38: $1$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$299
    18/38: $1$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_DATA[7:0]$298
    19/38: $1$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_ADDR[2:0]$297
    20/38: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_DATA[7:0]$287
    21/38: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_ADDR[1:0]$286
    22/38: $0\vectOut[3][7:0]
    23/38: $0\vectOut[2][7:0]
    24/38: $0\vectOut[1][7:0]
    25/38: $0\vectOut[0][7:0]
    26/38: $0\Mem_Emu_Din[7:0]
    27/38: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:75$10[7:0]$296
    28/38: $0\Mem_Emu_Wen[0:0]
    29/38: $0\Mem_Emu_Ena[0:0]
    30/38: $0\Mem_Emu_Clk[0:0]
    31/38: $0\Dsp_Rd[0:0]
    32/38: $0\Kbd_Wr[0:0]
    33/38: $0\Kbd_In[7:0]
    34/38: $0\reset[0:0]
    35/38: $0\RDY[0:0]
    36/38: $0\NMI[0:0]
    37/38: $0\IRQ[0:0]
    38/38: $0\Dout_emu[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:20$269'.

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALU8.\temp_l' from process `\ALU8.$proc$../../../../source/ALU8.v:93$1109'.
No latch inferred for signal `\ALU8.\temp_h' from process `\ALU8.$proc$../../../../source/ALU8.v:93$1109'.
No latch inferred for signal `\ALU8.\temp_BI' from process `\ALU8.$proc$../../../../source/ALU8.v:71$1102'.
No latch inferred for signal `\ALU8.\temp_logic' from process `\ALU8.$proc$../../../../source/ALU8.v:56$1098'.
No latch inferred for signal `\cpu.$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$859_DATA' from process `\cpu.$proc$../../../../source/cpu.v:0$1083'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$../../../../source/cpu.v:1288$1072'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$../../../../source/cpu.v:731$928'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$../../../../source/cpu.v:698$927'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$../../../../source/cpu.v:656$924'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$../../../../source/cpu.v:636$917'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$../../../../source/cpu.v:608$915'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$../../../../source/cpu.v:559$911'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$../../../../source/cpu.v:527$898'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$../../../../source/cpu.v:513$897'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$../../../../source/cpu.v:482$892'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$../../../../source/cpu.v:454$891'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$../../../../source/cpu.v:433$886'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$../../../../source/cpu.v:365$874'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$../../../../source/cpu.v:323$867'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$../../../../source/cpu.v:296$861'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:335$13_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:336$14_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:337$15_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:338$16_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:339$17_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:340$18_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:341$19_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:342$20_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:343$21_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:344$22_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:345$23_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:346$24_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:347$25_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:348$26_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:349$27_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:350$28_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:351$29_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:352$30_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:353$31_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:354$32_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:355$33_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:356$34_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:357$35_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:358$36_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:359$37_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:360$38_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:361$39_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:362$40_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:363$41_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:364$42_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:365$43_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:366$44_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:367$45_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:368$46_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:369$47_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:370$48_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:371$49_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:372$50_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:373$51_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:374$52_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:375$53_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:376$54_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:377$55_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:378$56_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:379$57_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:380$58_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:381$59_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:382$60_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:383$61_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:384$62_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:385$63_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:386$64_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:387$65_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:388$66_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:389$67_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:390$68_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:391$69_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:392$70_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:393$71_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:394$72_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:395$73_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:396$74_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:397$75_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:398$76_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:399$77_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:400$78_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:401$79_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:402$80_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:403$81_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:404$82_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:405$83_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:406$84_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:407$85_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:408$86_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:409$87_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:410$88_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:411$89_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:412$90_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:413$91_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:414$92_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:415$93_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:416$94_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:417$95_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:418$96_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:419$97_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:420$98_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:421$99_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:422$100_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:423$101_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:424$102_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:425$103_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:426$104_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:427$105_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:428$106_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:429$107_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:430$108_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:431$109_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:432$110_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:433$111_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:434$112_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:435$113_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:436$114_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:437$115_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:438$116_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:439$117_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:440$118_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:441$119_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:442$120_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:443$121_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:444$122_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:445$123_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:446$124_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:447$125_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:448$126_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:449$127_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:450$128_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:451$129_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:452$130_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:453$131_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:454$132_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:455$133_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:456$134_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:457$135_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:458$136_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:459$137_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:460$138_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:461$139_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:462$140_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:463$141_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:464$142_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:465$143_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:466$144_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:467$145_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:468$146_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:469$147_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:470$148_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:471$149_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:472$150_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:473$151_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:474$152_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:475$153_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:476$154_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:477$155_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:478$156_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:479$157_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:480$158_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:481$159_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:482$160_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:483$161_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:484$162_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:485$163_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:486$164_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:487$165_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:488$166_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:489$167_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:490$168_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:491$169_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:492$170_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:493$171_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:494$172_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:495$173_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:496$174_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:497$175_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:498$176_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:499$177_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:500$178_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:501$179_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:502$180_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:503$181_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:504$182_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:505$183_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:506$184_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:507$185_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:508$186_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:509$187_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:510$188_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:511$189_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:512$190_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:513$191_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:514$192_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:515$193_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:516$194_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:517$195_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:518$196_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:519$197_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:520$198_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:521$199_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:522$200_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:523$201_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:524$202_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:525$203_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:526$204_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:527$205_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:528$206_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:529$207_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:530$208_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:531$209_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:532$210_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:533$211_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:534$212_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:535$213_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:536$214_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:537$215_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:538$216_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:539$217_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:540$218_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:541$219_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:542$220_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:543$221_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:544$222_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:545$223_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:546$224_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:547$225_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:548$226_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:549$227_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:550$228_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:551$229_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:552$230_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:553$231_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:554$232_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:555$233_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:556$234_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:557$235_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:558$236_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:559$237_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:560$238_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:561$239_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:562$240_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:563$241_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:564$242_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:565$243_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:566$244_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:567$245_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:568$246_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:569$247_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:570$248_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:571$249_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:572$250_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:573$251_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:574$252_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:575$253_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:576$254_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:577$255_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:578$256_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:579$257_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:580$258_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:581$259_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:582$260_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:583$261_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:584$262_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:585$263_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:586$264_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:587$265_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:588$266_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:589$267_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:590$268_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
No latch inferred for signal `\cpu_wrapper.\_Address' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
No latch inferred for signal `\cpu_wrapper.\_Din' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
No latch inferred for signal `\cpu_wrapper.\_WE' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
No latch inferred for signal `\cpu_wrapper.\_Clk' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
No latch inferred for signal `\cpu_wrapper.\DI' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:135$323'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2163'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2156'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2149'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2146'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2139'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$2022' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$2023' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$2024' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$2025' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$2031' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$2032' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$2033' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$2034' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3043' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1894' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1895' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1896' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1897' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$1911' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$1912' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$1913' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$1914' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1857' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$1861' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1820' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$1824' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
  created $dff cell `$procdff$3058' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1802' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
  created $dff cell `$procdff$3059' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$1806' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
  created $dff cell `$procdff$3060' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1772' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$1776' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726'.
  created $adff cell `$procdff$3064' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723'.
  created $adff cell `$procdff$3065' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708'.
  created $adff cell `$procdff$3066' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705'.
  created $adff cell `$procdff$3067' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1690'.
  created $dff cell `$procdff$3068' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1686'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1668'.
  created $dff cell `$procdff$3070' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1664'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\ALU8.\CO' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3072' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\N' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3073' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\HC' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3074' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\OUT' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3075' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\AI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3076' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\BI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
  created $adff cell `$procdff$3077' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$../../../../source/cpu.v:1309$1078'.
  created $adff cell `$procdff$3078' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$../../../../source/cpu.v:1303$1077'.
  created $adff cell `$procdff$3079' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$../../../../source/cpu.v:1282$1071'.
  created $adff cell `$procdff$3080' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3081' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3082' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3083' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3084' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3085' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3086' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3087' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3088' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3089' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
  created $adff cell `$procdff$3090' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$../../../../source/cpu.v:1241$1055'.
  created $adff cell `$procdff$3091' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$../../../../source/cpu.v:1213$1052'.
  created $adff cell `$procdff$3092' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$../../../../source/cpu.v:1201$1049'.
  created $adff cell `$procdff$3093' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$../../../../source/cpu.v:1190$1046'.
  created $adff cell `$procdff$3094' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$../../../../source/cpu.v:1177$1043'.
  created $adff cell `$procdff$3095' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$../../../../source/cpu.v:1165$1040'.
  created $adff cell `$procdff$3096' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$../../../../source/cpu.v:1154$1035'.
  created $adff cell `$procdff$3097' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$../../../../source/cpu.v:1143$1030'.
  created $adff cell `$procdff$3098' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$../../../../source/cpu.v:1131$1027'.
  created $adff cell `$procdff$3099' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$../../../../source/cpu.v:1121$1024'.
  created $adff cell `$procdff$3100' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$../../../../source/cpu.v:1108$1021'.
  created $adff cell `$procdff$3101' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$../../../../source/cpu.v:1095$1018'.
  created $adff cell `$procdff$3102' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$../../../../source/cpu.v:1081$1015'.
  created $adff cell `$procdff$3103' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$../../../../source/cpu.v:1056$1012'.
  created $adff cell `$procdff$3104' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$../../../../source/cpu.v:1034$1009'.
  created $adff cell `$procdff$3105' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$../../../../source/cpu.v:1013$1006'.
  created $adff cell `$procdff$3106' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$../../../../source/cpu.v:1007$1004'.
  created $adff cell `$procdff$3107' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$../../../../source/cpu.v:900$991'.
  created $adff cell `$procdff$3108' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$../../../../source/cpu.v:889$988'.
  created $adff cell `$procdff$3109' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$../../../../source/cpu.v:875$978'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$../../../../source/cpu.v:875$978'.
  created $adff cell `$procdff$3113' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$../../../../source/cpu.v:853$973'.
  created $adff cell `$procdff$3114' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$../../../../source/cpu.v:839$970'.
  created $adff cell `$procdff$3115' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$../../../../source/cpu.v:823$965'.
  created $adff cell `$procdff$3116' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$../../../../source/cpu.v:804$956'.
  created $adff cell `$procdff$3117' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$../../../../source/cpu.v:790$948'.
  created $adff cell `$procdff$3118' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$../../../../source/cpu.v:768$939'.
  created $adff cell `$procdff$3119' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$../../../../source/cpu.v:646$923'.
  created $adff cell `$procdff$3120' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[0]' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3121' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[1]' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3122' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[2]' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3123' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[3]' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3124' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_ADDR' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3125' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$860_DATA' using process `\cpu.$proc$../../../../source/cpu.v:543$899'.
  created $adff cell `$procdff$3126' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$../../../../source/cpu.v:500$895'.
  created $adff cell `$procdff$3127' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$../../../../source/cpu.v:417$875'.
  created $adff cell `$procdff$3128' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$../../../../source/cpu.v:417$875'.
  created $adff cell `$procdff$3129' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$../../../../source/cpu.v:349$872'.
  created $adff cell `$procdff$3130' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\DI_M' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Kbd_Reg' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
  created $adff cell `$procdff$3135' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Kbd_Ctl' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
  created $adff cell `$procdff$3136' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Kbd_Wr0' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
  created $adff cell `$procdff$3137' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Kbd_Wr1' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
  created $adff cell `$procdff$3138' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Set_Kbd_Ctl' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
  created $adff cell `$procdff$3139' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dsp_Reg' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:209$327'.
  created $adff cell `$procdff$3140' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dsp_Rd0' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
  created $adff cell `$procdff$3141' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dsp_Rd1' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
  created $adff cell `$procdff$3142' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dsp_Clr_Ctl' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
  created $adff cell `$procdff$3143' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Kbd_Reg_Sel' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
  created $adff cell `$procdff$3144' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Kbd_Ctl_Sel' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
  created $adff cell `$procdff$3145' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dsp_Reg_Sel' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
  created $adff cell `$procdff$3146' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dout_emu' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IRQ' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\cpu_wrapper.\NMI' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\cpu_wrapper.\RDY' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\cpu_wrapper.\reset' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Kbd_In' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Kbd_Wr' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Dsp_Rd' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Clk' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Ena' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Wen' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Adr' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Din' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[0]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[1]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[2]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[3]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:65$2' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:66$3' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:67$4' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:68$5' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:69$6' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:70$7' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:73$8' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:74$9' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT2.v:75$10' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\cpu_wrapper.\counter' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:20$269'.
  created $dff cell `$procdff$3178' with positive edge clock.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2164'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2163'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2163'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2157'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2156'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2156'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2150'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2149'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2147'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2146'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2146'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2140'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2139'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2113'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2112'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2111'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2110'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2035'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2013'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2012'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2011'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2010'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1915'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1892'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1862'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1855'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1825'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1819'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1807'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1801'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1777'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1729'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1726'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1725'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1723'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1711'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1708'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1707'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1705'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1693'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1690'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1690'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1686'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1686'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1668'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1668'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1664'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1664'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:101$1114'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:101$1114'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:93$1109'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:71$1102'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:71$1102'.
Found and cleaned up 2 empty switches in `\ALU8.$proc$../../../../source/ALU8.v:56$1098'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:56$1098'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1301$1093'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:72$1092'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:55$1091'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:54$1090'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:53$1089'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:52$1088'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:51$1087'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:50$1086'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:0$1083'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:0$1083'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1309$1078'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1309$1078'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1303$1077'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1288$1072'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1288$1072'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1282$1071'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1282$1071'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1255$1058'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1255$1058'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1241$1055'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1241$1055'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1213$1052'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1213$1052'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1201$1049'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1201$1049'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1190$1046'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1190$1046'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1177$1043'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1177$1043'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1165$1040'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1165$1040'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1154$1035'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1154$1035'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1143$1030'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1143$1030'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1131$1027'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1131$1027'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1121$1024'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1121$1024'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1108$1021'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1108$1021'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1095$1018'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1095$1018'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1081$1015'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1081$1015'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1056$1012'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1056$1012'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1034$1009'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1034$1009'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1013$1006'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1013$1006'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1007$1004'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1007$1004'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:900$991'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:900$991'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:889$988'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:889$988'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:875$978'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:875$978'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:853$973'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:853$973'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:839$970'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:839$970'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:823$965'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:823$965'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:804$956'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:804$956'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:790$948'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:790$948'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:768$939'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:768$939'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:731$928'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:731$928'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:698$927'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:698$927'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:656$924'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:656$924'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:646$923'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:646$923'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:636$917'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:636$917'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:608$915'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:608$915'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:559$911'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:559$911'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:543$899'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:543$899'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:527$898'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:527$898'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:513$897'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:513$897'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:500$895'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:482$892'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:482$892'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:454$891'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:454$891'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:433$886'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:433$886'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:417$875'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:417$875'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:365$874'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:365$874'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:349$872'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:349$872'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:323$867'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:323$867'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:296$861'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:296$861'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:0$602'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:323$338'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:304$337'.
Found and cleaned up 2 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:268$333'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:247$330'.
Found and cleaned up 2 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:209$327'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:209$327'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:188$324'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:135$323'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:135$323'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:115$319'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:61$271'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT2.v:20$269'.
Cleaned up 145 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8.
<suppressed ~2 debug messages>
Optimizing module cpu.
<suppressed ~11 debug messages>
Optimizing module cpu_wrapper.
<suppressed ~1 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module ALU8.
Deleting now unused module cpu.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 40 unused cells and 954 unused wires.
<suppressed ~49 debug messages>

5.10. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Warning: Wire cpu_wrapper.\IO_Req is used but has no driver.
Found and reported 1 problems.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~822 debug messages>
Removed a total of 274 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2777.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2792.
    dead port 1/2 on $mux $procmux$2848.
    dead port 1/2 on $mux $procmux$2851.
    dead port 1/2 on $mux $procmux$2857.
    dead port 1/2 on $mux $procmux$2877.
    dead port 1/2 on $mux $procmux$2880.
    dead port 1/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$2892.
    dead port 1/2 on $mux $procmux$2898.
Removed 10 multiplexer ports.
<suppressed ~111 debug messages>

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2479: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y $flatten\u_cpu.$procmux$2528_CMP $flatten\u_cpu.$procmux$2527_CMP $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2522_CMP $flatten\u_cpu.$procmux$2521_CMP $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2515_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y $flatten\u_cpu.$procmux$2502_CMP $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2492_CMP $auto$opt_reduce.cc:134:opt_pmux$3188 $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2487_CMP $auto$opt_reduce.cc:134:opt_pmux$3186 $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y $flatten\u_cpu.$procmux$2482_CMP $flatten\u_cpu.$procmux$2481_CMP $auto$opt_reduce.cc:134:opt_pmux$3184 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2529: { $flatten\u_cpu.$procmux$2553_CMP $flatten\u_cpu.$procmux$2552_CMP $flatten\u_cpu.$procmux$2550_CMP $flatten\u_cpu.$procmux$2549_CMP $flatten\u_cpu.$procmux$2548_CMP $flatten\u_cpu.$procmux$2547_CMP $flatten\u_cpu.$procmux$2468_CMP [0] $flatten\u_cpu.$procmux$2545_CMP $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2539_CMP $auto$opt_reduce.cc:134:opt_pmux$3196 $auto$opt_reduce.cc:134:opt_pmux$3194 $flatten\u_cpu.$procmux$2535_CMP $flatten\u_cpu.$procmux$2455_CMP [0] $flatten\u_cpu.$procmux$2533_CMP $auto$opt_reduce.cc:134:opt_pmux$3192 $auto$opt_reduce.cc:134:opt_pmux$3190 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2667: { $flatten\u_cpu.$procmux$2490_CMP $auto$opt_reduce.cc:134:opt_pmux$3198 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2685: { $flatten\u_cpu.$procmux$2489_CMP $auto$opt_reduce.cc:134:opt_pmux$3200 $flatten\u_cpu.$procmux$2668_CTRL $flatten\u_cpu.$procmux$2686_CTRL }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2728: { $flatten\u_cpu.$procmux$2732_CMP $auto$opt_reduce.cc:134:opt_pmux$3202 $flatten\u_cpu.$procmux$2729_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2734: { $flatten\u_cpu.$procmux$2738_CMP $auto$opt_reduce.cc:134:opt_pmux$3204 $flatten\u_cpu.$procmux$2735_CMP }
    Consolidated identical input bits for $mux cell $procmux$2802:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341
      New ports: A=1'0, B=1'1, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0]
      New connections: $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [7:1] = { $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT2.v:326$12_EN[7:0]$341 [0] }
    Consolidated identical input bits for $mux cell $procmux$2883:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$2883_Y
      New ports: A=1'1, B=1'0, Y=$procmux$2883_Y [0]
      New connections: $procmux$2883_Y [7:1] = { $procmux$2883_Y [0] $procmux$2883_Y [0] $procmux$2883_Y [0] $procmux$2883_Y [0] $procmux$2883_Y [0] $procmux$2883_Y [0] $procmux$2883_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3197: { $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$919_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y $flatten\u_cpu.$procmux$2481_CMP $flatten\u_cpu.$procmux$2482_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2502_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2524_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3199: { $flatten\u_cpu.$eq$../../../../source/cpu.v:595$913_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$919_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y }
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $procmux$2943:
      Old ports: A=$2$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$317, B=8'00000000, Y=$0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285
      New ports: A=$procmux$2883_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0]
      New connections: $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [7:1] = { $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT2.v:89$11_EN[7:0]$285 [0] }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 11 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.11.6. Executing OPT_DFF pass (perform DFF optimizations).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 158 unused wires.
<suppressed ~3 debug messages>

5.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2479: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y $flatten\u_cpu.$procmux$2527_CMP $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2522_CMP $auto$opt_reduce.cc:134:opt_pmux$3206 $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2515_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y $flatten\u_cpu.$procmux$2502_CMP $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2492_CMP $auto$opt_reduce.cc:134:opt_pmux$3188 $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2487_CMP $auto$opt_reduce.cc:134:opt_pmux$3186 $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y $flatten\u_cpu.$procmux$2482_CMP $flatten\u_cpu.$procmux$2481_CMP $auto$opt_reduce.cc:134:opt_pmux$3184 }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 1 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.13. Executing OPT_DFF pass (perform DFF optimizations).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.16. Rerunning OPT passes. (Maybe there is more to do..)

5.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

5.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.20. Executing OPT_DFF pass (perform DFF optimizations).

5.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.23. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cpu_wrapper.u_cpu.dst_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cpu_wrapper.u_cpu.src_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cpu_wrapper.u_cpu.state.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_cpu.state' from module `\cpu_wrapper'.
  found $adff cell for state register: $flatten\u_cpu.$procdff$3108
  root of input selection tree: $flatten\u_cpu.$0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3184
  found ctrl input: $flatten\u_cpu.$procmux$2481_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2482_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y
  found ctrl input: $flatten\u_cpu.$procmux$2485_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3186
  found ctrl input: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2489_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3188
  found ctrl input: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2493_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2494_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2496_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y
  found ctrl input: $flatten\u_cpu.$procmux$2498_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2499_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2501_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2502_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y
  found ctrl input: $flatten\u_cpu.$procmux$2505_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y
  found ctrl input: $flatten\u_cpu.$procmux$2514_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2515_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2516_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2518_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2519_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2520_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3206
  found ctrl input: $flatten\u_cpu.$procmux$2522_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2523_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2525_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2527_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$1002_Y
  found state code: 6'000111
  found ctrl input: \u_cpu.cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$995_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \u_cpu.write_back
  found state code: 6'100011
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$996_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3190
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3192
  found ctrl input: $flatten\u_cpu.$procmux$2533_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2455_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2535_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3194
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3196
  found ctrl input: $flatten\u_cpu.$procmux$2539_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2540_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2545_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2468_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2547_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2548_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2549_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2550_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2552_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2553_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $flatten\u_cpu.$procmux$2528_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2527_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2526_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2525_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2524_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2523_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2522_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2521_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2520_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2519_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2518_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2517_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2516_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2515_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2514_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2513_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2507_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2505_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2504_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2502_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2501_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2500_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2499_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2498_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2496_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2495_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2494_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2493_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2491_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2489_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2488_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2486_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2485_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2484_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2482_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2481_CMP
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1079_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$940_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$919_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$913_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$884_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$882_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$880_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$877_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$876_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$3196 $auto$opt_reduce.cc:134:opt_pmux$3194 $auto$opt_reduce.cc:134:opt_pmux$3192 \u_cpu.write_back \u_cpu.cond_true $flatten\u_cpu.$or$../../../../source/cpu.v:943$995_Y $flatten\u_cpu.$or$../../../../source/cpu.v:943$996_Y $flatten\u_cpu.$xor$../../../../source/cpu.v:986$1002_Y $flatten\u_cpu.$procmux$2455_CMP [0] $flatten\u_cpu.$procmux$2468_CMP [0] $flatten\u_cpu.$procmux$2533_CMP $flatten\u_cpu.$procmux$2535_CMP $flatten\u_cpu.$procmux$2539_CMP $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2545_CMP $flatten\u_cpu.$procmux$2547_CMP $flatten\u_cpu.$procmux$2548_CMP $flatten\u_cpu.$procmux$2549_CMP $flatten\u_cpu.$procmux$2550_CMP $flatten\u_cpu.$procmux$2552_CMP $flatten\u_cpu.$procmux$2553_CMP $auto$opt_reduce.cc:134:opt_pmux$3184 $auto$opt_reduce.cc:134:opt_pmux$3186 $auto$opt_reduce.cc:134:opt_pmux$3188 $auto$opt_reduce.cc:134:opt_pmux$3190 $auto$opt_reduce.cc:134:opt_pmux$3206 \RDY }
  ctrl outputs: { $flatten\u_cpu.$ne$../../../../source/cpu.v:423$876_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:423$877_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$880_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$882_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$884_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:595$913_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$919_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:771$940_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y $flatten\u_cpu.$0\state[5:0] $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1079_Y $flatten\u_cpu.$procmux$2481_CMP $flatten\u_cpu.$procmux$2482_CMP $flatten\u_cpu.$procmux$2484_CMP $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$procmux$2486_CMP $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2488_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2491_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2495_CMP $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2500_CMP $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2502_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2513_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$procmux$2515_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2517_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2521_CMP $flatten\u_cpu.$procmux$2522_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2527_CMP $flatten\u_cpu.$procmux$2528_CMP }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'1111100000000000000000000000000000000000000000000000000001000
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000001000
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'1111000000000100000000000000000000000000001000000000000000000
  transition:   6'100000 27'-----------------------0-01 ->   6'001100 61'1111000000000001100000000000000000000000001000000000000000000
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'1111100000000010000000000000000000000000000000000010000000000
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'1111100000000010001000000000000000000000000000000010000000000
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'1111100000000110000000000000000000000000000000000000000000010
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000010
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'1111100000000001000010000000000000000000000000000000000000000
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'1111100000000001001010000000000000000000000000000000000000000
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'1111100000000101000000000000000000001000000000000000000000000
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'1111100000000101001000000000000000001000000000000000000000000
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'1111100000000011000000000100000000000000000000000000000000000
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'1111100000000011001000000100000000000000000000000000000000000
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'1111100000000000100000000000000000000000000000000000010000000
  transition:   6'000100 27'---0----------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000010000000
  transition:   6'000100 27'---1----------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000010000000
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'1111100100000100100000000000000000000000000000000000000000000
  transition:   6'100100 27'-----------------------0-01 ->   6'001100 61'1111100100000001100000000000000000000000000000000000000000000
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'1111100000000010100000000000000000000000000000100000000000000
  transition:   6'010100 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000100000000000000
  transition:   6'010100 27'-----1--------------------1 ->   6'010101 61'1111100000000010101000000000000000000000000000100000000000000
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'000-----0000000000000---0-1 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------------1-----1 ->   6'001000 61'1111100000000001000100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------1------1 ->   6'011010 61'1111100000000011010100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------1-------1 ->   6'100101 61'1111100000000100101100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------1--------1 ->   6'010110 61'1111100000000010110100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------1---------1 ->   6'101010 61'1111100000000101010100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------1----------1 ->   6'011000 61'1111100000000011000100000000000000000000000000000000000000000
  transition:   6'001100 27'---------1----------------1 ->   6'100001 61'1111100000000100001100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------1-----------1 ->   6'011110 61'1111100000000011110100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------1------------1 ->   6'001110 61'1111100000000001110100000000000000000000000000000000000000000
  transition:   6'001100 27'------------1-------------1 ->   6'101111 61'1111100000000101111100000000000000000000000000000000000000000
  transition:   6'001100 27'1-------------------------1 ->   6'001101 61'1111100000000001101100000000000000000000000000000000000000000
  transition:   6'001100 27'-1------------------------1 ->   6'000000 61'1111100000000000000100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------1--------------1 ->   6'000101 61'1111100000000000101100000000000000000000000000000000000000000
  transition:   6'001100 27'--------1-----------------1 ->   6'010010 61'1111100000000010010100000000000000000000000000000000000000000
  transition:   6'001100 27'----------1---------------1 ->   6'110000 61'1111100000000110000100000000000000000000000000000000000000000
  transition:   6'001100 27'--1-----------------------1 ->   6'000010 61'1111100000000000010100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------------1-1 ->   6'100100 61'1111100000000100100100000000000000000000000000000000000000000
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'1111100000000101100000000000000010000000000000000000000000000
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'1111100000000101101000000000000010000000000000000000000000000
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'1111100000000011100000000000000000000000100000000000000000000
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'1111100000000011101000000000000000000000100000000000000000000
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'1111100000000000010000000000000000000000000000000000000100000
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'1111100000000000011000000000000000000000000000000000000100000
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'1011100000000100010000000000000000000000000010000000000000000
  transition:   6'100010 27'-----------------------0-01 ->   6'001100 61'1011100000000001100000000000000000000000000010000000000000000
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'1111100000000010010000000000000000000000000000001000000000000
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'1111100000000010011000000000000000000000000000001000000000000
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'1111100000000001010000100000000000000000000000000000000000000
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'1111100000000001011000100000000000000000000000000000000000000
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'1111100000000101010000000000000000100000000000000000000000000
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'1111100000000101011000000000000000100000000000000000000000000
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'1111110000000011010000000000000000000000000000000000000000000
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'1111110000000011011000000000000000000000000000000000000000000
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'1111100000000000110000000000010000000000000000000000000000000
  transition:   6'000110 27'-------0------------------1 ->   6'001100 61'1111100000000001100000000000010000000000000000000000000000000
  transition:   6'000110 27'-------1------------------1 ->   6'000111 61'1111100000000000111000000000010000000000000000000000000000000
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'1111100000000100110000000000000000000100000000000000000000000
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'1111100000000100111000000000000000000100000000000000000000000
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'1111100000000010110000000001000000000000000000000000000000000
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'1111100000000010111000000001000000000000000000000000000000000
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'1111100000000001110000000000000000000000000000000000100000000
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'1111100000000001111000000000000000000000000000000000100000000
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'1111100001000101110000000000000000000000000000000000000000000
  transition:   6'101110 27'-------------------------01 ->   6'001101 61'1111100001000001101000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'1101100000010011110000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'1101100000010011111000000000000000000000000000000000000000000
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000010000
  transition:   6'000001 27'---0----------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000010000
  transition:   6'000001 27'---1----------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000010000
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0111100000001100001000000000000000000000000000000000000000000
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0111100000001100010000000000000000000000000000000000000000000
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'1111100000000010001000000000000000000000000000000100000000000
  transition:   6'010001 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000000000100000000000
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000100
  transition:   6'110001 27'---0----------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000100
  transition:   6'110001 27'---1----------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000100
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'1111100000000001001000010000000000000000000000000000000000000
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'1111100000000001010000010000000000000000000000000000000000000
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'1111100000000101001000000000000000010000000000000000000000000
  transition:   6'101001 27'-----------------------0-01 ->   6'001100 61'1111100000000001100000000000000000010000000000000000000000000
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'1111100000000011001000001000000000000000000000000000000000000
  transition:   6'011001 27'----------------------00-01 ->   6'010110 61'1111100000000010110000001000000000000000000000000000000000000
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'1111100000000000101000000000001000000000000000000000000000000
  transition:   6'000101 27'----0---------------------1 ->   6'001100 61'1111100000000001100000000000001000000000000000000000000000000
  transition:   6'000101 27'----1---------------------1 ->   6'000110 61'1111100000000000110000000000001000000000000000000000000000000
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'1111100000000100101000000000000000000010000000000000000000000
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'1111100000000100110000000000000000000010000000000000000000000
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'1111100000000010101000000000000000000000000001000000000000000
  transition:   6'010101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000001000000000000000
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'1111101000000001101000000000000000000000000000000000000000000
  transition:   6'001101 27'-----------------------0-01 ->   6'001100 61'1111101000000001100000000000000000000000000000000000000000000
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'1111100000000101101000000000000100000000000000000000000000000
  transition:   6'101101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000100000000000000000000000000000
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'1111100000000011101000000000000000000001000000000000000000000
  transition:   6'011101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000001000000000000000000000
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'1111100000000000011000000000000000000000000000000000001000000
  transition:   6'000011 27'------0-------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000001000000
  transition:   6'000011 27'------1-------------------1 ->   6'000100 61'1111100000000000100000000000000000000000000000000000001000000
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'1111100010000100011000000000000000000000000000000000000000000
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'1111100010000101110000000000000000000000000000000000000000000
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'1111100000000010011000000000000000000000000000010000000000000
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'1111100000000010100000000000000000000000000000010000000000000
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'1111100000000001011001000000000000000000000000000000000000000
  transition:   6'001011 27'----------------------00-01 ->   6'010110 61'1111100000000010110001000000000000000000000000000000000000000
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'1111100000000101011000000000000001000000000000000000000000000
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'1111100000000101100000000000000001000000000000000000000000000
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'1111100000000011011000000000000000000000010000000000000000000
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'1111100000000011100000000000000000000000010000000000000000000
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'1111100000000000111000000000100000000000000000000000000000000
  transition:   6'000111 27'-----------------------0-01 ->   6'001100 61'1111100000000001100000000000100000000000000000000000000000000
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'1111100000100100111000000000000000000000000000000000000000000
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'1111100000100101000000000000000000000000000000000000000000000
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'1111100000000010111000000010000000000000000000000000000000000
  transition:   6'010111 27'-----------------------0-01 ->   6'001100 61'1111100000000001100000000010000000000000000000000000000000000
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'1111100000000001111000000000000000000000000000000001000000000
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'1111100000000010000000000000000000000000000000000001000000000
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1111100000000101111000000000000000000000000000000000000000001
  transition:   6'101111 27'---0----------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000001
  transition:   6'101111 27'---1----------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000001
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'1110100000000011111000000000000000000000000100000000000000000
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'1110100000000100000000000000000000000000000100000000000000000

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$3207' from module `\cpu_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$3184.

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 65 unused cells and 65 unused wires.
<suppressed ~66 debug messages>

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$3207' from module `\cpu_wrapper'.
  Removing unused output signal $flatten\u_cpu.$procmux$2487_CMP.
  Removing unused output signal $flatten\u_cpu.$procmux$2485_CMP.
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [5].

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_cpu.state$3207' from module `\cpu_wrapper' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_cpu.state$3207' from module `cpu_wrapper':
-------------------------------------

  Information on FSM $fsm$\u_cpu.state$3207 (\u_cpu.state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: $auto$opt_reduce.cc:134:opt_pmux$3206
    2: $auto$opt_reduce.cc:134:opt_pmux$3190
    3: $auto$opt_reduce.cc:134:opt_pmux$3188
    4: $auto$opt_reduce.cc:134:opt_pmux$3186
    5: $flatten\u_cpu.$procmux$2553_CMP
    6: $flatten\u_cpu.$procmux$2552_CMP
    7: $flatten\u_cpu.$procmux$2550_CMP
    8: $flatten\u_cpu.$procmux$2549_CMP
    9: $flatten\u_cpu.$procmux$2548_CMP
   10: $flatten\u_cpu.$procmux$2547_CMP
   11: $flatten\u_cpu.$procmux$2545_CMP
   12: $flatten\u_cpu.$procmux$2540_CMP
   13: $flatten\u_cpu.$procmux$2539_CMP
   14: $flatten\u_cpu.$procmux$2535_CMP
   15: $flatten\u_cpu.$procmux$2533_CMP
   16: $flatten\u_cpu.$procmux$2468_CMP [0]
   17: $flatten\u_cpu.$procmux$2455_CMP [0]
   18: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$1002_Y
   19: $flatten\u_cpu.$or$../../../../source/cpu.v:943$996_Y
   20: $flatten\u_cpu.$or$../../../../source/cpu.v:943$995_Y
   21: \u_cpu.cond_true
   22: \u_cpu.write_back
   23: $auto$opt_reduce.cc:134:opt_pmux$3192
   24: $auto$opt_reduce.cc:134:opt_pmux$3194
   25: $auto$opt_reduce.cc:134:opt_pmux$3196

  Output signals:
    0: $flatten\u_cpu.$procmux$2528_CMP
    1: $flatten\u_cpu.$procmux$2527_CMP
    2: $flatten\u_cpu.$procmux$2526_CMP
    3: $flatten\u_cpu.$procmux$2525_CMP
    4: $flatten\u_cpu.$procmux$2524_CMP
    5: $flatten\u_cpu.$procmux$2523_CMP
    6: $flatten\u_cpu.$procmux$2522_CMP
    7: $flatten\u_cpu.$procmux$2521_CMP
    8: $flatten\u_cpu.$procmux$2520_CMP
    9: $flatten\u_cpu.$procmux$2519_CMP
   10: $flatten\u_cpu.$procmux$2518_CMP
   11: $flatten\u_cpu.$procmux$2517_CMP
   12: $flatten\u_cpu.$procmux$2516_CMP
   13: $flatten\u_cpu.$procmux$2515_CMP
   14: $flatten\u_cpu.$procmux$2514_CMP
   15: $flatten\u_cpu.$procmux$2513_CMP
   16: $flatten\u_cpu.$procmux$2507_CMP
   17: $flatten\u_cpu.$procmux$2505_CMP
   18: $flatten\u_cpu.$procmux$2504_CMP
   19: $flatten\u_cpu.$procmux$2502_CMP
   20: $flatten\u_cpu.$procmux$2501_CMP
   21: $flatten\u_cpu.$procmux$2500_CMP
   22: $flatten\u_cpu.$procmux$2499_CMP
   23: $flatten\u_cpu.$procmux$2498_CMP
   24: $flatten\u_cpu.$procmux$2496_CMP
   25: $flatten\u_cpu.$procmux$2495_CMP
   26: $flatten\u_cpu.$procmux$2494_CMP
   27: $flatten\u_cpu.$procmux$2493_CMP
   28: $flatten\u_cpu.$procmux$2492_CMP
   29: $flatten\u_cpu.$procmux$2491_CMP
   30: $flatten\u_cpu.$procmux$2490_CMP
   31: $flatten\u_cpu.$procmux$2489_CMP
   32: $flatten\u_cpu.$procmux$2488_CMP
   33: $flatten\u_cpu.$procmux$2486_CMP
   34: $flatten\u_cpu.$procmux$2484_CMP
   35: $flatten\u_cpu.$procmux$2482_CMP
   36: $flatten\u_cpu.$procmux$2481_CMP
   37: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1079_Y
   38: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1032_Y
   39: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$1005_Y
   40: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$980_Y
   41: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$979_Y
   42: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$942_Y
   43: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$940_Y
   44: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$921_Y
   45: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$919_Y
   46: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$913_Y
   47: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$907_Y
   48: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$884_Y
   49: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$882_Y
   50: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$880_Y
   51: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$877_Y
   52: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$876_Y

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'11111000000000000000000000000000000000000000000001000
      1:     0 26'-------------------------1   ->    25 53'11111000000000000000000000000000000000000000000001000
      2:     1 26'-------------------------0   ->     1 53'11110000000000000000000000000000001000000000000000000
      3:     1 26'----------------------0-01   ->    10 53'11110000000000000000000000000000001000000000000000000
      4:     2 26'-------------------------0   ->     2 53'11111000000000000000000000000000000000000010000000000
      5:     2 26'-------------------------1   ->    27 53'11111000000000000000000000000000000000000010000000000
      6:     3 26'-------------------------0   ->     3 53'11111000000000000000000000000000000000000000000000010
      7:     3 26'-------------------------1   ->    28 53'11111000000000000000000000000000000000000000000000010
      8:     4 26'-------------------------0   ->     4 53'11111000000000100000000000000000000000000000000000000
      9:     4 26'-------------------------1   ->    29 53'11111000000000100000000000000000000000000000000000000
     10:     5 26'-------------------------0   ->     5 53'11111000000000000000000000001000000000000000000000000
     11:     5 26'-------------------------1   ->    30 53'11111000000000000000000000001000000000000000000000000
     12:     6 26'-------------------------0   ->     6 53'11111000000000000000000000000000000000000000000000000
     13:     6 26'-------------------------1   ->    31 53'11111000000000000000000000000000000000000000000000000
     14:     7 26'-------------------------0   ->     7 53'11111000000000000000000000000000000000000000010000000
     15:     7 26'---0---------------------1   ->    35 53'11111000000000000000000000000000000000000000010000000
     16:     7 26'---1---------------------1   ->    39 53'11111000000000000000000000000000000000000000010000000
     17:     8 26'-------------------------0   ->     8 53'11111001000000000000000000000000000000000000000000000
     18:     8 26'----------------------0-01   ->    10 53'11111001000000000000000000000000000000000000000000000
     19:     9 26'-------------------------0   ->     9 53'11111000000000000000000000000000000000100000000000000
     20:     9 26'-----1-------------------1   ->    34 53'11111000000000000000000000000000000000100000000000000
     21:     9 26'-----0-------------------1   ->    35 53'11111000000000000000000000000000000000100000000000000
     22:    10 26'-1-----------------------1   ->     0 53'11111000000001000000000000000000000000000000000000000
     23:    10 26'----------1--------------1   ->     3 53'11111000000001000000000000000000000000000000000000000
     24:    10 26'--------------------1----1   ->     4 53'11111000000001000000000000000000000000000000000000000
     25:    10 26'---------------1---------1   ->     6 53'11111000000001000000000000000000000000000000000000000
     26:    10 26'-----------------------1-1   ->     8 53'11111000000001000000000000000000000000000000000000000
     27:    10 26'-------------------------0   ->    10 53'11111000000001000000000000000000000000000000000000000
     28:    10 26'000-----0000000000000--0-1   ->    10 53'11111000000001000000000000000000000000000000000000000
     29:    10 26'--1----------------------1   ->    13 53'11111000000001000000000000000000000000000000000000000
     30:    10 26'--------1----------------1   ->    15 53'11111000000001000000000000000000000000000000000000000
     31:    10 26'----------------1--------1   ->    17 53'11111000000001000000000000000000000000000000000000000
     32:    10 26'-------------------1-----1   ->    18 53'11111000000001000000000000000000000000000000000000000
     33:    10 26'-----------------1-------1   ->    21 53'11111000000001000000000000000000000000000000000000000
     34:    10 26'-------------1-----------1   ->    22 53'11111000000001000000000000000000000000000000000000000
     35:    10 26'--------------1----------1   ->    24 53'11111000000001000000000000000000000000000000000000000
     36:    10 26'---------1---------------1   ->    26 53'11111000000001000000000000000000000000000000000000000
     37:    10 26'-----------1-------------1   ->    32 53'11111000000001000000000000000000000000000000000000000
     38:    10 26'------------------1------1   ->    33 53'11111000000001000000000000000000000000000000000000000
     39:    10 26'1------------------------1   ->    35 53'11111000000001000000000000000000000000000000000000000
     40:    10 26'------------1------------1   ->    48 53'11111000000001000000000000000000000000000000000000000
     41:    11 26'-------------------------0   ->    11 53'11111000000000000000000010000000000000000000000000000
     42:    11 26'-------------------------1   ->    36 53'11111000000000000000000010000000000000000000000000000
     43:    12 26'-------------------------0   ->    12 53'11111000000000000000000000000000100000000000000000000
     44:    12 26'-------------------------1   ->    37 53'11111000000000000000000000000000100000000000000000000
     45:    13 26'-------------------------0   ->    13 53'11111000000000000000000000000000000000000000000100000
     46:    13 26'-------------------------1   ->    38 53'11111000000000000000000000000000000000000000000100000
     47:    14 26'----------------------0-01   ->    10 53'10111000000000000000000000000000000010000000000000000
     48:    14 26'-------------------------0   ->    14 53'10111000000000000000000000000000000010000000000000000
     49:    15 26'-------------------------0   ->    15 53'11111000000000000000000000000000000000001000000000000
     50:    15 26'-------------------------1   ->    40 53'11111000000000000000000000000000000000001000000000000
     51:    16 26'-------------------------0   ->    16 53'11111000000000001000000000000000000000000000000000000
     52:    16 26'-------------------------1   ->    41 53'11111000000000001000000000000000000000000000000000000
     53:    17 26'-------------------------0   ->    17 53'11111000000000000000000000100000000000000000000000000
     54:    17 26'-------------------------1   ->    42 53'11111000000000000000000000100000000000000000000000000
     55:    18 26'-------------------------0   ->    18 53'11111100000000000000000000000000000000000000000000000
     56:    18 26'-------------------------1   ->    43 53'11111100000000000000000000000000000000000000000000000
     57:    19 26'-------0-----------------1   ->    10 53'11111000000000000000010000000000000000000000000000000
     58:    19 26'-------------------------0   ->    19 53'11111000000000000000010000000000000000000000000000000
     59:    19 26'-------1-----------------1   ->    44 53'11111000000000000000010000000000000000000000000000000
     60:    20 26'-------------------------0   ->    20 53'11111000000000000000000000000100000000000000000000000
     61:    20 26'-------------------------1   ->    45 53'11111000000000000000000000000100000000000000000000000
     62:    21 26'-------------------------0   ->    21 53'11111000000000000000000000000000000000000000000000000
     63:    21 26'-------------------------1   ->    46 53'11111000000000000000000000000000000000000000000000000
     64:    22 26'-------------------------0   ->    22 53'11111000000000000000000000000000000000000000100000000
     65:    22 26'-------------------------1   ->    47 53'11111000000000000000000000000000000000000000100000000
     66:    23 26'-------------------------0   ->    23 53'11111000010000000000000000000000000000000000000000000
     67:    23 26'------------------------01   ->    35 53'11111000010000000000000000000000000000000000000000000
     68:    24 26'-------------------------0   ->    24 53'11011000000100000000000000000000000000000000000000000
     69:    24 26'-------------------------1   ->    49 53'11011000000100000000000000000000000000000000000000000
     70:    25 26'-------------------------0   ->    25 53'11111000000000000000000000000000000000000000000010000
     71:    25 26'---0---------------------1   ->    35 53'11111000000000000000000000000000000000000000000010000
     72:    25 26'---1---------------------1   ->    39 53'11111000000000000000000000000000000000000000000010000
     73:    26 26'-------------------------1   ->    14 53'01111000000010000000000000000000000000000000000000000
     74:    26 26'-------------------------0   ->    26 53'01111000000010000000000000000000000000000000000000000
     75:    27 26'-------------------------0   ->    27 53'11111000000000000000000000000000000000000100000000000
     76:    27 26'------------------------01   ->    35 53'11111000000000000000000000000000000000000100000000000
     77:    28 26'-------------------------0   ->    28 53'11111000000000000000000000000000000000000000000000100
     78:    28 26'---0---------------------1   ->    35 53'11111000000000000000000000000000000000000000000000100
     79:    28 26'---1---------------------1   ->    39 53'11111000000000000000000000000000000000000000000000100
     80:    29 26'-------------------------1   ->    16 53'11111000000000000100000000000000000000000000000000000
     81:    29 26'-------------------------0   ->    29 53'11111000000000000100000000000000000000000000000000000
     82:    30 26'----------------------0-01   ->    10 53'11111000000000000000000000010000000000000000000000000
     83:    30 26'-------------------------0   ->    30 53'11111000000000000000000000010000000000000000000000000
     84:    31 26'---------------------00-01   ->    21 53'11111000000000000010000000000000000000000000000000000
     85:    31 26'-------------------------0   ->    31 53'11111000000000000010000000000000000000000000000000000
     86:    32 26'----0--------------------1   ->    10 53'11111000000000000000001000000000000000000000000000000
     87:    32 26'----1--------------------1   ->    19 53'11111000000000000000001000000000000000000000000000000
     88:    32 26'-------------------------0   ->    32 53'11111000000000000000001000000000000000000000000000000
     89:    33 26'-------------------------1   ->    20 53'11111000000000000000000000000010000000000000000000000
     90:    33 26'-------------------------0   ->    33 53'11111000000000000000000000000010000000000000000000000
     91:    34 26'-------------------------0   ->    34 53'11111000000000000000000000000000000001000000000000000
     92:    34 26'------------------------01   ->    35 53'11111000000000000000000000000000000001000000000000000
     93:    35 26'----------------------0-01   ->    10 53'11111010000000000000000000000000000000000000000000000
     94:    35 26'-------------------------0   ->    35 53'11111010000000000000000000000000000000000000000000000
     95:    36 26'------------------------01   ->    35 53'11111000000000000000000100000000000000000000000000000
     96:    36 26'-------------------------0   ->    36 53'11111000000000000000000100000000000000000000000000000
     97:    37 26'------------------------01   ->    35 53'11111000000000000000000000000001000000000000000000000
     98:    37 26'-------------------------0   ->    37 53'11111000000000000000000000000001000000000000000000000
     99:    38 26'------1------------------1   ->     7 53'11111000000000000000000000000000000000000000001000000
    100:    38 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000000000001000000
    101:    38 26'-------------------------0   ->    38 53'11111000000000000000000000000000000000000000001000000
    102:    39 26'-------------------------1   ->    23 53'11111000100000000000000000000000000000000000000000000
    103:    39 26'-------------------------0   ->    39 53'11111000100000000000000000000000000000000000000000000
    104:    40 26'-------------------------1   ->     9 53'11111000000000000000000000000000000000010000000000000
    105:    40 26'-------------------------0   ->    40 53'11111000000000000000000000000000000000010000000000000
    106:    41 26'---------------------00-01   ->    21 53'11111000000000010000000000000000000000000000000000000
    107:    41 26'-------------------------0   ->    41 53'11111000000000010000000000000000000000000000000000000
    108:    42 26'-------------------------1   ->    11 53'11111000000000000000000001000000000000000000000000000
    109:    42 26'-------------------------0   ->    42 53'11111000000000000000000001000000000000000000000000000
    110:    43 26'-------------------------1   ->    12 53'11111000000000000000000000000000010000000000000000000
    111:    43 26'-------------------------0   ->    43 53'11111000000000000000000000000000010000000000000000000
    112:    44 26'----------------------0-01   ->    10 53'11111000000000000000100000000000000000000000000000000
    113:    44 26'-------------------------0   ->    44 53'11111000000000000000100000000000000000000000000000000
    114:    45 26'-------------------------1   ->     5 53'11111000001000000000000000000000000000000000000000000
    115:    45 26'-------------------------0   ->    45 53'11111000001000000000000000000000000000000000000000000
    116:    46 26'----------------------0-01   ->    10 53'11111000000000000001000000000000000000000000000000000
    117:    46 26'-------------------------0   ->    46 53'11111000000000000001000000000000000000000000000000000
    118:    47 26'-------------------------1   ->     2 53'11111000000000000000000000000000000000000001000000000
    119:    47 26'-------------------------0   ->    47 53'11111000000000000000000000000000000000000001000000000
    120:    48 26'---0---------------------1   ->    35 53'11111000000000000000000000000000000000000000000000001
    121:    48 26'---1---------------------1   ->    39 53'11111000000000000000000000000000000000000000000000001
    122:    48 26'-------------------------0   ->    48 53'11111000000000000000000000000000000000000000000000001
    123:    49 26'-------------------------1   ->     1 53'11101000000000000000000000000000000100000000000000000
    124:    49 26'-------------------------0   ->    49 53'11101000000000000000000000000000000100000000000000000

-------------------------------------

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_cpu.state$3207' from module `\cpu_wrapper'.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~78 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3163 ($dff) from module cpu_wrapper (D = \DI_M, Q = \vectOut[3]).
Adding EN signal on $procdff$3162 ($dff) from module cpu_wrapper (D = \Kbd_Ctl, Q = \vectOut[2]).
Adding EN signal on $procdff$3161 ($dff) from module cpu_wrapper (D = \Kbd_Reg, Q = \vectOut[1]).
Adding EN signal on $procdff$3160 ($dff) from module cpu_wrapper (D = \Dsp_Reg, Q = \vectOut[0]).
Adding EN signal on $procdff$3159 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:78$312_DATA, Q = \Mem_Emu_Din).
Adding EN signal on $procdff$3158 ($dff) from module cpu_wrapper (D = { $memrd$\stimIn$../../../cpu_wrapper_RT2.v:76$310_DATA $memrd$\stimIn$../../../cpu_wrapper_RT2.v:77$311_DATA }, Q = \Mem_Emu_Adr).
Adding EN signal on $procdff$3157 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:73$307_DATA [1], Q = \Mem_Emu_Wen).
Adding EN signal on $procdff$3156 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:73$307_DATA [0], Q = \Mem_Emu_Ena).
Adding EN signal on $procdff$3155 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:73$307_DATA [2], Q = \Mem_Emu_Clk).
Adding EN signal on $procdff$3154 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [5], Q = \Dsp_Rd).
Adding EN signal on $procdff$3153 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [4], Q = \Kbd_Wr).
Adding EN signal on $procdff$3152 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:71$306_DATA, Q = \Kbd_In).
Adding EN signal on $procdff$3151 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [0], Q = \reset).
Adding EN signal on $procdff$3150 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [3], Q = \RDY).
Adding EN signal on $procdff$3149 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [2], Q = \NMI).
Adding EN signal on $procdff$3148 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300_DATA [1], Q = \IRQ).
Adding EN signal on $procdff$3147 ($dff) from module cpu_wrapper (D = $3$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT2.v:90$1_DATA[7:0]$318, Q = \Dout_emu).
Adding EN signal on $procdff$3140 ($adff) from module cpu_wrapper (D = $0\Dsp_Reg[7:0], Q = \Dsp_Reg).
Adding EN signal on $procdff$3136 ($adff) from module cpu_wrapper (D = \Kbd_Ctl [6:0], Q = \Kbd_Ctl [6:0]).
Adding EN signal on $procdff$3136 ($adff) from module cpu_wrapper (D = $0\Kbd_Ctl[7:0] [7], Q = \Kbd_Ctl [7]).
Handling D = Q on $auto$ff.cc:266:slice$3858 ($adffe) from module cpu_wrapper (removing D path).
Adding EN signal on $procdff$3135 ($adff) from module cpu_wrapper (D = \Kbd_In, Q = \Kbd_Reg).
Adding EN signal on $procdff$3131 ($dff) from module cpu_wrapper (D = $memrd$\Memory$../../../cpu_wrapper_RT2.v:328$345_DATA, Q = \DI_M).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3077 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_BI [7], Q = \u_cpu.u_ALU8.BI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3076 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.AI [7], Q = \u_cpu.u_ALU8.AI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3075 ($adff) from module cpu_wrapper (D = { \u_cpu.u_ALU8.temp_h [3:0] \u_cpu.u_ALU8.temp_l [3:0] }, Q = \u_cpu.u_ALU8.OUT).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3074 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_HC, Q = \u_cpu.u_ALU8.HC).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3073 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_h [3], Q = \u_cpu.u_ALU8.N).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3072 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:116$1115_Y, Q = \u_cpu.u_ALU8.CO).
Adding EN signal on $flatten\u_cpu.$procdff$3130 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$add$../../../../source/cpu.v:354$873_Y, Q = \u_cpu.PC).
Adding EN signal on $flatten\u_cpu.$procdff$3129 ($adff) from module cpu_wrapper (D = \AB [15:8], Q = \u_cpu.ABH).
Adding EN signal on $flatten\u_cpu.$procdff$3128 ($adff) from module cpu_wrapper (D = \AB [7:0], Q = \u_cpu.ABL).
Adding EN signal on $flatten\u_cpu.$procdff$3124 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$910_Y, Q = \u_cpu.AXYS[3]).
Adding EN signal on $flatten\u_cpu.$procdff$3123 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$910_Y, Q = \u_cpu.AXYS[2]).
Adding EN signal on $flatten\u_cpu.$procdff$3122 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$910_Y, Q = \u_cpu.AXYS[1]).
Adding EN signal on $flatten\u_cpu.$procdff$3121 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$910_Y, Q = \u_cpu.AXYS[0]).
Adding EN signal on $flatten\u_cpu.$procdff$3120 ($adff) from module cpu_wrapper (D = \u_cpu.DIMUX [7], Q = \u_cpu.backwards).
Adding EN signal on $flatten\u_cpu.$procdff$3119 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\C[0:0], Q = \u_cpu.C).
Adding EN signal on $flatten\u_cpu.$procdff$3118 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\Z[0:0], Q = \u_cpu.Z).
Adding EN signal on $flatten\u_cpu.$procdff$3117 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\N[0:0], Q = \u_cpu.N).
Adding EN signal on $flatten\u_cpu.$procdff$3116 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\I[0:0], Q = \u_cpu.I).
Adding EN signal on $flatten\u_cpu.$procdff$3115 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\D[0:0], Q = \u_cpu.D).
Adding EN signal on $flatten\u_cpu.$procdff$3114 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\V[0:0], Q = \u_cpu.V).
Adding EN signal on $flatten\u_cpu.$procdff$3113 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2562_Y, Q = \u_cpu.IRHOLD_valid).
Adding EN signal on $flatten\u_cpu.$procdff$3112 ($dff) from module cpu_wrapper (D = \u_cpu.DIMUX, Q = \u_cpu.IRHOLD).
Adding EN signal on $flatten\u_cpu.$procdff$3107 ($adff) from module cpu_wrapper (D = 1'0, Q = \u_cpu.res).
Adding EN signal on $flatten\u_cpu.$procdff$3106 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2473_Y, Q = \u_cpu.load_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3105 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2466_Y, Q = \u_cpu.dst_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3104 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2459_Y, Q = \u_cpu.src_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3103 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2454_Y, Q = \u_cpu.index_y).
Adding EN signal on $flatten\u_cpu.$procdff$3102 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2449_Y, Q = \u_cpu.store).
Adding EN signal on $flatten\u_cpu.$procdff$3101 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2444_Y, Q = \u_cpu.write_back).
Adding EN signal on $flatten\u_cpu.$procdff$3100 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2439_Y, Q = \u_cpu.load_only).
Adding EN signal on $flatten\u_cpu.$procdff$3099 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2434_Y, Q = \u_cpu.inc).
Adding EN signal on $flatten\u_cpu.$procdff$3098 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2429_Y, Q = \u_cpu.adc_sbc).
Adding EN signal on $flatten\u_cpu.$procdff$3097 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2424_Y, Q = \u_cpu.adc_bcd).
Adding EN signal on $flatten\u_cpu.$procdff$3096 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2419_Y, Q = \u_cpu.shift).
Adding EN signal on $flatten\u_cpu.$procdff$3095 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2414_Y, Q = \u_cpu.compare).
Adding EN signal on $flatten\u_cpu.$procdff$3094 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2409_Y, Q = \u_cpu.shift_right).
Adding EN signal on $flatten\u_cpu.$procdff$3093 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2404_Y, Q = \u_cpu.rotate).
Adding EN signal on $flatten\u_cpu.$procdff$3092 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2395_Y, Q = \u_cpu.op).
Adding EN signal on $flatten\u_cpu.$procdff$3091 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2390_Y, Q = \u_cpu.bit_ins).
Adding EN signal on $flatten\u_cpu.$procdff$3089 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1276$1067_Y, Q = \u_cpu.clv).
Adding EN signal on $flatten\u_cpu.$procdff$3088 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1275$1066_Y, Q = \u_cpu.sei).
Adding EN signal on $flatten\u_cpu.$procdff$3087 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1274$1065_Y, Q = \u_cpu.cli).
Adding EN signal on $flatten\u_cpu.$procdff$3086 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1278$1069_Y, Q = \u_cpu.sed).
Adding EN signal on $flatten\u_cpu.$procdff$3085 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1277$1068_Y, Q = \u_cpu.cld).
Adding EN signal on $flatten\u_cpu.$procdff$3084 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1273$1064_Y, Q = \u_cpu.sec).
Adding EN signal on $flatten\u_cpu.$procdff$3083 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1271$1062_Y, Q = \u_cpu.clc).
Adding EN signal on $flatten\u_cpu.$procdff$3082 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1270$1061_Y, Q = \u_cpu.php).
Adding EN signal on $flatten\u_cpu.$procdff$3081 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1272$1063_Y, Q = \u_cpu.plp).
Adding EN signal on $flatten\u_cpu.$procdff$3080 ($adff) from module cpu_wrapper (D = \u_cpu.IR [7:5], Q = \u_cpu.cond_code).
Adding EN signal on $flatten\u_cpu.$procdff$3078 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\NMI_edge[0:0], Q = \u_cpu.NMI_edge).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3858 ($dlatch) from module cpu_wrapper.

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 79 unused cells and 208 unused wires.
<suppressed ~80 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~10 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3821 ($dffe) from module cpu_wrapper.

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:65$300 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:71$306 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:73$307 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:76$310 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:77$311 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT2.v:78$312 (stimIn).
Removed top 31 bits (of 32) from port B of cell cpu_wrapper.$add$../../../cpu_wrapper_RT2.v:22$270 ($add).
Removed top 28 bits (of 32) from port Y of cell cpu_wrapper.$add$../../../cpu_wrapper_RT2.v:22$270 ($add).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$procmux$2874_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3427 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3423 ($eq).
Removed top 17 bits (of 18) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3419 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3413 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3298 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3299 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3301 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3302 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3269 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3304 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3271 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3305 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3307 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3308 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3273 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3274 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3310 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3311 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3276 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3277 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3313 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3314 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3316 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3279 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3280 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3282 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3283 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3285 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3286 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3288 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3289 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3291 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3292 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3294 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3296 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3929 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$ternary$../../../../source/ALU8.v:51$1097 ($mux).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$1099 ($or).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$1100 ($and).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$1101 ($xor).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$2338_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$2346_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3526 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3922 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3658 ($eq).
Removed top 4 bits (of 7) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3890 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3664 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3668 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3672 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2552_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2551_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2550_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2549_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2548_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2547_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2545_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2544_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2540_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2539_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2538_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2537_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2536_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3915 ($ne).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2474_CMP8 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2474_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2474_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2468_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2425_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2420_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2420_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2405_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2405_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2400_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2398_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2396_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2396_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2391_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2365_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2364_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2363_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2351_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1275$1066 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1274$1065 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1273$1064 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1272$1063 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1271$1062 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1270$1061 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3913 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3899 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$ne$../../../../source/cpu.v:800$952 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$938 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$936 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$935 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$932 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:742$930 ($mux).
Removed top 24 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$926 ($mux).
Removed top 1 bits (of 4) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$916 ($mux).
Removed top 1 bits (of 2) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$912 ($mux).
Removed top 3 bits (of 8) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890 ($mux).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3906 ($ne).
Removed top 13 bits (of 16) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$865 ($mux).
Removed top 13 bits (of 16) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$865_Y.
Removed top 1 bits (of 2) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$912_Y.
Removed top 1 bits (of 4) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$916_Y.
Removed top 24 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$926_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$932_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$938_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$936_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$935_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$1100_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$1099_Y.

5.15. Executing PEEPOPT pass (run peephole optimizers).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

5.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2348.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.regsel
    best permutation: \u_cpu.regsel
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \u_cpu.AXYS[3]
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.AXYS[2]
      2: 2'01 -> 2'01 -> 2'01: \u_cpu.AXYS[1]
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.AXYS[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3984.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2358.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \u_cpu.cond_code
    best permutation: \u_cpu.cond_code
    best xor mask: 3'000
      0: 3'111 -> 3'111 -> 3'111: \u_cpu.Z
      1: 3'110 -> 3'110 -> 3'110: $flatten\u_cpu.$not$../../../../source/cpu.v:1296$1076_Y
      2: 3'101 -> 3'101 -> 3'101: \u_cpu.C
      3: 3'100 -> 3'100 -> 3'100: $flatten\u_cpu.$not$../../../../source/cpu.v:1294$1075_Y
      4: 3'011 -> 3'011 -> 3'011: \u_cpu.V
      5: 3'010 -> 3'010 -> 3'010: $flatten\u_cpu.$not$../../../../source/cpu.v:1292$1074_Y
      6: 3'001 -> 3'001 -> 3'001: \u_cpu.N
      7: 3'000 -> 3'000 -> 3'000: $flatten\u_cpu.$not$../../../../source/cpu.v:1290$1073_Y
    choices: 8
    min choice: 0
    max choice: 7
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3986.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2749.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.state
    best permutation: { \u_cpu.state [4] \u_cpu.state [1:0] \u_cpu.state [5] \u_cpu.state [3:2] }
    best xor mask: 6'010000
      0: 6'001010 -> 6'010010 -> 6'000010: { \u_cpu.N \u_cpu.V 1'1 $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890_Y [4:0] }
      1: 6'100010 -> 6'010100 -> 6'000100: $flatten\u_cpu.$ternary$../../../../source/cpu.v:443$887_Y
      4: 6'101110 -> 6'010111 -> 6'000111: \u_cpu.u_ALU8.OUT
    choices: 3
    min choice: 2
    max choice: 7
    range density: 50%
    absolute density: 37%
    full case: false
    offset: 6'000010
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3994.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2795.
  data width: 16 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.state
    best permutation: \u_cpu.state
    best xor mask: 6'000000
      0: 6'001010 -> 6'001010 -> 6'001010: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y
      1: 6'000111 -> 6'000111 -> 6'000111: { \u_cpu.u_ALU8.OUT \u_cpu.PC [7:0] }
      2: 6'000110 -> 6'000110 -> 6'000110: { \u_cpu.ABH \u_cpu.u_ALU8.OUT }
      4: 6'001100 -> 6'001100 -> 6'001100: $flatten\u_cpu.$2\PC_temp[15:0]
    choices: 4
    min choice: 6
    max choice: 12
    range density: 57%
    absolute density: 30%
    full case: false
    offset: 6'000110
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$4000.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\u_ALU8.$procmux$2335.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.u_ALU8.op [3:2]
    best permutation: \u_cpu.u_ALU8.op [3:2]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 8'00000000
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.u_ALU8.temp_logic [7:0]
      2: 2'01 -> 2'01 -> 2'01: $flatten\u_cpu.\u_ALU8.$not$../../../../source/ALU8.v:75$1103_Y
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.u_ALU8.BI
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$4002.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\u_ALU8.$procmux$2343.
  data width: 9 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.u_ALU8.op [1:0]
    best permutation: \u_cpu.u_ALU8.op [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { 1'0 \u_cpu.u_ALU8.AI }
      1: 2'10 -> 2'10 -> 2'10: { 1'0 $flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$1101_Y [7:0] }
      2: 2'01 -> 2'01 -> 2'01: { 1'0 $auto$wreduce.cc:461:run$3981 [7:0] }
      3: 2'00 -> 2'00 -> 2'00: { 1'0 $auto$wreduce.cc:461:run$3982 [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$4004.
Inspecting $pmux cell cpu_wrapper/$procmux$2871.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr_emu [1:0]
    best permutation: \Addr_emu [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \vectOut[3]
      1: 2'10 -> 2'10 -> 2'10: { \vectOut[2] [7] 7'0000000 }
      2: 2'01 -> 2'01 -> 2'01: \vectOut[1]
      3: 2'00 -> 2'00 -> 2'00: \vectOut[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$4006.
Removed 19 unused cells and 19 unused wires.

5.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\Memory'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[2] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[3] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[4] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[5] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

5.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).

5.21. Executing WREDUCE pass (reducing word size of cells).

5.22. Executing XILINX_DSP pass (pack resources into DSPs).

5.23. Executing TECHMAP pass (map to technology primitives).

5.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

5.23.3. Continuing TECHMAP pass.
Using template $paramod$f6897d0e7652978ed884a6b5aa0446bfbef5f56c\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$fe07bad597930806ee515799ef65d24c28335e59\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c168ec4cb81cf86f7dbd588f2034131e9f6b5110\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$01971fc8419b6bdb76e5b8233c4f4f06e4913e0f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d3eeb6e2d01428a72672a53879db9de0459eb59e\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~138 debug messages>

5.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_wrapper:
  creating $macc model for $add$../../../cpu_wrapper_RT2.v:22$270 ($add).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3989 ($sub).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3995 ($sub).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:354$873 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$908 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$909 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1110 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1111 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1112 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1113 ($add).
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1112 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1113.
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1110 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1111.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1111.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1113.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$909.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$908.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:354$873.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3995.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3989.
  creating $alu model for $macc $add$../../../cpu_wrapper_RT2.v:22$270.
  creating $alu cell for $add$../../../cpu_wrapper_RT2.v:22$270: $auto$alumacc.cc:485:replace_alu$4094
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3989: $auto$alumacc.cc:485:replace_alu$4097
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3995: $auto$alumacc.cc:485:replace_alu$4100
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:354$873: $auto$alumacc.cc:485:replace_alu$4103
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$908: $auto$alumacc.cc:485:replace_alu$4106
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$909: $auto$alumacc.cc:485:replace_alu$4109
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1113: $auto$alumacc.cc:485:replace_alu$4112
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1111: $auto$alumacc.cc:485:replace_alu$4115
  created 8 $alu and 0 $macc cells.

5.25. Executing SHARE pass (SAT-based resource sharing).

5.26. Executing OPT pass (performing simple optimizations).

5.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~29 debug messages>

5.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\u_cpu.$procmux$2348.
    dead port 2/6 on $pmux $flatten\u_cpu.$procmux$2348.
    dead port 3/6 on $pmux $flatten\u_cpu.$procmux$2348.
    dead port 4/6 on $pmux $flatten\u_cpu.$procmux$2348.
    dead port 6/6 on $pmux $flatten\u_cpu.$procmux$2348.
    dead port 1/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 2/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 3/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 4/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 5/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 6/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 7/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 8/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 10/10 on $pmux $flatten\u_cpu.$procmux$2358.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2749.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2749.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2749.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2795.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2795.
    dead port 3/7 on $pmux $flatten\u_cpu.$procmux$2795.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2795.
    dead port 1/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2335.
    dead port 2/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2335.
    dead port 3/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2335.
    dead port 4/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2335.
    dead port 6/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2335.
    dead port 1/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2343.
    dead port 2/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2343.
    dead port 3/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2343.
    dead port 4/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2343.
    dead port 6/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2343.
    dead port 1/6 on $pmux $procmux$2871.
    dead port 2/6 on $pmux $procmux$2871.
    dead port 3/6 on $pmux $procmux$2871.
    dead port 4/6 on $pmux $procmux$2871.
    dead port 6/6 on $pmux $procmux$2871.
Removed 36 multiplexer ports.
<suppressed ~68 debug messages>

5.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.6. Executing OPT_DFF pass (perform DFF optimizations).

5.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 15 unused cells and 166 unused wires.
<suppressed ~16 debug messages>

5.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.9. Rerunning OPT passes. (Maybe there is more to do..)

5.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

5.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.13. Executing OPT_DFF pass (perform DFF optimizations).

5.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.16. Finished OPT passes. (There is nothing left to do.)

5.27. Executing MEMORY pass.

5.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 0, 1 (address 3'101).
  Merging ports 2, 3 (address 3'011).
  Merging ports 2, 4 (address 3'010).
  Merging ports 2, 5 (address 3'000).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 0, 1 (address 3'100).

5.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory cpu_wrapper.Memory via $__XILINX_BLOCKRAM_TDP_
using FF mapping for memory cpu_wrapper.stimIn
<suppressed ~3543 debug messages>

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
Using template $paramod$e95df22ae2b13868ac66d7e4a2714eaef158c90c\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$ee782d794e068f53e55527138a3d161de88d1a8f\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$90e3705e0bdb31872712d3c264edbac53ce0c450\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$8ad9d6905ce18ec13b663d2fb2abf8b429768034\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$313f4ca570d3a61b9a3c816ca5a3350875a6af87\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$9ee917d0b478d1306ce4a6982d0da53fbc4a3109\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$fbfe7df22d74b8ce4232309d6ec974451121acaf\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$d0493707116ac8a31cdf4040fb67c3764ea7da35\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
No more expansions possible.
<suppressed ~388 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~218 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.32.3. Executing OPT_DFF pass (perform DFF optimizations).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 5 unused cells and 68 unused wires.
<suppressed ~6 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \cpu_wrapper:
  created 8 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of cpu_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 8 write mux blocks.

5.34. Executing OPT pass (performing simple optimizations).

5.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~19 debug messages>

5.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

5.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2728:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJH
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJH [3:1]
      New connections: \u_cpu.ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2734:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJL
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJL [3:1]
      New connections: \u_cpu.ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866:
      Old ports: A={ 13'1111111111111 $auto$wreduce.cc:461:run$3973 [2:0] }, B=16'1111111111111100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y
      New ports: A=$auto$wreduce.cc:461:run$3973 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y [2:0]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y [15:3] = 13'1111111111111
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:315$865:
      Old ports: A=3'110, B=3'010, Y=$auto$wreduce.cc:461:run$3973 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$3973 [2]
      New connections: $auto$wreduce.cc:461:run$3973 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890:
      Old ports: A={ 1'1 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, B={ 1'0 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890_Y [4]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$890_Y [3:0] = { \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:613$916:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:461:run$3975 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$3975 [2]
      New connections: $auto$wreduce.cc:461:run$3975 [1:0] = 2'11
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866:
      Old ports: A=$auto$wreduce.cc:461:run$3973 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y [2:0]
      New ports: A={ $auto$wreduce.cc:461:run$3973 [2] 1'1 }, B=2'10, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y [2:1]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$866_Y [0] = 1'0
  Optimizing cells in module \cpu_wrapper.
Performed a total of 7 changes.

5.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.6. Executing OPT_SHARE pass.

5.34.7. Executing OPT_DFF pass (perform DFF optimizations).

5.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 16 unused cells and 36 unused wires.
<suppressed ~17 debug messages>

5.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~5 debug messages>

5.34.10. Rerunning OPT passes. (Maybe there is more to do..)

5.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

5.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.14. Executing OPT_SHARE pass.

5.34.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[7]$6614 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[7]).
Adding EN signal on $memory\stimIn[6]$6612 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[6]).
Adding EN signal on $memory\stimIn[5]$6610 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[5]).
Adding EN signal on $memory\stimIn[4]$6608 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[4]).
Adding EN signal on $memory\stimIn[3]$6606 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[3]).
Adding EN signal on $memory\stimIn[2]$6604 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[2]).
Adding EN signal on $memory\stimIn[1]$6602 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$6600 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[0]).

5.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 8 unused cells and 9 unused wires.
<suppressed ~9 debug messages>

5.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.18. Rerunning OPT passes. (Maybe there is more to do..)

5.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

5.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.22. Executing OPT_SHARE pass.

5.34.23. Executing OPT_DFF pass (perform DFF optimizations).

5.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.26. Finished OPT passes. (There is nothing left to do.)

5.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

5.36.3. Continuing TECHMAP pass.
Using template $paramod$a7edf286f31cfb6a8d8cfd1cdc68226faed25e4d\_80_xilinx_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:54db3d359551b7fcca7e04949c338464fbb0c139$paramod$61cb9121f1136b48aeacc4eed2270cdde459d017\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:90b7a9721d556aff5e278e06c8b0fb36af777f9a$paramod$b4345452fc865c0339e9bcb740a5af13d2e6aa84\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:988650e8427a5a393c01d8e80008564e3dd41073$paramod$276ee2a3af8d8c5ab59174c02c677325bec8e0d7\_90_shift_shiftx for cells of type $shift.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$817919053e360e32f1a00d067c5411f16a07f712\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$30fa96e978dc3d9d8917e537f49e4beca9251827\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:20a7d82f9829f51be5ab65a25bafe843262fbc0b$paramod$8680697287b9557a2481878c04228dfd2dc28a07\_90_shift_shiftx for cells of type $shift.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6838.
    dead port 1/2 on $mux $procmux$6835.
    dead port 2/2 on $mux $procmux$6835.
    dead port 1/2 on $mux $procmux$6832.
    dead port 1/2 on $mux $procmux$6829.
    dead port 2/2 on $mux $procmux$6829.
    dead port 1/2 on $mux $procmux$6826.
    dead port 1/2 on $mux $procmux$6823.
    dead port 2/2 on $mux $procmux$6823.
    dead port 2/2 on $mux $procmux$6817.
    dead port 2/2 on $mux $procmux$6811.
Removed 11 multiplexer ports.
<suppressed ~1286 debug messages>

5.36.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:f7e67177656d8d69a834134a38e24afd7d3b1439$paramod$7a923b88df27d766594bcce2ec3294eebd025fbe\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:bdfdda7f9a07b98afb8f1ad4bd30c308251ae457$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bdfdda7f9a07b98afb8f1ad4bd30c308251ae457$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6838.
    dead port 1/2 on $mux $procmux$6835.
    dead port 2/2 on $mux $procmux$6835.
    dead port 1/2 on $mux $procmux$6832.
    dead port 1/2 on $mux $procmux$6829.
    dead port 2/2 on $mux $procmux$6829.
    dead port 1/2 on $mux $procmux$6826.
    dead port 1/2 on $mux $procmux$6823.
    dead port 2/2 on $mux $procmux$6823.
    dead port 2/2 on $mux $procmux$6817.
    dead port 2/2 on $mux $procmux$6811.
Removed 11 multiplexer ports.
<suppressed ~354 debug messages>

5.36.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bdfdda7f9a07b98afb8f1ad4bd30c308251ae457$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:bdfdda7f9a07b98afb8f1ad4bd30c308251ae457$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$e9c51c6dde20d0afd41ae94253554f65728b9377\_80_xilinx_alu for cells of type $alu.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=s32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$55a7542f9f94f8353eeb47e045003199fd59709e\_80_xilinx_alu for cells of type $alu.
Using template $paramod$191acc1d2d42689ebb1ca5cb5fde8a2ce46b029d\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1056 debug messages>

5.37. Executing OPT pass (performing simple optimizations).

5.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1773 debug messages>

5.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3342 debug messages>
Removed a total of 1114 cells.

5.37.3. Executing OPT_DFF pass (perform DFF optimizations).

5.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 569 unused cells and 1813 unused wires.
<suppressed ~572 debug messages>

5.37.5. Finished fast OPT passes.

5.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu_wrapper.Addr_emu using IBUF.
Mapping port cpu_wrapper.Din_emu using IBUF.
Mapping port cpu_wrapper.Dout_emu using OBUF.
Mapping port cpu_wrapper.IO_Req using OBUF.
Mapping port cpu_wrapper.clk_LED using OBUF.
Mapping port cpu_wrapper.clk_dut using IBUF.
Mapping port cpu_wrapper.clk_emu using IBUF.
Mapping port cpu_wrapper.get_emu using IBUF.
Mapping port cpu_wrapper.load_emu using IBUF.

5.39. Executing TECHMAP pass (map to technology primitives).

5.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 3 unused wires.

5.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~72 debug messages>

5.42. Executing ABC pass (technology mapping using ABC).

5.42.1. Extracting gate netlist of module `\cpu_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 2131 gates and 2397 wires to a netlist network with 264 inputs and 204 outputs.

5.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      569
ABC RESULTS:        internal signals:     1929
ABC RESULTS:           input signals:      264
ABC RESULTS:          output signals:      204
Removing temp directory.
Removed 0 unused cells and 1392 unused wires.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP1P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~350 debug messages>

5.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.45. Executing TECHMAP pass (map to technology primitives).

5.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.45.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5c4f87eb215026d1ec8d5b604dc471264fa1d7c2\$lut for cells of type $lut.
Using template $paramod$e188329b648fb22fe8ff5b81c1e1e6ea6f0396f0\$lut for cells of type $lut.
Using template $paramod$2c103135e054b1df588b36007535b657d1587a8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$7d1b3fbf55fd2bfb31faf881b09a55f94c8ae08e\$lut for cells of type $lut.
Using template $paramod$0bc3306be054debbaf17fc826ee6d9dc22e6d649\$lut for cells of type $lut.
Using template $paramod$c982fc47f348fad396f27b7d5b32546d77327e85\$lut for cells of type $lut.
Using template $paramod$f4ee5f1f2be890c103efd23ba2e17040e2f2e83f\$lut for cells of type $lut.
Using template $paramod$cbe42dfc34509da53d1c8e63b3575891f7dc6d0c\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$49eb50c63a5b5355fa8408239eeac288f1d9f4c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$b653356ea502433b930f5e0bfaed8930e54b9bc6\$lut for cells of type $lut.
Using template $paramod$1ad0ac35f096705aa458eaef51a091eeb697d04a\$lut for cells of type $lut.
Using template $paramod$4a26d1be662971d14a7e5f250ae682adec629943\$lut for cells of type $lut.
Using template $paramod$4236784d2375d0b365eb189f6146797bd68c3b92\$lut for cells of type $lut.
Using template $paramod$98fc4f138c1bf7b0386e4fc6292e4e906eb8f842\$lut for cells of type $lut.
Using template $paramod$d2ef43814113ff73f9ebc73be6b7b228fcced45d\$lut for cells of type $lut.
Using template $paramod$99701497806d52917cec9119797053e8204b8a09\$lut for cells of type $lut.
Using template $paramod$c6af2d6a77d733aada4ec33ecd1fe0da34adce8b\$lut for cells of type $lut.
Using template $paramod$1124887702c1d091984e15415ee65fb6dc549104\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$be7ef5660242cb5eb24e1f9d947b69f45fdb935e\$lut for cells of type $lut.
Using template $paramod$b1a545306a0528821872cc89aaa591058879fb6c\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$ce1c9e5dc69130ad725a1305c625edfc80c5b8a9\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$06413d73861152719084c03da4066d17165287ff\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$ba82fb3eadd5cbe40f1451e04a124c85f0c6bc85\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$15095eede8e684f116c464a3d230b5dc95b1156c\$lut for cells of type $lut.
Using template $paramod$b307a7bc49bb5a5be47d89a93d4a53e183c812ac\$lut for cells of type $lut.
Using template $paramod$b1c3dd26b930976be459da1989d438ffe870602b\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$b2e3e29c10a9b97aa7236b3a38d8f36c08509f08\$lut for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$b3717e6205952b026f571811f99df6dd13bf43bb\$lut for cells of type $lut.
Using template $paramod$5da9912c8dc9d2ba9351b719e88649bd3dfeba7a\$lut for cells of type $lut.
Using template $paramod$b187b9fd52e8a2b21dffc6296f2b1c826fd404d1\$lut for cells of type $lut.
Using template $paramod$93c5f6829bcdb8c08276d4dfa8e3d49aff20d2d7\$lut for cells of type $lut.
Using template $paramod$1efad909705628c0d9a0c72214a8f10fc98a3225\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$edbf70390e06e9e91bd800fdc8509571b86ea44d\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$de7d047fd1b66b2738570c10d5a0f7e3d80323fc\$lut for cells of type $lut.
Using template $paramod$7280ed43c978679d02dd8babd0e8b7fd260587af\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$b8942fca32dfdc62a91c974c1562376c545ed5c1\$lut for cells of type $lut.
Using template $paramod$a55b3683f73111e3782ed070dd1b5208488fec34\$lut for cells of type $lut.
Using template $paramod$4f923e59a051f78d14ba393fc1b07b18852d937e\$lut for cells of type $lut.
Using template $paramod$e3b42ee04206d3ac9305ca68258d985d4cc51124\$lut for cells of type $lut.
Using template $paramod$5220969545abf4269174c7b40c8098f532d7c689\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$38fd2bffc6ba9e0ccd270ebd40fba97fe8a789e6\$lut for cells of type $lut.
Using template $paramod$c025acb9f7c137aa8b42b95fd3bb9657525b95e9\$lut for cells of type $lut.
Using template $paramod$fe3510b2ad56ed8374121e7b9fb8493416046da5\$lut for cells of type $lut.
Using template $paramod$d75678989cdacac0ef002401169e480bbc9e1b7e\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$2daa073246b61bcd24a29e8fd5976c5aba7194af\$lut for cells of type $lut.
Using template $paramod$d03514f850357c6e950d62ddeba7974826178c1c\$lut for cells of type $lut.
Using template $paramod$86627ea38c4604d300c3b17d21d31d75e2b16ac8\$lut for cells of type $lut.
Using template $paramod$d17d6e4a2bf53b2d834023f8809de21a10afe2b0\$lut for cells of type $lut.
Using template $paramod$5a2ae7c8762e2e7d0c7f824178cbde54757b55d1\$lut for cells of type $lut.
Using template $paramod$3c622498730796ab851012a04e15023da2fe80e5\$lut for cells of type $lut.
Using template $paramod$54cead7911a46920897d1f3974c0f6cb383eccf5\$lut for cells of type $lut.
Using template $paramod$5b2ed09b67a8f4b0a718a8e31124e75666000826\$lut for cells of type $lut.
Using template $paramod$74edec3e3ef67801de07d5dceb25a7a8f2acaa28\$lut for cells of type $lut.
Using template $paramod$8dad52e72016b5562becd6d61d63fb3aa971d1e9\$lut for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod$52c755dc8ff4d8ff85d55d55ed6084a75557788f\$lut for cells of type $lut.
Using template $paramod$5d4f9e6a44032982c6bb4823f56ccd42a5ec8659\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$ad483a86c0c260fff55360fed79ac0a53f449bc1\$lut for cells of type $lut.
Using template $paramod$058f79e29a33e9f5978ecd2647e890aedeb5b215\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$b31cd0e69b6f4e3a36b96408b8aaf6629fc3d5d8\$lut for cells of type $lut.
Using template $paramod$99147129397237b2ee43f73aa84efab76d263c47\$lut for cells of type $lut.
Using template $paramod$d8d3c91029a1933757204339e348693c108dd2eb\$lut for cells of type $lut.
Using template $paramod$0eb6d85aeeb016d5a6014db1cae4e6fb2b94bd73\$lut for cells of type $lut.
Using template $paramod$df832ea8ff7e06a61d20073d4a829cea437e4cf2\$lut for cells of type $lut.
Using template $paramod$fa63cb4776d20555399e8ca34864a16a34b9bc34\$lut for cells of type $lut.
Using template $paramod$153c305cf5cb155ecde051f98bb4b897606133dc\$lut for cells of type $lut.
Using template $paramod$08c5aa35afa515eb807a05fe95f1cb7b85ecaca6\$lut for cells of type $lut.
Using template $paramod$6f065a001f417586df4e807453056fa3f5045713\$lut for cells of type $lut.
Using template $paramod$b5000da8d1935bfaca95e4ed3d01ce9eb28a55db\$lut for cells of type $lut.
Using template $paramod$85177ba1e8b8310b034c121ff73b945e57ee6ffa\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$a74cabb830b0239b727411793aa90351da7606bb\$lut for cells of type $lut.
Using template $paramod$1b574fd1b2fb747f625740f1f479e8220eb22bb8\$lut for cells of type $lut.
Using template $paramod$bbc7f011d2d047d1303e429d1776cfd27c97bec0\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f41ecbd42ec533a7f108abaf0fb3cd113792c465\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$0f5bf4015a4382c6ed92e91cf1357f88d5adda09\$lut for cells of type $lut.
Using template $paramod$a0c87258c89610cca6c38b9863b8d1c9b12cc2b6\$lut for cells of type $lut.
Using template $paramod$d6f4e81d72c56279b3f99965739c1b608063887a\$lut for cells of type $lut.
Using template $paramod$623bf135ff510687121d31fe1cb6ffb712653125\$lut for cells of type $lut.
Using template $paramod$68a19a9332a0166800b5cfe3cd3b55629799abea\$lut for cells of type $lut.
Using template $paramod$658a2b04dbe44818cc5ca9dd0e973e2854a1f442\$lut for cells of type $lut.
Using template $paramod$8462056ce44940a7bab96364e2498bfe7dbdc5eb\$lut for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod$ed6ff08fc6ce220f62337eb1b9d2e7c98c38b08a\$lut for cells of type $lut.
Using template $paramod$9584aa2727eb7e8f18fd83f6b4dce96c8937579b\$lut for cells of type $lut.
Using template $paramod$52aa6391cca89d4ee2bd5d74cbc082f92ede1215\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$68a09192df1372bb304c59c124c8a1a788ea304c\$lut for cells of type $lut.
Using template $paramod$0b2962a5f9d72b7a0179f0c6972598142ca22f74\$lut for cells of type $lut.
Using template $paramod$65bdb551e755edf8b6469e18bad0003b37a67165\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$803883fec24369b31453f1349427b9cf98bb0a7b\$lut for cells of type $lut.
Using template $paramod$e9d3af6f92c6d8648ac6b2468756b4486ca5f710\$lut for cells of type $lut.
Using template $paramod$fc31d2a538c0a17b0bc4582671c5f55a4fdbcff4\$lut for cells of type $lut.
Using template $paramod$821faed1475c638687052ec0c9f7ab37407237cb\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000010 for cells of type $lut.
Using template $paramod$2018277bedb251a03dbba43217637f549295f1ee\$lut for cells of type $lut.
Using template $paramod$fadd9ab30315655e17f2befec01f662d1f275d80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$dc3cc3b0847100d19ad223f87b613cea8ada0b6d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$527b7a4eb9feb4df53e2e8709cbede8e5c535ada\$lut for cells of type $lut.
Using template $paramod$53bd7176ff4d29e1e3ca52de3a78dd6fddf80903\$lut for cells of type $lut.
Using template $paramod$02e6e87d5337f13cf5745101bf93fdfeee2b83c1\$lut for cells of type $lut.
Using template $paramod$e8c4619f22a3f36645b9849d40021f58f9812b35\$lut for cells of type $lut.
Using template $paramod$59a6ab4a6e05561f2cc57f6c13e7ac33bc40e4ec\$lut for cells of type $lut.
Using template $paramod$8d3c262b6b4e1b577bed6b258f242e2289efcacd\$lut for cells of type $lut.
Using template $paramod$cbe7836a3a073966d767a6ea13c0a1dc7bf08406\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$c697d8838bc01c55efad471889c5dbc1429afedb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$dd4d8a5402bfcb293ccf31ff82453c820cd61179\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$73499d8ac1af0ab9fffd66c7a0ba80901a31500a\$lut for cells of type $lut.
Using template $paramod$c6f199ce6527cbf3537961bb1d6421ea371ec352\$lut for cells of type $lut.
Using template $paramod$0b4176de4529b7c3a6544cab551cf7822dd0cf59\$lut for cells of type $lut.
Using template $paramod$25b8b65859a7597f5927672a61362772c3e9d2ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a631cd2310693491cea5b8fab5a57272a73aba5b\$lut for cells of type $lut.
Using template $paramod$94ff2ed88c8f00f75d9fb462a55a7d952ca99e14\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$d2f36c73302c08bbdc72fbc9881a616e0b9b0bb5\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod$d065af9759fd2c63968a2cf5f83b6e45d6af10d7\$lut for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$6ef2f0cf9ee7045cbb81aa2f4be3a6d3a9eb99ec\$lut for cells of type $lut.
Using template $paramod$d24cacf95b5cdee0b2f41250073337912e0fb01c\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$b1d8ee10f5cc408b42e65dcba0be6d107299c64b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$58a869320f77976f22e00268fbc00190da943b28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$6175b798faaf880b79145fa02d16ce630ed6760b\$lut for cells of type $lut.
Using template $paramod$33d9f0f9d3903e4e6c4118a484eb8c0ef1263e93\$lut for cells of type $lut.
Using template $paramod$3cc7ca7ac0b6ace8ddd4366e30e0d3068cff366d\$lut for cells of type $lut.
Using template $paramod$335c485d38ae43484cc439222dbe4d769d4f68a2\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$8d69c2e951a16b13e724085c0637fd118e9e8205\$lut for cells of type $lut.
Using template $paramod$422ad2fa9f88084b48e4989a0a67d1e1792273f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$9ace7659502153045a38825b77ca793df46aa4bb\$lut for cells of type $lut.
Using template $paramod$f05f3317acce68634cfb849ed5de5346f28fabd2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$c06bc7b0155b6b7c551daafcbf140d84344602ed\$lut for cells of type $lut.
Using template $paramod$a730b16ecc7c29912e1232491c485a552cc77c6d\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$9bed4ec17557f5802cf907a03f8bb85466dfa09d\$lut for cells of type $lut.
Using template $paramod$e00400f55b537aff66cdf59c86b123569598d753\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$ef2d421819f3ddc4ded13df6658828006771290b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$32afd8249c3bebd0236d8e5d322eaef664b76770\$lut for cells of type $lut.
Using template $paramod$5f6b155a1bca9288a839d30e40badd6358a8e3d1\$lut for cells of type $lut.
Using template $paramod$777330e1a3a1c338043d3ccdf1bc98e21439ba2f\$lut for cells of type $lut.
Using template $paramod$02175ca9d9443b6415d882d4f93273d2f28837ad\$lut for cells of type $lut.
Using template $paramod$b76ca44e9fced0b6588e91a87b918b66fbc1d585\$lut for cells of type $lut.
Using template $paramod$5289dac6f25369a9a495c69c724c25ee83ad0e78\$lut for cells of type $lut.
Using template $paramod$b3a427947378f58e8343849e2cee7822d53a4ae0\$lut for cells of type $lut.
Using template $paramod$1aa44315e0a85d04784ccbca83b022ff33a47fb6\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$9b838c149495a6581d13a3f659e81e38193a62d0\$lut for cells of type $lut.
Using template $paramod$fc2aaea6345c4b2eac6859de64b6fab322746220\$lut for cells of type $lut.
Using template $paramod$814fc33a0c33adf71d8daead74d4ad6b05f8411d\$lut for cells of type $lut.
Using template $paramod$896298fa42ef89d452ac11e601067fe7cb49c7e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$82af2a65f44cd7397f9ff998eeb397655d38a220\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$fe0ae3c8d95e54fb55891e439f7b8e475d6e5ee8\$lut for cells of type $lut.
Using template $paramod$8b3dd55394f98a12f0da1880ec5bf2bc11b7aa3a\$lut for cells of type $lut.
Using template $paramod$b7b0dca19fc59c35a13cae16bf0d1935f6a1e003\$lut for cells of type $lut.
Using template $paramod$5eed5b6ec1788c0ecb4d165a7b0568b9045a57c7\$lut for cells of type $lut.
Using template $paramod$948caa077419dd0317147614cd5b507960d341ac\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$60e85f9371f74b6999f555c8634f45ab7f009ad6\$lut for cells of type $lut.
Using template $paramod$e6c62e06d0693610562cd253623836edf67ee9d0\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$e5fd3d0bc8d7651cdf3aaeaacccaa2951305bf0a\$lut for cells of type $lut.
Using template $paramod$fcc29e7b8e53989a9318d4787834ab790d07dc1a\$lut for cells of type $lut.
Using template $paramod$826ab0a67e1317f18d3ee281942dad5396b4bd19\$lut for cells of type $lut.
Using template $paramod$c10119abd2cf8d603e7d620f9691ae28ab16174c\$lut for cells of type $lut.
Using template $paramod$e8b3efc86b6b6416d241bb0f5ec36157ad7c004c\$lut for cells of type $lut.
Using template $paramod$187d600935db76313330ee89999615fcd44f3988\$lut for cells of type $lut.
Using template $paramod$96ff2fe4d753698dfa19ad9cfff9d2b5246c5361\$lut for cells of type $lut.
Using template $paramod$5549a10acc3d413e618299c7de39e8e0e7b37dbd\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$edd1b243e0055286a2b2386ccb1fb59520e55423\$lut for cells of type $lut.
Using template $paramod$0bf4058fec44cdd73acbf53694a381015b4b4251\$lut for cells of type $lut.
Using template $paramod$538e3e2a08b4585734f5edc40746e89e932ca852\$lut for cells of type $lut.
Using template $paramod$0223a760b5359733559c4de04c73406343e58def\$lut for cells of type $lut.
Using template $paramod$66d61d051c7529175443c6e1ead4f624ac5baaa2\$lut for cells of type $lut.
Using template $paramod$473f0babcf1cf8f405a2880f16c20b7d80d644ea\$lut for cells of type $lut.
Using template $paramod$551d7fbe0f284e22f845b0fec73a61a72eda08b4\$lut for cells of type $lut.
Using template $paramod$1da2f31c0a66eed16a23050d51e290a560320d89\$lut for cells of type $lut.
Using template $paramod$a52099cef019bbe114de53cfbdef9b6de0e07cac\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$aeaef434664422a791beca2635bfd47dff472baa\$lut for cells of type $lut.
Using template $paramod$345b22a5ec44c5c3e9ee735baf4cb9a1785a8e76\$lut for cells of type $lut.
Using template $paramod$20ab6792ecc9f679c8331cca8f8762d4d03b6fb7\$lut for cells of type $lut.
Using template $paramod$98c6098835ba72ec0644906d9d71e528a73ddfe1\$lut for cells of type $lut.
Using template $paramod$c63da2feb422001d90f0ea94d96c71397049c557\$lut for cells of type $lut.
Using template $paramod$8d9b66d0d542b7d24c81edee774498453c75283b\$lut for cells of type $lut.
Using template $paramod$c801ce482c875f91fc52e75da3847c8bac202f41\$lut for cells of type $lut.
Using template $paramod$14c290d50270b7c4816e89e7c255e53041db8109\$lut for cells of type $lut.
Using template $paramod$e86610361610103425853ffe1a3620b0b6e45939\$lut for cells of type $lut.
Using template $paramod$5a91a618dd73cd5feab308b094eb53564abcbef4\$lut for cells of type $lut.
Using template $paramod$32eefd6050d2c0a96b85ad31f394df52618e0c04\$lut for cells of type $lut.
Using template $paramod$c05c7eade9cf82019b48443edde674e07b014c9e\$lut for cells of type $lut.
Using template $paramod$abd2ddecefcbc191fd748e21d6bfb723534002d6\$lut for cells of type $lut.
Using template $paramod$5aa738c116fa56f2a9e83a506754876f6ffa9cdf\$lut for cells of type $lut.
Using template $paramod$860caee9e11c24c0a3264d29bc64a8d1a287c4c6\$lut for cells of type $lut.
Using template $paramod$8d1db2c5fe7ce542506f87974fd88698196201ff\$lut for cells of type $lut.
Using template $paramod$243605d760cf2c95d5f568d8f9a614fde0c6ec9e\$lut for cells of type $lut.
Using template $paramod$1ceed0a632cada4979ec1737362a9ade49fea83a\$lut for cells of type $lut.
Using template $paramod$54f1982b727be44164423def13ec5c9c6cffd55b\$lut for cells of type $lut.
Using template $paramod$ffd13d8f135d5253c7565faae38cd586639f9cae\$lut for cells of type $lut.
Using template $paramod$3a3492ed9956adcb2e7094f38659fd1f39adca08\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$d86b8ac3f6670c6d530cf2c517c487791fc858c7\$lut for cells of type $lut.
Using template $paramod$4cf42ed65187d51e0ec14e363f82d58bb9877a21\$lut for cells of type $lut.
Using template $paramod$864f80582d071a31b561651632bd00fc27d3adc4\$lut for cells of type $lut.
Using template $paramod$bdc7e08915c5ad4d78a0aef6d575dac156232fa7\$lut for cells of type $lut.
Using template $paramod$f3d37d879c06589bbdcd7a1f2438288ed3d9435b\$lut for cells of type $lut.
Using template $paramod$80389088bbe68cf80531ae55d7040fa2361b4c50\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$6d64ac8ef6c7660d54d76662215b21ba883eb7ad\$lut for cells of type $lut.
Using template $paramod$2ed939d67f616afab152ab213a3e8deb058df76b\$lut for cells of type $lut.
Using template $paramod$216bfaee92d8306536103c995950ef3a6b00d2bd\$lut for cells of type $lut.
Using template $paramod$1da24b2d9207629099fd23dcb412813ea940b1a7\$lut for cells of type $lut.
Using template $paramod$f5c201717e84a0253b1f090957fbd2824ed819e9\$lut for cells of type $lut.
Using template $paramod$0b96940cbd848eae768bf586728b549e376a363d\$lut for cells of type $lut.
Using template $paramod$4b4da8134caecb60a633d6bfd3981a57db6d8254\$lut for cells of type $lut.
Using template $paramod$fbebdb4f3887472b219762aa3c005c772bd0c519\$lut for cells of type $lut.
Using template $paramod$691d077c75f620c480a26384ee59d7fb0fe460a4\$lut for cells of type $lut.
Using template $paramod$ace8e3d0dab35e2bdae95aa2e3cd8ba043b86685\$lut for cells of type $lut.
Using template $paramod$24a9c399361460b2ee243237401da4040d1bf925\$lut for cells of type $lut.
Using template $paramod$cc6cc844c3f535146a0d96d996f76382d7613363\$lut for cells of type $lut.
Using template $paramod$5f839560c5692be03566dbd9ecc8ff4be30a1df9\$lut for cells of type $lut.
Using template $paramod$46e2f79d4e2163e445cae9e45ef3ebbd85e62ecc\$lut for cells of type $lut.
Using template $paramod$1b375d151b578584a0d892e452eba569de0d3f37\$lut for cells of type $lut.
Using template $paramod$e3a7bba435216191a54a8598551ffff19d36fa53\$lut for cells of type $lut.
Using template $paramod$a80e107f9e78fac1ebe85a100c9aef175bfba704\$lut for cells of type $lut.
Using template $paramod$bc82d2386730ac56f54c8faba3d6ae669876ca70\$lut for cells of type $lut.
Using template $paramod$e7b89064cc4f4b103917b150863282899d89e810\$lut for cells of type $lut.
Using template $paramod$e799ebc1d5c0fbf442f6b47afee03012e10e9a3e\$lut for cells of type $lut.
Using template $paramod$4b859e3077b3083610845efa139709e67e8b8565\$lut for cells of type $lut.
Using template $paramod$e03e37cbccd2abd709636f4decd4ea9e26f8f651\$lut for cells of type $lut.
Using template $paramod$c6223b54a1e238da2a89f3b4865cd0b19d2593d4\$lut for cells of type $lut.
Using template $paramod$afd29cf09a4091ee5f6fd3ef1f5969a9acec3a19\$lut for cells of type $lut.
Using template $paramod$22792dbb31fb8e09e4f43835dac6c3eed999bf9a\$lut for cells of type $lut.
Using template $paramod$eb8505af97e9c1f4940611e85d5e502e31ad6cc5\$lut for cells of type $lut.
Using template $paramod$d6e7abf536149acd2c92b7f0e19cf1b3c5d5b383\$lut for cells of type $lut.
Using template $paramod$17c46753384a2205f8613cc800387f9340c8119c\$lut for cells of type $lut.
Using template $paramod$92b4e33c09a87979492cf4fdf98100120b23d660\$lut for cells of type $lut.
Using template $paramod$3ac00c515b06b4dd86c2922c42d06b4b5fad8526\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$31121e17b54d3da2a0fd09c45ca312021092d4a4\$lut for cells of type $lut.
Using template $paramod$0816b095f9e13b034a866bd44640dfe1b5e61376\$lut for cells of type $lut.
Using template $paramod$3aa84c32321d1c553a504165efc4ea0d3f617f96\$lut for cells of type $lut.
Using template $paramod$ed2409ed7f256228c709d5d3c213492fa86bdec8\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$b41c825a4a1256e5cdb53985bf46c47446d14c6c\$lut for cells of type $lut.
Using template $paramod$9e3c8c14e14f615c5ed990e8ab08ade24170b19b\$lut for cells of type $lut.
Using template $paramod$52e3c89ca2499ed93698c2c3f11f2c7a41d1b787\$lut for cells of type $lut.
Using template $paramod$b1d1e4e7602caa97d49b9d0492a096b773c67ca4\$lut for cells of type $lut.
Using template $paramod$b0c9a8d4fd3ac93bb888fedb5df24d60064cc6a7\$lut for cells of type $lut.
Using template $paramod$e88f105bb70fca6927c72e494cce4d23b14d136f\$lut for cells of type $lut.
Using template $paramod$8d1c9d56299d803ac605162b9526c3f9bbcb9e52\$lut for cells of type $lut.
Using template $paramod$b2163407d0c51472f2f52c9e9ab606a20deb8244\$lut for cells of type $lut.
Using template $paramod$e57e27e59a3a6ebe140c4d1f7d7013d21957a8ce\$lut for cells of type $lut.
Using template $paramod$8628367c8fe6203c379f7ad4d090339e6aee2e9d\$lut for cells of type $lut.
Using template $paramod$09e81a5ff254fe0703b28d9b2e62acebb84e0919\$lut for cells of type $lut.
Using template $paramod$2736e7b9e79de1fae99f8aa2d22caa06a24f079b\$lut for cells of type $lut.
Using template $paramod$c431ca80e151bb7e5414fe32e87adbe52a5aef4d\$lut for cells of type $lut.
Using template $paramod$5079443f764eaba85b42128c5dc18f9f5c3d01a4\$lut for cells of type $lut.
Using template $paramod$0b0b2bee2b031aeaeb1072f85dfe15a7cc7e685e\$lut for cells of type $lut.
Using template $paramod$5cd9b92259454791a1ddf572464ef8c25fce0fba\$lut for cells of type $lut.
Using template $paramod$f23f290ef131d30da44634caea3a9120bbdfd9fb\$lut for cells of type $lut.
Using template $paramod$9e602bf2e3b9eaec54ba878646020ff2138e5a79\$lut for cells of type $lut.
Using template $paramod$e2c74232b475ad71eb2fb078d9bdc27cbed2ceda\$lut for cells of type $lut.
Using template $paramod$e986b41029f3c9006d79e56385d6ec3c60d3556e\$lut for cells of type $lut.
Using template $paramod$05ab7ca7de6a31eb3465b30a760b803b5ad0ce4c\$lut for cells of type $lut.
Using template $paramod$b0922d8daa8a79d8bfd3d2f21a754d2e5ae8bffd\$lut for cells of type $lut.
Using template $paramod$23bd2187a1083ea81f5262d7d888e0016a0f74c0\$lut for cells of type $lut.
Using template $paramod$9165fe87701cd2c8904bc19b6d3283821087584c\$lut for cells of type $lut.
Using template $paramod$a5763bf6276dba640667d9b925e2f79f0771d14c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5197 debug messages>

5.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in cpu_wrapper.

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cpu_wrapper.
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15666.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15653.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$15650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15540$auto$blifparse.cc:535:parse_blif$16077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)

5.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on cpu_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on cpu_wrapper._Clk[0].
Inserting BUFG on cpu_wrapper.u_cpu.clk[0].
Removed 0 unused cells and 3666 unused wires.

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper

5.49.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Removed 0 unused modules.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.

5.50. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                883
   Number of wire bits:           4799
   Number of public wires:         355
   Number of public wire bits:    3307
   Number of ports:                  9
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1135
     $scopeinfo                      2
     BUFG                            3
     CARRY4                         15
     FDCE                          159
     FDPE                            2
     FDRE                          127
     IBUF                           15
     INV                             6
     LUT1                           26
     LUT2                          119
     LUT3                          111
     LUT4                           82
     LUT5                          100
     LUT6                          202
     MUXF7                         121
     MUXF8                          19
     OBUF                           10
     RAMB36E1                       16

   Estimated number of LCs:        495

5.51. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\cpu_wrapper'.

7. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                883
   Number of wire bits:           4799
   Number of public wires:         355
   Number of public wire bits:    3307
   Number of ports:                  9
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1135
     $scopeinfo                      2
     BUFG                            3
     CARRY4                         15
     FDCE                          159
     FDPE                            2
     FDRE                          127
     IBUF                           15
     INV                             6
     LUT1                           26
     LUT2                          119
     LUT3                          111
     LUT4                           82
     LUT5                          100
     LUT6                          202
     MUXF7                         121
     MUXF8                          19
     OBUF                           10
     RAMB36E1                       16

Warnings: 43 unique messages, 43 total
End of script. Logfile hash: f5d9816583, CPU: user 9.82s system 0.06s, MEM: 168.38 MB peak
Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 57% 8x techmap (5 sec), 16% 23x read_verilog (1 sec), ...
