   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 2
  11              		.file	"hal_pal_lld.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.initgpio,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	initgpio:
  23              	.LFB279:
  24              		.file 1 "lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c"
   1:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*
   2:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio
   3:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
   4:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     Licensed under the Apache License, Version 2.0 (the "License");
   5:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     you may not use this file except in compliance with the License.
   6:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     You may obtain a copy of the License at
   7:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
   8:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         http://www.apache.org/licenses/LICENSE-2.0
   9:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  10:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     Unless required by applicable law or agreed to in writing, software
  11:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     distributed under the License is distributed on an "AS IS" BASIS,
  12:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     See the License for the specific language governing permissions and
  14:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     limitations under the License.
  15:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** */
  16:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  17:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /**
  18:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @file    GPIOv2/hal_pal_lld.c
  19:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @brief   STM32 PAL low level driver code.
  20:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *
  21:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @addtogroup PAL
  22:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @{
  23:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  */
  24:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  25:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #include "hal.h"
  26:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  27:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if HAL_USE_PAL || defined(__DOXYGEN__)
  28:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  29:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  30:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver local definitions.                                                 */
  31:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  32:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  33:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if defined(STM32L0XX) || defined(STM32L1XX)
  34:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB_EN_MASK     STM32_GPIO_EN_MASK
  35:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB_LPEN_MASK   AHB_EN_MASK
  36:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  37:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32F0XX) || defined(STM32F3XX) || defined(STM32F37X)
  38:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB_EN_MASK     STM32_GPIO_EN_MASK
  39:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB_LPEN_MASK   0
  40:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  41:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32F2XX) || defined(STM32F4XX) || defined(STM32F7XX)
  42:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB1_EN_MASK    STM32_GPIO_EN_MASK
  43:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #define AHB1_LPEN_MASK  AHB1_EN_MASK
  44:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  45:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #else
  46:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #error "missing or unsupported platform for GPIOv2 PAL driver"
  47:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
  48:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  49:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  50:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver exported variables.                                                */
  51:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  52:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  53:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  54:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver local variables and types.                                         */
  55:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  56:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  57:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  58:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver local functions.                                                   */
  59:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  60:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  61:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {
  25              		.loc 1 61 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
  62:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  63:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->OTYPER  = config->otyper;
  31              		.loc 1 63 0
  32 0000 4B68     		ldr	r3, [r1, #4]
  33 0002 4360     		str	r3, [r0, #4]
  64:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->OSPEEDR = config->ospeedr;
  34              		.loc 1 64 0
  35 0004 8B68     		ldr	r3, [r1, #8]
  36 0006 8360     		str	r3, [r0, #8]
  65:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->PUPDR   = config->pupdr;
  37              		.loc 1 65 0
  38 0008 CB68     		ldr	r3, [r1, #12]
  39 000a C360     		str	r3, [r0, #12]
  66:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->ODR     = config->odr;
  40              		.loc 1 66 0
  41 000c 0B69     		ldr	r3, [r1, #16]
  42 000e 4361     		str	r3, [r0, #20]
  67:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->AFRL    = config->afrl;
  43              		.loc 1 67 0
  44 0010 4B69     		ldr	r3, [r1, #20]
  45 0012 0362     		str	r3, [r0, #32]
  68:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->AFRH    = config->afrh;
  46              		.loc 1 68 0
  47 0014 8B69     		ldr	r3, [r1, #24]
  48 0016 4362     		str	r3, [r0, #36]
  69:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   gpiop->MODER   = config->moder;
  49              		.loc 1 69 0
  50 0018 0B68     		ldr	r3, [r1]
  51 001a 0360     		str	r3, [r0]
  70:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** }
  52              		.loc 1 70 0
  53 001c 7047     		bx	lr
  54              		.cfi_endproc
  55              	.LFE279:
  57              		.section	.text._pal_lld_init,"ax",%progbits
  58              		.align	1
  59              		.global	_pal_lld_init
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu softvfp
  65              	_pal_lld_init:
  66              	.LFB280:
  71:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  72:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  73:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver interrupt handlers.                                                */
  74:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  75:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  76:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  77:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /* Driver exported functions.                                                */
  78:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /*===========================================================================*/
  79:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  80:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /**
  81:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @brief   STM32 I/O ports configuration.
  82:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @details Ports A-D(E, F, G, H) clocks enabled.
  83:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *
  84:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @param[in] config    the STM32 ports configuration
  85:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *
  86:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @notapi
  87:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  */
  88:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** void _pal_lld_init(const PALConfig *config) {
  67              		.loc 1 88 0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              	.LVL1:
  89:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  90:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   /*
  91:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****    * Enables the GPIO related clocks.
  92:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****    */
  93:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if defined(STM32L0XX)
  94:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   RCC->IOPENR |= AHB_EN_MASK;
  95:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   RCC->IOPSMENR |= AHB_LPEN_MASK;
  96:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32L1XX)
  97:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   rccEnableAHB(AHB_EN_MASK, TRUE);
  98:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   RCC->AHBLPENR |= AHB_LPEN_MASK;
  99:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32F0XX)
 100:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   rccEnableAHB(AHB_EN_MASK, TRUE);
 101:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32F3XX) || defined(STM32F37X)
 102:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   rccEnableAHB(AHB_EN_MASK, TRUE);
  72              		.loc 1 102 0
  73 0000 1349     		ldr	r1, .L3
  88:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  74              		.loc 1 88 0
  75 0002 08B5     		push	{r3, lr}
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 3, -8
  78              		.cfi_offset 14, -4
  79              		.loc 1 102 0
  80 0004 4B69     		ldr	r3, [r1, #20]
  81 0006 43F4FC03 		orr	r3, r3, #8257536
  88:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
  82              		.loc 1 88 0
  83 000a 0246     		mov	r2, r0
  84              		.loc 1 102 0
  85 000c 4B61     		str	r3, [r1, #20]
 103:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #elif defined(STM32F2XX) || defined(STM32F4XX) || defined(STM32F7XX)
 104:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   RCC->AHB1ENR   |= AHB1_EN_MASK;
 105:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 106:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 107:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
 108:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   /*
 109:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****    * Initial GPIO setup.
 110:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****    */
 111:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOA
 112:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOA, &config->PAData);
  86              		.loc 1 112 0
  87 000e 0146     		mov	r1, r0
  88 0010 4FF09040 		mov	r0, #1207959552
  89              	.LVL2:
  90 0014 FFF7FEFF 		bl	initgpio
  91              	.LVL3:
 113:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 114:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOB
 115:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOB, &config->PBData);
  92              		.loc 1 115 0
  93 0018 0E48     		ldr	r0, .L3+4
  94 001a 02F11C01 		add	r1, r2, #28
  95              	.LVL4:
  96 001e FFF7FEFF 		bl	initgpio
  97              	.LVL5:
 116:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 117:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOC
 118:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOC, &config->PCData);
  98              		.loc 1 118 0
  99 0022 0D48     		ldr	r0, .L3+8
 100 0024 02F13801 		add	r1, r2, #56
 101 0028 FFF7FEFF 		bl	initgpio
 102              	.LVL6:
 119:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 120:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOD
 121:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOD, &config->PDData);
 103              		.loc 1 121 0
 104 002c 0B48     		ldr	r0, .L3+12
 105 002e 02F15401 		add	r1, r2, #84
 106 0032 FFF7FEFF 		bl	initgpio
 107              	.LVL7:
 122:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 123:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOE
 124:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOE, &config->PEData);
 108              		.loc 1 124 0
 109 0036 0A48     		ldr	r0, .L3+16
 110 0038 02F17001 		add	r1, r2, #112
 111 003c FFF7FEFF 		bl	initgpio
 112              	.LVL8:
 125:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 126:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOF
 127:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOF, &config->PFData);
 113              		.loc 1 127 0
 114 0040 0848     		ldr	r0, .L3+20
 115 0042 02F18C01 		add	r1, r2, #140
 128:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 129:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOG
 130:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOG, &config->PGData);
 131:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 132:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOH
 133:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOH, &config->PHData);
 134:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 135:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOI
 136:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOI, &config->PIData);
 137:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 138:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOJ
 139:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOJ, &config->PJData);
 140:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 141:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #if STM32_HAS_GPIOK
 142:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   initgpio(GPIOK, &config->PKData);
 143:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 144:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** }
 116              		.loc 1 144 0
 117 0046 BDE80840 		pop	{r3, lr}
 118              		.cfi_restore 14
 119              		.cfi_restore 3
 120              		.cfi_def_cfa_offset 0
 127:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** #endif
 121              		.loc 1 127 0
 122 004a FFF7FEBF 		b	initgpio
 123              	.LVL9:
 124              	.L4:
 125 004e 00BF     		.align	2
 126              	.L3:
 127 0050 00100240 		.word	1073876992
 128 0054 00040048 		.word	1207960576
 129 0058 00080048 		.word	1207961600
 130 005c 000C0048 		.word	1207962624
 131 0060 00100048 		.word	1207963648
 132 0064 00140048 		.word	1207964672
 133              		.cfi_endproc
 134              	.LFE280:
 136              		.section	.text._pal_lld_setgroupmode,"ax",%progbits
 137              		.align	1
 138              		.global	_pal_lld_setgroupmode
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 142              		.fpu softvfp
 144              	_pal_lld_setgroupmode:
 145              	.LFB281:
 145:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
 146:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** /**
 147:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @brief   Pads mode setup.
 148:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @details This function programs a pads group belonging to the same port
 149:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *          with the specified mode.
 150:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @note    @p PAL_MODE_UNCONNECTED is implemented as push pull at minimum
 151:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *          speed.
 152:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *
 153:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @param[in] port      the port identifier
 154:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @param[in] mask      the group mask
 155:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @param[in] mode      the mode
 156:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  *
 157:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  * @notapi
 158:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****  */
 159:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** void _pal_lld_setgroupmode(ioportid_t port,
 160:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****                            ioportmask_t mask,
 161:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****                            iomode_t mode) {
 146              		.loc 1 161 0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 8
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              	.LVL10:
 151 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 152              		.cfi_def_cfa_offset 48
 153              		.cfi_offset 4, -36
 154              		.cfi_offset 5, -32
 155              		.cfi_offset 6, -28
 156              		.cfi_offset 7, -24
 157              		.cfi_offset 8, -20
 158              		.cfi_offset 9, -16
 159              		.cfi_offset 10, -12
 160              		.cfi_offset 11, -8
 161              		.cfi_offset 14, -4
 162:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
 163:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 164:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 165:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 166:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 167:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 162              		.loc 1 167 0
 163 0004 C2F3C313 		ubfx	r3, r2, #7, #4
 163:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 164              		.loc 1 163 0
 165 0008 02F00308 		and	r8, r2, #3
 166              	.LVL11:
 164:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 167              		.loc 1 164 0
 168 000c C2F3800E 		ubfx	lr, r2, #2, #1
 169              	.LVL12:
 165:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 170              		.loc 1 165 0
 171 0010 C2F3C10C 		ubfx	ip, r2, #3, #2
 172              	.LVL13:
 166:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 173              		.loc 1 166 0
 174 0014 C2F34117 		ubfx	r7, r2, #5, #2
 175              	.LVL14:
 176              		.loc 1 167 0
 177 0018 0193     		str	r3, [sp, #4]
 178              	.LVL15:
 163:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 179              		.loc 1 163 0
 180 001a 4546     		mov	r5, r8
 168:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   uint32_t bit     = 0;
 181              		.loc 1 168 0
 182 001c 0024     		movs	r4, #0
 183              	.LBB2:
 169:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   while (true) {
 170:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     if ((mask & 1) != 0) {
 171:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       uint32_t altrmask, m1, m2, m4;
 172:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** 
 173:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       altrmask = altr << ((bit & 7) * 4);
 174:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m1 = 1 << bit;
 175:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m2 = 3 << (bit * 2);
 184              		.loc 1 175 0
 185 001e 4FF00309 		mov	r9, #3
 176:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m4 = 15 << ((bit & 7) * 4);
 186              		.loc 1 176 0
 187 0022 4FF00F0A 		mov	r10, #15
 188              	.LVL16:
 189              	.L12:
 190              	.LBE2:
 170:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       uint32_t altrmask, m1, m2, m4;
 191              		.loc 1 170 0
 192 0026 CB07     		lsls	r3, r1, #31
 193 0028 3DD5     		bpl	.L6
 194              	.LBB3:
 173:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m1 = 1 << bit;
 195              		.loc 1 173 0
 196 002a 019B     		ldr	r3, [sp, #4]
 197 002c 04F00702 		and	r2, r4, #7
 198 0030 9200     		lsls	r2, r2, #2
 199 0032 03FA02F6 		lsl	r6, r3, r2
 200              	.LVL17:
 174:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m2 = 3 << (bit * 2);
 201              		.loc 1 174 0
 202 0036 4FF0010B 		mov	fp, #1
 177:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 203              		.loc 1 177 0
 204 003a 4368     		ldr	r3, [r0, #4]
 174:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m2 = 3 << (bit * 2);
 205              		.loc 1 174 0
 206 003c 0BFA04FB 		lsl	fp, fp, r4
 207              	.LVL18:
 208              		.loc 1 177 0
 209 0040 23EA0B03 		bic	r3, r3, fp
 210 0044 43EA0E03 		orr	r3, r3, lr
 211 0048 4360     		str	r3, [r0, #4]
 175:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m4 = 15 << ((bit & 7) * 4);
 212              		.loc 1 175 0
 213 004a 6300     		lsls	r3, r4, #1
 178:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 214              		.loc 1 178 0
 215 004c D0F808B0 		ldr	fp, [r0, #8]
 216              	.LVL19:
 175:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       m4 = 15 << ((bit & 7) * 4);
 217              		.loc 1 175 0
 218 0050 09FA03F3 		lsl	r3, r9, r3
 219              		.loc 1 178 0
 220 0054 DB43     		mvns	r3, r3
 221 0056 0BEA030B 		and	fp, fp, r3
 222 005a 4BEA0C0B 		orr	fp, fp, ip
 223 005e C0F808B0 		str	fp, [r0, #8]
 179:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 224              		.loc 1 179 0
 225 0062 D0F80CB0 		ldr	fp, [r0, #12]
 226 0066 03EA0B0B 		and	fp, r3, fp
 227 006a 4BEA070B 		orr	fp, fp, r7
 176:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 228              		.loc 1 176 0
 229 006e 0AFA02F2 		lsl	r2, r10, r2
 230              	.LVL20:
 180:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 231              		.loc 1 180 0
 232 0072 B8F1020F 		cmp	r8, #2
 179:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 233              		.loc 1 179 0
 234 0076 C0F80CB0 		str	fp, [r0, #12]
 235 007a 6FEA0202 		mvn	r2, r2
 236              		.loc 1 180 0
 237 007e 1CD1     		bne	.L7
 181:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         /* If going in alternate mode then the alternate number is set
 182:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****            before switching mode in order to avoid glitches.*/
 183:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         if (bit < 8)
 238              		.loc 1 183 0
 239 0080 072C     		cmp	r4, #7
 184:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 240              		.loc 1 184 0
 241 0082 95BF     		itete	ls
 242 0084 D0F820B0 		ldrls	fp, [r0, #32]
 185:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 186:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRH = (port->AFRH & ~m4) | altrmask;
 243              		.loc 1 186 0
 244 0088 D0F824B0 		ldrhi	fp, [r0, #36]
 184:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 245              		.loc 1 184 0
 246 008c 0BEA0202 		andls	r2, fp, r2
 247              		.loc 1 186 0
 248 0090 0BEA0202 		andhi	r2, fp, r2
 184:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 249              		.loc 1 184 0
 250 0094 95BF     		itete	ls
 251 0096 3243     		orrls	r2, r2, r6
 252              		.loc 1 186 0
 253 0098 3243     		orrhi	r2, r2, r6
 184:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 254              		.loc 1 184 0
 255 009a 0262     		strls	r2, [r0, #32]
 256              		.loc 1 186 0
 257 009c 4262     		strhi	r2, [r0, #36]
 187:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         port->MODER   = (port->MODER & ~m2) | moder;
 258              		.loc 1 187 0
 259 009e 0268     		ldr	r2, [r0]
 260 00a0 1340     		ands	r3, r3, r2
 261 00a2 2B43     		orrs	r3, r3, r5
 262 00a4 0360     		str	r3, [r0]
 263              	.LVL21:
 264              	.L6:
 265              	.LBE3:
 188:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 189:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       else {
 190:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         /* If going into a non-alternate mode then the mode is switched
 191:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****            before setting the alternate mode in order to avoid glitches.*/
 192:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         port->MODER   = (port->MODER & ~m2) | moder;
 193:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         if (bit < 8)
 194:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 195:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 196:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRH = (port->AFRH & ~m4) | altrmask;
 197:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 198:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     }
 199:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     mask >>= 1;
 200:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     if (!mask)
 266              		.loc 1 200 0
 267 00a6 4908     		lsrs	r1, r1, #1
 268              	.LVL22:
 269 00a8 19D0     		beq	.L5
 201:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       return;
 202:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     otyper <<= 1;
 270              		.loc 1 202 0
 271 00aa 4FEA4E0E 		lsl	lr, lr, #1
 272              	.LVL23:
 203:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     ospeedr <<= 2;
 273              		.loc 1 203 0
 274 00ae 4FEA8C0C 		lsl	ip, ip, #2
 275              	.LVL24:
 204:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     pupdr <<= 2;
 276              		.loc 1 204 0
 277 00b2 BF00     		lsls	r7, r7, #2
 278              	.LVL25:
 205:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     moder <<= 2;
 279              		.loc 1 205 0
 280 00b4 AD00     		lsls	r5, r5, #2
 281              	.LVL26:
 206:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****     bit++;
 282              		.loc 1 206 0
 283 00b6 0134     		adds	r4, r4, #1
 284              	.LVL27:
 170:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       uint32_t altrmask, m1, m2, m4;
 285              		.loc 1 170 0
 286 00b8 B5E7     		b	.L12
 287              	.LVL28:
 288              	.L7:
 289              	.LBB4:
 192:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         if (bit < 8)
 290              		.loc 1 192 0
 291 00ba D0F800B0 		ldr	fp, [r0]
 292 00be 03EA0B03 		and	r3, r3, fp
 293 00c2 2B43     		orrs	r3, r3, r5
 193:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****           port->AFRL = (port->AFRL & ~m4) | altrmask;
 294              		.loc 1 193 0
 295 00c4 072C     		cmp	r4, #7
 192:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         if (bit < 8)
 296              		.loc 1 192 0
 297 00c6 0360     		str	r3, [r0]
 194:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 298              		.loc 1 194 0
 299 00c8 95BF     		itete	ls
 300 00ca 036A     		ldrls	r3, [r0, #32]
 196:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 301              		.loc 1 196 0
 302 00cc 436A     		ldrhi	r3, [r0, #36]
 194:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 303              		.loc 1 194 0
 304 00ce 1A40     		andls	r2, r2, r3
 196:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 305              		.loc 1 196 0
 306 00d0 1A40     		andhi	r2, r2, r3
 194:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 307              		.loc 1 194 0
 308 00d2 95BF     		itete	ls
 309 00d4 1643     		orrls	r6, r6, r2
 310              	.LVL29:
 196:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 311              		.loc 1 196 0
 312 00d6 1643     		orrhi	r6, r6, r2
 194:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****         else
 313              		.loc 1 194 0
 314 00d8 0662     		strls	r6, [r0, #32]
 196:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****       }
 315              		.loc 1 196 0
 316 00da 4662     		strhi	r6, [r0, #36]
 317 00dc E3E7     		b	.L6
 318              	.LVL30:
 319              	.L5:
 320              	.LBE4:
 207:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c ****   }
 208:lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c **** }
 321              		.loc 1 208 0
 322 00de 03B0     		add	sp, sp, #12
 323              		.cfi_def_cfa_offset 36
 324              		@ sp needed
 325 00e0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 326              		.cfi_endproc
 327              	.LFE281:
 329              		.text
 330              	.Letext0:
 331              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 332              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 333              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 334              		.file 5 "./lib/chibios/os/common/ports/ARMCMx/compilers/GCC/chtypes.h"
 335              		.file 6 "./lib/chibios/os/rt/include/chsystypes.h"
 336              		.file 7 "./lib/chibios/os/rt/include/chschd.h"
 337              		.file 8 "./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h"
 338              		.file 9 "./lib/chibios/os/common/ext/CMSIS/ST/STM32F3xx/system_stm32f3xx.h"
 339              		.file 10 "./lib/chibios/os/common/ext/CMSIS/ST/STM32F3xx/stm32f303xc.h"
 340              		.file 11 "./lib/chibios/os/common/ports/ARMCMx/chcore.h"
 341              		.file 12 "./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h"
 342              		.file 13 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h"
 343              		.file 14 "./lib/chibios/os/rt/include/chtm.h"
 344              		.file 15 "./lib/chibios/os/rt/include/chsem.h"
 345              		.file 16 "./lib/chibios/os/rt/include/chmtx.h"
 346              		.file 17 "./lib/chibios/os/rt/include/chsys.h"
 347              		.file 18 "./lib/chibios/os/rt/include/chregistry.h"
 348              		.file 19 "./lib/chibios/os/common/oslib/include/chmemcore.h"
 349              		.file 20 "./lib/chibios/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h"
 350              		.file 21 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h"
 351              		.file 22 "./lib/chibios/os/hal/include/hal_dac.h"
 352              		.file 23 "./lib/chibios/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.h"
 353              		.file 24 "./lib/chibios/os/hal/include/hal_gpt.h"
 354              		.file 25 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.h"
 355              		.file 26 "./lib/chibios/os/hal/include/hal_i2c.h"
 356              		.file 27 "./lib/chibios/os/hal/ports/STM32/LLD/I2Cv2/hal_i2c_lld.h"
 357              		.file 28 "./lib/chibios/os/hal/include/hal_pwm.h"
 358              		.file 29 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.h"
 359              		.file 30 "./lib/chibios/os/hal/include/hal_usb.h"
 360              		.file 31 "./lib/chibios/os/hal/ports/STM32/LLD/USBv1/hal_usb_lld.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_pal_lld.c
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:16     .text.initgpio:0000000000000000 $t
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:22     .text.initgpio:0000000000000000 initgpio
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:58     .text._pal_lld_init:0000000000000000 $t
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:65     .text._pal_lld_init:0000000000000000 _pal_lld_init
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:127    .text._pal_lld_init:0000000000000050 $d
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:137    .text._pal_lld_setgroupmode:0000000000000000 $t
/var/folders/qs/3p__ddh573j_6k2216pg8mv40000gn/T//ccYkfvVd.s:144    .text._pal_lld_setgroupmode:0000000000000000 _pal_lld_setgroupmode

NO UNDEFINED SYMBOLS
