// Seed: 2861701469
module module_0;
  logic id_1 = id_1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    id_1
);
  output wor id_1;
  assign id_1 = -1;
  assign id_1 = 1;
  assign id_1 = -1;
  module_0 modCall_1 ();
  parameter id_2 = -1'b0 <= -1;
endmodule
module module_2 (
    output logic id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    output supply0 id_8
);
  assign id_8 = id_1;
  always @(posedge (-1)) id_0 = 1;
  module_0 modCall_1 ();
endmodule
