

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling73d12597f62e83fd68a45fffe9b379b8  /home/pars/Documents/sim_5/pr_base
Extracting PTX file and ptxas options    1: pr_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/pr_base
self exe links to: /home/pars/Documents/sim_5/pr_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/pr_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/pr_base "
self exe links to: /home/pars/Documents/sim_5/pr_base
Extracting specific PTX file named pr_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55c55f1e6b52, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfS3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=44, lmem=0, smem=44, cmem=404
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfS3_' : regs=43, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x55c55f1e623f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x55c55f1e6035, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfS3_ : hostFun 0x0x55c55f1e5e77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x55c55f1e5cbc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed24d; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed388; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed389; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38a; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38b; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38c; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38d; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38e; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed38f; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed390; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c55f1ed391; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-NotreDame.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 325729 |E| 1469679
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (1273 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd372984bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd372984b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd372984a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd372984a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c55f1e5cbc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_base.1.sm_75.ptx:50) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_base.1.sm_75.ptx:66) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (1273,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 19684
gpu_sim_insn = 7167787
gpu_ipc =     364.1428
gpu_tot_sim_cycle = 19684
gpu_tot_sim_insn = 7167787
gpu_tot_ipc =     364.1428
gpu_tot_issued_cta = 1273
gpu_occupancy = 90.7371% 
gpu_tot_occupancy = 90.7371% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.2056
partiton_level_parallism_total  =       6.2056
partiton_level_parallism_util =       8.8682
partiton_level_parallism_util_total  =       8.8682
L2_BW  =     271.0605 GB/Sec
L2_BW_total  =     271.0605 GB/Sec
gpu_total_sim_rate=47156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[1]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835
	L1D_cache_core[2]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2106
	L1D_cache_core[3]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[4]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2147
	L1D_cache_core[5]: Access = 4320, Miss = 4320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2120
	L1D_cache_core[6]: Access = 4071, Miss = 4071, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2052
	L1D_cache_core[7]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2008
	L1D_cache_core[8]: Access = 4320, Miss = 4320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1987
	L1D_cache_core[9]: Access = 4320, Miss = 4320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2186
	L1D_cache_core[10]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2425
	L1D_cache_core[11]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1723
	L1D_cache_core[12]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1915
	L1D_cache_core[13]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1732
	L1D_cache_core[14]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1841
	L1D_cache_core[15]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1932
	L1D_cache_core[16]: Access = 4320, Miss = 4320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1761
	L1D_cache_core[17]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1838
	L1D_cache_core[18]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863
	L1D_cache_core[19]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1937
	L1D_cache_core[20]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1562
	L1D_cache_core[21]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1771
	L1D_cache_core[22]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2080
	L1D_cache_core[23]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2039
	L1D_cache_core[24]: Access = 4128, Miss = 4128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2093
	L1D_cache_core[25]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1735
	L1D_cache_core[26]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1878
	L1D_cache_core[27]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1853
	L1D_cache_core[28]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2141
	L1D_cache_core[29]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2173
	L1D_total_cache_accesses = 122151
	L1D_total_cache_misses = 122151
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 58639
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 61074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40717

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53896
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4743
ctas_completed 1273, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 
gpgpu_n_tot_thrd_icount = 7493888
gpgpu_n_tot_w_icount = 234184
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 81434
gpgpu_n_mem_write_global = 40717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 651458
gpgpu_n_store_insn = 325729
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1303552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125880	W0_Idle:189604	W0_Scoreboard:1190476	W1:12	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:234172
single_issue_nums: WS0:58546	WS1:58546	WS2:58546	WS3:58546	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 651472 {8:81434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1628680 {40:40717,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3257360 {40:81434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 325736 {8:40717,}
maxmflatency = 902 
max_icnt2mem_latency = 446 
maxmrqlatency = 463 
max_icnt2sh_latency = 141 
averagemflatency = 325 
avg_icnt2mem_latency = 77 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 16 
mrq_lat_table:10797 	2086 	2651 	3011 	3053 	3193 	3072 	2131 	508 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33348 	83110 	5693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	80401 	28004 	7044 	6702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44062 	20794 	17130 	17885 	16945 	5256 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	121 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        44        44        64        64        60        48        64        64        64        64        64        64 
dram[1]:        64        64        64        64        44        44        64        64        60        40        64        64        64        64        64        64 
dram[2]:        64        64        64        64        44        44        64        64        48        60        64        64        64        64        64        64 
dram[3]:        64        64        64        64        44        44        64        64        64        44        64        64        64        64        64        64 
dram[4]:        64        64        64        64        40        40        64        64        40        60        64        64        64        64        64        64 
dram[5]:        64        64        64        64        40        40        64        64        60        60        64        64        64        64        64        64 
dram[6]:        64        64        64        64        40        40        64        64        48        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        40        40        64        64        44        40        64        64        64        64        64        64 
dram[8]:        64        64        64        64        40        40        64        64        48        44        64        64        64        64        64        64 
dram[9]:        64        64        64        64        40        40        64        64        36        60        64        64        64        64        64        64 
dram[10]:        64        64        64        64        40        40        64        64        52        52        64        64        64        64        64        64 
dram[11]:        64        64        64        64        40        40        64        64        56        52        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     15140     15144     14958     14918     12460     12470     12761     12763     16115     16114     13782     13774     14155     14162     11135     11147 
dram[1]:     15148     15153     14954     14945     12473     12492     12780     12758     16103     16128     13787     13789     14167     14170     11140     11168 
dram[2]:     15162     15162     14938     14982     12487     12492     12773     12767     16013     15954     13792     13789     11008     11011     11154     11150 
dram[3]:     15159     15162     14980     14981     12490     12492     12767     12768     16025     16004     13790     13791     11035     14178     11157     11160 
dram[4]:     15145     15149     14997     15002     12536     12526     12752     12724     16140     16107     13804     13821     14152     14139     11092     11074 
dram[5]:     15154     15158     14988     14992     12532     12540     12732     12743     16122     16118     13820     13827     14153     14151     11079     11095 
dram[6]:     14815     14734     15031     15022     12544     12547     12755     12757     16094     16106     13817     13812     11026     11039     11098     11101 
dram[7]:     15166     14733     15027     15017     12547     12547     12757     12737     16101     16113     13807     13821     11041     11040     11101     11101 
dram[8]:     15180     14790     11752     15051     12528     12532     12737     12721     16130     16135     13814     13792     11060     11064     11151     11157 
dram[9]:     14790     15179     15036     15044     12536     12542     12728     12731     16120     16124     13782     13786     14137     14136     11147     11173 
dram[10]:     15181     15180     14977     14999     12549     12549     12741     12740     16097     16149     13819     13817     14139     14138     11146     11169 
dram[11]:     15179     15180     15033     15022     12546     12549     12740     12741     16153     16157     13795     13804     14139     14137     11154     11150 
average row accesses per activate:
dram[0]: 36.000000 36.000000 32.500000 32.500000 54.000000 54.000000 60.000000 60.000000 14.100000 12.818182 26.000000 26.000000 23.714285 23.714285 48.000000 48.000000 
dram[1]: 36.000000 24.000000 32.500000 32.500000 54.000000 54.000000 60.000000 60.000000 17.625000 14.100000 26.000000 26.000000 23.714285 23.714285 48.000000 47.250000 
dram[2]: 24.000000 28.799999 32.500000 32.750000 54.000000 54.000000 61.333332 61.333332 17.625000 23.500000 34.666668 34.666668 21.250000 21.375000 47.000000 47.000000 
dram[3]: 24.000000 24.000000 32.750000 32.000000 54.000000 54.000000 61.333332 61.333332 35.250000 14.100000 34.666668 34.666668 21.375000 23.714285 47.000000 47.000000 
dram[4]: 24.000000 24.000000 31.500000 31.500000 52.000000 52.000000 61.333332 61.333332 12.818182 20.142857 26.000000 34.666668 23.714285 23.714285 47.000000 47.000000 
dram[5]: 24.000000 24.000000 31.500000 31.500000 52.000000 52.000000 61.333332 61.333332 20.142857 20.142857 34.666668 52.000000 23.857143 18.444445 47.000000 47.000000 
dram[6]: 24.666666 24.666666 32.500000 32.500000 52.000000 52.000000 61.333332 61.333332 15.777778 20.285715 34.666668 34.666668 18.666666 18.666666 48.000000 48.000000 
dram[7]: 24.000000 21.714285 32.500000 32.500000 52.000000 52.000000 61.333332 61.333332 15.777778 12.909091 34.666668 34.666668 21.250000 21.250000 38.799999 48.000000 
dram[8]: 36.000000 29.600000 26.799999 32.500000 52.000000 52.000000 62.666668 61.333332 15.777778 15.777778 34.666668 34.666668 28.333334 28.333334 48.000000 48.000000 
dram[9]: 21.142857 24.000000 32.500000 32.500000 52.000000 52.000000 61.333332 61.333332 15.777778 20.285715 34.666668 34.666668 20.750000 20.750000 48.000000 48.000000 
dram[10]: 36.000000 28.799999 26.000000 32.500000 52.000000 52.000000 61.333332 61.333332 17.750000 15.777778 34.666668 52.000000 20.750000 21.250000 48.000000 48.000000 
dram[11]: 24.000000 24.000000 32.500000 32.500000 52.000000 52.000000 61.333332 61.333332 20.285715 20.285715 52.000000 26.000000 20.500000 23.428572 48.000000 48.000000 
average row locality = 30502/980 = 31.124491
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       108       108       180       180       128       128       192       192       152       152       192       192 
dram[1]:       128       128       128       128       108       108       180       180       128       128       192       192       152       152       192       189 
dram[2]:       128       128       128       128       108       108       184       184       128       128       192       192       156       156       188       188 
dram[3]:       128       128       128       125       108       108       184       184       128       128       192       192       156       152       188       188 
dram[4]:       128       128       124       124       104       104       184       184       128       128       192       192       152       152       188       188 
dram[5]:       128       128       124       124       104       104       184       184       128       128       192       192       152       152       188       188 
dram[6]:       132       132       128       128       104       104       184       184       128       128       192       192       156       156       192       192 
dram[7]:       128       136       128       128       104       104       184       184       128       128       192       192       156       156       192       192 
dram[8]:       128       132       132       128       104       104       188       184       128       128       192       192       156       156       192       192 
dram[9]:       132       128       128       128       104       104       184       184       128       128       192       192       152       152       192       192 
dram[10]:       128       128       128       128       104       104       184       184       128       128       192       192       152       156       192       192 
dram[11]:       128       128       128       128       104       104       184       184       128       128       192       192       152       152       192       192 
total dram reads = 29026
bank skew: 192/104 = 1.85
chip skew: 2436/2400 = 1.01
number of total write accesses:
dram[0]:        64        64         8         8         0         0         0         0        52        52        64        64        56        56         0         0 
dram[1]:        64        64         8         8         0         0         0         0        52        52        64        64        56        56         0         0 
dram[2]:        64        64         8        12         0         0         0         0        52        52        64        64        56        60         0         0 
dram[3]:        64        64        12        12         0         0         0         0        52        52        64        64        60        56         0         0 
dram[4]:        64        64         8         8         0         0         0         0        52        52        64        64        56        56         0         0 
dram[5]:        64        64         8         8         0         0         0         0        52        52        64        64        60        56         0         0 
dram[6]:        64        64         8         8         0         0         0         0        56        56        64        64        48        48         0         0 
dram[7]:        64        64         8         8         0         0         0         0        56        56        64        64        56        56         8         0 
dram[8]:        64        64         8         8         0         0         0         0        56        56        64        64        56        56         0         0 
dram[9]:        64        64         8         8         0         0         0         0        56        56        64        64        56        56         0         0 
dram[10]:        64        64         8         8         0         0         0         0        56        56        64        64        56        56         0         0 
dram[11]:        64        64         8         8         0         0         0         0        56        56        64        64        48        48         0         0 
total dram writes = 5904
min_bank_accesses = 0!
chip skew: 504/480 = 1.05
average mf latency per bank:
dram[0]:       1095      1087      1413      1427      1555      1562      1021      1033      1211      1171       961       946      1158      1150      1069      1084
dram[1]:       1093      1104      1400      1433      1545      1566       999      1022      1152      1166       949       968      1183      1197      1090      1123
dram[2]:       1075      1084      1431      1389      1540      1537       997       985      1164      1149       965       968      1142      1116      1131      1116
dram[3]:       1109      1079      1389      1400      1535      1548       988       999      1176      1168       985       962      1110      1140      1130      1109
dram[4]:       1106      1053      1395      1409      1592      1573       988       962      1168      1134       959       945      1144      1129      1114      1118
dram[5]:       1075      1098      1411      1423      1604      1608       993       994      1133      1153       957       977      1151      1187      1122      1116
dram[6]:       1083      1064      1429      1423      1630      1590       999      1003      1172      1150       969       975      1191      1179      1085      1062
dram[7]:       1112      1104      1445      1418      1606      1616      1000       998      1149      1132       992       974      1095      1105      1030      1095
dram[8]:       1097      1026      1383      1420      1616      1631       975      1012      1144      1130       971       946      1103      1103      1076      1077
dram[9]:       1088      1121      1414      1421      1590      1624       960       968      1113      1127       933       951      1122      1136      1067      1083
dram[10]:       1099      1085      1441      1423      1626      1626      1013       978      1186      1146       968       969      1161      1142      1111      1087
dram[11]:       1098      1119      1421      1413      1658      1628      1012       983      1160      1143       966       965      1160      1179      1060      1087
maximum mf latency per bank:
dram[0]:        680       679       506       506       458       453       523       558       687       631       627       638       901       711       596       595
dram[1]:        607       659       513       513       477       456       525       524       629       631       638       640       902       887       590       590
dram[2]:        580       569       513       505       463       460       502       506       635       689       632       638       813       813       596       594
dram[3]:        680       676       506       506       435       442       480       482       629       520       631       632       796       794       601       601
dram[4]:        612       600       506       506       459       443       462       445       591       631       632       631       635       641       596       598
dram[5]:        585       598       519       519       438       458       455       459       633       632       632       635       764       733       590       590
dram[6]:        630       649       513       505       493       494       521       500       646       549       631       634       790       788       596       594
dram[7]:        652       718       506       506       499       487       528       507       520       491       629       631       679       687       601       601
dram[8]:        604       603       506       506       501       508       494       512       591       628       631       641       684       682       596       595
dram[9]:        666       646       520       520       470       484       474       474       627       626       639       640       688       688       590       590
dram[10]:        550       562       519       527       541       510       525       530       637       538       629       631       714       715       596       594
dram[11]:        685       685       506       506       528       514       534       469       585       522       629       628       821       663       601       601

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47424 n_act=85 n_pre=69 n_ref_event=0 n_req=2538 n_rd=2416 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.2301
n_activity=15438 dram_eff=0.7524
bk0: 128a 48246i bk1: 128a 48238i bk2: 128a 49497i bk3: 128a 49335i bk4: 108a 49582i bk5: 108a 49549i bk6: 180a 48873i bk7: 180a 48831i bk8: 128a 46528i bk9: 128a 46365i bk10: 192a 47742i bk11: 192a 47704i bk12: 152a 46571i bk13: 152a 46559i bk14: 192a 48838i bk15: 192a 48841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966509
Row_Buffer_Locality_read = 0.975993
Row_Buffer_Locality_write = 0.778689
Bank_Level_Parallism = 3.087645
Bank_Level_Parallism_Col = 2.922313
Bank_Level_Parallism_Ready = 1.516638
write_to_read_ratio_blp_rw_average = 0.209441
GrpLevelPara = 2.365824 

BW Util details:
bwutil = 0.230125 
total_CMD = 50477 
util_bw = 11616 
Wasted_Col = 1591 
Wasted_Row = 140 
Idle = 37130 

BW Util Bottlenecks: 
RCDc_limit = 419 
RCDWRc_limit = 97 
WTRc_limit = 637 
RTWc_limit = 723 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 625 
RTWc_limit_alone = 694 

Commands details: 
total_CMD = 50477 
n_nop = 47424 
Read = 2416 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 2538 
total_req = 2904 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 2904 
Row_Bus_Util =  0.003051 
CoL_Bus_Util = 0.057531 
Either_Row_CoL_Bus_Util = 0.060483 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.001638 
queue_avg = 5.058621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47430 n_act=84 n_pre=68 n_ref_event=0 n_req=2535 n_rd=2413 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.2299
n_activity=15405 dram_eff=0.7533
bk0: 128a 48193i bk1: 128a 48342i bk2: 128a 49432i bk3: 128a 49407i bk4: 108a 49683i bk5: 108a 49600i bk6: 180a 49178i bk7: 180a 49024i bk8: 128a 47111i bk9: 128a 46771i bk10: 192a 47484i bk11: 192a 47198i bk12: 152a 46985i bk13: 152a 46966i bk14: 192a 48657i bk15: 189a 48691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966864
Row_Buffer_Locality_read = 0.975964
Row_Buffer_Locality_write = 0.786885
Bank_Level_Parallism = 2.995585
Bank_Level_Parallism_Col = 2.830175
Bank_Level_Parallism_Ready = 1.436620
write_to_read_ratio_blp_rw_average = 0.231296
GrpLevelPara = 2.303294 

BW Util details:
bwutil = 0.229887 
total_CMD = 50477 
util_bw = 11604 
Wasted_Col = 1584 
Wasted_Row = 123 
Idle = 37166 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 67 
WTRc_limit = 474 
RTWc_limit = 738 
CCDLc_limit = 993 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 458 
RTWc_limit_alone = 690 

Commands details: 
total_CMD = 50477 
n_nop = 47430 
Read = 2413 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 2535 
total_req = 2901 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 2901 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.057472 
Either_Row_CoL_Bus_Util = 0.060364 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.001969 
queue_avg = 5.067536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 19709 -   mf: uid=245818, sid4294967295:w4294967295, part=2, addr=0xc0bf3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19613), 
Ready @ 19747 -   mf: uid=245824, sid4294967295:w4294967295, part=2, addr=0xc0bf3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19651), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47417 n_act=79 n_pre=63 n_ref_event=0 n_req=2548 n_rd=2424 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.2314
n_activity=15444 dram_eff=0.7563
bk0: 128a 48275i bk1: 128a 48197i bk2: 128a 49316i bk3: 128a 49315i bk4: 108a 49586i bk5: 108a 49648i bk6: 184a 48962i bk7: 184a 49142i bk8: 128a 46895i bk9: 128a 46884i bk10: 192a 47644i bk11: 192a 47653i bk12: 156a 47237i bk13: 156a 47151i bk14: 188a 48731i bk15: 188a 48766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968995
Row_Buffer_Locality_read = 0.976898
Row_Buffer_Locality_write = 0.814516
Bank_Level_Parallism = 2.936240
Bank_Level_Parallism_Col = 2.794409
Bank_Level_Parallism_Ready = 1.426084
write_to_read_ratio_blp_rw_average = 0.246796
GrpLevelPara = 2.382171 

BW Util details:
bwutil = 0.231393 
total_CMD = 50477 
util_bw = 11680 
Wasted_Col = 1522 
Wasted_Row = 146 
Idle = 37129 

BW Util Bottlenecks: 
RCDc_limit = 460 
RCDWRc_limit = 92 
WTRc_limit = 402 
RTWc_limit = 717 
CCDLc_limit = 827 
rwq = 0 
CCDLc_limit_alone = 767 
WTRc_limit_alone = 384 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 50477 
n_nop = 47417 
Read = 2424 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2548 
total_req = 2920 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2920 
Row_Bus_Util =  0.002813 
CoL_Bus_Util = 0.057848 
Either_Row_CoL_Bus_Util = 0.060622 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000654 
queue_avg = 4.336807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47420 n_act=79 n_pre=63 n_ref_event=0 n_req=2542 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.2312
n_activity=15439 dram_eff=0.7557
bk0: 128a 48234i bk1: 128a 48227i bk2: 128a 49354i bk3: 125a 49235i bk4: 108a 49705i bk5: 108a 49689i bk6: 184a 49172i bk7: 184a 48793i bk8: 128a 46865i bk9: 128a 46624i bk10: 192a 47355i bk11: 192a 47124i bk12: 156a 47139i bk13: 152a 47131i bk14: 188a 48926i bk15: 188a 48836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968922
Row_Buffer_Locality_read = 0.976831
Row_Buffer_Locality_write = 0.816000
Bank_Level_Parallism = 3.036538
Bank_Level_Parallism_Col = 2.900616
Bank_Level_Parallism_Ready = 1.492987
write_to_read_ratio_blp_rw_average = 0.232921
GrpLevelPara = 2.403946 

BW Util details:
bwutil = 0.231155 
total_CMD = 50477 
util_bw = 11668 
Wasted_Col = 1398 
Wasted_Row = 188 
Idle = 37223 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 139 
WTRc_limit = 398 
RTWc_limit = 541 
CCDLc_limit = 798 
rwq = 0 
CCDLc_limit_alone = 761 
WTRc_limit_alone = 380 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 50477 
n_nop = 47420 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2542 
total_req = 2917 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2917 
Row_Bus_Util =  0.002813 
CoL_Bus_Util = 0.057789 
Either_Row_CoL_Bus_Util = 0.060562 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000654 
queue_avg = 4.532441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47442 n_act=84 n_pre=68 n_ref_event=0 n_req=2522 n_rd=2400 n_rd_L2_A=0 n_write=0 n_wr_bk=485 bw_util=0.2286
n_activity=15080 dram_eff=0.7653
bk0: 128a 48364i bk1: 128a 48239i bk2: 124a 49521i bk3: 124a 49437i bk4: 104a 49692i bk5: 104a 49808i bk6: 184a 48836i bk7: 184a 48946i bk8: 128a 47158i bk9: 128a 47174i bk10: 192a 47341i bk11: 192a 47360i bk12: 152a 47143i bk13: 152a 47059i bk14: 188a 48622i bk15: 188a 48558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966693
Row_Buffer_Locality_read = 0.975417
Row_Buffer_Locality_write = 0.795082
Bank_Level_Parallism = 2.878707
Bank_Level_Parallism_Col = 2.732765
Bank_Level_Parallism_Ready = 1.448705
write_to_read_ratio_blp_rw_average = 0.218601
GrpLevelPara = 2.324062 

BW Util details:
bwutil = 0.228619 
total_CMD = 50477 
util_bw = 11538 
Wasted_Col = 1679 
Wasted_Row = 186 
Idle = 37074 

BW Util Bottlenecks: 
RCDc_limit = 503 
RCDWRc_limit = 110 
WTRc_limit = 445 
RTWc_limit = 766 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 412 
RTWc_limit_alone = 741 

Commands details: 
total_CMD = 50477 
n_nop = 47442 
Read = 2400 
Write = 0 
L2_Alloc = 0 
L2_WB = 485 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 2522 
total_req = 2885 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 2885 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.057155 
Either_Row_CoL_Bus_Util = 0.060126 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000659 
queue_avg = 4.467797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47448 n_act=78 n_pre=62 n_ref_event=0 n_req=2523 n_rd=2400 n_rd_L2_A=0 n_write=0 n_wr_bk=492 bw_util=0.2292
n_activity=15417 dram_eff=0.7503
bk0: 128a 48331i bk1: 128a 48363i bk2: 124a 49592i bk3: 124a 49426i bk4: 104a 49786i bk5: 104a 49715i bk6: 184a 49010i bk7: 184a 48858i bk8: 128a 47365i bk9: 128a 47331i bk10: 192a 47459i bk11: 192a 47415i bk12: 152a 47034i bk13: 152a 46807i bk14: 188a 48290i bk15: 188a 48291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969084
Row_Buffer_Locality_read = 0.976667
Row_Buffer_Locality_write = 0.821138
Bank_Level_Parallism = 2.916930
Bank_Level_Parallism_Col = 2.780542
Bank_Level_Parallism_Ready = 1.386074
write_to_read_ratio_blp_rw_average = 0.216851
GrpLevelPara = 2.295784 

BW Util details:
bwutil = 0.229174 
total_CMD = 50477 
util_bw = 11568 
Wasted_Col = 1678 
Wasted_Row = 148 
Idle = 37083 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 94 
WTRc_limit = 555 
RTWc_limit = 800 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 544 
RTWc_limit_alone = 766 

Commands details: 
total_CMD = 50477 
n_nop = 47448 
Read = 2400 
Write = 0 
L2_Alloc = 0 
L2_WB = 492 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 2523 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 2892 
Row_Bus_Util =  0.002774 
CoL_Bus_Util = 0.057293 
Either_Row_CoL_Bus_Util = 0.060008 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000990 
queue_avg = 4.420152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 19704 -   mf: uid=245817, sid4294967295:w4294967295, part=6, addr=0xc0bf2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19608), 
Ready @ 19711 -   mf: uid=245819, sid4294967295:w4294967295, part=6, addr=0xc0bf3a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19615), 
Ready @ 19718 -   mf: uid=245821, sid4294967295:w4294967295, part=6, addr=0xc0bf3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19622), 
Ready @ 19733 -   mf: uid=245823, sid4294967295:w4294967295, part=6, addr=0xc0bf2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19637), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47416 n_act=84 n_pre=68 n_ref_event=0 n_req=2552 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.2308
n_activity=15325 dram_eff=0.7601
bk0: 132a 48187i bk1: 132a 48154i bk2: 128a 49550i bk3: 128a 49473i bk4: 104a 49544i bk5: 104a 49558i bk6: 184a 48720i bk7: 184a 48586i bk8: 128a 47578i bk9: 128a 47252i bk10: 192a 47499i bk11: 192a 47460i bk12: 156a 47131i bk13: 156a 47013i bk14: 192a 49166i bk15: 192a 49100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967085
Row_Buffer_Locality_read = 0.974918
Row_Buffer_Locality_write = 0.808333
Bank_Level_Parallism = 2.858149
Bank_Level_Parallism_Col = 2.744020
Bank_Level_Parallism_Ready = 1.441741
write_to_read_ratio_blp_rw_average = 0.201652
GrpLevelPara = 2.237836 

BW Util details:
bwutil = 0.230759 
total_CMD = 50477 
util_bw = 11648 
Wasted_Col = 1438 
Wasted_Row = 307 
Idle = 37084 

BW Util Bottlenecks: 
RCDc_limit = 559 
RCDWRc_limit = 126 
WTRc_limit = 420 
RTWc_limit = 387 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 410 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 50477 
n_nop = 47416 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 2552 
total_req = 2912 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 2912 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.057690 
Either_Row_CoL_Bus_Util = 0.060641 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000980 
queue_avg = 4.173584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17358
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47385 n_act=88 n_pre=72 n_ref_event=0 n_req=2558 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=504 bw_util=0.2327
n_activity=15367 dram_eff=0.7642
bk0: 128a 48102i bk1: 136a 47987i bk2: 128a 49296i bk3: 128a 49286i bk4: 104a 49719i bk5: 104a 49740i bk6: 184a 48788i bk7: 184a 48830i bk8: 128a 47051i bk9: 128a 47298i bk10: 192a 47466i bk11: 192a 47344i bk12: 156a 47200i bk13: 156a 47172i bk14: 192a 48202i bk15: 192a 48705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965598
Row_Buffer_Locality_read = 0.974507
Row_Buffer_Locality_write = 0.793651
Bank_Level_Parallism = 2.991628
Bank_Level_Parallism_Col = 2.834607
Bank_Level_Parallism_Ready = 1.471647
write_to_read_ratio_blp_rw_average = 0.237171
GrpLevelPara = 2.466495 

BW Util details:
bwutil = 0.232660 
total_CMD = 50477 
util_bw = 11744 
Wasted_Col = 1495 
Wasted_Row = 172 
Idle = 37066 

BW Util Bottlenecks: 
RCDc_limit = 531 
RCDWRc_limit = 89 
WTRc_limit = 535 
RTWc_limit = 841 
CCDLc_limit = 877 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 509 
RTWc_limit_alone = 790 

Commands details: 
total_CMD = 50477 
n_nop = 47385 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 504 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 2558 
total_req = 2936 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 2936 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.058165 
Either_Row_CoL_Bus_Util = 0.061256 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001294 
queue_avg = 4.857816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85782
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47407 n_act=78 n_pre=62 n_ref_event=0 n_req=2560 n_rd=2436 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.2323
n_activity=15574 dram_eff=0.753
bk0: 128a 48287i bk1: 132a 48201i bk2: 132a 49415i bk3: 128a 49279i bk4: 104a 49710i bk5: 104a 49781i bk6: 188a 48789i bk7: 184a 48795i bk8: 128a 47464i bk9: 128a 47328i bk10: 192a 47269i bk11: 192a 47224i bk12: 156a 47216i bk13: 156a 47212i bk14: 192a 48109i bk15: 192a 48077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969531
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 0.838710
Bank_Level_Parallism = 2.948612
Bank_Level_Parallism_Col = 2.845206
Bank_Level_Parallism_Ready = 1.471210
write_to_read_ratio_blp_rw_average = 0.166167
GrpLevelPara = 2.346240 

BW Util details:
bwutil = 0.232343 
total_CMD = 50477 
util_bw = 11728 
Wasted_Col = 1606 
Wasted_Row = 228 
Idle = 36915 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 90 
WTRc_limit = 655 
RTWc_limit = 310 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 951 
WTRc_limit_alone = 605 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 50477 
n_nop = 47407 
Read = 2436 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 2560 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 2932 
Row_Bus_Util =  0.002774 
CoL_Bus_Util = 0.058086 
Either_Row_CoL_Bus_Util = 0.060820 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000651 
queue_avg = 4.534976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53498
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47415 n_act=83 n_pre=67 n_ref_event=0 n_req=2544 n_rd=2420 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.2311
n_activity=15707 dram_eff=0.7426
bk0: 132a 48054i bk1: 128a 48099i bk2: 128a 49303i bk3: 128a 49391i bk4: 104a 49714i bk5: 104a 49722i bk6: 184a 49069i bk7: 184a 48923i bk8: 128a 47131i bk9: 128a 47335i bk10: 192a 47511i bk11: 192a 47350i bk12: 152a 47537i bk13: 152a 47149i bk14: 192a 48960i bk15: 192a 48863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967374
Row_Buffer_Locality_read = 0.975207
Row_Buffer_Locality_write = 0.814516
Bank_Level_Parallism = 2.848329
Bank_Level_Parallism_Col = 2.702489
Bank_Level_Parallism_Ready = 1.434916
write_to_read_ratio_blp_rw_average = 0.225883
GrpLevelPara = 2.236264 

BW Util details:
bwutil = 0.231076 
total_CMD = 50477 
util_bw = 11664 
Wasted_Col = 1665 
Wasted_Row = 200 
Idle = 36948 

BW Util Bottlenecks: 
RCDc_limit = 466 
RCDWRc_limit = 104 
WTRc_limit = 371 
RTWc_limit = 498 
CCDLc_limit = 1073 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 353 
RTWc_limit_alone = 442 

Commands details: 
total_CMD = 50477 
n_nop = 47415 
Read = 2420 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 2544 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 2916 
Row_Bus_Util =  0.002972 
CoL_Bus_Util = 0.057769 
Either_Row_CoL_Bus_Util = 0.060661 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001306 
queue_avg = 4.146106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47422 n_act=79 n_pre=63 n_ref_event=0 n_req=2544 n_rd=2420 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.2311
n_activity=15181 dram_eff=0.7683
bk0: 128a 48241i bk1: 128a 48044i bk2: 128a 49043i bk3: 128a 49126i bk4: 104a 49514i bk5: 104a 49442i bk6: 184a 48714i bk7: 184a 48765i bk8: 128a 46852i bk9: 128a 46863i bk10: 192a 47450i bk11: 192a 47576i bk12: 152a 47103i bk13: 156a 47058i bk14: 192a 48544i bk15: 192a 48492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968947
Row_Buffer_Locality_read = 0.976446
Row_Buffer_Locality_write = 0.822581
Bank_Level_Parallism = 3.151416
Bank_Level_Parallism_Col = 2.999837
Bank_Level_Parallism_Ready = 1.513338
write_to_read_ratio_blp_rw_average = 0.209555
GrpLevelPara = 2.407326 

BW Util details:
bwutil = 0.231076 
total_CMD = 50477 
util_bw = 11664 
Wasted_Col = 1478 
Wasted_Row = 150 
Idle = 37185 

BW Util Bottlenecks: 
RCDc_limit = 432 
RCDWRc_limit = 97 
WTRc_limit = 644 
RTWc_limit = 548 
CCDLc_limit = 819 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 621 
RTWc_limit_alone = 537 

Commands details: 
total_CMD = 50477 
n_nop = 47422 
Read = 2420 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2544 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2916 
Row_Bus_Util =  0.002813 
CoL_Bus_Util = 0.057769 
Either_Row_CoL_Bus_Util = 0.060523 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000982 
queue_avg = 5.087089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08709
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 19698 -   mf: uid=245816, sid4294967295:w4294967295, part=11, addr=0xc0bf3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19602), 
Ready @ 19715 -   mf: uid=245820, sid4294967295:w4294967295, part=11, addr=0xc0bf3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19619), 
Ready @ 19732 -   mf: uid=245822, sid4294967295:w4294967295, part=11, addr=0xc0bf3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19636), 
Ready @ 19750 -   mf: uid=245825, sid4294967295:w4294967295, part=11, addr=0xc0bf3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19654), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50477 n_nop=47443 n_act=79 n_pre=63 n_ref_event=0 n_req=2536 n_rd=2416 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.2295
n_activity=15075 dram_eff=0.7684
bk0: 128a 48028i bk1: 128a 48123i bk2: 128a 49494i bk3: 128a 49358i bk4: 104a 49664i bk5: 104a 49613i bk6: 184a 48969i bk7: 184a 49041i bk8: 128a 47033i bk9: 128a 47106i bk10: 192a 47703i bk11: 192a 47650i bk12: 152a 47117i bk13: 152a 47053i bk14: 192a 48756i bk15: 192a 48751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968849
Row_Buffer_Locality_read = 0.976407
Row_Buffer_Locality_write = 0.816667
Bank_Level_Parallism = 3.041507
Bank_Level_Parallism_Col = 2.880952
Bank_Level_Parallism_Ready = 1.486412
write_to_read_ratio_blp_rw_average = 0.207610
GrpLevelPara = 2.341831 

BW Util details:
bwutil = 0.229491 
total_CMD = 50477 
util_bw = 11584 
Wasted_Col = 1251 
Wasted_Row = 122 
Idle = 37520 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 84 
WTRc_limit = 440 
RTWc_limit = 596 
CCDLc_limit = 778 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 404 
RTWc_limit_alone = 584 

Commands details: 
total_CMD = 50477 
n_nop = 47443 
Read = 2416 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2536 
total_req = 2896 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2896 
Row_Bus_Util =  0.002813 
CoL_Bus_Util = 0.057373 
Either_Row_CoL_Bus_Util = 0.060107 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001318 
queue_avg = 4.159776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5092, Miss = 2904, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5092, Miss = 2904, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5092, Miss = 2904, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5089, Miss = 2901, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5092, Miss = 2908, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5092, Miss = 2908, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5092, Miss = 2908, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5089, Miss = 2901, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5088, Miss = 2896, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5088, Miss = 2896, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5088, Miss = 2896, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5088, Miss = 2896, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5092, Miss = 2916, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5092, Miss = 2916, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5092, Miss = 2912, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5089, Miss = 2917, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5088, Miss = 2916, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5088, Miss = 2912, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5088, Miss = 2908, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5088, Miss = 2904, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5088, Miss = 2904, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5088, Miss = 2908, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5088, Miss = 2904, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5088, Miss = 2904, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 122151
L2_total_cache_misses = 69743
L2_total_cache_miss_rate = 0.5710
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40717
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=122151
icnt_total_pkts_simt_to_mem=122151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 122151
Req_Network_cycles = 19684
Req_Network_injected_packets_per_cycle =       6.2056 
Req_Network_conflicts_per_cycle =       4.5033
Req_Network_conflicts_per_cycle_util =       6.4355
Req_Bank_Level_Parallism =       8.8682
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.9858
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2586

Reply_Network_injected_packets_num = 122151
Reply_Network_cycles = 19684
Reply_Network_injected_packets_per_cycle =        6.2056
Reply_Network_conflicts_per_cycle =        5.3771
Reply_Network_conflicts_per_cycle_util =       7.6764
Reply_Bank_Level_Parallism =       8.8592
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.6962
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2069
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 47156 (inst/sec)
gpgpu_simulation_rate = 129 (cycle/sec)
gpgpu_silicon_slowdown = 10581395x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd372984ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd372984a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd37298498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd37298490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd37298488..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c55f1e5e77 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (pr_base.1.sm_75.ptx:94) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (pr_base.1.sm_75.ptx:194) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (pr_base.1.sm_75.ptx:103) @%p2 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (pr_base.1.sm_75.ptx:110) @%p3 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (pr_base.1.sm_75.ptx:131) @%p4 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (pr_base.1.sm_75.ptx:137) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (pr_base.1.sm_75.ptx:185) @%p6 bra $L__BB1_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfS3_' to stream 0, gridDim= (1273,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pull_stepiPKmPKiPfS3_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1995502
gpu_sim_insn = 22035824
gpu_ipc =      11.0427
gpu_tot_sim_cycle = 2015186
gpu_tot_sim_insn = 29203611
gpu_tot_ipc =      14.4918
gpu_tot_issued_cta = 2546
gpu_occupancy = 15.7537% 
gpu_tot_occupancy = 17.7589% 
max_total_param_size = 0
gpu_stall_dramfull = 29973
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2335
partiton_level_parallism_total  =       0.2919
partiton_level_parallism_util =       2.4686
partiton_level_parallism_util_total  =       2.9038
L2_BW  =      10.2008 GB/Sec
L2_BW_total  =      12.7489 GB/Sec
gpu_total_sim_rate=7658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100274, Miss = 23419, Miss_rate = 0.234, Pending_hits = 4768, Reservation_fails = 12333
	L1D_cache_core[1]: Access = 60512, Miss = 18538, Miss_rate = 0.306, Pending_hits = 4671, Reservation_fails = 7753
	L1D_cache_core[2]: Access = 55835, Miss = 16288, Miss_rate = 0.292, Pending_hits = 3885, Reservation_fails = 8123
	L1D_cache_core[3]: Access = 63869, Miss = 16865, Miss_rate = 0.264, Pending_hits = 3287, Reservation_fails = 6111
	L1D_cache_core[4]: Access = 54724, Miss = 14265, Miss_rate = 0.261, Pending_hits = 2474, Reservation_fails = 4938
	L1D_cache_core[5]: Access = 61530, Miss = 17880, Miss_rate = 0.291, Pending_hits = 4072, Reservation_fails = 6004
	L1D_cache_core[6]: Access = 46204, Miss = 15319, Miss_rate = 0.332, Pending_hits = 3589, Reservation_fails = 5416
	L1D_cache_core[7]: Access = 62633, Miss = 18185, Miss_rate = 0.290, Pending_hits = 1673, Reservation_fails = 8694
	L1D_cache_core[8]: Access = 74477, Miss = 17888, Miss_rate = 0.240, Pending_hits = 2861, Reservation_fails = 8819
	L1D_cache_core[9]: Access = 80660, Miss = 20895, Miss_rate = 0.259, Pending_hits = 4434, Reservation_fails = 9480
	L1D_cache_core[10]: Access = 65018, Miss = 18853, Miss_rate = 0.290, Pending_hits = 3744, Reservation_fails = 8766
	L1D_cache_core[11]: Access = 85600, Miss = 27443, Miss_rate = 0.321, Pending_hits = 3088, Reservation_fails = 15364
	L1D_cache_core[12]: Access = 82498, Miss = 29724, Miss_rate = 0.360, Pending_hits = 5596, Reservation_fails = 14533
	L1D_cache_core[13]: Access = 46005, Miss = 13493, Miss_rate = 0.293, Pending_hits = 2207, Reservation_fails = 7759
	L1D_cache_core[14]: Access = 52209, Miss = 15526, Miss_rate = 0.297, Pending_hits = 3049, Reservation_fails = 8992
	L1D_cache_core[15]: Access = 74434, Miss = 19189, Miss_rate = 0.258, Pending_hits = 4065, Reservation_fails = 9995
	L1D_cache_core[16]: Access = 65580, Miss = 15803, Miss_rate = 0.241, Pending_hits = 2223, Reservation_fails = 6544
	L1D_cache_core[17]: Access = 75637, Miss = 21822, Miss_rate = 0.289, Pending_hits = 3896, Reservation_fails = 6303
	L1D_cache_core[18]: Access = 79054, Miss = 32367, Miss_rate = 0.409, Pending_hits = 5430, Reservation_fails = 19540
	L1D_cache_core[19]: Access = 41394, Miss = 14243, Miss_rate = 0.344, Pending_hits = 3116, Reservation_fails = 5196
	L1D_cache_core[20]: Access = 82795, Miss = 20747, Miss_rate = 0.251, Pending_hits = 3976, Reservation_fails = 5875
	L1D_cache_core[21]: Access = 76038, Miss = 23601, Miss_rate = 0.310, Pending_hits = 3589, Reservation_fails = 11866
	L1D_cache_core[22]: Access = 80035, Miss = 31911, Miss_rate = 0.399, Pending_hits = 5840, Reservation_fails = 14325
	L1D_cache_core[23]: Access = 61383, Miss = 16040, Miss_rate = 0.261, Pending_hits = 3085, Reservation_fails = 7205
	L1D_cache_core[24]: Access = 50767, Miss = 14110, Miss_rate = 0.278, Pending_hits = 2443, Reservation_fails = 4325
	L1D_cache_core[25]: Access = 67672, Miss = 19483, Miss_rate = 0.288, Pending_hits = 4595, Reservation_fails = 5889
	L1D_cache_core[26]: Access = 57863, Miss = 22269, Miss_rate = 0.385, Pending_hits = 4200, Reservation_fails = 11405
	L1D_cache_core[27]: Access = 43536, Miss = 13842, Miss_rate = 0.318, Pending_hits = 2739, Reservation_fails = 8144
	L1D_cache_core[28]: Access = 66679, Miss = 19049, Miss_rate = 0.286, Pending_hits = 4635, Reservation_fails = 9840
	L1D_cache_core[29]: Access = 70166, Miss = 19115, Miss_rate = 0.272, Pending_hits = 4207, Reservation_fails = 6207
	L1D_total_cache_accesses = 1985081
	L1D_total_cache_misses = 588172
	L1D_total_cache_miss_rate = 0.2963
	L1D_total_cache_pending_hits = 111437
	L1D_total_cache_reservation_fails = 265744
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1285472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 111437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 259773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 313467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 111437
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 61074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1903647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81434

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 186454
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5971
ctas_completed 2546, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
937, 1356, 1233, 912, 873, 851, 25889, 1118, 1657, 1895, 1481, 3629, 26128, 2371, 1674, 2726, 2902, 2841, 3444, 4485, 2823, 3465, 1876, 2570, 2378, 3892, 2961, 4707, 2323, 2542, 2706, 3109, 
gpgpu_n_tot_thrd_icount = 81334976
gpgpu_n_tot_w_icount = 2541718
gpgpu_n_stall_shd_mem = 413877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506738
gpgpu_n_mem_write_global = 81434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4242274
gpgpu_n_store_insn = 651458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2932992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 281822
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 132055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:299243	W0_Idle:28521904	W0_Scoreboard:33703199	W1:1148315	W2:177637	W3:80893	W4:78620	W5:31638	W6:28631	W7:20824	W8:18363	W9:14445	W10:12464	W11:9628	W12:8148	W13:8594	W14:7675	W15:6204	W16:7457	W17:8280	W18:8020	W19:6337	W20:7523	W21:5715	W22:6031	W23:7115	W24:5617	W25:6620	W26:6092	W27:8279	W28:12488	W29:11731	W30:15900	W31:22642	W32:743792
single_issue_nums: WS0:696030	WS1:610029	WS2:563079	WS3:672580	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4053904 {8:506738,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3257360 {40:81434,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20269520 {40:506738,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 651472 {8:81434,}
maxmflatency = 2673 
max_icnt2mem_latency = 1495 
maxmrqlatency = 827 
max_icnt2sh_latency = 185 
averagemflatency = 350 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 7 
mrq_lat_table:216492 	11753 	12248 	19091 	39780 	19252 	9615 	5821 	4027 	429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	182858 	382339 	9535 	13179 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	503653 	57722 	15181 	10446 	1125 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	382690 	79010 	56019 	38606 	24545 	7198 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1747 	9530 	9 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        60        62        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        60        59        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        61        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        59        63        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        60        60        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        63        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        62        62        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        63        63        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        60        63        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        63        63        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    469921    488371    599514    582792    992402    975794    966134    990434    495151    502536    210262    173160    524204    272436    414541    255680 
dram[1]:    478775    496042    489987    712510    970862   1422972    988969    953095    615949    623805    189805    170350    655304    597682    412196    413176 
dram[2]:    474069    473135    697920    748173    964743     77980    979808    971598    618876    624876    188707    180116    523286    544352    582486    199218 
dram[3]:    461270    489573    730920    670577    824767    978799    924039    914942    595776    591682    169894    174822    288897    563572    216761    215673 
dram[4]:    423647    436593    667708    717712    949962    968511    911093    896738    587388    582460    175418    171066    410929    433994    261457    210682 
dram[5]:    431665    486096    723766    721205    923727    919317    889605     51764    577953   1119820    165082    165272    393211    669457    246472    203160 
dram[6]:    403263    687164    715490    701983    592997    919240    891916   1332318    567975    574661    169123    171088    659121    603742    531786    322334 
dram[7]:    650391    645463    720546    716160   1348229   1321086   1324402   1311485    316899    555383    176007    180869    568662    593785    731844    336174 
dram[8]:    654179    657631    632694    471866    930204   1202879    885981   1311480    551619    546690    187034    185567    565011    602107    322843    317480 
dram[9]:    376965    658087    623660    615704    882044   1312058     62896     74454    536867    104676    195971    232292    272523    505797    304469    710470 
dram[10]:    491170    486787    757071    794636    753241    996578    861658    698814    293376    532885    238712    243315    514868    638890    441522    601694 
dram[11]:    361264    493855    753368    746692    991446    988952   1331343     74454    535138    370403    238920    230397    641065    657594    417542    414086 
average row accesses per activate:
dram[0]:  3.291667  3.323699  2.793269  2.816856  2.858804  3.003496  2.878549  2.967267  3.037671  2.928926  2.727952  2.804615  2.530523  2.415638  3.081272  3.116814 
dram[1]:  3.293233  3.304511  2.817886  2.900506  2.893760  2.889643  2.978723  2.824806  2.976744  2.933993  2.791091  2.803681  2.457534  2.535613  3.193784  3.311787 
dram[2]:  3.171533  3.273245  2.847039  2.732484  2.665109  2.836634  2.981997  3.023411  3.077586  3.206897  2.816923  2.808642  2.432692  2.634873  3.140541  3.214022 
dram[3]:  3.173432  3.210623  2.733974  2.669796  2.875839  2.820895  2.882540  3.048821  3.118794  3.113835  2.892063  2.786585  2.511268  2.494382  3.116071  3.188645 
dram[4]:  3.212844  3.142599  2.763285  2.722045  2.719551  2.688394  2.813559  2.904306  2.846527  3.086957  2.710335  2.771084  2.526773  2.557833  3.196296  3.104240 
dram[5]:  3.086572  3.159132  2.647604  2.740385  2.871452  2.913265  2.966887  3.033389  2.935644  3.034305  2.827161  2.857143  2.574156  2.586667  3.126334  3.277153 
dram[6]:  3.259813  3.263757  2.821782  2.923599  2.818333  2.815181  3.077586  2.853312  3.001692  3.392996  2.912837  2.761194  2.544798  2.518571  3.116608  3.152603 
dram[7]:  3.368421  3.266917  2.664625  2.806818  2.853535  2.825000  2.816770  2.879556  3.120141  3.269871  2.822086  2.797235  2.333333  2.447368  3.104425  3.226937 
dram[8]:  3.168190  3.408644  2.552786  2.645897  2.770732  2.811570  2.886581  2.819165  3.125224  3.060449  2.675953  2.748872  2.420908  2.557971  3.391969  3.192378 
dram[9]:  3.237383  3.255198  2.745656  2.719243  2.808824  2.766129  2.941558  2.970588  3.018613  3.103873  2.706056  2.645714  2.487180  2.449235  3.098214  2.874794 
dram[10]:  3.509278  3.398039  2.677019  2.675385  2.936752  2.930976  2.926948  3.077572  3.067474  2.988156  2.628369  2.787970  2.494350  2.505731  3.058722  3.196721 
dram[11]:  3.382353  3.378906  2.721959  2.754358  2.937182  3.028070  2.900800  3.053872  3.155357  3.011804  2.735207  2.860465  2.695518  2.482320  3.196751  3.189873 
average row locality = 338508/117020 = 2.892736
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1656      1645      1659      1653      1627      1626      1731      1719      1666      1666      1714      1712      1647      1667      1658      1678 
dram[1]:      1670      1675      1649      1637      1620      1609      1724      1726      1686      1673      1708      1717      1701      1687      1661      1658 
dram[2]:      1657      1645      1647      1634      1615      1624      1727      1713      1681      1660      1721      1708      1678      1678      1660      1657 
dram[3]:      1640      1672      1624      1623      1618      1605      1720      1716      1650      1669      1712      1718      1686      1683      1661      1655 
dram[4]:      1667      1660      1632      1622      1602      1596      1731      1728      1654      1666      1751      1730      1655      1656      1641      1671 
dram[5]:      1666      1665      1630      1627      1625      1618      1702      1724      1670      1661      1720      1729      1659      1653      1672      1666 
dram[6]:      1665      1637      1625      1637      1595      1610      1696      1717      1667      1639      1728      1740      1670      1671      1679      1671 
dram[7]:      1646      1656      1656      1645      1601      1601      1722      1725      1660      1666      1729      1711      1664      1672      1671      1666 
dram[8]:      1654      1650      1655      1655      1608      1605      1717      1730      1642      1665      1715      1716      1671      1673      1689      1675 
dram[9]:      1648      1641      1653      1642      1624      1620      1720      1726      1675      1653      1720      1741      1652      1666      1652      1659 
dram[10]:      1621      1653      1638      1654      1623      1645      1712      1730      1664      1656      1743      1743      1672      1660      1685      1670 
dram[11]:      1643      1647      1638      1655      1634      1630      1718      1722      1657      1676      1738      1735      1654      1663      1686      1678 
total dram reads = 320524
bank skew: 1751/1595 = 1.10
chip skew: 26801/26647 = 1.01
number of total write accesses:
dram[0]:       328       320       336       340       376       368       376       376       432       424       444       444       376       376       344       332 
dram[1]:       328       332       336       332       384       372       384       384       424       420       436       444       372       372       344       336 
dram[2]:       324       320       336       328       384       380       380       380       416       428       440       448       372       360       332       340 
dram[3]:       320       324       328       332       384       384       384       380       436       436       440       440       388       372       336       344 
dram[4]:       336       324       336       328       380       380       380       372       432       436       444       440       364       364       340       344 
dram[5]:       324       328       332       332       380       380       360       372       436       432       448       444       376       372       340       336 
dram[6]:       316       332       340       340       384       384       356       368       428       420       440       440       364       368       340       340 
dram[7]:       328       328       336       336       376       376       368       368       424       412       444       440       372       377       332       332 
dram[8]:       316       340       344       344       384       384       360       376       420       428       440       448       356       368       340       336 
dram[9]:       336       324       340       328       380       380       368       368       436       440       448       444       376       380       332       344 
dram[10]:       324       320       344       340       380       384       364       380       436       440       440       444       376       356       344       340 
dram[11]:       328       332       340       332       384       384       380       368       440       440       444       440       360       368       340       344 
total dram writes = 71933
bank skew: 448/316 = 1.42
chip skew: 6028/5949 = 1.01
average mf latency per bank:
dram[0]:        521       521       557       556       540       521       554       517       524       498       496       483       560       553       508       501
dram[1]:        516       516       572       548       527       540       544       550       526       521       520       498       576       573       510       516
dram[2]:        520       502       540       544       521       515       547       513       536       493       504       476       561       562       524       495
dram[3]:        496       506       547       522       511       528       546       546       508       517       490       483       564       545       514       500
dram[4]:        529       498       543       527       540       518       541       526       524       513       503       472       564       557       504       502
dram[5]:        503       519       535       542       523       538       559       560       505       514       484       485       550       553       506       516
dram[6]:        522       502       537       539       523       523       566       531       530       515       517       489       575       566       508       494
dram[7]:        510       512       561       551       518       528       564       548       548       527       495       492       569       557       513       513
dram[8]:        515       488       552       535       534       519       562       519       533       516       509       475       564       549       514       503
dram[9]:        495       497       531       553       520       527       538       545       519       516       488       505       542       534       498       507
dram[10]:        504       520       541       532       514       525       553       523       515       500       500       492       556       565       507       507
dram[11]:        510       499       561       573       531       547       541       545       531       527       507       500       561       543       502       505
maximum mf latency per bank:
dram[0]:       2228      2333      2065      2152      2044      2058      2284      2224      1832      2180      1944      2027      1922      2395      2005      2070
dram[1]:       2149      2084      1677      1846      1945      1915      2453      2501      1847      1840      2373      2341      2032      2439      2002      2046
dram[2]:       2123      2161      2105      2041      1850      1892      2362      2221      1835      1804      2292      2191      1892      1956      2057      1908
dram[3]:       2342      2140      2045      1991      2102      2074      2170      2330      1800      1744      2059      1402      1762      1785      1906      1951
dram[4]:       2320      2553      2076      2102      2134      2404      2673      2277      1824      1476      1453      1934      1685      2421      1709      1745
dram[5]:       2205      2173      1965      1677      2445      2219      2525      2566      1762      1794      1759      1763      2292      1833      1888      1819
dram[6]:       2598      2565      1757      1784      2142      2355      2626      2401      1811      1735      1635      1967      2140      2130      1757      1851
dram[7]:       2396      2090      2231      2097      2293      2026      2547      2345      1717      1661      1642      1795      2511      2069      1864      1792
dram[8]:       2156      2158      1662      2029      2131      2221      2294      2387      1620      1594      1471      2199      1938      2180      1741      1765
dram[9]:       2355      2398      1930      1934      2007      1886      2253      2344      1752      1934      1394      1596      2086      1878      1697      1910
dram[10]:       2526      2488      1932      1994      2053      2020      2115      2073      1977      1726      1593      1570      1957      1945      1579      1885
dram[11]:       2357      2021      2092      2131      2084      1955      2322      2338      1775      1888      1532      1965      1989      1972      1802      1771

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116174 n_act=9763 n_pre=9747 n_ref_event=0 n_req=28222 n_rd=26724 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.02532
n_activity=489677 dram_eff=0.2672
bk0: 1656a 5122445i bk1: 1645a 5122631i bk2: 1659a 5119819i bk3: 1653a 5116057i bk4: 1627a 5118828i bk5: 1626a 5119143i bk6: 1731a 5114366i bk7: 1719a 5115464i bk8: 1666a 5117183i bk9: 1666a 5114000i bk10: 1714a 5115788i bk11: 1712a 5117798i bk12: 1647a 5112906i bk13: 1667a 5109898i bk14: 1658a 5120698i bk15: 1678a 5120634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654064
Row_Buffer_Locality_read = 0.672205
Row_Buffer_Locality_write = 0.330441
Bank_Level_Parallism = 2.290099
Bank_Level_Parallism_Col = 1.934586
Bank_Level_Parallism_Ready = 1.352492
write_to_read_ratio_blp_rw_average = 0.176910
GrpLevelPara = 1.565252 

BW Util details:
bwutil = 0.025323 
total_CMD = 5167878 
util_bw = 130864 
Wasted_Col = 164810 
Wasted_Row = 81126 
Idle = 4791078 

BW Util Bottlenecks: 
RCDc_limit = 158846 
RCDWRc_limit = 9170 
WTRc_limit = 33909 
RTWc_limit = 26195 
CCDLc_limit = 22997 
rwq = 0 
CCDLc_limit_alone = 19600 
WTRc_limit_alone = 31910 
RTWc_limit_alone = 24797 

Commands details: 
total_CMD = 5167878 
n_nop = 5116174 
Read = 26724 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 9763 
n_pre = 9747 
n_ref = 0 
n_req = 28222 
total_req = 32716 

Dual Bus Interface Util: 
issued_total_row = 19510 
issued_total_col = 32716 
Row_Bus_Util =  0.003775 
CoL_Bus_Util = 0.006331 
Either_Row_CoL_Bus_Util = 0.010005 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.010096 
queue_avg = 0.230464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116206 n_act=9726 n_pre=9710 n_ref_event=0 n_req=28301 n_rd=26801 n_rd_L2_A=0 n_write=0 n_wr_bk=6000 bw_util=0.02539
n_activity=491057 dram_eff=0.2672
bk0: 1670a 5121493i bk1: 1675a 5122565i bk2: 1649a 5118187i bk3: 1637a 5119571i bk4: 1620a 5117727i bk5: 1609a 5119121i bk6: 1724a 5116263i bk7: 1726a 5114323i bk8: 1686a 5114435i bk9: 1673a 5114396i bk10: 1708a 5117384i bk11: 1717a 5118058i bk12: 1701a 5110766i bk13: 1687a 5112028i bk14: 1661a 5121857i bk15: 1658a 5121836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656337
Row_Buffer_Locality_read = 0.674676
Row_Buffer_Locality_write = 0.328667
Bank_Level_Parallism = 2.277798
Bank_Level_Parallism_Col = 1.934287
Bank_Level_Parallism_Ready = 1.363142
write_to_read_ratio_blp_rw_average = 0.179424
GrpLevelPara = 1.561502 

BW Util details:
bwutil = 0.025388 
total_CMD = 5167878 
util_bw = 131204 
Wasted_Col = 163960 
Wasted_Row = 83018 
Idle = 4789696 

BW Util Bottlenecks: 
RCDc_limit = 158495 
RCDWRc_limit = 9216 
WTRc_limit = 31762 
RTWc_limit = 26807 
CCDLc_limit = 23028 
rwq = 0 
CCDLc_limit_alone = 19626 
WTRc_limit_alone = 29883 
RTWc_limit_alone = 25284 

Commands details: 
total_CMD = 5167878 
n_nop = 5116206 
Read = 26801 
Write = 0 
L2_Alloc = 0 
L2_WB = 6000 
n_act = 9726 
n_pre = 9710 
n_ref = 0 
n_req = 28301 
total_req = 32801 

Dual Bus Interface Util: 
issued_total_row = 19436 
issued_total_col = 32801 
Row_Bus_Util =  0.003761 
CoL_Bus_Util = 0.006347 
Either_Row_CoL_Bus_Util = 0.009999 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.010934 
queue_avg = 0.240288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116382 n_act=9693 n_pre=9677 n_ref_event=0 n_req=28197 n_rd=26705 n_rd_L2_A=0 n_write=0 n_wr_bk=5968 bw_util=0.02529
n_activity=481641 dram_eff=0.2713
bk0: 1657a 5121679i bk1: 1645a 5122929i bk2: 1647a 5118294i bk3: 1634a 5118777i bk4: 1615a 5115781i bk5: 1624a 5117998i bk6: 1727a 5116563i bk7: 1713a 5117043i bk8: 1681a 5116021i bk9: 1660a 5117096i bk10: 1721a 5116822i bk11: 1708a 5116787i bk12: 1678a 5110527i bk13: 1678a 5116321i bk14: 1660a 5119869i bk15: 1657a 5121932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656240
Row_Buffer_Locality_read = 0.673806
Row_Buffer_Locality_write = 0.341823
Bank_Level_Parallism = 2.294160
Bank_Level_Parallism_Col = 1.920855
Bank_Level_Parallism_Ready = 1.360646
write_to_read_ratio_blp_rw_average = 0.178710
GrpLevelPara = 1.579578 

BW Util details:
bwutil = 0.025289 
total_CMD = 5167878 
util_bw = 130692 
Wasted_Col = 162335 
Wasted_Row = 80007 
Idle = 4794844 

BW Util Bottlenecks: 
RCDc_limit = 157802 
RCDWRc_limit = 9085 
WTRc_limit = 32094 
RTWc_limit = 27038 
CCDLc_limit = 22663 
rwq = 0 
CCDLc_limit_alone = 19332 
WTRc_limit_alone = 30283 
RTWc_limit_alone = 25518 

Commands details: 
total_CMD = 5167878 
n_nop = 5116382 
Read = 26705 
Write = 0 
L2_Alloc = 0 
L2_WB = 5968 
n_act = 9693 
n_pre = 9677 
n_ref = 0 
n_req = 28197 
total_req = 32673 

Dual Bus Interface Util: 
issued_total_row = 19370 
issued_total_col = 32673 
Row_Bus_Util =  0.003748 
CoL_Bus_Util = 0.006322 
Either_Row_CoL_Bus_Util = 0.009965 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.010622 
queue_avg = 0.230652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116289 n_act=9723 n_pre=9707 n_ref_event=0 n_req=28159 n_rd=26652 n_rd_L2_A=0 n_write=0 n_wr_bk=6028 bw_util=0.02529
n_activity=485673 dram_eff=0.2692
bk0: 1640a 5122537i bk1: 1672a 5122544i bk2: 1624a 5118287i bk3: 1623a 5117776i bk4: 1618a 5119218i bk5: 1605a 5118593i bk6: 1720a 5115129i bk7: 1716a 5115876i bk8: 1650a 5119583i bk9: 1669a 5118829i bk10: 1712a 5119926i bk11: 1718a 5118862i bk12: 1686a 5112479i bk13: 1683a 5111044i bk14: 1661a 5120631i bk15: 1655a 5121425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654711
Row_Buffer_Locality_read = 0.672820
Row_Buffer_Locality_write = 0.334439
Bank_Level_Parallism = 2.256028
Bank_Level_Parallism_Col = 1.893418
Bank_Level_Parallism_Ready = 1.339329
write_to_read_ratio_blp_rw_average = 0.178611
GrpLevelPara = 1.568973 

BW Util details:
bwutil = 0.025295 
total_CMD = 5167878 
util_bw = 130720 
Wasted_Col = 162823 
Wasted_Row = 81650 
Idle = 4792685 

BW Util Bottlenecks: 
RCDc_limit = 157808 
RCDWRc_limit = 9361 
WTRc_limit = 32810 
RTWc_limit = 26290 
CCDLc_limit = 22798 
rwq = 0 
CCDLc_limit_alone = 19181 
WTRc_limit_alone = 30724 
RTWc_limit_alone = 24759 

Commands details: 
total_CMD = 5167878 
n_nop = 5116289 
Read = 26652 
Write = 0 
L2_Alloc = 0 
L2_WB = 6028 
n_act = 9723 
n_pre = 9707 
n_ref = 0 
n_req = 28159 
total_req = 32680 

Dual Bus Interface Util: 
issued_total_row = 19430 
issued_total_col = 32680 
Row_Bus_Util =  0.003760 
CoL_Bus_Util = 0.006324 
Either_Row_CoL_Bus_Util = 0.009983 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.010099 
queue_avg = 0.227544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5115952 n_act=9900 n_pre=9884 n_ref_event=0 n_req=28162 n_rd=26662 n_rd_L2_A=0 n_write=0 n_wr_bk=6000 bw_util=0.02528
n_activity=496798 dram_eff=0.263
bk0: 1667a 5121398i bk1: 1660a 5123160i bk2: 1632a 5119797i bk3: 1622a 5119766i bk4: 1602a 5117256i bk5: 1596a 5116681i bk6: 1731a 5113701i bk7: 1728a 5113567i bk8: 1654a 5116186i bk9: 1666a 5118217i bk10: 1751a 5115935i bk11: 1730a 5117432i bk12: 1655a 5114019i bk13: 1656a 5114044i bk14: 1641a 5121350i bk15: 1671a 5119579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648462
Row_Buffer_Locality_read = 0.665817
Row_Buffer_Locality_write = 0.340000
Bank_Level_Parallism = 2.235778
Bank_Level_Parallism_Col = 1.867811
Bank_Level_Parallism_Ready = 1.313596
write_to_read_ratio_blp_rw_average = 0.175045
GrpLevelPara = 1.550377 

BW Util details:
bwutil = 0.025281 
total_CMD = 5167878 
util_bw = 130648 
Wasted_Col = 167911 
Wasted_Row = 85184 
Idle = 4784135 

BW Util Bottlenecks: 
RCDc_limit = 162835 
RCDWRc_limit = 9330 
WTRc_limit = 33208 
RTWc_limit = 25837 
CCDLc_limit = 23637 
rwq = 0 
CCDLc_limit_alone = 19941 
WTRc_limit_alone = 31130 
RTWc_limit_alone = 24219 

Commands details: 
total_CMD = 5167878 
n_nop = 5115952 
Read = 26662 
Write = 0 
L2_Alloc = 0 
L2_WB = 6000 
n_act = 9900 
n_pre = 9884 
n_ref = 0 
n_req = 28162 
total_req = 32662 

Dual Bus Interface Util: 
issued_total_row = 19784 
issued_total_col = 32662 
Row_Bus_Util =  0.003828 
CoL_Bus_Util = 0.006320 
Either_Row_CoL_Bus_Util = 0.010048 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.010014 
queue_avg = 0.235935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116292 n_act=9713 n_pre=9697 n_ref_event=0 n_req=28185 n_rd=26687 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.02529
n_activity=495711 dram_eff=0.2637
bk0: 1666a 5120591i bk1: 1665a 5122486i bk2: 1630a 5118200i bk3: 1627a 5117644i bk4: 1625a 5118623i bk5: 1618a 5118861i bk6: 1702a 5116532i bk7: 1724a 5116074i bk8: 1670a 5116949i bk9: 1661a 5117103i bk10: 1720a 5118465i bk11: 1729a 5118059i bk12: 1659a 5113681i bk13: 1653a 5115499i bk14: 1672a 5120871i bk15: 1666a 5122168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655384
Row_Buffer_Locality_read = 0.671825
Row_Buffer_Locality_write = 0.362483
Bank_Level_Parallism = 2.223563
Bank_Level_Parallism_Col = 1.879356
Bank_Level_Parallism_Ready = 1.353744
write_to_read_ratio_blp_rw_average = 0.176210
GrpLevelPara = 1.551543 

BW Util details:
bwutil = 0.025294 
total_CMD = 5167878 
util_bw = 130716 
Wasted_Col = 166697 
Wasted_Row = 83938 
Idle = 4786527 

BW Util Bottlenecks: 
RCDc_limit = 159994 
RCDWRc_limit = 8917 
WTRc_limit = 32422 
RTWc_limit = 26164 
CCDLc_limit = 23262 
rwq = 0 
CCDLc_limit_alone = 20099 
WTRc_limit_alone = 30666 
RTWc_limit_alone = 24757 

Commands details: 
total_CMD = 5167878 
n_nop = 5116292 
Read = 26687 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 9713 
n_pre = 9697 
n_ref = 0 
n_req = 28185 
total_req = 32679 

Dual Bus Interface Util: 
issued_total_row = 19410 
issued_total_col = 32679 
Row_Bus_Util =  0.003756 
CoL_Bus_Util = 0.006323 
Either_Row_CoL_Bus_Util = 0.009982 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.009751 
queue_avg = 0.232435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116579 n_act=9598 n_pre=9582 n_ref_event=0 n_req=28137 n_rd=26647 n_rd_L2_A=0 n_write=0 n_wr_bk=5960 bw_util=0.02524
n_activity=488681 dram_eff=0.2669
bk0: 1665a 5121877i bk1: 1637a 5123617i bk2: 1625a 5119988i bk3: 1637a 5119554i bk4: 1595a 5118020i bk5: 1610a 5115820i bk6: 1696a 5117017i bk7: 1717a 5114676i bk8: 1667a 5117654i bk9: 1639a 5121186i bk10: 1728a 5118014i bk11: 1740a 5115360i bk12: 1670a 5114004i bk13: 1671a 5113706i bk14: 1679a 5119252i bk15: 1671a 5120624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658883
Row_Buffer_Locality_read = 0.676624
Row_Buffer_Locality_write = 0.341611
Bank_Level_Parallism = 2.258135
Bank_Level_Parallism_Col = 1.925888
Bank_Level_Parallism_Ready = 1.363711
write_to_read_ratio_blp_rw_average = 0.180683
GrpLevelPara = 1.566860 

BW Util details:
bwutil = 0.025238 
total_CMD = 5167878 
util_bw = 130428 
Wasted_Col = 162801 
Wasted_Row = 83090 
Idle = 4791559 

BW Util Bottlenecks: 
RCDc_limit = 156679 
RCDWRc_limit = 8829 
WTRc_limit = 30118 
RTWc_limit = 27659 
CCDLc_limit = 22622 
rwq = 0 
CCDLc_limit_alone = 19283 
WTRc_limit_alone = 28347 
RTWc_limit_alone = 26091 

Commands details: 
total_CMD = 5167878 
n_nop = 5116579 
Read = 26647 
Write = 0 
L2_Alloc = 0 
L2_WB = 5960 
n_act = 9598 
n_pre = 9582 
n_ref = 0 
n_req = 28137 
total_req = 32607 

Dual Bus Interface Util: 
issued_total_row = 19180 
issued_total_col = 32607 
Row_Bus_Util =  0.003711 
CoL_Bus_Util = 0.006310 
Either_Row_CoL_Bus_Util = 0.009927 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.009513 
queue_avg = 0.236725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116241 n_act=9775 n_pre=9759 n_ref_event=0 n_req=28179 n_rd=26691 n_rd_L2_A=0 n_write=0 n_wr_bk=5949 bw_util=0.02526
n_activity=488429 dram_eff=0.2673
bk0: 1646a 5123023i bk1: 1656a 5124004i bk2: 1656a 5114097i bk3: 1645a 5118073i bk4: 1601a 5118370i bk5: 1601a 5118035i bk6: 1722a 5114010i bk7: 1725a 5115597i bk8: 1660a 5118495i bk9: 1666a 5120154i bk10: 1729a 5116584i bk11: 1711a 5117830i bk12: 1664a 5111378i bk13: 1672a 5113221i bk14: 1671a 5119567i bk15: 1666a 5120763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653110
Row_Buffer_Locality_read = 0.670863
Row_Buffer_Locality_write = 0.334677
Bank_Level_Parallism = 2.273692
Bank_Level_Parallism_Col = 1.902119
Bank_Level_Parallism_Ready = 1.343127
write_to_read_ratio_blp_rw_average = 0.176356
GrpLevelPara = 1.568473 

BW Util details:
bwutil = 0.025264 
total_CMD = 5167878 
util_bw = 130560 
Wasted_Col = 164540 
Wasted_Row = 81893 
Idle = 4790885 

BW Util Bottlenecks: 
RCDc_limit = 159675 
RCDWRc_limit = 9113 
WTRc_limit = 32116 
RTWc_limit = 27226 
CCDLc_limit = 22850 
rwq = 0 
CCDLc_limit_alone = 19119 
WTRc_limit_alone = 30001 
RTWc_limit_alone = 25610 

Commands details: 
total_CMD = 5167878 
n_nop = 5116241 
Read = 26691 
Write = 0 
L2_Alloc = 0 
L2_WB = 5949 
n_act = 9775 
n_pre = 9759 
n_ref = 0 
n_req = 28179 
total_req = 32640 

Dual Bus Interface Util: 
issued_total_row = 19534 
issued_total_col = 32640 
Row_Bus_Util =  0.003780 
CoL_Bus_Util = 0.006316 
Either_Row_CoL_Bus_Util = 0.009992 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.010400 
queue_avg = 0.235344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235344
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116020 n_act=9865 n_pre=9849 n_ref_event=0 n_req=28216 n_rd=26720 n_rd_L2_A=0 n_write=0 n_wr_bk=5984 bw_util=0.02531
n_activity=496269 dram_eff=0.2636
bk0: 1654a 5121830i bk1: 1650a 5125251i bk2: 1655a 5114806i bk3: 1655a 5113867i bk4: 1608a 5117413i bk5: 1605a 5118301i bk6: 1717a 5115995i bk7: 1730a 5114466i bk8: 1642a 5120173i bk9: 1665a 5117533i bk10: 1715a 5116753i bk11: 1716a 5115862i bk12: 1671a 5110776i bk13: 1673a 5113306i bk14: 1689a 5121304i bk15: 1675a 5120609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650376
Row_Buffer_Locality_read = 0.667627
Row_Buffer_Locality_write = 0.342246
Bank_Level_Parallism = 2.258767
Bank_Level_Parallism_Col = 1.894784
Bank_Level_Parallism_Ready = 1.321571
write_to_read_ratio_blp_rw_average = 0.178749
GrpLevelPara = 1.562152 

BW Util details:
bwutil = 0.025313 
total_CMD = 5167878 
util_bw = 130816 
Wasted_Col = 166822 
Wasted_Row = 84120 
Idle = 4786120 

BW Util Bottlenecks: 
RCDc_limit = 161684 
RCDWRc_limit = 9117 
WTRc_limit = 32559 
RTWc_limit = 27953 
CCDLc_limit = 22984 
rwq = 0 
CCDLc_limit_alone = 19544 
WTRc_limit_alone = 30743 
RTWc_limit_alone = 26329 

Commands details: 
total_CMD = 5167878 
n_nop = 5116020 
Read = 26720 
Write = 0 
L2_Alloc = 0 
L2_WB = 5984 
n_act = 9865 
n_pre = 9849 
n_ref = 0 
n_req = 28216 
total_req = 32704 

Dual Bus Interface Util: 
issued_total_row = 19714 
issued_total_col = 32704 
Row_Bus_Util =  0.003815 
CoL_Bus_Util = 0.006328 
Either_Row_CoL_Bus_Util = 0.010035 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.010799 
queue_avg = 0.221908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.221908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5115910 n_act=9915 n_pre=9899 n_ref_event=0 n_req=28198 n_rd=26692 n_rd_L2_A=0 n_write=0 n_wr_bk=6024 bw_util=0.02532
n_activity=490279 dram_eff=0.2669
bk0: 1648a 5120490i bk1: 1641a 5122233i bk2: 1653a 5117469i bk3: 1642a 5116667i bk4: 1624a 5118179i bk5: 1620a 5116430i bk6: 1720a 5117546i bk7: 1726a 5117457i bk8: 1675a 5117266i bk9: 1653a 5118012i bk10: 1720a 5116110i bk11: 1741a 5113875i bk12: 1652a 5111751i bk13: 1666a 5109904i bk14: 1652a 5121734i bk15: 1659a 5117935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648379
Row_Buffer_Locality_read = 0.667691
Row_Buffer_Locality_write = 0.306109
Bank_Level_Parallism = 2.282366
Bank_Level_Parallism_Col = 1.909243
Bank_Level_Parallism_Ready = 1.329915
write_to_read_ratio_blp_rw_average = 0.184749
GrpLevelPara = 1.566429 

BW Util details:
bwutil = 0.025323 
total_CMD = 5167878 
util_bw = 130864 
Wasted_Col = 166017 
Wasted_Row = 82918 
Idle = 4788079 

BW Util Bottlenecks: 
RCDc_limit = 161040 
RCDWRc_limit = 9561 
WTRc_limit = 32287 
RTWc_limit = 27660 
CCDLc_limit = 22823 
rwq = 0 
CCDLc_limit_alone = 19704 
WTRc_limit_alone = 30521 
RTWc_limit_alone = 26307 

Commands details: 
total_CMD = 5167878 
n_nop = 5115910 
Read = 26692 
Write = 0 
L2_Alloc = 0 
L2_WB = 6024 
n_act = 9915 
n_pre = 9899 
n_ref = 0 
n_req = 28198 
total_req = 32716 

Dual Bus Interface Util: 
issued_total_row = 19814 
issued_total_col = 32716 
Row_Bus_Util =  0.003834 
CoL_Bus_Util = 0.006331 
Either_Row_CoL_Bus_Util = 0.010056 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.010814 
queue_avg = 0.220268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116152 n_act=9750 n_pre=9734 n_ref_event=0 n_req=28272 n_rd=26769 n_rd_L2_A=0 n_write=0 n_wr_bk=6012 bw_util=0.02537
n_activity=491095 dram_eff=0.267
bk0: 1621a 5125197i bk1: 1653a 5123077i bk2: 1638a 5114929i bk3: 1654a 5115387i bk4: 1623a 5119323i bk5: 1645a 5117178i bk6: 1712a 5115461i bk7: 1730a 5117446i bk8: 1664a 5116326i bk9: 1656a 5115661i bk10: 1743a 5113737i bk11: 1743a 5114747i bk12: 1672a 5112633i bk13: 1660a 5110985i bk14: 1685a 5119405i bk15: 1670a 5120537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655136
Row_Buffer_Locality_read = 0.673316
Row_Buffer_Locality_write = 0.331337
Bank_Level_Parallism = 2.288324
Bank_Level_Parallism_Col = 1.941972
Bank_Level_Parallism_Ready = 1.344356
write_to_read_ratio_blp_rw_average = 0.183869
GrpLevelPara = 1.567096 

BW Util details:
bwutil = 0.025373 
total_CMD = 5167878 
util_bw = 131124 
Wasted_Col = 164765 
Wasted_Row = 83658 
Idle = 4788331 

BW Util Bottlenecks: 
RCDc_limit = 159519 
RCDWRc_limit = 9227 
WTRc_limit = 31148 
RTWc_limit = 27633 
CCDLc_limit = 22879 
rwq = 0 
CCDLc_limit_alone = 19555 
WTRc_limit_alone = 29407 
RTWc_limit_alone = 26050 

Commands details: 
total_CMD = 5167878 
n_nop = 5116152 
Read = 26769 
Write = 0 
L2_Alloc = 0 
L2_WB = 6012 
n_act = 9750 
n_pre = 9734 
n_ref = 0 
n_req = 28272 
total_req = 32781 

Dual Bus Interface Util: 
issued_total_row = 19484 
issued_total_col = 32781 
Row_Bus_Util =  0.003770 
CoL_Bus_Util = 0.006343 
Either_Row_CoL_Bus_Util = 0.010009 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.010420 
queue_avg = 0.238514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238514
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5167878 n_nop=5116463 n_act=9599 n_pre=9583 n_ref_event=0 n_req=28280 n_rd=26774 n_rd_L2_A=0 n_write=0 n_wr_bk=6024 bw_util=0.02539
n_activity=486435 dram_eff=0.2697
bk0: 1643a 5124374i bk1: 1647a 5124044i bk2: 1638a 5117630i bk3: 1655a 5115996i bk4: 1634a 5118552i bk5: 1630a 5119390i bk6: 1718a 5114625i bk7: 1722a 5116031i bk8: 1657a 5118716i bk9: 1676a 5117308i bk10: 1738a 5115241i bk11: 1735a 5118316i bk12: 1654a 5115570i bk13: 1663a 5112755i bk14: 1686a 5121226i bk15: 1678a 5121577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660573
Row_Buffer_Locality_read = 0.677262
Row_Buffer_Locality_write = 0.363878
Bank_Level_Parallism = 2.278344
Bank_Level_Parallism_Col = 1.914994
Bank_Level_Parallism_Ready = 1.338413
write_to_read_ratio_blp_rw_average = 0.183368
GrpLevelPara = 1.567129 

BW Util details:
bwutil = 0.025386 
total_CMD = 5167878 
util_bw = 131192 
Wasted_Col = 162286 
Wasted_Row = 79882 
Idle = 4794518 

BW Util Bottlenecks: 
RCDc_limit = 156659 
RCDWRc_limit = 8914 
WTRc_limit = 30941 
RTWc_limit = 27397 
CCDLc_limit = 22527 
rwq = 0 
CCDLc_limit_alone = 19262 
WTRc_limit_alone = 29130 
RTWc_limit_alone = 25943 

Commands details: 
total_CMD = 5167878 
n_nop = 5116463 
Read = 26774 
Write = 0 
L2_Alloc = 0 
L2_WB = 6024 
n_act = 9599 
n_pre = 9583 
n_ref = 0 
n_req = 28280 
total_req = 32798 

Dual Bus Interface Util: 
issued_total_row = 19182 
issued_total_col = 32798 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.006347 
Either_Row_CoL_Bus_Util = 0.009949 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.010989 
queue_avg = 0.232290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24715, Miss = 16750, Miss_rate = 0.678, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[1]: Access = 23767, Miss = 16758, Miss_rate = 0.705, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[2]: Access = 25288, Miss = 16811, Miss_rate = 0.665, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 24831, Miss = 16774, Miss_rate = 0.676, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[4]: Access = 24849, Miss = 16778, Miss_rate = 0.675, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 23716, Miss = 16711, Miss_rate = 0.705, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 24342, Miss = 16703, Miss_rate = 0.686, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[7]: Access = 24223, Miss = 16733, Miss_rate = 0.691, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 24887, Miss = 16729, Miss_rate = 0.672, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[9]: Access = 23759, Miss = 16725, Miss_rate = 0.704, Pending_hits = 77, Reservation_fails = 86
L2_cache_bank[10]: Access = 24329, Miss = 16740, Miss_rate = 0.688, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[11]: Access = 24657, Miss = 16736, Miss_rate = 0.679, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[12]: Access = 24858, Miss = 16721, Miss_rate = 0.673, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[13]: Access = 23851, Miss = 16718, Miss_rate = 0.701, Pending_hits = 101, Reservation_fails = 9
L2_cache_bank[14]: Access = 24856, Miss = 16745, Miss_rate = 0.674, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[15]: Access = 24614, Miss = 16735, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[16]: Access = 25147, Miss = 16743, Miss_rate = 0.666, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[17]: Access = 23978, Miss = 16761, Miss_rate = 0.699, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[18]: Access = 24573, Miss = 16736, Miss_rate = 0.681, Pending_hits = 72, Reservation_fails = 33
L2_cache_bank[19]: Access = 24609, Miss = 16740, Miss_rate = 0.680, Pending_hits = 63, Reservation_fails = 67
L2_cache_bank[20]: Access = 24482, Miss = 16750, Miss_rate = 0.684, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[21]: Access = 24327, Miss = 16803, Miss_rate = 0.691, Pending_hits = 72, Reservation_fails = 94
L2_cache_bank[22]: Access = 24703, Miss = 16760, Miss_rate = 0.678, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[23]: Access = 24811, Miss = 16798, Miss_rate = 0.677, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 588172
L2_total_cache_misses = 401958
L2_total_cache_miss_rate = 0.6834
L2_total_cache_pending_hits = 2542
L2_total_cache_reservation_fails = 289
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 183672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 83460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 237064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2542
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 61074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 506738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81434
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 289
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=588172
icnt_total_pkts_simt_to_mem=588172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 588172
Req_Network_cycles = 2015186
Req_Network_injected_packets_per_cycle =       0.2919 
Req_Network_conflicts_per_cycle =       0.0616
Req_Network_conflicts_per_cycle_util =       0.6127
Req_Bank_Level_Parallism =       2.9033
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0748
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0398

Reply_Network_injected_packets_num = 588172
Reply_Network_cycles = 2015186
Reply_Network_injected_packets_per_cycle =        0.2919
Reply_Network_conflicts_per_cycle =        0.2773
Reply_Network_conflicts_per_cycle_util =       2.7467
Reply_Bank_Level_Parallism =       2.8906
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0658
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0097
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 33 sec (3813 sec)
gpgpu_simulation_rate = 7658 (inst/sec)
gpgpu_simulation_rate = 528 (cycle/sec)
gpgpu_silicon_slowdown = 2585227x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd372984ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd372984a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd37298498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd37298490..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd372984a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c55f1e6035 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: reconvergence points for _Z6l1normiPfS_S_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x370 (pr_base.1.sm_75.ptx:224) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (pr_base.1.sm_75.ptx:243) mov.u32 %r7, %laneid;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4a8 (pr_base.1.sm_75.ptx:268) @%p2 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (pr_base.1.sm_75.ptx:280) bar.sync 0;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (pr_base.1.sm_75.ptx:282) @%p3 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (pr_base.1.sm_75.ptx:306) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6l1normiPfS_S_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6l1normiPfS_S_f'.
GPGPU-Sim PTX: pushing kernel '_Z6l1normiPfS_S_f' to stream 0, gridDim= (1273,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6l1normiPfS_S_f'
