Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
| Date         : Mon Oct  3 21:50:01 2022
| Host         : DESKTOP-JI6E2KE running 64-bit major release  (build 9200)
=======
| Date         : Sat Oct  8 17:25:21 2022
| Host         : WP-HP-OMEN running 64-bit major release  (build 9200)
>>>>>>> OTB
=======
| Date         : Mon Oct  3 21:50:01 2022
| Host         : DESKTOP-JI6E2KE running 64-bit major release  (build 9200)
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
| Date         : Mon Oct  3 21:50:01 2022
| Host         : DESKTOP-JI6E2KE running 64-bit major release  (build 9200)
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
 There are 18 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_10/CLK_OUT_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clk_20k/CLK_OUT_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25/CLK_OUT_reg/Q (HIGH)

<<<<<<< HEAD
<<<<<<< HEAD
=======
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25/CLK_OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tb/debouncer_inst/clk_divider_inst/CLK_OUT_reg/Q (HIGH)

>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e

2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
 There are 321 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 230 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> OTB
=======
 There are 321 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
 There are 321 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
      5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
=======
      5.607        0.000                      0                  228        0.104        0.000                      0                  228        4.500        0.000                       0                   123  
>>>>>>> OTB
=======
      5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
      5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
sys_clk_pin         5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
=======
sys_clk_pin         5.607        0.000                      0                  228        0.104        0.000                      0                  228        4.500        0.000                       0                   123  
>>>>>>> OTB
=======
sys_clk_pin         5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
sys_clk_pin         5.642        0.000                      0                  220        0.101        0.000                      0                  220        4.500        0.000                       0                   113  
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
Setup :            0  Failing Endpoints,  Worst Slack        5.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        5.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
>>>>>>> OTB
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
=======
Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.793%)  route 2.971ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          1.001     8.886    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_6p25/my_seq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.793%)  route 2.971ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          1.001     8.886    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_6p25/my_seq_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.793%)  route 2.971ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          1.001     8.886    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_6p25/my_seq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.793%)  route 2.971ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          1.001     8.886    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_6p25/my_seq_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
>>>>>>> OTB
=======
Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
<<<<<<< HEAD
    Clock Pessimism Removal (CPR):    0.180ns
=======
  Data Path Delay:        3.759ns  (logic 0.828ns (22.027%)  route 2.931ns (77.974%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.961     8.845    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[24]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
=======
  Data Path Delay:        3.759ns  (logic 0.828ns (22.027%)  route 2.931ns (77.974%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.961     8.845    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[25]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
=======
  Data Path Delay:        3.759ns  (logic 0.828ns (22.027%)  route 2.931ns (77.974%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.961     8.845    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[26]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
=======
  Data Path Delay:        3.759ns  (logic 0.828ns (22.027%)  route 2.931ns (77.974%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.961     8.845    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[28]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[20]/R
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
=======
  Data Path Delay:        3.621ns  (logic 0.828ns (22.869%)  route 2.793ns (77.131%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[28]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.823     8.707    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[20]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[28]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[29]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[21]/R
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
=======
  Data Path Delay:        3.621ns  (logic 0.828ns (22.869%)  route 2.793ns (77.131%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> OTB
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[29]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_6p25/my_seq_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_6p25/my_seq_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk_6p25/my_seq_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk_6p25/my_seq[0]_i_7/O
                         net (fo=1, routed)           0.640     7.181    clk_6p25/my_seq[0]_i_7_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.456     7.760    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.823     8.707    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[21]/R
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[29]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[29]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[30]/R
=======
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/R
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[30]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
=======
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
<<<<<<< HEAD
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/R
=======
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/R
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
<<<<<<< HEAD
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/C
=======
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
<<<<<<< HEAD
=======
  Destination:            clk_6p25/my_seq_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  Destination:            clk_6p25/my_seq_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 clk_6p25/my_seq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (22.000%)  route 2.936ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.564     5.085    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.985     6.527    clk_6p25/my_seq_reg[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  clk_6p25/my_seq[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.312    clk_6p25/my_seq[0]_i_7__0_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.436 r  clk_6p25/my_seq[0]_i_4/O
                         net (fo=2, routed)           0.324     7.761    clk_6p25/my_seq[0]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.885 r  clk_6p25/my_seq[0]_i_1/O
                         net (fo=32, routed)          0.964     8.849    clk_6p25/my_seq[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clk_6p25/my_seq_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[28]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[29]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[29]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[30]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
<<<<<<< HEAD
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.056ns (27.228%)  route 2.822ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.949     9.192    clk_20k/clear
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.677    15.018    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  clk_20k/my_seq_reg[31]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_20k/my_seq_reg[31]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.056ns (27.643%)  route 2.764ns (72.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.891     9.133    clk_20k/clear
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.669    15.010    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[0]/C
                         clock pessimism              0.303    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.429    14.849    clk_20k/my_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clk_20k/my_seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20k/my_seq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.056ns (27.643%)  route 2.764ns (72.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.792     5.313    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  clk_20k/my_seq_reg[3]/Q
                         net (fo=2, routed)           0.820     6.590    clk_20k/my_seq_reg[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  clk_20k/my_seq[0]_i_9__0/O
                         net (fo=2, routed)           0.444     7.158    clk_20k/my_seq[0]_i_9__0_n_0
    SLICE_X0Y128         LUT5 (Prop_lut5_I4_O)        0.150     7.308 r  clk_20k/my_seq[0]_i_3__0/O
                         net (fo=1, routed)           0.609     7.917    clk_20k/my_seq[0]_i_3__0_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I0_O)        0.326     8.243 r  clk_20k/my_seq[0]_i_1__0/O
                         net (fo=32, routed)          0.891     9.133    clk_20k/clear
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.669    15.010    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  clk_20k/my_seq_reg[1]/C
                         clock pessimism              0.303    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.429    14.849    clk_20k/my_seq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.716    
<<<<<<< HEAD
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_6p25/my_seq_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.891    
>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  clk_6p25/my_seq_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    clk_6p25/my_seq_reg[24]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  clk_6p25/my_seq_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    clk_6p25/my_seq_reg[24]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  clk_6p25/my_seq_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    clk_6p25/my_seq_reg[24]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  clk_6p25/my_seq_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    clk_6p25/my_seq_reg[24]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
=======
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25/my_seq_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk_6p25/my_seq_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk_6p25/my_seq_reg[28]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[28]
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25/my_seq_reg[28]
>>>>>>> OTB
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.945%)  route 0.307ns (57.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=112, routed)         0.561     1.444    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[30]/C
=======
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clk_6p25/my_seq_reg[30]/Q
                         net (fo=2, routed)           0.067     1.652    clk_6p25/my_seq_reg[30]
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  clk_6p25/my_seq[0]_i_5/O
                         net (fo=2, routed)           0.240     1.937    clk_6p25/my_seq[0]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.982 r  clk_6p25/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.982    clk_6p25/CLK_OUT_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clk_6p25/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=112, routed)         0.831     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_6p25/CLK_OUT_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.834    clk_6p25/CLK_OUT_reg
=======
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[28]
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.945%)  route 0.307ns (57.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.444    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clk_6p25/my_seq_reg[30]/Q
                         net (fo=2, routed)           0.067     1.652    clk_6p25/my_seq_reg[30]
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  clk_6p25/my_seq[0]_i_5/O
                         net (fo=2, routed)           0.240     1.937    clk_6p25/my_seq[0]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.982 r  clk_6p25/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.982    clk_6p25/CLK_OUT_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clk_6p25/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_6p25/CLK_OUT_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.834    clk_6p25/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
<<<<<<< HEAD
=======
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
=======
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
<<<<<<< HEAD
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25/my_seq_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk_6p25/my_seq_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clk_6p25/my_seq_reg[28]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[30]/D
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  clk_6p25/my_seq_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.969    clk_6p25/my_seq_reg[28]_i_1_n_5
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[30]/D
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[30]
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25/my_seq_reg[30]
>>>>>>> OTB
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[27]/C
=======
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
=======
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
<<<<<<< HEAD
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25/my_seq_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk_6p25/my_seq_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clk_6p25/my_seq_reg[28]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[29]/D
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  clk_6p25/my_seq_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    clk_6p25/my_seq_reg[28]_i_1_n_6
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[29]/D
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[29]
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25/my_seq_reg[29]
>>>>>>> OTB
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[27]/C
=======
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
=======
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
<<<<<<< HEAD
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_6p25/my_seq_reg[27]/C
>>>>>>> OTB
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25/my_seq_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk_6p25/my_seq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    clk_6p25/my_seq_reg[28]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[31]/D
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    SLICE_X35Y49         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  clk_6p25/my_seq_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    clk_6p25/my_seq_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  clk_6p25/my_seq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    clk_6p25/my_seq_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  clk_6p25/my_seq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    clk_6p25/my_seq_reg[28]_i_1_n_4
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[31]/D
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  clk_6p25/my_seq_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    clk_6p25/my_seq_reg[31]
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     1.958    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_6p25/my_seq_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25/my_seq_reg[31]
>>>>>>> OTB
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

<<<<<<< HEAD
<<<<<<< HEAD
=======
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tb/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.561     1.444    tb/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  tb/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  tb/counter_reg[1]/Q
                         net (fo=5, routed)           0.098     1.670    tb/counter_reg_n_0_[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.099     1.769 r  tb/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    tb/counter[2]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  tb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     1.957    tb/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  tb/counter_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     1.536    tb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk_6p25/my_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[1]/Q
                         net (fo=3, routed)           0.169     1.756    clk_6p25/my_seq_reg[1]
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  clk_6p25/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.801    clk_6p25/CLK_OUT_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  clk_6p25/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     1.959    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  clk_6p25/CLK_OUT_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    clk_6p25/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.248    

>>>>>>> OTB
=======
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns
=======
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> OTB

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.669     1.553    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  clk_20k/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  clk_20k/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.811    clk_20k/my_seq_reg[23]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  clk_20k/my_seq_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.919    clk_20k/my_seq_reg[20]_i_1__0_n_4
    SLICE_X1Y132         FDRE                                         r  clk_20k/my_seq_reg[23]/D
<<<<<<< HEAD
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25/my_seq_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25/my_seq_reg[11]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_6p25/my_seq_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_6p25/my_seq_reg[8]_i_1_n_4
    SLICE_X33Y45         FDRE                                         r  clk_6p25/my_seq_reg[11]/D
>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.942     2.070    clk_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  clk_20k/my_seq_reg[23]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.105     1.658    clk_20k/my_seq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.919    
<<<<<<< HEAD
<<<<<<< HEAD
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     1.959    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk_6p25/my_seq_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_6p25/my_seq_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    tb/debouncer_inst/clk_divider_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/Q
                         net (fo=2, routed)           0.117     1.704    tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  tb/debouncer_inst/clk_divider_inst/my_seq_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    tb/debouncer_inst/clk_divider_inst/my_seq_reg[28]_i_1__1_n_4
    SLICE_X41Y46         FDRE                                         r  tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.960    tb/debouncer_inst/clk_divider_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    tb/debouncer_inst/clk_divider_inst/my_seq_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk_6p25/my_seq_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    clk_6p25/my_seq_reg[19]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_6p25/my_seq_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_6p25/my_seq_reg[16]_i_1_n_4
    SLICE_X33Y47         FDRE                                         r  clk_6p25/my_seq_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.960    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk_6p25/my_seq_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_6p25/my_seq_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25/my_seq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25/my_seq_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25/my_seq_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    clk_6p25/my_seq_reg[23]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_6p25/my_seq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_6p25/my_seq_reg[20]_i_1_n_4
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.960    clk_6p25/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clk_6p25/my_seq_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_6p25/my_seq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< HEAD
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   ac/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122   ac/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122   ac/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122   ac/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122   ac/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y123   ac/count2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y123   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   clk_10/my_seq_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   clk_10/my_seq_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   clk_10/my_seq_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   clk_10/my_seq_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119   clk_10/my_seq_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   clk_10/my_seq_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   clk_10/my_seq_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   clk_10/my_seq_reg[23]/C
<<<<<<< HEAD
<<<<<<< HEAD
=======
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y135   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y135   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y134   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y134   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y134   ac/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk_6p25/my_seq_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_6p25/my_seq_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_6p25/my_seq_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_6p25/my_seq_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_6p25/my_seq_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk_6p25/my_seq_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk_6p25/my_seq_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk_6p25/my_seq_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk_6p25/my_seq_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_6p25/my_seq_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   clk_20k/my_seq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   clk_20k/my_seq_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   clk_20k/my_seq_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk_6p25/my_seq_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk_6p25/my_seq_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk_6p25/my_seq_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   clk_20k/my_seq_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk_6p25/my_seq_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133   ac/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135   ac/count2_reg[10]/C
>>>>>>> OTB
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e
=======
>>>>>>> 383dcf4d62ab91d0b9696eda66d4ab5c8656926e



