Renesas Optimizing Linker (W1.01.00 )             09-Jul-2014 20:38:10

*** Options ***

-subcommand=DefaultBuild\1st\encorder.clnk
-library=DefaultBuild\encorder.lib
-input=DefaultBuild\1st\dbsct.obj
-input=DefaultBuild\1st\encorder.obj
-input=DefaultBuild\1st\intprg.obj
-input=DefaultBuild\1st\resetprg.obj
-input=DefaultBuild\1st\sbrk.obj
-input=DefaultBuild\1st\vecttbl.obj
-noprelink
-nodebug
-output=DefaultBuild\1st\encorder.abs
-map=DefaultBuild\1st\encorder.bls
-list=DefaultBuild\1st\encorder.map
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/04,PResetPRG/0FFFF8000,C_1,C_2,C,C$DSEC,C$BSEC,C$INIT,C$VTBL,C$VECT,D_1,D_2,D,P,PIntPRG,W_1,W_2,W,L/0FFFF8100,FIXEDVECT/0FFFFFFD0
-rom=D=R,D_1=R_1,D_2=R_2
-nologo
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN

B_1
                                  00000004  00000004         0   1
R_1
                                  00000004  00000054        51   1
B_2
                                  00000055  00000055         0   1
R_2
                                  00000055  00000055         0   1
B
                                  00000058  0000045b       404   4
R
                                  0000045c  000006ef       294   4
SU
                                  000006f0  000007ef       100   4
SI
                                  000007f0  00000aef       300   4
PResetPRG
                                  ffff8000  ffff8030        31   1
C_1
                                  ffff8100  ffff81d1        d2   1
C_2
                                  ffff81d2  ffff83d3       202   2
C
                                  ffff83d4  ffff84cb        f8   4
C$DSEC
                                  ffff84cc  ffff84ef        24   4
C$BSEC
                                  ffff84f0  ffff8507        18   4
C$INIT
                                  ffff8508  ffff8508         0   1
C$VTBL
                                  ffff8508  ffff8508         0   1
C$VECT
                                  ffff8508  ffff8907       400   4
D_1
                                  ffff8908  ffff8958        51   1
D_2
                                  ffff8959  ffff8959         0   1
D
                                  ffff895c  ffff8bef       294   4
P
                                  ffff8bf0  ffffadfb      220c   1
PIntPRG
                                  ffffadfc  ffffaf33       138   1
W_1
                                  ffffaf34  ffffaf34         0   1
W_2
                                  ffffaf34  ffffaf34         0   1
W
                                  ffffaf34  ffffaf34         0   1
L
                                  ffffaf34  ffffaf84        51   4
$ADDR_C_FFFFFFA0
                                  ffffffa0  ffffffaf        10   1
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
