#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Apr 21 09:15:57 2019
# Process ID: 4412
# Current directory: D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1
# Command line: vivado.exe -log IP2SOC_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IP2SOC_Top.tcl
# Log file: D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/IP2SOC_Top.vds
# Journal file: D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IP2SOC_Top.tcl -notrace
Command: synth_design -top IP2SOC_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 360.840 ; gain = 74.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IP2SOC_Top' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/SCPU_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'sccpu' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipelinedcpu.v:1]
INFO: [Synth 8-638] synthesizing module 'pipepc' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipepc.v:1]
INFO: [Synth 8-638] synthesizing module 'dffe32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/dffe32.v:1]
INFO: [Synth 8-256] done synthesizing module 'dffe32' (2#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/dffe32.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipepc' (3#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipepc.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeif' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeif.v:1]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:8]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (4#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:8]
INFO: [Synth 8-638] synthesizing module 'cla32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:83]
INFO: [Synth 8-638] synthesizing module 'cla_32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:66]
INFO: [Synth 8-638] synthesizing module 'cla_16' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:54]
INFO: [Synth 8-638] synthesizing module 'cla_8' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:42]
INFO: [Synth 8-638] synthesizing module 'cla_4' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:30]
INFO: [Synth 8-638] synthesizing module 'cla_2' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:18]
INFO: [Synth 8-638] synthesizing module 'add' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:1]
INFO: [Synth 8-256] done synthesizing module 'add' (5#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:1]
INFO: [Synth 8-638] synthesizing module 'g_p' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:9]
INFO: [Synth 8-256] done synthesizing module 'g_p' (6#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:9]
INFO: [Synth 8-256] done synthesizing module 'cla_2' (7#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:18]
INFO: [Synth 8-256] done synthesizing module 'cla_4' (8#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:30]
INFO: [Synth 8-256] done synthesizing module 'cla_8' (9#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:42]
INFO: [Synth 8-256] done synthesizing module 'cla_16' (10#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:54]
INFO: [Synth 8-256] done synthesizing module 'cla_32' (11#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/cla.v:66]
INFO: [Synth 8-256] done synthesizing module 'cla32' (12#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:83]
INFO: [Synth 8-256] done synthesizing module 'pipeif' (13#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeif.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeir' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeir.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipeir' (14#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeir.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeid' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeid.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeidcu' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeidcu.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipeidcu' (15#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeidcu.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/regfile.v:1]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/regfile.v:12]
INFO: [Synth 8-256] done synthesizing module 'regfile' (16#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/regfile.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2x5' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:25]
INFO: [Synth 8-256] done synthesizing module 'mux2x5' (17#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:25]
INFO: [Synth 8-256] done synthesizing module 'pipeid' (18#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeid.v:1]
INFO: [Synth 8-638] synthesizing module 'pipedereg' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipedereg.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipedereg' (19#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipedereg.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeexe' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeexe.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2x32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux2x32' (20#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mux.v:1]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:2]
INFO: [Synth 8-638] synthesizing module 'setless' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:50]
INFO: [Synth 8-256] done synthesizing module 'setless' (21#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:50]
INFO: [Synth 8-638] synthesizing module 'addsub32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:76]
INFO: [Synth 8-256] done synthesizing module 'addsub32' (22#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:76]
INFO: [Synth 8-638] synthesizing module 'shift' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:93]
INFO: [Synth 8-256] done synthesizing module 'shift' (23#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:93]
INFO: [Synth 8-638] synthesizing module 'shiftv' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:110]
INFO: [Synth 8-256] done synthesizing module 'shiftv' (24#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:110]
INFO: [Synth 8-256] done synthesizing module 'alu' (25#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/mod.v:2]
INFO: [Synth 8-256] done synthesizing module 'pipeexe' (26#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeexe.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeemreg' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeemreg.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipeemreg' (27#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipeemreg.v:1]
INFO: [Synth 8-638] synthesizing module 'pipemwreg' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipemwreg.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipemwreg' (28#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipemwreg.v:1]
WARNING: [Synth 8-3848] Net reg_data in module/entity sccpu does not have driver. [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipelinedcpu.v:11]
INFO: [Synth 8-256] done synthesizing module 'sccpu' (29#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/pipelinedcpu.v:1]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/.Xil/Vivado-4412-A203-35/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (30#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/.Xil/Vivado-4412-A203-35/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dm' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/dm.v:3]
INFO: [Synth 8-256] done synthesizing module 'dm' (31#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/PIPECPU/dm.v:3]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (32#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-638] synthesizing module 'Multi_CH32' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multi_CH32' (33#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (34#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'IP2SOC_Top' (35#1) [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/SCPU_Top.v:3]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[31]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[30]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[29]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[28]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[27]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[26]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[25]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[24]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[23]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[22]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[21]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[20]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[19]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[18]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[17]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[16]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[15]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[14]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[13]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[12]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[11]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[10]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[9]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[8]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[7]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[6]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[5]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[4]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[3]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[2]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[1]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[0]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[4]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[3]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[2]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[1]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 400.918 ; gain = 114.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 400.918 ; gain = 114.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/.Xil/Vivado-4412-A203-35/dcp3/imem_in_context.xdc] for cell 'U_IM'
Finished Parsing XDC File [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/.Xil/Vivado-4412-A203-35/dcp3/imem_in_context.xdc] for cell 'U_IM'
Parsing XDC File [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/constrs_1/imports/CoDWork/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/constrs_1/imports/CoDWork/Nexys4DDR_CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/constrs_1/imports/CoDWork/Nexys4DDR_CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IP2SOC_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IP2SOC_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 803.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_IM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/clk_div.v:32]
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/seg7x16.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 44    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dffe32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module pipeidcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pipedereg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module setless 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module addsub32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module shiftv 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
Module pipeemreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pipemwreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MIO_BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Multi_CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U_CLKDIV/clkdiv_reg was removed.  [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/clk_div.v:32]
WARNING: [Synth 8-6014] Unused sequential element U_7SEG/cnt_reg was removed.  [D:/CoDWork/PIPELINEICPU/PIPELINEICPU.srcs/sources_1/imports/CoDWork/FPGATop/seg7x16.v:34]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[31]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[30]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[29]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[28]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[27]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[26]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[25]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[24]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[23]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[22]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[21]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[20]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[19]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[18]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[17]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[16]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[15]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[14]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[13]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[12]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[11]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[10]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[9]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[8]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[7]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[6]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[5]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[4]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[3]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[2]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[1]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_data[0]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[4]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[3]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[2]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[1]
WARNING: [Synth 8-3331] design sccpu has unconnected port reg_sel[0]
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[18]' (FDC) to 'U_SCPU/de_reg/eimm_reg[26]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[26]' (FDC) to 'U_SCPU/de_reg/eimm_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[30]' (FDC) to 'U_SCPU/de_reg/eimm_reg[22]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[22]' (FDC) to 'U_SCPU/de_reg/eimm_reg[16]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[16]' (FDC) to 'U_SCPU/de_reg/eimm_reg[24]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[24]' (FDC) to 'U_SCPU/de_reg/eimm_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[28]' (FDC) to 'U_SCPU/de_reg/eimm_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[20]' (FDC) to 'U_SCPU/de_reg/eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[17]' (FDC) to 'U_SCPU/de_reg/eimm_reg[25]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[25]' (FDC) to 'U_SCPU/de_reg/eimm_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[29]' (FDC) to 'U_SCPU/de_reg/eimm_reg[21]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[21]' (FDC) to 'U_SCPU/de_reg/eimm_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[31]' (FDC) to 'U_SCPU/de_reg/eimm_reg[23]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[23]' (FDC) to 'U_SCPU/de_reg/eimm_reg[27]'
INFO: [Synth 8-3886] merging instance 'U_SCPU/de_reg/eimm_reg[27]' (FDC) to 'U_SCPU/de_reg/eimm_reg[19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_7SEG/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[26]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[27]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[28]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[29]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[30]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[31]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_7SEG/o_seg_r_reg[7]) is unused and will be removed from module IP2SOC_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------+-----------+----------------------+------------------+
|IP2SOC_Top  | U_DM/dmem_reg | Implied   | 128 x 32             | RAM128X1S x 32   | 
+------------+---------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 803.219 ; gain = 517.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |imem      |     1|
|2     |BUFG      |     3|
|3     |CARRY4    |    19|
|4     |LUT1      |    56|
|5     |LUT2      |    79|
|6     |LUT3      |   159|
|7     |LUT4      |   116|
|8     |LUT5      |   510|
|9     |LUT6      |  1255|
|10    |MUXF7     |   300|
|11    |MUXF8     |    52|
|12    |RAM128X1S |    32|
|13    |FDCE      |  1451|
|14    |FDPE      |    23|
|15    |IBUF      |    18|
|16    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+-----------+------+
|      |Instance              |Module     |Cells |
+------+----------------------+-----------+------+
|1     |top                   |           |  4121|
|2     |  U_7SEG              |seg7x16    |   107|
|3     |  U_CLKDIV            |clk_div    |    61|
|4     |  U_DM                |dm         |    32|
|5     |  U_Multi             |Multi_CH32 |   121|
|6     |  U_SCPU              |sccpu      |  3731|
|7     |    de_reg            |pipedereg  |  1187|
|8     |    em_reg            |pipeemreg  |   215|
|9     |    exe_stage         |pipeexe    |     8|
|10    |      al_unit         |alu        |     8|
|11    |        set           |setless    |     8|
|12    |    id_stage          |pipeid     |  1891|
|13    |      rf              |regfile    |  1891|
|14    |    inst_reg          |pipeir     |   212|
|15    |      instruction     |dffe32_0   |   125|
|16    |      pc_plus4        |dffe32_1   |    87|
|17    |    mw_reg            |pipemwreg  |   104|
|18    |    prog_cnt          |pipepc     |    82|
|19    |      program_counter |dffe32     |    82|
|20    |    wb_stage          |mux2x32    |    32|
+------+----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 835.078 ; gain = 549.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 835.078 ; gain = 146.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 835.078 ; gain = 549.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

130 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 835.078 ; gain = 554.176
INFO: [Common 17-1381] The checkpoint 'D:/CoDWork/PIPELINEICPU/PIPELINEICPU.runs/synth_1/IP2SOC_Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 835.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 09:16:59 2019...
