ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.main,"ax",%progbits
  21              		.align	2
  22              		.global	main
  23              		.thumb
  24              		.thumb_func
  25              		.type	main, %function
  26              	main:
  27              	.LFB726:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /*******************************************************************************
   2:main_cm4.c    **** * File name : main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Description : 
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Authors : 
   7:main_cm4.c    **** * Date of creation : 24 mars 2021
   8:main_cm4.c    **** *
   9:main_cm4.c    **** ********************************************************************************/
  10:main_cm4.c    **** 
  11:main_cm4.c    **** #include "project.h"
  12:main_cm4.c    **** 
  13:main_cm4.c    **** #include "Traitement.h"
  14:main_cm4.c    **** #include "Interface.h"
  15:main_cm4.c    **** #include "Communication.h"
  16:main_cm4.c    **** #include "Commun.h"
  17:main_cm4.c    **** #include <arm_math.h>
  18:main_cm4.c    **** #include <core_cm4.h>
  19:main_cm4.c    **** 
  20:main_cm4.c    **** 
  21:main_cm4.c    **** 
  22:main_cm4.c    **** int main(void)
  23:main_cm4.c    **** {
  29              		.loc 1 23 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 2


  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              		.cfi_def_cfa_offset 24
  40              	.LBB22:
  41              	.LBB23:
  42              		.file 2 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 3


  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 4


 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  43              		.loc 2 131 0
  44              		.syntax unified
  45              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
  46 0004 62B6     		cpsie i
  47              	@ 0 "" 2
  48              		.thumb
  49              		.syntax unified
  50              	.LBE23:
  51              	.LBE22:
  24:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  25:main_cm4.c    ****     
  26:main_cm4.c    ****     //Initialize CapSense
  27:main_cm4.c    ****     CapSense_Start();
  52              		.loc 1 27 0
  53 0006 FFF7FEFF 		bl	CapSense_Start
  54              	.LVL0:
  28:main_cm4.c    ****     CapSense_ScanAllWidgets();
  55              		.loc 1 28 0
  56 000a FFF7FEFF 		bl	CapSense_ScanAllWidgets
  57              	.LVL1:
  29:main_cm4.c    ****     
  30:main_cm4.c    ****     //Interface Setup
  31:main_cm4.c    ****     interfaceSetup();
  58              		.loc 1 31 0
  59 000e FFF7FEFF 		bl	interfaceSetup
  60              	.LVL2:
  32:main_cm4.c    ****     
  33:main_cm4.c    ****     //Creation du semaphore Bouton
  34:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
  61              		.loc 1 34 0
  62 0012 0322     		movs	r2, #3
  63 0014 0021     		movs	r1, #0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 5


  64 0016 0120     		movs	r0, #1
  65 0018 FFF7FEFF 		bl	xQueueGenericCreate
  66              	.LVL3:
  67 001c 564B     		ldr	r3, .L5
  68 001e 1860     		str	r0, [r3]
  35:main_cm4.c    ****     
  36:main_cm4.c    ****     // Initialize emWin Graphics 
  37:main_cm4.c    ****     GUI_Init();
  69              		.loc 1 37 0
  70 0020 FFF7FEFF 		bl	GUI_Init
  71              	.LVL4:
  38:main_cm4.c    ****     
  39:main_cm4.c    ****     //Initialize I2C
  40:main_cm4.c    ****     //bmi160Init();
  41:main_cm4.c    ****     I2C_1_Start();
  72              		.loc 1 41 0
  73 0024 FFF7FEFF 		bl	I2C_1_Start
  74              	.LVL5:
  42:main_cm4.c    ****     I2C_2_Start();
  75              		.loc 1 42 0
  76 0028 FFF7FEFF 		bl	I2C_2_Start
  77              	.LVL6:
  43:main_cm4.c    **** 
  44:main_cm4.c    ****     // Start the eInk display interface and turn on the display power 
  45:main_cm4.c    ****     Cy_EINK_Start(20);
  78              		.loc 1 45 0
  79 002c 1420     		movs	r0, #20
  80 002e FFF7FEFF 		bl	Cy_EINK_Start
  81              	.LVL7:
  46:main_cm4.c    ****     Cy_EINK_Power(1);
  82              		.loc 1 46 0
  83 0032 0120     		movs	r0, #1
  84 0034 FFF7FEFF 		bl	Cy_EINK_Power
  85              	.LVL8:
  47:main_cm4.c    **** 
  48:main_cm4.c    ****     //Setup GUI
  49:main_cm4.c    ****     GUI_SetPenSize(1);
  86              		.loc 1 49 0
  87 0038 0120     		movs	r0, #1
  88 003a FFF7FEFF 		bl	GUI_SetPenSize
  89              	.LVL9:
  50:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
  90              		.loc 1 50 0
  91 003e 0020     		movs	r0, #0
  92 0040 FFF7FEFF 		bl	GUI_SetColor
  93              	.LVL10:
  51:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
  94              		.loc 1 51 0
  95 0044 6FF07F40 		mvn	r0, #-16777216
  96 0048 FFF7FEFF 		bl	GUI_SetBkColor
  97              	.LVL11:
  52:main_cm4.c    ****     GUI_Clear();
  98              		.loc 1 52 0
  99 004c FFF7FEFF 		bl	GUI_Clear
 100              	.LVL12:
  53:main_cm4.c    ****     
  54:main_cm4.c    ****     //PWM : On start le PWM et son clock
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 6


  55:main_cm4.c    ****     PWM_Start();
 101              		.loc 1 55 0
 102 0050 FFF7FEFF 		bl	PWM_Start
 103              	.LVL13:
 104              	.LBB24:
 105              	.LBB25:
 106              	.LBB26:
 107              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysclk/cy_sysclk.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \file cy_sysclk.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \version 2.0
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Provides an API declaration of the sysclk driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Copyright 2016-2020, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The System Clock (SysClk) driver contains the API for configuring system and
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * peripheral clocks. 
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The functions and other declarations used in this driver are in cy_sysclk.h. 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and declarations in the PDL. 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Firmware uses the API to configure , enable, or disable a clock.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * 
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The clock system includes a variety of resources that can vary per device, including:
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Internal clock sources such as internal oscillators
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - External clock sources such as crystal oscillators or a signal on an I/O pin
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Generated clocks such as an FLL, a PLL, and peripheral clocks
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details of the 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock system.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The PDL defines clock system capabilities in:\n
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices\<family\>/<series\>/include\<series\>_config.h. (E.g.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices/psoc6/include/psoc6_01_config.h).
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * User-configurable clock speeds are defined in the file system_<series>.h.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * As an illustration of the clocking system, the following diagram shows the
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * PSoC 63 series clock tree. The actual tree may vary depending on the device series.
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * ![](sysclk_tree.png)
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The sysclk driver supports multiple peripheral clocks, as well as the fast 
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock, slow clock, backup domain clock, timer clock, and pump clock. The API
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for any given clock contains the functions to manage that clock. Functions
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for clock measurement and trimming are also provided.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 7


  50:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_configuration Configuration Considerations
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The availability of clock functions depend on the availability of the chip
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * resources that support those functions. Consult the device TRM before
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * attempting to use these functions.
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * LPActive and LPSleep power modes limit the maximum clock frequency allowed
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * on the device. Refer to the SysPm driver and the TRM for details.
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_more_information More Information
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_MISRA MISRA-C Compliance
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>MISRA Rule</th>
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Class (Required/Advisory)</th>
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Description</th>
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Description of Deviation(s)</th>
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.3</td>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite expression of the "essentially unsigned" type is being
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         cast to a different type category.</td>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The value got from the bitfield physically cannot exceed the enumeration
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         that describes this bitfield. So, the code is safe by design.</td>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.4</td>
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite floating point expression is being cast to double, or unsigned.</td>
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Casting a floating-point calculation result to an integer.</td>
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>13.4</td>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The controlling expression of a for statement shall not contain any objects of floating t
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Scanning through a list of floating point values: only greater_than/less_then checks are 
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         with floating point numbers, the loop counter is integer. </td>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>16.7</td>
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The object addressed by the pointer parameter is not modified and so the pointer could be
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         type 'pointer to const'.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The callback function for system power management (SysPm) must be of generic callback typ
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         contains non-const pointer parameter.</td>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_changelog Changelog
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>2.0</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the ECO trimming values calculation algorithm in the \ref Cy_SysClk_EcoConfigure 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         This change may invalidate the already used crystals, in cases: \n
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 8


 107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The crystal frequency is less than 16 MHz (the supported crystal frequency range was ch
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The maximum amplitude (internal calculation value) is less than 0.65 V. \n
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Also the second parameter cSum takes into account both C0 (the crystal itself shunt capac
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         For detail, refer the \ref Cy_SysClk_EcoConfigure documentation and the ECO Trimming sect
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Enhanced the ECO performance for high-noise conditions that result from simultaneous swit
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="4">1.20</td>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Flattened the organization of the driver source code into the single 
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         source directory and the single include directory.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Driver library directory-structure simplification.</td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated \ref Cy_SysClk_FllLocked function description</td>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The SRSS_ver1 HW details clarification</td>
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Removed the following functions:
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_FllLostLock
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_WcoConfigureCsv
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_ClkHfConfigureCsv
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>No hardware support for the removed functions.</td>
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added register access layer. Use register access macros instead
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         of direct register access using dereferenced pointers.</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Makes register access device-independent, so that the PDL does 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         not need to be recompiled for each supported part number.</td>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.11</td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the following functions. Now they use a semaphore when 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         try to read the status or configure the SysClk measurement counters:
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_StartClkMeasurementCounters()
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_ClkMeasurementCountersGetFreq()
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Now Cy_SysClk_ClkMeasurementCountersGetFreq() returns zero value,
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         if during measurement device was in the Deep Sleep or partially
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         blocking flash operation occurred </td>
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added arbiter mechanism for correct usage of the SysClk measurement 
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         counters</td>
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.10.1</td>
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Renamed Power Management section to Low Power Callback section</td>
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Documentation update and clarification</td>
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="5">1.10</td>
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated FLL parameter calculation</td>
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support low frequency sources</td>
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added Cy_SysClk_PiloSetTrim() and Cy_SysclkPiloGetTrim() functions</td>
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 9


 164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support PILO manual trims</td>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Made Cy_SysClk_FllLostLock() function dependent on SRSS v1</td>
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Feature is not supported in SRSS v1</td>
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated Cy_SysClk_DeepSleepCallback() to save/restore both FLL and PLL settings</td>
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The function should return when the lock is established or a timeout has occurred</td>
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>General documentation updates</td>
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.0</td>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Initial version</td>
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_macros           Macros
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_enums           General Enumerated Types
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_returns         Function return values
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_eco             External Crystal Oscillator (ECO)
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The External Crystal Oscillator (ECO) is a clock source that consists
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of an oscillator circuit that drives an external crystal through its
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   dedicated ECO pins. The ECO is a source clock that can be used to
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source one or more clock paths (Refer to \ref group_sysclk_path_src).
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These clock paths can then source the processors and peripherals in
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the device.
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ECO relies on the presence of an external crystal. The pins
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connected to this crystal must be configured to operate in analog
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   drive mode with HSIOM connection set to GPIO control (HSIOM_SEL_GPIO).
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_eco_funcs       Functions
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_path_src           Clock Path Source
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Clock paths are a series of multiplexers that allow a source clock
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to drive multiple clocking resources down the chain. These paths are
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   used for active domain clocks that are not operational during chip 
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep, hibernate and off modes. Illustrated below is a diagram
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of the clock paths for the PSoC 63 series, showing the first three
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   clock paths. The source clocks for these paths are highlighted in
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the red box.
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - IMO: 8 MHz Internal Main Oscillator (Default)
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - EXTCLK: External clock (signal brought in through dedicated pins)
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ECO: External Crystal Oscillator (requires external crystal on dedicated pins)
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ALTHF: Select on-chip signals (e.g. BLE ECO)
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 10


 221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - Digital Signal (DSI): Digital signal from a UDB source
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some clock paths such as path 0 and path 1 have additional resources
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   that can be utilized to provide a higher frequency clock. For example, 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 0 source clock can be used as the reference clock for the FLL and 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 1 source clock can be used as the reference clock for the PLL.
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_path_source.png)
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The PDL driver cannot configure a clock path to use Digital Signal
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Interconnect (DSI) outputs as sources. This must be done through DSI
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   configuration tool such as PSoC Creator.
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_funcs     Functions
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_enums     Enumerated Types
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_fll             Frequency Locked Loop (FLL)
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is a clock generation circuit that can be used to produce a
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   some characteristics of the reference clock such as the accuracy of the
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source. However other attributes such as the clock phase are not preserved.
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is similar in purpose to a (Phase locked loop) PLL but they are
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   not equivalent.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL starts up (locks) faster and consumes less current than the PLL.
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL accepts a source clock with lower frequency than PLL, such as the WCO (32 KHz). 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL does not lock phase. The hardware consist of a counter with a
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     current-controlled oscillator (CCO). The counter counts the number of output
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     clock edges in a reference clock period and adjusts the CCO until the
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     expected ratio is achieved (locked). After initial lock, the CCO is
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     adjusted dynamically to keep the ratio within tolerance. The lock tolerance
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     is user-adjustable.
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fll.png)
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the FLL. The first
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_FllConfigure() function, which calculates the 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the FLL at run-time. This may be necessary for dynamic
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the FLL. However this method is slow as it needs to perform 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the FLL. The other model is to call 
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_FllManualConfigure() function with pre-calculated parameter values. 
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the FLL calculation equations.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_funcs       Functions
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_structs     Data Structures
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_enums       Enumerated Types
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pll             Phase Locked Loop (PLL)
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PLL is a clock generation circuit that can be used to produce a
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   characteristics of the reference clock such as the accuracy of the source
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and its phase. The PLL is similar in purpose to a (Frequency locked loop) FLL
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   but they are not equivalent.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 11


 278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL starts up more slowly and consumes more current than the FLL.
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL requires a higher frequency source clock than PLL. 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_pll.png)
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the PLL. The first
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_PllConfigure() function, which calculates the 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the PLL at run-time. This may be necessary for dynamic
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the PLL. However this method is slow as it needs to perform 
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the PLL. The other model is to call 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PllManualConfigure() function with pre-calculated parameter values. 
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the PLL calculation equations.
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_funcs       Functions
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_structs     Data Structures
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ilo             Internal Low-Speed Oscillator (ILO)
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ILO operates with no external components and outputs a stable clock at
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   32.768 kHz nominal. The ILO is relatively low power and low accuracy. It is 
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   available in all power modes and can be used as a source for the Backup domain clock.
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To ensure the ILO remains active in Hibernate mode, and across power-on-reset
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (POR) or brown out detect (BOD), firmware must call Cy_SysClk_IloHibernateOn(). 
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Additionally, the ILO clock can be trimmed to +/- 1.5% of nominal frequency using
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a higher precision clock source. Use the \ref group_sysclk_calclk API to measure 
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the current ILO frequency before trimming.
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The ILO is always the source clock for the \ref group_wdt. Therefore:
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The WDT must be unlocked when making an ILO function call in the PDL
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - It is recommended to always have the ILO enabled
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_ilo_funcs       Functions
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pilo            Precision Internal Low-Speed Oscillator (PILO)
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PILO provides a higher accuracy 32.768 kHz clock than the \ref group_sysclk_ilo "ILO".
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   When periodically calibrated using a high-accuracy clock such as the
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_eco "ECO", the PILO can achieve 250 ppm accuracy of nominal frequency.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO is capable of operating in device Active, Sleep and Deep-Sleep power modes. 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is not available in Hibernate mode.
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO can be used as a source for the \ref group_sysclk_clk_lf. However,
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because PILO is disabled in Hibernate mode, RTC timers cannot operate in this mode
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   when clocked using the PILO. Instead, either the \ref group_sysclk_ilo "ILO" or
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO" should be used when hibernate operation is required. 
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Periodic calibration to a high-accuracy clock (such as ECO) is required to
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   maintain accuracy. The application should use the functions described in the 
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_calclk API to measure the current PILO frequency before trimming.
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pilo_funcs      Functions
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 12


 335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_calclk          Clock Measurement
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions measure the frequency of a specified clock relative to a
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   reference clock. They are typically called in the following order:
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Specify the measured clock, the count, and the reference clock
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Start the counters
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Wait for the measurement counter to finish counting
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4. Retrieve the measured frequency
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note These functions may also be used as part of a clock trimming
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   process. Refer to the \ref group_sysclk_trim "Clock Trim" API.
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_funcs    Functions
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_enums    Enumerated Types
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_trim            Clock Trim (ILO, PILO)
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions perform a single trim operation on the ILO or PILO. Each
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   function's parameter is the actual frequency of the clock. To measure the
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   frequency, use the functions described in the \ref group_sysclk_calclk API.
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To trim the clock as close as possible to the target frequency, multiple
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   calls to the trim function may be needed. A typical usage example is to:
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Call the clock measurement functions to get the actual frequency of the clock
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Call the trim function, passing in the measured frequency
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Repeat the above until the trim function reports that the clock is trimmed to within limits.
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_trim_funcs      Functions
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pm              Low Power Callback
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Entering and exiting low power modes require compatible clock configurations
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to be set before entering low power and restored upon wake-up and exit. The
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SysClk driver provides a Cy_SysClk_DeepSleepCallback() function to support
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep mode entry. 
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This function can be called either by itself before initiating low-power mode
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   entry or it can be used in conjunction with the SysPm driver as a registered 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   callback. To do so, register this function as a callback before calling 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysPm_DeepSleep(). Specify \ref CY_SYSPM_DEEPSLEEP as the callback type, 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and call Cy_SysPm_RegisterCallback().
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note If the FLL or PLL source is the ECO, this function must be called.
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pm_funcs        Functions
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_wco             Watch Crystal Oscillator (WCO)
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO is a highly accurate 32.768 kHz clock source capable of operating
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   in all power modes (excluding the Off mode). It is the primary clock source for
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the backup domain clock, which is used by the real-time clock (RTC). The 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   WCO can also be used as a source for the low-frequency clock to support other
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   low power mode peripherals.
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 13


 392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO requires the configuration of the dedicated WCO pins (SRSS_WCO_IN_PIN,
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN). These must be configured as Analog Hi-Z drive modes and the
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   HSIOM selection set to GPIO. The WCO can also be used in bypass mode, where
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   an external 32.768 kHz square wave is brought in directly through the 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a built-in clock supervisor (CSV) in the WCO. The clock
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   supervisor detects if the WCO has been lost; that is, the WCO is no longer 
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   producing clock pulses. The CSV does this by checking to ensure there is at 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   least one WCO clock pulse within a certain time window. The ILO or PILO can be
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the supervising clock. Firmware can configure the CSV to trigger a fault,
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a reset, or both after specified cycles of the supervising clock.
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_funcs       Functions
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_structs     Data Structures
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_enums       Enumerated Types
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_hf          High-Frequency Clocks
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Multiple high frequency clocks (CLK_HF) are available in the device. For example,
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PSoC 63 series has five high-frequency root clocks. Each CLK_HF has a particular
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connection and chip-specific destination on the device.
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |Name     |Description                                             |
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |:--------|:-------------------------------------------------------|
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[0]| Root clock for CPUs, PERI, and AHB infrastructure      |
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[1]| Root clock for the PDM/PCM and I2S audio subsystem     |
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[2]| Root clock for the Serial Memory Interface subsystem   |
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[3]| Root clock for USB communications                      |
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[4]| Clock output on clk_ext pin (when used as an output)   |
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf.png)
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Note this is a particular example. The actual tree may vary depending on the device series.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the Technical Reference Manual for your device for details.
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   High frequency clocks are sourced by path clocks, which should be configured
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   first. An exception to this rule is CLK_HF[0], which cannot be disabled. 
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This divided clock drives the core processors and the peripherals in the system.
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   In order to update its clock source, CLK_HF[0] source must be selected without
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   disabling the clock.
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf_dist.png)
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a clock supervisor (CSV) for each root clock. These
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can detect frequency loss, or monitor that the clock frequency stays within
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a specified range. The possible supervising clocks are IMO, ECO, or ALTHF. 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Loss detection and frequency monitoring can be enabled or disabled independently.
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each has its own programmable action that occurs on detection of an error.
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_funcs    Functions
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_structs  Data Structures
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_enums    Enumerated Types
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_fast        Fast Clock
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 14


 449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The fast clock drives the "fast" processor (e.g. Cortex-M4 processor in PSoC 6).
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is sourced by CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks").
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   A divider value of 1~256 can be used to further divide the CLK_HF[0] to a
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   desired clock speed for the processor.
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fast.png)
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_fast_funcs  Functions
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peri        Peripheral Clock
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The peripheral clock is a divided clock of CLK_HF0 (\ref group_sysclk_clk_hf "HF Clocks").
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is the source clock for the \ref group_sysclk_clk_slow, and most active domain
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   peripheral clocks (\ref group_sysclk_clk_peripheral). A divider value of 1~256 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can be used to further divide the CLK_HF[0] to a desired clock speed for the peripherals.
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri.png)
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peri_funcs  Functions
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peripheral  Peripherals Clock Dividers
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   There are multiple peripheral clock dividers that, in effect, create 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   multiple separate peripheral clocks. The available dividers vary per device 
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   series. As an example, for the PSoC 63 series there are 29 dividers:
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - eight 8-bit dividers
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - sixteen 16-bit dividers
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - four fractional 16.5-bit dividers (16 integer bits, 5 fractional bits)
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - one fractional 24.5-bit divider (24 integer bits, 5 fractional bits)
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The 8-bit and 16-bit dividers are integer dividers. A divider value of 1 
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   means the output frequency matches the input frequency (that is, there is
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   no change). Otherwise the frequency is divided by the value of the divider.
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   For example, if the input frequency is 50 MHz, and the divider is value 10,
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the output frequency is 5 MHz.
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The five fractional bits supports further precision in 1/32nd increments. For
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   example, a divider with an integer value of 3 and a fractional value of
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4 (4/32) results in a divider of 3.125. Fractional dividers are useful when
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a high-precision clock is required, for example, for a UART/SPI serial
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   interface.
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri_divs.png)
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each peripheral can connect to any one of the programmable dividers. A
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   particular peripheral clock divider can drive multiple peripherals.
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver also supports phase aligning two peripheral clock dividers using
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PeriphEnablePhaseAlignDivider(). Alignment works for both integer
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and fractional dividers. The divider to which a second divider is aligned
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   must already be enabled.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_funcs Functions
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_enums Enumerated Types
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 15


 506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_slow        Slow Clock
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The slow clock is the source clock for the "slow" processor (e.g. Cortex-M0+ in PSoC 6).
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is a divided version of the \ref group_sysclk_clk_peri, which in turn is 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a divided version of CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks"). A divider 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   value of 1~256 can be used to further divide the Peri clock to a desired clock speed
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for the processor.
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_slow.png)
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_slow_funcs  Functions
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_lf          Low-Frequency Clock
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock is the source clock for the \ref group_mcwdt
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and can be the source clock for \ref group_sysclk_clk_bak, which drives the
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_rtc.
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock has three possible source clocks:
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", and
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO".
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_lf.png)
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_funcs    Functions
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_enums    Enumerated Types
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_timer       Timer Clock
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock can be a source for the alternative clock driving 
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the \ref group_arm_system_timer. It can also be used as a reference clock 
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for a counter in the \ref group_energy_profiler "Energy Profiler".
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock is a divided clock of either the IMO or CLK_HF[0]
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_clk_hf "HF Clocks").
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_funcs Functions
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_enums Enumerated Types
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_pump        Pump Clock
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The pump clock is a clock source used to provide analog precision in low voltage
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   applications. Depending on the usage scenario, it may be required to drive the
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   internal voltage pump for the Continuous Time Block mini (CTBm) in the analog 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   subsystem. The pump clock is a divided clock of one of the clock paths 
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_path_src).
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_funcs  Functions
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_enums  Enumerated Types
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_bak         Backup Domain Clock
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The backup domain clock drives the \ref group_rtc.
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock has two possible source clocks: \ref group_sysclk_wco "WCO"
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   or the \ref group_sysclk_clk_lf. In turn the low frequency clock is sourced by
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", or
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO". Typically the ILO is not suitable as an RTC source,
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 16


 563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because of its low accuracy. However the ILO does operate in hibernate mode and
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   may be used as an alternative to the WCO with a tradeoff in precision.
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_funcs   Functions
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_enums   Enumerated Types
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if !defined(CY_SYSCLK_H)
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_H
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include <stdbool.h>
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device.h"
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device_headers.h"
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syslib.h"
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syspm.h"
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if defined(__cplusplus)
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** extern "C" {
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #endif /* __cplusplus */
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver major version */
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MAJOR   2
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver minor version */
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MINOR   0
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Sysclk driver identifier */
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ID   CY_PDL_DRV_ID(0x12U)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_returns
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines general-purpose function return values. */
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_SUCCESS       = 0u, /**< Command completed with no errors */
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_BAD_PARAM     = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 1U), /**< Invalid function inpu
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_TIMEOUT       = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 2U), /**< Timeout occurred */
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_INVALID_STATE = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 3U)  /**< Clock is in an invali
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_sysclk_status_t;
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_returns */
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \cond INTERNAL */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding to the nearest integer. a and b must have the same sign. */
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUND(a, b) (((a) + ((b) / 2u)) / (b))
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding up if remainder != 0. a and b must both be positive. */
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUNDUP(a, b) ((((a) - 1U) / (b)) + 1U)
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \endcond */
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 17


 620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ECO SECTION    ============================ */
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ecostatus ECO status
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Constants used for expressing ECO status.
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_AMPLITUDE  0UL /**< \brief ECO does not have sufficient amplitude */
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_INACCURATE 1UL /**< \brief ECO may not be meeting accuracy and duty cycle
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_STABLE     2UL /**< \brief ECO has fully stabilized */
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_eco_funcs
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoConfigure(uint32_t freq, uint32_t cLoad, uint32_t esr, uint32_t 
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoEnable(uint32_t timeoutus);
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void);
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void);
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoDisable
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the external crystal oscillator (ECO). This function should not be
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * called if the ECO is sourcing clkHf[0].
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoDisable
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void)
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ECO_CONFIG &= (uint32_t)~_VAL2FLD(SRSS_CLK_ECO_CONFIG_ECO_EN, 1U); /* 0 = disable */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoGetStatus
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current status of the external crystal oscillator (ECO).
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_AMPLITUDE = ECO does not have sufficient amplitude<br>
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_INACCURATE = ECO has sufficient amplitude but may not be meeting accuracy and d
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_STABLE = ECO has fully stabilized
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 18


 677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoGetStatus
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void)
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal = (SRSS_CLK_ECO_STATUS & (SRSS_CLK_ECO_STATUS_ECO_OK_Msk | SRSS_CLK_ECO_STATUS_
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* if ECO is not ready, just report the ECO_OK bit. Otherwise report 2 = ECO ready */
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((0UL == (retVal & SRSS_CLK_ECO_STATUS_ECO_READY_Msk)) ? retVal : CY_SYSCLK_ECOSTAT_STAB
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_eco_funcs */
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    INPUT MULTIPLEXER SECTION    ===================== */
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_enums
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Input multiplexer clock sources
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_IMO    =     0U, /**< Select the IMO as the output of the path mux */
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_EXT    =     1U, /**< Select the EXT as the output of the path mux */
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ECO    =     2U, /**< Select the ECO as the output of the path mux */
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTHF  =     3U, /**< Select the ALTHF as the output of the path mux.
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTHF clock source is available on use
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSIMUX =     4U, /**< Select the DSI MUX output as the output of the path 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSI    = 0x100U, /**< Select a DSI signal (0 - 15) as the output of the DS
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the DSI clock sources are available on use
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ILO    = 0x110U, /**< Select the ILO (16) as the output of the DSI mux and
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_WCO    = 0x111U, /**< Select the WCO (17) as the output of the DSI mux and
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTLF  = 0x112U, /**< Select the ALTLF (18) as the output of the DSI mux a
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTLF clock sources in available on us
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_PILO   = 0x113U  /**< Select the PILO (19) as the output of the DSI mux an
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the PILO clock sources in available on use
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkpath_in_sources_t;
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_enums */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_funcs
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_ClkPathSetSource(uint32_t clkPath, cy_en_clkpath_in_sources_t sourc
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_clkpath_in_sources_t Cy_SysClk_ClkPathGetSource(uint32_t clkPath);
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_funcs */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 19


 734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    FLL SECTION    ============================ */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_enums
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL and PLL output mode.
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_FLL_CONFIG3 and CLK_PLL_CONFIG0, bits BYPASS_SEL.
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO   = 0U, /**< Output FLL/PLL input source when not locked, and FLL/
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO1  = 1U, /**< Same as AUTO */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_INPUT  = 2U, /**< Output FLL/PLL input source regardless of lock status
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT = 3U  /**< Output FLL/PLL output regardless of lock status. This
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_pll_output_mode_t;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL current-controlled oscillator (CCO) frequency ranges.
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See register CLK_FLL_CONFIG4, bits CCO_RANGE.
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE0, /**< Target frequency is in range  48 -  64 MHz. */
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE1, /**< Target frequency is in range  64 -  85 MHz. */
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE2, /**< Target frequency is in range  85 - 113 MHz. */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE3, /**< Target frequency is in range 113 - 150 MHz. */
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE4  /**< Target frequency is in range 150 - 200 MHz. */
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_cco_ranges_t;
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_enums */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_structs
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of FLL.
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    fllMult;         /**< CLK_FLL_CONFIG  register, FLL_MULT bits */
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    refDiv;          /**< CLK_FLL_CONFIG2 register, FLL_REF_DIV bits */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_cco_ranges_t      ccoRange;        /**< CLK_FLL_CONFIG4 register, CCO_RANGE bits */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        enableOutputDiv; /**< CLK_FLL_CONFIG  register, FLL_OUTPUT_DIV bit 
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    lockTolerance;   /**< CLK_FLL_CONFIG2 register, LOCK_TOL bits */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     igain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_IGAIN bits *
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     pgain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_PGAIN bits *
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    settlingCount;   /**< CLK_FLL_CONFIG3 register, SETTLING_COUNT bits
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;      /**< CLK_FLL_CONFIG3 register, BYPASS_SEL bits */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    cco_Freq;        /**< CLK_FLL_CONFIG4 register, CCO_FREQ bits */
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_fll_manual_config_t;
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_structs */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_funcs
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllManualConfigure(const cy_stc_fll_manual_config_t *config);
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 20


 791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** void Cy_SysClk_FllGetConfiguration(cy_stc_fll_manual_config_t *config);
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllEnable(uint32_t timeoutus);
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void);
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void);
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllLocked
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether the FLL is locked first time during FLL starting.
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Intended to be used with \ref Cy_SysClk_FllEnable with zero timeout.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The unlock occurrence may appear during FLL normal operation, so this function 
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * is not recommended to check the FLL normal operation stability.
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllLocked
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void)
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllDisable
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the FLL and the CCO.
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the FLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllDisable
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG  &= ~SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk;
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG4 &= ~SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return CY_SYSCLK_SUCCESS;
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 21


 848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_funcs */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PLL SECTION    ============================ */
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_structs
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for configuration of a PLL.
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    inputFreq;  /**< frequency of PLL source, in Hz */
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    outputFreq; /**< frequency of PLL output, in Hz */
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;     /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode; /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_config_t;
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of a PLL.
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     feedbackDiv;  /**< CLK_PLL_CONFIG register, FEEDBACK_DIV (P) bits *
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     referenceDiv; /**< CLK_PLL_CONFIG register, REFERENCE_DIV (Q) bits 
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     outputDiv;    /**< CLK_PLL_CONFIG register, OUTPUT_DIV bits */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;       /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;   /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_manual_config_t;
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_structs */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_funcs
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllConfigure(uint32_t clkPath, const cy_stc_pll_config_t *config);
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllGetConfiguration(uint32_t clkPath, cy_stc_pll_manual_config_t *c
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus);
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath);
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath);
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath);
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLocked
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL is locked.
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 22


 905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLocked
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath)
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_PLL_STATUS_LOCKED, SRSS_CLK_PLL_STATUS[clkPath]));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLostLock
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL lost its lock since the last time this
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * function was called. Clears the lost lock indicator.
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = did not lose lock<br>
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = lost lock
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLostLock
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath)
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool retVal = _FLD2BOOL(SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED, SRSS_CLK_PLL_STATUS[clkPath]);
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* write a 1 to clear the unlock occurred bit */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PLL_STATUS[clkPath] = SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Msk;
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllDisable
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected PLL.
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to disable. 1 is the first PLL; 0 is invalid.
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - PLL successfully disabled<br>
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_BAD_PARAM - invalid clock path number
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 23


 962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllDisable
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath)
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkPath < CY_SRSS_NUM_PLL)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* First bypass PLL */
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FL
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* Wait at least 6 PLL clock cycles */
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* And now disable the PLL itself */
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_funcs */
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ILO SECTION    ============================ */
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_ilo_funcs
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void);
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void);
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on);
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloEnable
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the ILO.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloEnable
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void)
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ILO_CONFIG |= SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloDisable
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 24


1019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the ILO. ILO can't be disabled if WDT is enabled.
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - ILO successfully disabled<br>
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_INVALID_STATE - Cannot disable the ILO if the WDT is enabled.
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Do not call this function if the WDT is enabled, because the WDT is clocked by
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the ILO.
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloDisable
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void)
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_INVALID_STATE;
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (!_FLD2BOOL(SRSS_WDT_CTL_WDT_EN, SRSS_WDT_CTL)) /* if disabled */
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ILO_CONFIG &= ~SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return retVal;
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloHibernateOn
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Controls whether the ILO stays on during a hibernate, or through an XRES or
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * brown-out detect (BOD) event.
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param on
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = ILO stays on during hibernate or across XRES/BOD.<br> 
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = ILO turns off for hibernate or XRES/BOD.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Writes to the register/bit are ignored if the watchdog (WDT) is locked.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloHibernateOn
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on)
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_ILO_CONFIG, SRSS_CLK_ILO_CONFIG_ILO_BACKUP, (uint32_t)on);
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_ilo_funcs */
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PILO SECTION    =========================== */
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pilo_funcs
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 25


1076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void);
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void);
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal);
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void);
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloEnable
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the PILO. 
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function blocks for 1 millisecond between enabling the PILO and 
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * releasing the PILO reset.
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloEnable
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void)
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= _VAL2FLD(SRSS_CLK_PILO_CONFIG_PILO_EN, 1U); /* 1 = enable */
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     Cy_SysLib_Delay(1U/*msec*/);
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* release the reset and enable clock output */
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                             SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk;
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloDisable
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the PILO.
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloDisable
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void)
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* Clear PILO_EN, PILO_RESET_N, and PILO_CLK_EN bitfields. This disables the
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****        PILO and holds the PILO in a reset state. */
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG &= (uint32_t)~(SRSS_CLK_PILO_CONFIG_PILO_EN_Msk      |
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk);
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloSetTrim
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the PILO trim bits, which adjusts the PILO frequency. This is typically
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * done after measuring the PILO frequency; see \ref Cy_SysClk_StartClkMeasurementCounters().
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloSetTrim
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 26


1133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal)
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_PILO_CONFIG, SRSS_CLK_PILO_CONFIG_PILO_FFREQ, trimVal);
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloGetTrim
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current PILO trim bits value.
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_PiloSetTrim() function usage.
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void)
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2VAL(SRSS_CLK_PILO_CONFIG_PILO_FFREQ, SRSS_CLK_PILO_CONFIG));
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pilo_funcs */
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    CLOCK MEASUREMENT SECTION    ===================== */
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_enums
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines all possible clock sources. */
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_NC =            0U,
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ILO =           1U,
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_WCO =           2U,
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_BAK =           3U,
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTLF =         4U,
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LFCLK =         5U,
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_IMO =           6U,
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PILO =          8U,
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_FAST_CLKS =     0x100U,
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ECO =           0x101U,
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_EXT =           0x102U,
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTHF =         0x103U,
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_TIMERCLK =      0x104U,
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH_CLKS =     0x500U,
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH0 =         0x500U,
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH1 =         0x501U,
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH2 =         0x502U,
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH3 =         0x503U,
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH4 =         0x504U,
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH5 =         0x505U,
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH6 =         0x506U,
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH7 =         0x507U,
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH8 =         0x508U,
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH9 =         0x509U,
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 27


1190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH10 =        0x50AU,
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH11 =        0x50BU,
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH12 =        0x50CU,
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH13 =        0x50DU,
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH14 =        0x50EU,
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH15 =        0x50FU,
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHFS =        0x600U,
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF0 =        0x600U,
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF1 =        0x601U,
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF2 =        0x602U,
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF3 =        0x603U,
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF4 =        0x604U,
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF5 =        0x605U,
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF6 =        0x606U,
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF7 =        0x607U,
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF8 =        0x608U,
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF9 =        0x609U,
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF10 =       0x60AU,
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF11 =       0x60BU,
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF12 =       0x60CU,
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF13 =       0x60DU,
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF14 =       0x60EU,
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF15 =       0x60FU,
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LAST_CLK =      0x610U
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_meas_clks_t;
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_enums */
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_funcs
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_StartClkMeasurementCounters(cy_en_meas_clks_t clock1, uint32_t coun
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void);
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_ClkMeasurementCountersGetFreq(bool measuredClock, uint32_t refClkFreq);
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkMeasurementCountersDone
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Checks if clock measurement counting is done, that is, counter1 has counted down
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * to zero. Call \ref Cy_SysClk_StartClkMeasurementCounters() before calling this function.
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Status of calibration counters:<br>
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = done<br>
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not done
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_StartClkMeasurementCounters() function usage.
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void)
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1));
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_funcs */
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 28


1247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ==========================    TRIM SECTION    ============================ */
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_trim_funcs
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_IloTrim(uint32_t iloFreq);
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_PiloTrim(uint32_t piloFreq);
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_trim_funcs */
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ======================    POWER MANAGEMENT SECTION    ==================== */
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pm_funcs
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_syspm_status_t Cy_SysClk_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, cy
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pm_funcs */
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    WCO SECTION    ============================ */
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_enums
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO bypass modes */
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_NOT_BYPASSED = 0u, /**< WCO is not bypassed crystal is used */
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_BYPASSED = 1U      /**< WCO is bypassed external clock must be supplied  on XTAL 
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_bypass_modes_t;
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO CSV supervisor clock selections */
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ILO,   /**< WCO CSV supervisor clock source is the ILO */
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ALTLF, /**< WCO CSV supervisor clock source is the alternate low-f
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_PILO   /**< WCO CSV supervisor clock source is the PILO */
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_csv_supervisor_clock_t;
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor clock loss window. There must be one clock of the supervised
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock within this many clocks of the supervising clock.
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_CSV_HF_CTL and CLK_CSV_WCO_CTL, bitfield CSV_LOSS_WINDOW.
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_4_CYCLES =   0u, /**< 1 clock must be seen within 4 cycles of the supervisin
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_8_CYCLES =   1U, /**< 1 clock must be seen within 8 cycles of the supervisin
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_16_CYCLES =  2u, /**< 1 clock must be seen within 16 cycles of the supervisi
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_32_CYCLES =  3u, /**< 1 clock must be seen within 32 cycles of the supervisi
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_64_CYCLES =  4u, /**< 1 clock must be seen within 64 cycles of the supervisi
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 29


1304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_128_CYCLES = 5u, /**< 1 clock must be seen within 128 cycles of the supervis
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_256_CYCLES = 6u, /**< 1 clock must be seen within 256 cycles of the supervis
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_512_CYCLES = 7u  /**< 1 clock must be seen within 512 cycles of the supervis
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_loss_window_t;
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor error actions. See register CLK_CSV_HF_CTL[CSV_FREQ_ACTION and CSV_LOSS_ACTION].
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_IGNORE = 0u,     /**< Ignore the error reported by the clock supervisor. */
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT = 1U,      /**< Trigger a fault when an error is reported by the cloc
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_RESET = 2u,      /**< Trigger a reset when an error is reported by the cloc
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT_RESET = 3u /**< Trigger a fault then reset when an error is reported 
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_error_actions_t;
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_enums */
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_structs
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for the WCO.
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_wco_csv_supervisor_clock_t supervisorClock; /**< supervisor clock selection */
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                         /**< 1= enabled, 0= disabled. Note that if lo
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;               /**< \ref cy_en_csv_loss_window_t */
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;             /**< \ref cy_en_csv_error_actions_t */
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_wco_csv_config_t;
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_structs */
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_funcs
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus);
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void);
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void);
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass);
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoEnable
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the WCO.
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param timeoutus amount of time in microseconds to wait for the WCO to be ready.
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * If WCO is not ready, WCO is stopped. To avoid waiting for WCO ready set this to 0,
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and manually check if WCO is okay using \ref Cy_SysClk_WcoOkay.
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - WCO successfully enabled<br>
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_TIMEOUT - Timeout waiting for WCO to stabilize
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 30


1361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoEnable
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus)
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t rtnval = CY_SYSCLK_TIMEOUT;
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* first set the WCO enable bit */
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL |= BACKUP_CTL_WCO_EN_Msk;
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* now do the timeout wait for STATUS, bit WCO_OK */
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     for (; (Cy_SysClk_WcoOkay() == false) && (0UL != timeoutus); timeoutus--)
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (0UL != timeoutus)
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         rtnval = CY_SYSCLK_SUCCESS;
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (rtnval);
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoOkay
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the status of the WCO_OK bit.
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = okay<br>
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not okay
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoOkay
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void)
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(BACKUP_STATUS_WCO_OK, BACKUP_STATUS));
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoDisable
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the WCO.
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoDisable
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void)
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL &= (uint32_t)~BACKUP_CTL_WCO_EN_Msk;
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 31


1418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoBypass
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets whether the WCO is bypassed or not. If it is bypassed, then a 32-kHz clock
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * must be provided on the wco_out pin.
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param bypass \ref cy_en_wco_bypass_modes_t
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoBypass
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass)
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(BACKUP_CTL, BACKUP_CTL_WCO_BYPASS, bypass);
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_funcs */
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clkHf[n] SECTION    ========================= */
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_enums
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects which clkHf input, or root mux, to configure.
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See CLK_ROOT_SELECT registers, bits ROOT_MUX.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetSource and \ref Cy_SysClk_ClkHfGetSource.
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH0  = 0U,  /**< clkHf input is Clock Path 0 */
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH1  = 1U,  /**< clkHf input is Clock Path 1 */
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH2  = 2U,  /**< clkHf input is Clock Path 2 */
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH3  = 3U,  /**< clkHf input is Clock Path 3 */
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH4  = 4U,  /**< clkHf input is Clock Path 4 */
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH5  = 5U,  /**< clkHf input is Clock Path 5 */
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH6  = 6U,  /**< clkHf input is Clock Path 6 */
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH7  = 7U,  /**< clkHf input is Clock Path 7 */
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH8  = 8U,  /**< clkHf input is Clock Path 8 */
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH9  = 9U,  /**< clkHf input is Clock Path 9 */
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH10 = 10U, /**< clkHf input is Clock Path 10 */
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH11 = 11U, /**< clkHf input is Clock Path 11 */
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH12 = 12U, /**< clkHf input is Clock Path 12 */
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH13 = 13U, /**< clkHf input is Clock Path 13 */
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH14 = 14U, /**< clkHf input is Clock Path 14 */
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH15 = 15U, /**< clkHf input is Clock Path 15 */
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_in_sources_t;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf divider values. See CLK_ROOT_SELECT registers, bits ROOT_DIV.
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetDivider and \ref Cy_SysClk_ClkHfGetDivider.
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 32


1475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_NO_DIVIDE   = 0U,    /**< don't divide clkHf. */
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_2 = 1U,    /**< divide clkHf by 2 */
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_4 = 2U,    /**< divide clkHf by 4 */
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_8 = 3U     /**< divide clkHf by 8 */
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_dividers_t;
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf clock supervisor input sources. See register CLK_CSV_HF_CTL[CSV_MUX].
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_IMO   = 0U,  /**< Supervising clock is the IMO. */
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_EXT   = 1U,  /**< Supervising clock is the external clock */
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_ALTHF = 2U   /**< Supervising clock is clk_althf */
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_csv_supervisor_clock_t;
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_enums */
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_structs
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{SupervisingWindow
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for clkHf.
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_clkhf_csv_supervisor_clock_t supervisorClock; /**< \ref cy_en_clkhf_csv_supervisor_clock_
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t supervisingWindow;                         /**< Number of supervising clock cycles */
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableFrequencyFaultDetection;                 /**< 1= enabled, 0= disabled */
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyLowerLimit;                       /**< Lowest frequency in kHz that supervise
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyUpperLimit;                       /**< Highest frequency in kHz that supervis
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t frequencyAction;          /**< \ref cy_en_csv_error_actions_t */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                           /**< 1= enabled, 0= disabled */
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;                 /**< \ref cy_en_csv_loss_window_t */
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;               /**< \ref cy_en_csv_error_actions_t */
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_clkhf_csv_config_t;
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_structs */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_funcs
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf);
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf);
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf);
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf);
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfEnable
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 33


1532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected clkHf.
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfEnable
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf)
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkHf < CY_SRSS_NUM_HFROOT)
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] |= SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfDisable
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected clkHf.
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note clkHf[0] cannot be disabled.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfDisable
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((0UL < clkHf) /* prevent CLK_HF0 disabling */
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****            && (clkHf < CY_SRSS_NUM_HFROOT))
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] &= ~SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetSource
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects the source of the selected clkHf.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf mux to configure.
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 34


1589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param source \ref cy_en_clkhf_in_sources_t
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (source <= CY_SYSCLK_CLKHF_IN_CLKPATH15))
1613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_MUX, source);
1615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetSource
1622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the source of the selected clkHf.
1625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to get the source of.
1627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_in_sources_t
1629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf)
1635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_in_sources_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[
1638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetDivider
1642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the pre-divider for a clkHf.
1645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 35


1646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf divider to configure.
1647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider \ref cy_en_clkhf_dividers_t
1649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Also call \ref Cy_SysClk_ClkHfSetSource to set the clkHf source.
1653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (divider <= CY_SYSCLK_CLKHF_DIVIDE_BY_8))
1674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_DIV, divider);
1676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetDivider
1683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the pre-divider value for a clkHf.
1686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to check divider of.
1688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_dividers_t
1690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf)
1696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_dividers_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_DIV, SRSS_CLK_ROOT_SELECT[cl
1699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_funcs */
1701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 36


1703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clk_fast SECTION    ========================= */
1705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_fast_funcs
1708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider);
1711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void);
1712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastSetDivider
1715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the fast clock, which sources the main processor.
1718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of this divider is clkHf[0].
1719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255.
1721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is increasing.
1729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is decreasing.
1733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider)
1739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM4_CLOCK_CTL, CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, divider);
1741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastGetDivider
1745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider for the fast clock.
1748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value for the fast clock.
1750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void)
1757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, CPUSS_CM4_CLOCK_CTL));
1759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 37


1760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_fast_funcs */
1761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================    clk_peri SECTION    ========================== */
1765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peri_funcs
1768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider);
1771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void);
1772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriSetDivider
1775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the peripheral clock tree. All peripheral clock
1778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers are sourced from this clock. Also the Cortex M0+ clock divider is
1779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * sourced from this clock. The source of this divider is clkHf[0]
1780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255
1782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider)
1792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM0_CLOCK_CTL, CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, divider);
1794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriGetDivider
1798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider of the peripheral (peri) clock.
1801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void)
1810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, CPUSS_CM0_CLOCK_CTL));
1812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peri_funcs */
1814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 38


1817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =====================    clk_peripherals SECTION    ====================== */
1818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_enums
1821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Programmable clock divider types */
1824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_8_BIT    = 0U, /**< Divider Type is an 8 bit divider */
1827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_BIT   = 1U, /**< Divider Type is a 16 bit divider */
1828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_5_BIT = 2U, /**< Divider Type is a 16.5 bit fractional divider */
1829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_24_5_BIT = 3U  /**< Divider Type is a 24.5 bit fractional divider */
1830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_divider_types_t;
1831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peripheral_enums */
1832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_funcs
1835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerT
1840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
1841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock, cy_en_div
1842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock);
1843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerTy
1844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphDisableDivider(cy_en_divider_types_t dividerT
1845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnablePhaseAlignDivider(cy_en_divider_types_t
1846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PeriphGetDividerEnabled(cy_en_divider_types_t dividerType, uint32_t 
1847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_PeriphGetFrequency(cy_en_divider_types_t dividerType, uint32_t dividerNum);
1848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetDivider
1851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This is only used for integer
1854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers. Use \ref Cy_SysClk_PeriphSetFracDivider for setting factional dividers.
1855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum the divider number.
1862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerValue divider value
1864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256
1865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
1871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 39


1874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            uint32_t dividerNum, uint32_t dividerValue)
1876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
1879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_8_NR) &&
1881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos)))
1882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_8_CTL[dividerNum], PERI_DIV_8_CTL_INT8_DIV, dividerValue);
1884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_16_BIT)
1888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_NR) &&
1890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_16_CTL_INT16_DIV_Msk >> PERI_DIV_16_CTL_INT16_DIV_Pos)))
1891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_CTL[dividerNum], PERI_DIV_16_CTL_INT16_DIV, dividerValue);
1893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetDivider
1904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the integer divider value for the specified divider. One works for
1907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * integer dividers. Use \ref Cy_SysClk_PeriphGetFracDivider to get the fractional
1908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider value
1909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256
1916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
1920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal;
1925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(dividerType <= CY_SYSCLK_DIV_16_BIT);
1927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
1929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_8_NR);
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 40


1931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_8_CTL_INT8_DIV, PERI_DIV_8_CTL[dividerNum]);
1932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 16-bit divider */
1935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_NR);
1936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_16_CTL_INT16_DIV, PERI_DIV_16_CTL[dividerNum]);
1937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetFracDivider
1943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This function should only be used
1946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for fractional clock dividers.
1947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerIntValue the integer divider value
1956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of the divider is peri_clk, which is a divided version of hf_clk[0].
1957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The divider value causes integer division of (divider value + 1), or division
1958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * by 1 to 65536 (16-bit divider) or 1 to 16777216 (24-bit divider).
1959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerFracValue the fraction part of the divider
1961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The fractional divider can be 1-32, thus it divides the clock by 1/32 for each
1962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * count. To divide the clock by 11/32nds set this value to 11.
1963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
1968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
1971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerType, uint32_t dividerN
1972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                uint32_t dividerIntValue, uint32_t dividerFracValue)
1973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
1976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_5_NR) &&
1978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >> PERI_DIV_16_5_CTL_INT16_DIV_Pos
1979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_16_5_CTL_FRAC5_DIV_Po
1980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_INT16_DIV, dividerInt
1982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_FRAC5_DIV, dividerFra
1983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_24_5_BIT)
1987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 41


1988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_24_5_NR) &&
1989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >> PERI_DIV_24_5_CTL_INT24_DIV_Pos
1990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_24_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_24_5_CTL_FRAC5_DIV_Po
1991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_INT24_DIV, dividerInt
1993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_FRAC5_DIV, dividerFra
1994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetFracDivider
2005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the integer and fractional parts of the divider
2008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerIntValue pointer to return integer divider value
2014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerFracValue pointer to return fractional divider value
2016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return None. Loads pointed-to variables.
2018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
2021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
2024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                     uint32_t *dividerIntValue, uint32_t *dividerFra
2025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(((dividerType == CY_SYSCLK_DIV_16_5_BIT) || (dividerType == CY_SYSCLK_DIV_24_5_BIT
2027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                  (dividerIntValue != NULL) && (dividerFracValue != NULL));
2028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
2030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_5_NR);
2032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_16_5_CTL_INT16_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_16_5_CTL_FRAC5_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
2036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 24.5-bit divider */
2037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_24_5_NR);
2038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_24_5_CTL_INT24_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_24_5_CTL_FRAC5_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphAssignDivider
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 42


2045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Assigns a programmable divider to a selected IP block, such as a TCPWM or SCB.
2048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
2050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
2056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock,
2063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                               cy_en_divider_types_t dividerType, uint32_t dividerNu
2064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((CY_PERI_CLOCK_NR > (uint32_t)ipBlock) && (CY_SYSCLK_DIV_24_5_BIT >= dividerType))
2067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
2074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                       _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
2075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
2076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
2077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetAssignedDivider
2083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports which clock divider is assigned to a selected IP block.
2086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
2088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider type and number, where bits [7:6] = type, bits[5:0] = divider
2090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * number within that type
2091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock)
2097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(CY_PERI_CLOCK_NR > (uint32_t)ipBlock);
2099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (PERI_CLOCK_CTL[ipBlock] & (CY_PERI_CLOCK_CTL_DIV_SEL_Msk | CY_PERI_CLOCK_CTL_TYPE_SEL_M
2100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 43


2102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphEnableDivider
2104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected divider.
2107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function also sets the phase alignment bits such that the enabled
2113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider is aligned to clk_peri. See \ref Cy_SysClk_PeriphDisableDivider()
2114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for information on how to phase-align a divider after it is enabled.
2115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphEnableDivider
2118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t dividerNu
2122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
2125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             /* specify the divider, make the reference = clk_peri, and enable the divider */
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk                         |
 108              		.loc 3 2132 0
 109 0054 494B     		ldr	r3, .L5+4
 110 0056 1968     		ldr	r1, [r3]
 111 0058 8C68     		ldr	r4, [r1, #8]
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 112              		.loc 3 2133 0
 113 005a 91F87300 		ldrb	r0, [r1, #115]	@ zero_extendqisi2
 114 005e 0323     		movs	r3, #3
 115 0060 03FA00F5 		lsl	r5, r3, r0
2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
 116              		.loc 3 2134 0
 117 0064 91F87020 		ldrb	r2, [r1, #112]	@ zero_extendqisi2
 118 0068 91F87200 		ldrb	r0, [r1, #114]	@ zero_extendqisi2
 119 006c 8240     		lsls	r2, r2, r0
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 120              		.loc 3 2133 0
 121 006e 45EA0200 		orr	r0, r5, r2
2135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
 122              		.loc 3 2135 0
 123 0072 91F87120 		ldrb	r2, [r1, #113]	@ zero_extendqisi2
 124 0076 0125     		movs	r5, #1
 125 0078 9540     		lsls	r5, r5, r2
 126 007a 03FA02F2 		lsl	r2, r3, r2
 127 007e 05EA0203 		and	r3, r5, r2
2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
 128              		.loc 3 2134 0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 44


 129 0082 0343     		orrs	r3, r3, r0
 130              		.loc 3 2135 0
 131 0084 43F00043 		orr	r3, r3, #-2147483648
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 132              		.loc 3 2132 0
 133 0088 C4F80034 		str	r3, [r4, #1024]
2136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
2137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
 134              		.loc 3 2137 0
 135 008c 8B68     		ldr	r3, [r1, #8]
 136 008e D3F80034 		ldr	r3, [r3, #1024]
 137              	.LVL14:
 138              	.LBE26:
 139              	.LBE25:
 140              	.LBE24:
  56:main_cm4.c    ****     PWM_CLOCK_Enable();
  57:main_cm4.c    ****     
  58:main_cm4.c    ****     //Initialize Bouton ISR
  59:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 141              		.loc 1 59 0
 142 0092 3B4C     		ldr	r4, .L5+8
 143 0094 3B49     		ldr	r1, .L5+12
 144 0096 2046     		mov	r0, r4
 145 0098 FFF7FEFF 		bl	Cy_SysInt_Init
 146              	.LVL15:
  60:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 147              		.loc 1 60 0
 148 009c B4F90030 		ldrsh	r3, [r4]
 149              	.LVL16:
 150              	.LBB27:
 151              	.LBB28:
 152              		.file 4 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 45


  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 46


  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 47


 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 48


 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 49


 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 50


 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 51


 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 52


 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 53


 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 54


 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 55


 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 56


 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 57


 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 58


 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 59


 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 60


 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 61


 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 62


 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 63


1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 64


1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 65


1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 66


1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 67


1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 68


1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 69


1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 70


1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 71


1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 72


1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 73


1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 74


1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 75


1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 153              		.loc 4 1776 0
 154 00a0 002B     		cmp	r3, #0
 155 00a2 08DB     		blt	.L2
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 156              		.loc 4 1778 0
 157 00a4 5A09     		lsrs	r2, r3, #5
 158 00a6 03F01F00 		and	r0, r3, #31
 159 00aa 0121     		movs	r1, #1
 160 00ac 8140     		lsls	r1, r1, r0
 161 00ae 6032     		adds	r2, r2, #96
 162 00b0 3548     		ldr	r0, .L5+16
 163 00b2 40F82210 		str	r1, [r0, r2, lsl #2]
 164              	.L2:
 165              	.LVL17:
 166              	.LBE28:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 76


 167              	.LBE27:
 168              	.LBB29:
 169              	.LBB30:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 170              		.loc 4 1687 0
 171 00b6 002B     		cmp	r3, #0
 172 00b8 08DB     		blt	.L3
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 173              		.loc 4 1689 0
 174 00ba 5909     		lsrs	r1, r3, #5
 175 00bc 03F01F03 		and	r3, r3, #31
 176              	.LVL18:
 177 00c0 0122     		movs	r2, #1
 178 00c2 02FA03F3 		lsl	r3, r2, r3
 179 00c6 304A     		ldr	r2, .L5+16
 180 00c8 42F82130 		str	r3, [r2, r1, lsl #2]
 181              	.L3:
 182              	.LVL19:
 183              	.LBE30:
 184              	.LBE29:
  61:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
  62:main_cm4.c    ****     
  63:main_cm4.c    ****     //Initialize system clock
  64:main_cm4.c    ****     SystemInit();
 185              		.loc 1 64 0
 186 00cc FFF7FEFF 		bl	SystemInit
 187              	.LVL20:
  65:main_cm4.c    ****     SystemCoreClockUpdate(); 
 188              		.loc 1 65 0
 189 00d0 FFF7FEFF 		bl	SystemCoreClockUpdate
 190              	.LVL21:
  66:main_cm4.c    ****    
  67:main_cm4.c    ****     //Initialize MAX30102
  68:main_cm4.c    ****     MAX30102Reset();
 191              		.loc 1 68 0
 192 00d4 FFF7FEFF 		bl	MAX30102Reset
 193              	.LVL22:
  69:main_cm4.c    ****     MAX30102Read(REG_INTR_STATUS_1);  //reset interrupt
 194              		.loc 1 69 0
 195 00d8 0020     		movs	r0, #0
 196 00da FFF7FEFF 		bl	MAX30102Read
 197              	.LVL23:
  70:main_cm4.c    ****     MAX30102Config();
 198              		.loc 1 70 0
 199 00de FFF7FEFF 		bl	MAX30102Config
 200              	.LVL24:
  71:main_cm4.c    ****     
  72:main_cm4.c    ****     //Taches Interface
  73:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 201              		.loc 1 73 0
 202 00e2 0121     		movs	r1, #1
 203 00e4 0846     		mov	r0, r1
 204 00e6 FFF7FEFF 		bl	UpdateDisplay
 205              	.LVL25:
  74:main_cm4.c    ****     xTaskCreate(Affichage_task, "Affichage", 500, NULL, 2, NULL);
 206              		.loc 1 74 0
 207 00ea 0024     		movs	r4, #0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 77


 208 00ec 0194     		str	r4, [sp, #4]
 209 00ee 0223     		movs	r3, #2
 210 00f0 0093     		str	r3, [sp]
 211 00f2 2346     		mov	r3, r4
 212 00f4 4FF4FA72 		mov	r2, #500
 213 00f8 2449     		ldr	r1, .L5+20
 214 00fa 2548     		ldr	r0, .L5+24
 215 00fc FFF7FEFF 		bl	xTaskCreate
 216              	.LVL26:
  75:main_cm4.c    ****     xTaskCreate(CapSense_task, "CapSense", 500, NULL, 1, NULL);
 217              		.loc 1 75 0
 218 0100 0194     		str	r4, [sp, #4]
 219 0102 0125     		movs	r5, #1
 220 0104 0095     		str	r5, [sp]
 221 0106 2346     		mov	r3, r4
 222 0108 4FF4FA72 		mov	r2, #500
 223 010c 2149     		ldr	r1, .L5+28
 224 010e 2248     		ldr	r0, .L5+32
 225 0110 FFF7FEFF 		bl	xTaskCreate
 226              	.LVL27:
  76:main_cm4.c    ****     xTaskCreate(DesactiverAlarme_task, "BOUTON", 500, NULL, 0, NULL);
 227              		.loc 1 76 0
 228 0114 0194     		str	r4, [sp, #4]
 229 0116 0094     		str	r4, [sp]
 230 0118 2346     		mov	r3, r4
 231 011a 4FF4FA72 		mov	r2, #500
 232 011e 1F49     		ldr	r1, .L5+36
 233 0120 1F48     		ldr	r0, .L5+40
 234 0122 FFF7FEFF 		bl	xTaskCreate
 235              	.LVL28:
  77:main_cm4.c    ****     xTaskCreate(ActiverAlarme_task, "Alarme", 500, NULL, 0, NULL);
 236              		.loc 1 77 0
 237 0126 0194     		str	r4, [sp, #4]
 238 0128 0094     		str	r4, [sp]
 239 012a 2346     		mov	r3, r4
 240 012c 4FF4FA72 		mov	r2, #500
 241 0130 1C49     		ldr	r1, .L5+44
 242 0132 1D48     		ldr	r0, .L5+48
 243 0134 FFF7FEFF 		bl	xTaskCreate
 244              	.LVL29:
  78:main_cm4.c    ****     
  79:main_cm4.c    ****     //Taches Communication
  80:main_cm4.c    ****     xTaskCreate(MAX30102Task, "MAX Task", 400,0,1,0);
 245              		.loc 1 80 0
 246 0138 0194     		str	r4, [sp, #4]
 247 013a 0095     		str	r5, [sp]
 248 013c 2346     		mov	r3, r4
 249 013e 4FF4C872 		mov	r2, #400
 250 0142 1A49     		ldr	r1, .L5+52
 251 0144 1A48     		ldr	r0, .L5+56
 252 0146 FFF7FEFF 		bl	xTaskCreate
 253              	.LVL30:
  81:main_cm4.c    ****     xTaskCreate(motionTask, "MMotion Task", 400,0,1,0);
 254              		.loc 1 81 0
 255 014a 0194     		str	r4, [sp, #4]
 256 014c 0095     		str	r5, [sp]
 257 014e 2346     		mov	r3, r4
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 78


 258 0150 4FF4C872 		mov	r2, #400
 259 0154 1749     		ldr	r1, .L5+60
 260 0156 1848     		ldr	r0, .L5+64
 261 0158 FFF7FEFF 		bl	xTaskCreate
 262              	.LVL31:
  82:main_cm4.c    ****     
  83:main_cm4.c    ****     //Taches Traitement
  84:main_cm4.c    ****     xTaskCreate(traitement_task, "Traitement", 500, NULL, 0, NULL);
 263              		.loc 1 84 0
 264 015c 0194     		str	r4, [sp, #4]
 265 015e 0094     		str	r4, [sp]
 266 0160 2346     		mov	r3, r4
 267 0162 4FF4FA72 		mov	r2, #500
 268 0166 1549     		ldr	r1, .L5+68
 269 0168 1548     		ldr	r0, .L5+72
 270 016a FFF7FEFF 		bl	xTaskCreate
 271              	.LVL32:
  85:main_cm4.c    **** 
  86:main_cm4.c    ****     vTaskStartScheduler();
 272              		.loc 1 86 0
 273 016e FFF7FEFF 		bl	vTaskStartScheduler
 274              	.LVL33:
  87:main_cm4.c    **** }
 275              		.loc 1 87 0
 276 0172 2046     		mov	r0, r4
 277 0174 03B0     		add	sp, sp, #12
 278              		.cfi_def_cfa_offset 12
 279              		@ sp needed
 280 0176 30BD     		pop	{r4, r5, pc}
 281              	.L6:
 282              		.align	2
 283              	.L5:
 284 0178 00000000 		.word	bouton_semph
 285 017c 00000000 		.word	cy_device
 286 0180 00000000 		.word	Bouton_ISR_cfg
 287 0184 00000000 		.word	isr_bouton
 288 0188 00E100E0 		.word	-536813312
 289 018c 00000000 		.word	.LC0
 290 0190 00000000 		.word	Affichage_task
 291 0194 0C000000 		.word	.LC1
 292 0198 00000000 		.word	CapSense_task
 293 019c 18000000 		.word	.LC2
 294 01a0 00000000 		.word	DesactiverAlarme_task
 295 01a4 20000000 		.word	.LC3
 296 01a8 00000000 		.word	ActiverAlarme_task
 297 01ac 28000000 		.word	.LC4
 298 01b0 00000000 		.word	MAX30102Task
 299 01b4 34000000 		.word	.LC5
 300 01b8 00000000 		.word	motionTask
 301 01bc 44000000 		.word	.LC6
 302 01c0 00000000 		.word	traitement_task
 303              		.cfi_endproc
 304              	.LFE726:
 305              		.size	main, .-main
 306              		.comm	IntensiteDELs,4,4
 307              		.comm	indexCommunication,2,2
 308              		.comm	flagTraitement,1,1
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 79


 309              		.comm	signal_IR_DC,2000,4
 310              		.comm	signal_Red_DC,2000,4
 311              		.comm	signal_IR_AC,2000,4
 312              		.comm	signal_Red_AC,2000,4
 313              		.comm	buffer_IR,4000,4
 314              		.comm	buffer_Red,4000,4
 315              		.comm	SpO2,2,2
 316              		.comm	BPM,2,2
 317              		.comm	vectorR,26500,4
 318              		.comm	AlarmeOnACC,1,1
 319              		.comm	AlarmeOnSpO2,1,1
 320              		.comm	AlarmeOnBPMmax,1,1
 321              		.comm	AlarmeOnBPMmin,1,1
 322              		.comm	estAppuye,1,1
 323              		.comm	bouton_semph,4,4
 324              		.comm	BPMmin,4,4
 325              		.comm	BPMmax,4,4
 326              		.comm	SpO2min,4,4
 327              		.comm	VraiValeurACC,4,4
 328              		.comm	VraiValeurBPM,4,4
 329              		.comm	VraiValeurSpO2,4,4
 330              		.comm	NumPage,4,4
 331              		.section	.rodata.str1.4,"aMS",%progbits,1
 332              		.align	2
 333              	.LC0:
 334 0000 41666669 		.ascii	"Affichage\000"
 334      63686167 
 334      6500
 335 000a 0000     		.space	2
 336              	.LC1:
 337 000c 43617053 		.ascii	"CapSense\000"
 337      656E7365 
 337      00
 338 0015 000000   		.space	3
 339              	.LC2:
 340 0018 424F5554 		.ascii	"BOUTON\000"
 340      4F4E00
 341 001f 00       		.space	1
 342              	.LC3:
 343 0020 416C6172 		.ascii	"Alarme\000"
 343      6D6500
 344 0027 00       		.space	1
 345              	.LC4:
 346 0028 4D415820 		.ascii	"MAX Task\000"
 346      5461736B 
 346      00
 347 0031 000000   		.space	3
 348              	.LC5:
 349 0034 4D4D6F74 		.ascii	"MMotion Task\000"
 349      696F6E20 
 349      5461736B 
 349      00
 350 0041 000000   		.space	3
 351              	.LC6:
 352 0044 54726169 		.ascii	"Traitement\000"
 352      74656D65 
 352      6E7400
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 80


 353              		.text
 354              	.Letext0:
 355              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 356              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 357              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 358              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_peri.h"
 359              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 360              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 361              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 362              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 363              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 364              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 365              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 366              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_pwm.h"
 367              		.file 17 "eInk Library\\cy_eink_library.h"
 368              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 369              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 370              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 371              		.file 21 "Generated_Source\\PSoC6/PWM_CLOCK.h"
 372              		.file 22 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 373              		.file 23 "Generated_Source\\PSoC6/PWM.h"
 374              		.file 24 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 375              		.file 25 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 376              		.file 26 "Generated_Source\\PSoC6/I2C_1.h"
 377              		.file 27 "Generated_Source\\PSoC6/UART_1.h"
 378              		.file 28 "Generated_Source\\PSoC6/I2C_2.h"
 379              		.file 29 "Interface.h"
 380              		.file 30 "Commun.h"
 381              		.file 31 "Generated_Source\\PSoC6/CapSense_Control.h"
 382              		.file 32 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 383              		.file 33 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 384              		.file 34 "./system_psoc6.h"
 385              		.file 35 "Communication.h"
 386              		.file 36 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 387              		.section	.debug_info,"",%progbits
 388              	.Ldebug_info0:
 389 0000 F91A0000 		.4byte	0x1af9
 390 0004 0400     		.2byte	0x4
 391 0006 00000000 		.4byte	.Ldebug_abbrev0
 392 000a 04       		.byte	0x4
 393 000b 01       		.uleb128 0x1
 394 000c 8B050000 		.4byte	.LASF476
 395 0010 0C       		.byte	0xc
 396 0011 AF000000 		.4byte	.LASF477
 397 0015 F0000000 		.4byte	.LASF478
 398 0019 00000000 		.4byte	.Ldebug_ranges0+0
 399 001d 00000000 		.4byte	0
 400 0021 00000000 		.4byte	.Ldebug_line0
 401 0025 02       		.uleb128 0x2
 402 0026 02       		.byte	0x2
 403 0027 E6030000 		.4byte	0x3e6
 404 002b 05       		.byte	0x5
 405 002c 24       		.byte	0x24
 406 002d E6030000 		.4byte	0x3e6
 407 0031 03       		.uleb128 0x3
 408 0032 6A1E0000 		.4byte	.LASF0
 409 0036 71       		.sleb128 -15
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 81


 410 0037 03       		.uleb128 0x3
 411 0038 28180000 		.4byte	.LASF1
 412 003c 72       		.sleb128 -14
 413 003d 03       		.uleb128 0x3
 414 003e EA1E0000 		.4byte	.LASF2
 415 0042 73       		.sleb128 -13
 416 0043 03       		.uleb128 0x3
 417 0044 E4060000 		.4byte	.LASF3
 418 0048 74       		.sleb128 -12
 419 0049 03       		.uleb128 0x3
 420 004a A2120000 		.4byte	.LASF4
 421 004e 75       		.sleb128 -11
 422 004f 03       		.uleb128 0x3
 423 0050 741C0000 		.4byte	.LASF5
 424 0054 76       		.sleb128 -10
 425 0055 03       		.uleb128 0x3
 426 0056 FC1C0000 		.4byte	.LASF6
 427 005a 7B       		.sleb128 -5
 428 005b 03       		.uleb128 0x3
 429 005c 621C0000 		.4byte	.LASF7
 430 0060 7C       		.sleb128 -4
 431 0061 03       		.uleb128 0x3
 432 0062 2F130000 		.4byte	.LASF8
 433 0066 7E       		.sleb128 -2
 434 0067 03       		.uleb128 0x3
 435 0068 0A1B0000 		.4byte	.LASF9
 436 006c 7F       		.sleb128 -1
 437 006d 04       		.uleb128 0x4
 438 006e 7C200000 		.4byte	.LASF10
 439 0072 00       		.byte	0
 440 0073 04       		.uleb128 0x4
 441 0074 05080000 		.4byte	.LASF11
 442 0078 01       		.byte	0x1
 443 0079 04       		.uleb128 0x4
 444 007a F6030000 		.4byte	.LASF12
 445 007e 02       		.byte	0x2
 446 007f 04       		.uleb128 0x4
 447 0080 FB190000 		.4byte	.LASF13
 448 0084 03       		.byte	0x3
 449 0085 04       		.uleb128 0x4
 450 0086 FA0D0000 		.4byte	.LASF14
 451 008a 04       		.byte	0x4
 452 008b 04       		.uleb128 0x4
 453 008c 38190000 		.4byte	.LASF15
 454 0090 05       		.byte	0x5
 455 0091 04       		.uleb128 0x4
 456 0092 FF080000 		.4byte	.LASF16
 457 0096 06       		.byte	0x6
 458 0097 04       		.uleb128 0x4
 459 0098 82070000 		.4byte	.LASF17
 460 009c 07       		.byte	0x7
 461 009d 04       		.uleb128 0x4
 462 009e 8B190000 		.4byte	.LASF18
 463 00a2 08       		.byte	0x8
 464 00a3 04       		.uleb128 0x4
 465 00a4 670D0000 		.4byte	.LASF19
 466 00a8 09       		.byte	0x9
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 82


 467 00a9 04       		.uleb128 0x4
 468 00aa 160E0000 		.4byte	.LASF20
 469 00ae 0A       		.byte	0xa
 470 00af 04       		.uleb128 0x4
 471 00b0 970A0000 		.4byte	.LASF21
 472 00b4 0B       		.byte	0xb
 473 00b5 04       		.uleb128 0x4
 474 00b6 5A170000 		.4byte	.LASF22
 475 00ba 0C       		.byte	0xc
 476 00bb 04       		.uleb128 0x4
 477 00bc 9E070000 		.4byte	.LASF23
 478 00c0 0D       		.byte	0xd
 479 00c1 04       		.uleb128 0x4
 480 00c2 1B190000 		.4byte	.LASF24
 481 00c6 0E       		.byte	0xe
 482 00c7 04       		.uleb128 0x4
 483 00c8 32000000 		.4byte	.LASF25
 484 00cc 0F       		.byte	0xf
 485 00cd 04       		.uleb128 0x4
 486 00ce 351E0000 		.4byte	.LASF26
 487 00d2 10       		.byte	0x10
 488 00d3 04       		.uleb128 0x4
 489 00d4 82040000 		.4byte	.LASF27
 490 00d8 11       		.byte	0x11
 491 00d9 04       		.uleb128 0x4
 492 00da CF060000 		.4byte	.LASF28
 493 00de 12       		.byte	0x12
 494 00df 04       		.uleb128 0x4
 495 00e0 A4100000 		.4byte	.LASF29
 496 00e4 13       		.byte	0x13
 497 00e5 04       		.uleb128 0x4
 498 00e6 DA030000 		.4byte	.LASF30
 499 00ea 14       		.byte	0x14
 500 00eb 04       		.uleb128 0x4
 501 00ec 25210000 		.4byte	.LASF31
 502 00f0 15       		.byte	0x15
 503 00f1 04       		.uleb128 0x4
 504 00f2 420E0000 		.4byte	.LASF32
 505 00f6 16       		.byte	0x16
 506 00f7 04       		.uleb128 0x4
 507 00f8 63030000 		.4byte	.LASF33
 508 00fc 17       		.byte	0x17
 509 00fd 04       		.uleb128 0x4
 510 00fe 77170000 		.4byte	.LASF34
 511 0102 18       		.byte	0x18
 512 0103 04       		.uleb128 0x4
 513 0104 D1110000 		.4byte	.LASF35
 514 0108 19       		.byte	0x19
 515 0109 04       		.uleb128 0x4
 516 010a FB150000 		.4byte	.LASF36
 517 010e 1A       		.byte	0x1a
 518 010f 04       		.uleb128 0x4
 519 0110 8F0B0000 		.4byte	.LASF37
 520 0114 1B       		.byte	0x1b
 521 0115 04       		.uleb128 0x4
 522 0116 BE210000 		.4byte	.LASF38
 523 011a 1C       		.byte	0x1c
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 83


 524 011b 04       		.uleb128 0x4
 525 011c 53020000 		.4byte	.LASF39
 526 0120 1D       		.byte	0x1d
 527 0121 04       		.uleb128 0x4
 528 0122 EA100000 		.4byte	.LASF40
 529 0126 1E       		.byte	0x1e
 530 0127 04       		.uleb128 0x4
 531 0128 C60E0000 		.4byte	.LASF41
 532 012c 1F       		.byte	0x1f
 533 012d 04       		.uleb128 0x4
 534 012e A6110000 		.4byte	.LASF42
 535 0132 20       		.byte	0x20
 536 0133 04       		.uleb128 0x4
 537 0134 DA0A0000 		.4byte	.LASF43
 538 0138 21       		.byte	0x21
 539 0139 04       		.uleb128 0x4
 540 013a CE1F0000 		.4byte	.LASF44
 541 013e 22       		.byte	0x22
 542 013f 04       		.uleb128 0x4
 543 0140 830F0000 		.4byte	.LASF45
 544 0144 23       		.byte	0x23
 545 0145 04       		.uleb128 0x4
 546 0146 A7020000 		.4byte	.LASF46
 547 014a 24       		.byte	0x24
 548 014b 04       		.uleb128 0x4
 549 014c FE180000 		.4byte	.LASF47
 550 0150 25       		.byte	0x25
 551 0151 04       		.uleb128 0x4
 552 0152 70090000 		.4byte	.LASF48
 553 0156 26       		.byte	0x26
 554 0157 04       		.uleb128 0x4
 555 0158 4D1E0000 		.4byte	.LASF49
 556 015c 27       		.byte	0x27
 557 015d 04       		.uleb128 0x4
 558 015e 52200000 		.4byte	.LASF50
 559 0162 28       		.byte	0x28
 560 0163 04       		.uleb128 0x4
 561 0164 FE090000 		.4byte	.LASF51
 562 0168 29       		.byte	0x29
 563 0169 04       		.uleb128 0x4
 564 016a 6B130000 		.4byte	.LASF52
 565 016e 2A       		.byte	0x2a
 566 016f 04       		.uleb128 0x4
 567 0170 DC190000 		.4byte	.LASF53
 568 0174 2B       		.byte	0x2b
 569 0175 04       		.uleb128 0x4
 570 0176 88010000 		.4byte	.LASF54
 571 017a 2C       		.byte	0x2c
 572 017b 04       		.uleb128 0x4
 573 017c 63080000 		.4byte	.LASF55
 574 0180 2D       		.byte	0x2d
 575 0181 04       		.uleb128 0x4
 576 0182 1E120000 		.4byte	.LASF56
 577 0186 2E       		.byte	0x2e
 578 0187 04       		.uleb128 0x4
 579 0188 83180000 		.4byte	.LASF57
 580 018c 2F       		.byte	0x2f
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 84


 581 018d 04       		.uleb128 0x4
 582 018e F7210000 		.4byte	.LASF58
 583 0192 30       		.byte	0x30
 584 0193 04       		.uleb128 0x4
 585 0194 03200000 		.4byte	.LASF59
 586 0198 31       		.byte	0x31
 587 0199 04       		.uleb128 0x4
 588 019a BD1A0000 		.4byte	.LASF60
 589 019e 32       		.byte	0x32
 590 019f 04       		.uleb128 0x4
 591 01a0 ED0C0000 		.4byte	.LASF61
 592 01a4 33       		.byte	0x33
 593 01a5 04       		.uleb128 0x4
 594 01a6 20220000 		.4byte	.LASF62
 595 01aa 34       		.byte	0x34
 596 01ab 04       		.uleb128 0x4
 597 01ac 20140000 		.4byte	.LASF63
 598 01b0 35       		.byte	0x35
 599 01b1 04       		.uleb128 0x4
 600 01b2 21080000 		.4byte	.LASF64
 601 01b6 36       		.byte	0x36
 602 01b7 04       		.uleb128 0x4
 603 01b8 A21D0000 		.4byte	.LASF65
 604 01bc 37       		.byte	0x37
 605 01bd 04       		.uleb128 0x4
 606 01be DE0D0000 		.4byte	.LASF66
 607 01c2 38       		.byte	0x38
 608 01c3 04       		.uleb128 0x4
 609 01c4 55010000 		.4byte	.LASF67
 610 01c8 39       		.byte	0x39
 611 01c9 04       		.uleb128 0x4
 612 01ca CE1E0000 		.4byte	.LASF68
 613 01ce 3A       		.byte	0x3a
 614 01cf 04       		.uleb128 0x4
 615 01d0 451D0000 		.4byte	.LASF69
 616 01d4 3B       		.byte	0x3b
 617 01d5 04       		.uleb128 0x4
 618 01d6 2F0D0000 		.4byte	.LASF70
 619 01da 3C       		.byte	0x3c
 620 01db 04       		.uleb128 0x4
 621 01dc A2200000 		.4byte	.LASF71
 622 01e0 3D       		.byte	0x3d
 623 01e1 04       		.uleb128 0x4
 624 01e2 4B000000 		.4byte	.LASF72
 625 01e6 3E       		.byte	0x3e
 626 01e7 04       		.uleb128 0x4
 627 01e8 19040000 		.4byte	.LASF73
 628 01ec 3F       		.byte	0x3f
 629 01ed 04       		.uleb128 0x4
 630 01ee 171A0000 		.4byte	.LASF74
 631 01f2 40       		.byte	0x40
 632 01f3 04       		.uleb128 0x4
 633 01f4 6C150000 		.4byte	.LASF75
 634 01f8 41       		.byte	0x41
 635 01f9 04       		.uleb128 0x4
 636 01fa 3D030000 		.4byte	.LASF76
 637 01fe 42       		.byte	0x42
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 85


 638 01ff 04       		.uleb128 0x4
 639 0200 241B0000 		.4byte	.LASF77
 640 0204 43       		.byte	0x43
 641 0205 04       		.uleb128 0x4
 642 0206 FF0E0000 		.4byte	.LASF78
 643 020a 44       		.byte	0x44
 644 020b 04       		.uleb128 0x4
 645 020c EF200000 		.4byte	.LASF79
 646 0210 45       		.byte	0x45
 647 0211 04       		.uleb128 0x4
 648 0212 79140000 		.4byte	.LASF80
 649 0216 46       		.byte	0x46
 650 0217 04       		.uleb128 0x4
 651 0218 B21E0000 		.4byte	.LASF81
 652 021c 47       		.byte	0x47
 653 021d 04       		.uleb128 0x4
 654 021e 97210000 		.4byte	.LASF82
 655 0222 48       		.byte	0x48
 656 0223 04       		.uleb128 0x4
 657 0224 740E0000 		.4byte	.LASF83
 658 0228 49       		.byte	0x49
 659 0229 04       		.uleb128 0x4
 660 022a C5010000 		.4byte	.LASF84
 661 022e 4A       		.byte	0x4a
 662 022f 04       		.uleb128 0x4
 663 0230 E3130000 		.4byte	.LASF85
 664 0234 4B       		.byte	0x4b
 665 0235 04       		.uleb128 0x4
 666 0236 95140000 		.4byte	.LASF86
 667 023a 4C       		.byte	0x4c
 668 023b 04       		.uleb128 0x4
 669 023c CB080000 		.4byte	.LASF87
 670 0240 4D       		.byte	0x4d
 671 0241 04       		.uleb128 0x4
 672 0242 54190000 		.4byte	.LASF88
 673 0246 4E       		.byte	0x4e
 674 0247 04       		.uleb128 0x4
 675 0248 960E0000 		.4byte	.LASF89
 676 024c 4F       		.byte	0x4f
 677 024d 04       		.uleb128 0x4
 678 024e 1E020000 		.4byte	.LASF90
 679 0252 50       		.byte	0x50
 680 0253 04       		.uleb128 0x4
 681 0254 D2170000 		.4byte	.LASF91
 682 0258 51       		.byte	0x51
 683 0259 04       		.uleb128 0x4
 684 025a 6C1D0000 		.4byte	.LASF92
 685 025e 52       		.byte	0x52
 686 025f 04       		.uleb128 0x4
 687 0260 1E200000 		.4byte	.LASF93
 688 0264 53       		.byte	0x53
 689 0265 04       		.uleb128 0x4
 690 0266 61210000 		.4byte	.LASF94
 691 026a 54       		.byte	0x54
 692 026b 04       		.uleb128 0x4
 693 026c A00F0000 		.4byte	.LASF95
 694 0270 55       		.byte	0x55
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 86


 695 0271 04       		.uleb128 0x4
 696 0272 C3130000 		.4byte	.LASF96
 697 0276 56       		.byte	0x56
 698 0277 04       		.uleb128 0x4
 699 0278 D4070000 		.4byte	.LASF97
 700 027c 57       		.byte	0x57
 701 027d 04       		.uleb128 0x4
 702 027e 3C220000 		.4byte	.LASF98
 703 0282 58       		.byte	0x58
 704 0283 04       		.uleb128 0x4
 705 0284 DB150000 		.4byte	.LASF99
 706 0288 59       		.byte	0x59
 707 0289 04       		.uleb128 0x4
 708 028a 7D210000 		.4byte	.LASF100
 709 028e 5A       		.byte	0x5a
 710 028f 04       		.uleb128 0x4
 711 0290 04120000 		.4byte	.LASF101
 712 0294 5B       		.byte	0x5b
 713 0295 04       		.uleb128 0x4
 714 0296 39050000 		.4byte	.LASF102
 715 029a 5C       		.byte	0x5c
 716 029b 04       		.uleb128 0x4
 717 029c 671B0000 		.4byte	.LASF103
 718 02a0 5D       		.byte	0x5d
 719 02a1 04       		.uleb128 0x4
 720 02a2 CE0B0000 		.4byte	.LASF104
 721 02a6 5E       		.byte	0x5e
 722 02a7 04       		.uleb128 0x4
 723 02a8 0B210000 		.4byte	.LASF105
 724 02ac 5F       		.byte	0x5f
 725 02ad 04       		.uleb128 0x4
 726 02ae B2140000 		.4byte	.LASF106
 727 02b2 60       		.byte	0x60
 728 02b3 04       		.uleb128 0x4
 729 02b4 A5040000 		.4byte	.LASF107
 730 02b8 61       		.byte	0x61
 731 02b9 04       		.uleb128 0x4
 732 02ba 841C0000 		.4byte	.LASF108
 733 02be 62       		.byte	0x62
 734 02bf 04       		.uleb128 0x4
 735 02c0 BD0C0000 		.4byte	.LASF109
 736 02c4 63       		.byte	0x63
 737 02c5 04       		.uleb128 0x4
 738 02c6 66220000 		.4byte	.LASF110
 739 02ca 64       		.byte	0x64
 740 02cb 04       		.uleb128 0x4
 741 02cc 17160000 		.4byte	.LASF111
 742 02d0 65       		.byte	0x65
 743 02d1 04       		.uleb128 0x4
 744 02d2 130A0000 		.4byte	.LASF112
 745 02d6 66       		.byte	0x66
 746 02d7 04       		.uleb128 0x4
 747 02d8 CC1B0000 		.4byte	.LASF113
 748 02dc 67       		.byte	0x67
 749 02dd 04       		.uleb128 0x4
 750 02de DB0F0000 		.4byte	.LASF114
 751 02e2 68       		.byte	0x68
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 87


 752 02e3 04       		.uleb128 0x4
 753 02e4 EC020000 		.4byte	.LASF115
 754 02e8 69       		.byte	0x69
 755 02e9 04       		.uleb128 0x4
 756 02ea 2D150000 		.4byte	.LASF116
 757 02ee 6A       		.byte	0x6a
 758 02ef 04       		.uleb128 0x4
 759 02f0 0B100000 		.4byte	.LASF117
 760 02f4 6B       		.byte	0x6b
 761 02f5 04       		.uleb128 0x4
 762 02f6 8E1F0000 		.4byte	.LASF118
 763 02fa 6C       		.byte	0x6c
 764 02fb 04       		.uleb128 0x4
 765 02fc 80130000 		.4byte	.LASF119
 766 0300 6D       		.byte	0x6d
 767 0301 04       		.uleb128 0x4
 768 0302 B40A0000 		.4byte	.LASF120
 769 0306 6E       		.byte	0x6e
 770 0307 04       		.uleb128 0x4
 771 0308 E11C0000 		.4byte	.LASF121
 772 030c 6F       		.byte	0x6f
 773 030d 04       		.uleb128 0x4
 774 030e 4C0D0000 		.4byte	.LASF122
 775 0312 70       		.byte	0x70
 776 0313 04       		.uleb128 0x4
 777 0314 86000000 		.4byte	.LASF123
 778 0318 71       		.byte	0x71
 779 0319 04       		.uleb128 0x4
 780 031a A4160000 		.4byte	.LASF124
 781 031e 72       		.byte	0x72
 782 031f 04       		.uleb128 0x4
 783 0320 08070000 		.4byte	.LASF125
 784 0324 73       		.byte	0x73
 785 0325 04       		.uleb128 0x4
 786 0326 471C0000 		.4byte	.LASF126
 787 032a 74       		.byte	0x74
 788 032b 04       		.uleb128 0x4
 789 032c 57100000 		.4byte	.LASF127
 790 0330 75       		.byte	0x75
 791 0331 04       		.uleb128 0x4
 792 0332 971E0000 		.4byte	.LASF128
 793 0336 76       		.byte	0x76
 794 0337 04       		.uleb128 0x4
 795 0338 67040000 		.4byte	.LASF129
 796 033c 77       		.byte	0x77
 797 033d 04       		.uleb128 0x4
 798 033e 771A0000 		.4byte	.LASF130
 799 0342 78       		.byte	0x78
 800 0343 04       		.uleb128 0x4
 801 0344 050B0000 		.4byte	.LASF131
 802 0348 79       		.byte	0x79
 803 0349 04       		.uleb128 0x4
 804 034a F31D0000 		.4byte	.LASF132
 805 034e 7A       		.byte	0x7a
 806 034f 04       		.uleb128 0x4
 807 0350 FB120000 		.4byte	.LASF133
 808 0354 7B       		.byte	0x7b
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 88


 809 0355 04       		.uleb128 0x4
 810 0356 23070000 		.4byte	.LASF134
 811 035a 7C       		.byte	0x7c
 812 035b 04       		.uleb128 0x4
 813 035c 9E1C0000 		.4byte	.LASF135
 814 0360 7D       		.byte	0x7d
 815 0361 04       		.uleb128 0x4
 816 0362 D70C0000 		.4byte	.LASF136
 817 0366 7E       		.byte	0x7e
 818 0367 04       		.uleb128 0x4
 819 0368 00000000 		.4byte	.LASF137
 820 036c 7F       		.byte	0x7f
 821 036d 04       		.uleb128 0x4
 822 036e 31160000 		.4byte	.LASF138
 823 0372 80       		.byte	0x80
 824 0373 04       		.uleb128 0x4
 825 0374 B9060000 		.4byte	.LASF139
 826 0378 81       		.byte	0x81
 827 0379 04       		.uleb128 0x4
 828 037a 1C030000 		.4byte	.LASF140
 829 037e 82       		.byte	0x82
 830 037f 04       		.uleb128 0x4
 831 0380 F50F0000 		.4byte	.LASF141
 832 0384 83       		.byte	0x83
 833 0385 04       		.uleb128 0x4
 834 0386 CF000000 		.4byte	.LASF142
 835 038a 84       		.byte	0x84
 836 038b 04       		.uleb128 0x4
 837 038c 780B0000 		.4byte	.LASF143
 838 0390 85       		.byte	0x85
 839 0391 04       		.uleb128 0x4
 840 0392 D9180000 		.4byte	.LASF144
 841 0396 86       		.byte	0x86
 842 0397 04       		.uleb128 0x4
 843 0398 25100000 		.4byte	.LASF145
 844 039c 87       		.byte	0x87
 845 039d 04       		.uleb128 0x4
 846 039e 3E060000 		.4byte	.LASF146
 847 03a2 88       		.byte	0x88
 848 03a3 04       		.uleb128 0x4
 849 03a4 BF160000 		.4byte	.LASF147
 850 03a8 89       		.byte	0x89
 851 03a9 04       		.uleb128 0x4
 852 03aa 0C1F0000 		.4byte	.LASF148
 853 03ae 8A       		.byte	0x8a
 854 03af 04       		.uleb128 0x4
 855 03b0 680C0000 		.4byte	.LASF149
 856 03b4 8B       		.byte	0x8b
 857 03b5 04       		.uleb128 0x4
 858 03b6 140D0000 		.4byte	.LASF150
 859 03ba 8C       		.byte	0x8c
 860 03bb 04       		.uleb128 0x4
 861 03bc 560A0000 		.4byte	.LASF151
 862 03c0 8D       		.byte	0x8d
 863 03c1 04       		.uleb128 0x4
 864 03c2 A7180000 		.4byte	.LASF152
 865 03c6 8E       		.byte	0x8e
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 89


 866 03c7 04       		.uleb128 0x4
 867 03c8 3B130000 		.4byte	.LASF153
 868 03cc 8F       		.byte	0x8f
 869 03cd 04       		.uleb128 0x4
 870 03ce E8080000 		.4byte	.LASF154
 871 03d2 90       		.byte	0x90
 872 03d3 04       		.uleb128 0x4
 873 03d4 A7190000 		.4byte	.LASF155
 874 03d8 91       		.byte	0x91
 875 03d9 04       		.uleb128 0x4
 876 03da A40C0000 		.4byte	.LASF156
 877 03de 92       		.byte	0x92
 878 03df 04       		.uleb128 0x4
 879 03e0 E20E0000 		.4byte	.LASF157
 880 03e4 F0       		.byte	0xf0
 881 03e5 00       		.byte	0
 882 03e6 05       		.uleb128 0x5
 883 03e7 02       		.byte	0x2
 884 03e8 05       		.byte	0x5
 885 03e9 E6000000 		.4byte	.LASF158
 886 03ed 06       		.uleb128 0x6
 887 03ee 4C0B0000 		.4byte	.LASF160
 888 03f2 05       		.byte	0x5
 889 03f3 F4       		.byte	0xf4
 890 03f4 25000000 		.4byte	0x25
 891 03f8 05       		.uleb128 0x5
 892 03f9 01       		.byte	0x1
 893 03fa 06       		.byte	0x6
 894 03fb F91E0000 		.4byte	.LASF159
 895 03ff 06       		.uleb128 0x6
 896 0400 D2190000 		.4byte	.LASF161
 897 0404 06       		.byte	0x6
 898 0405 1D       		.byte	0x1d
 899 0406 0A040000 		.4byte	0x40a
 900 040a 05       		.uleb128 0x5
 901 040b 01       		.byte	0x1
 902 040c 08       		.byte	0x8
 903 040d B41C0000 		.4byte	.LASF162
 904 0411 06       		.uleb128 0x6
 905 0412 6C060000 		.4byte	.LASF163
 906 0416 06       		.byte	0x6
 907 0417 29       		.byte	0x29
 908 0418 E6030000 		.4byte	0x3e6
 909 041c 06       		.uleb128 0x6
 910 041d B50D0000 		.4byte	.LASF164
 911 0421 06       		.byte	0x6
 912 0422 2B       		.byte	0x2b
 913 0423 27040000 		.4byte	0x427
 914 0427 05       		.uleb128 0x5
 915 0428 02       		.byte	0x2
 916 0429 07       		.byte	0x7
 917 042a 47150000 		.4byte	.LASF165
 918 042e 06       		.uleb128 0x6
 919 042f 59030000 		.4byte	.LASF166
 920 0433 06       		.byte	0x6
 921 0434 3F       		.byte	0x3f
 922 0435 39040000 		.4byte	0x439
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 90


 923 0439 05       		.uleb128 0x5
 924 043a 04       		.byte	0x4
 925 043b 05       		.byte	0x5
 926 043c C9170000 		.4byte	.LASF167
 927 0440 06       		.uleb128 0x6
 928 0441 C21C0000 		.4byte	.LASF168
 929 0445 06       		.byte	0x6
 930 0446 41       		.byte	0x41
 931 0447 4B040000 		.4byte	0x44b
 932 044b 05       		.uleb128 0x5
 933 044c 04       		.byte	0x4
 934 044d 07       		.byte	0x7
 935 044e 4E1B0000 		.4byte	.LASF169
 936 0452 05       		.uleb128 0x5
 937 0453 08       		.byte	0x8
 938 0454 05       		.byte	0x5
 939 0455 70110000 		.4byte	.LASF170
 940 0459 05       		.uleb128 0x5
 941 045a 08       		.byte	0x8
 942 045b 07       		.byte	0x7
 943 045c 2B090000 		.4byte	.LASF171
 944 0460 07       		.uleb128 0x7
 945 0461 04       		.byte	0x4
 946 0462 05       		.byte	0x5
 947 0463 696E7400 		.ascii	"int\000"
 948 0467 05       		.uleb128 0x5
 949 0468 04       		.byte	0x4
 950 0469 07       		.byte	0x7
 951 046a 7C020000 		.4byte	.LASF172
 952 046e 06       		.uleb128 0x6
 953 046f 3C100000 		.4byte	.LASF173
 954 0473 07       		.byte	0x7
 955 0474 18       		.byte	0x18
 956 0475 FF030000 		.4byte	0x3ff
 957 0479 06       		.uleb128 0x6
 958 047a B0080000 		.4byte	.LASF174
 959 047e 07       		.byte	0x7
 960 047f 20       		.byte	0x20
 961 0480 11040000 		.4byte	0x411
 962 0484 06       		.uleb128 0x6
 963 0485 89150000 		.4byte	.LASF175
 964 0489 07       		.byte	0x7
 965 048a 24       		.byte	0x24
 966 048b 1C040000 		.4byte	0x41c
 967 048f 06       		.uleb128 0x6
 968 0490 A61B0000 		.4byte	.LASF176
 969 0494 07       		.byte	0x7
 970 0495 2C       		.byte	0x2c
 971 0496 2E040000 		.4byte	0x42e
 972 049a 06       		.uleb128 0x6
 973 049b C4020000 		.4byte	.LASF177
 974 049f 07       		.byte	0x7
 975 04a0 30       		.byte	0x30
 976 04a1 40040000 		.4byte	0x440
 977 04a5 08       		.uleb128 0x8
 978 04a6 040E     		.2byte	0xe04
 979 04a8 04       		.byte	0x4
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 91


 980 04a9 9601     		.2byte	0x196
 981 04ab 61050000 		.4byte	0x561
 982 04af 09       		.uleb128 0x9
 983 04b0 CF070000 		.4byte	.LASF178
 984 04b4 04       		.byte	0x4
 985 04b5 9801     		.2byte	0x198
 986 04b7 7D050000 		.4byte	0x57d
 987 04bb 00       		.byte	0
 988 04bc 09       		.uleb128 0x9
 989 04bd 16170000 		.4byte	.LASF179
 990 04c1 04       		.byte	0x4
 991 04c2 9901     		.2byte	0x199
 992 04c4 82050000 		.4byte	0x582
 993 04c8 20       		.byte	0x20
 994 04c9 09       		.uleb128 0x9
 995 04ca C31D0000 		.4byte	.LASF180
 996 04ce 04       		.byte	0x4
 997 04cf 9A01     		.2byte	0x19a
 998 04d1 92050000 		.4byte	0x592
 999 04d5 80       		.byte	0x80
 1000 04d6 09       		.uleb128 0x9
 1001 04d7 811B0000 		.4byte	.LASF181
 1002 04db 04       		.byte	0x4
 1003 04dc 9B01     		.2byte	0x19b
 1004 04de 82050000 		.4byte	0x582
 1005 04e2 A0       		.byte	0xa0
 1006 04e3 0A       		.uleb128 0xa
 1007 04e4 BE1D0000 		.4byte	.LASF182
 1008 04e8 04       		.byte	0x4
 1009 04e9 9C01     		.2byte	0x19c
 1010 04eb 97050000 		.4byte	0x597
 1011 04ef 0001     		.2byte	0x100
 1012 04f1 0A       		.uleb128 0xa
 1013 04f2 32170000 		.4byte	.LASF183
 1014 04f6 04       		.byte	0x4
 1015 04f7 9D01     		.2byte	0x19d
 1016 04f9 82050000 		.4byte	0x582
 1017 04fd 2001     		.2byte	0x120
 1018 04ff 0A       		.uleb128 0xa
 1019 0500 66140000 		.4byte	.LASF184
 1020 0504 04       		.byte	0x4
 1021 0505 9E01     		.2byte	0x19e
 1022 0507 9C050000 		.4byte	0x59c
 1023 050b 8001     		.2byte	0x180
 1024 050d 0A       		.uleb128 0xa
 1025 050e 3C170000 		.4byte	.LASF185
 1026 0512 04       		.byte	0x4
 1027 0513 9F01     		.2byte	0x19f
 1028 0515 82050000 		.4byte	0x582
 1029 0519 A001     		.2byte	0x1a0
 1030 051b 0A       		.uleb128 0xa
 1031 051c 091E0000 		.4byte	.LASF186
 1032 0520 04       		.byte	0x4
 1033 0521 A001     		.2byte	0x1a0
 1034 0523 A1050000 		.4byte	0x5a1
 1035 0527 0002     		.2byte	0x200
 1036 0529 0A       		.uleb128 0xa
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 92


 1037 052a 46170000 		.4byte	.LASF187
 1038 052e 04       		.byte	0x4
 1039 052f A101     		.2byte	0x1a1
 1040 0531 A6050000 		.4byte	0x5a6
 1041 0535 2002     		.2byte	0x220
 1042 0537 0B       		.uleb128 0xb
 1043 0538 495000   		.ascii	"IP\000"
 1044 053b 04       		.byte	0x4
 1045 053c A201     		.2byte	0x1a2
 1046 053e CB050000 		.4byte	0x5cb
 1047 0542 0003     		.2byte	0x300
 1048 0544 0A       		.uleb128 0xa
 1049 0545 50170000 		.4byte	.LASF188
 1050 0549 04       		.byte	0x4
 1051 054a A301     		.2byte	0x1a3
 1052 054c D0050000 		.4byte	0x5d0
 1053 0550 F003     		.2byte	0x3f0
 1054 0552 0A       		.uleb128 0xa
 1055 0553 47160000 		.4byte	.LASF189
 1056 0557 04       		.byte	0x4
 1057 0558 A401     		.2byte	0x1a4
 1058 055a 78050000 		.4byte	0x578
 1059 055e 000E     		.2byte	0xe00
 1060 0560 00       		.byte	0
 1061 0561 0C       		.uleb128 0xc
 1062 0562 78050000 		.4byte	0x578
 1063 0566 71050000 		.4byte	0x571
 1064 056a 0D       		.uleb128 0xd
 1065 056b 71050000 		.4byte	0x571
 1066 056f 07       		.byte	0x7
 1067 0570 00       		.byte	0
 1068 0571 05       		.uleb128 0x5
 1069 0572 04       		.byte	0x4
 1070 0573 07       		.byte	0x7
 1071 0574 D6160000 		.4byte	.LASF190
 1072 0578 0E       		.uleb128 0xe
 1073 0579 9A040000 		.4byte	0x49a
 1074 057d 0E       		.uleb128 0xe
 1075 057e 61050000 		.4byte	0x561
 1076 0582 0C       		.uleb128 0xc
 1077 0583 9A040000 		.4byte	0x49a
 1078 0587 92050000 		.4byte	0x592
 1079 058b 0D       		.uleb128 0xd
 1080 058c 71050000 		.4byte	0x571
 1081 0590 17       		.byte	0x17
 1082 0591 00       		.byte	0
 1083 0592 0E       		.uleb128 0xe
 1084 0593 61050000 		.4byte	0x561
 1085 0597 0E       		.uleb128 0xe
 1086 0598 61050000 		.4byte	0x561
 1087 059c 0E       		.uleb128 0xe
 1088 059d 61050000 		.4byte	0x561
 1089 05a1 0E       		.uleb128 0xe
 1090 05a2 61050000 		.4byte	0x561
 1091 05a6 0C       		.uleb128 0xc
 1092 05a7 9A040000 		.4byte	0x49a
 1093 05ab B6050000 		.4byte	0x5b6
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 93


 1094 05af 0D       		.uleb128 0xd
 1095 05b0 71050000 		.4byte	0x571
 1096 05b4 37       		.byte	0x37
 1097 05b5 00       		.byte	0
 1098 05b6 0C       		.uleb128 0xc
 1099 05b7 C6050000 		.4byte	0x5c6
 1100 05bb C6050000 		.4byte	0x5c6
 1101 05bf 0D       		.uleb128 0xd
 1102 05c0 71050000 		.4byte	0x571
 1103 05c4 EF       		.byte	0xef
 1104 05c5 00       		.byte	0
 1105 05c6 0E       		.uleb128 0xe
 1106 05c7 6E040000 		.4byte	0x46e
 1107 05cb 0E       		.uleb128 0xe
 1108 05cc B6050000 		.4byte	0x5b6
 1109 05d0 0C       		.uleb128 0xc
 1110 05d1 9A040000 		.4byte	0x49a
 1111 05d5 E1050000 		.4byte	0x5e1
 1112 05d9 0F       		.uleb128 0xf
 1113 05da 71050000 		.4byte	0x571
 1114 05de 8302     		.2byte	0x283
 1115 05e0 00       		.byte	0
 1116 05e1 10       		.uleb128 0x10
 1117 05e2 F1190000 		.4byte	.LASF191
 1118 05e6 04       		.byte	0x4
 1119 05e7 A501     		.2byte	0x1a5
 1120 05e9 A5040000 		.4byte	0x4a5
 1121 05ed 11       		.uleb128 0x11
 1122 05ee 78050000 		.4byte	0x578
 1123 05f2 0C       		.uleb128 0xc
 1124 05f3 78050000 		.4byte	0x578
 1125 05f7 02060000 		.4byte	0x602
 1126 05fb 0D       		.uleb128 0xd
 1127 05fc 71050000 		.4byte	0x571
 1128 0600 7F       		.byte	0x7f
 1129 0601 00       		.byte	0
 1130 0602 0C       		.uleb128 0xc
 1131 0603 ED050000 		.4byte	0x5ed
 1132 0607 12060000 		.4byte	0x612
 1133 060b 0D       		.uleb128 0xd
 1134 060c 71050000 		.4byte	0x571
 1135 0610 06       		.byte	0x6
 1136 0611 00       		.byte	0
 1137 0612 12       		.uleb128 0x12
 1138 0613 40       		.byte	0x40
 1139 0614 08       		.byte	0x8
 1140 0615 27       		.byte	0x27
 1141 0616 57060000 		.4byte	0x657
 1142 061a 13       		.uleb128 0x13
 1143 061b 9C1B0000 		.4byte	.LASF192
 1144 061f 08       		.byte	0x8
 1145 0620 28       		.byte	0x28
 1146 0621 78050000 		.4byte	0x578
 1147 0625 00       		.byte	0
 1148 0626 13       		.uleb128 0x13
 1149 0627 29000000 		.4byte	.LASF193
 1150 062b 08       		.byte	0x8
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 94


 1151 062c 29       		.byte	0x29
 1152 062d 5C060000 		.4byte	0x65c
 1153 0631 04       		.byte	0x4
 1154 0632 13       		.uleb128 0x13
 1155 0633 9D080000 		.4byte	.LASF194
 1156 0637 08       		.byte	0x8
 1157 0638 2A       		.byte	0x2a
 1158 0639 78050000 		.4byte	0x578
 1159 063d 20       		.byte	0x20
 1160 063e 13       		.uleb128 0x13
 1161 063f 40210000 		.4byte	.LASF195
 1162 0643 08       		.byte	0x8
 1163 0644 2B       		.byte	0x2b
 1164 0645 78050000 		.4byte	0x578
 1165 0649 24       		.byte	0x24
 1166 064a 13       		.uleb128 0x13
 1167 064b 98200000 		.4byte	.LASF196
 1168 064f 08       		.byte	0x8
 1169 0650 2C       		.byte	0x2c
 1170 0651 76060000 		.4byte	0x676
 1171 0655 28       		.byte	0x28
 1172 0656 00       		.byte	0
 1173 0657 0E       		.uleb128 0xe
 1174 0658 02060000 		.4byte	0x602
 1175 065c 11       		.uleb128 0x11
 1176 065d 57060000 		.4byte	0x657
 1177 0661 0C       		.uleb128 0xc
 1178 0662 ED050000 		.4byte	0x5ed
 1179 0666 71060000 		.4byte	0x671
 1180 066a 0D       		.uleb128 0xd
 1181 066b 71050000 		.4byte	0x571
 1182 066f 05       		.byte	0x5
 1183 0670 00       		.byte	0
 1184 0671 0E       		.uleb128 0xe
 1185 0672 61060000 		.4byte	0x661
 1186 0676 11       		.uleb128 0x11
 1187 0677 71060000 		.4byte	0x671
 1188 067b 06       		.uleb128 0x6
 1189 067c CB200000 		.4byte	.LASF197
 1190 0680 08       		.byte	0x8
 1191 0681 2D       		.byte	0x2d
 1192 0682 12060000 		.4byte	0x612
 1193 0686 14       		.uleb128 0x14
 1194 0687 0002     		.2byte	0x200
 1195 0689 08       		.byte	0x8
 1196 068a 32       		.byte	0x32
 1197 068b 9C060000 		.4byte	0x69c
 1198 068f 13       		.uleb128 0x13
 1199 0690 611D0000 		.4byte	.LASF198
 1200 0694 08       		.byte	0x8
 1201 0695 33       		.byte	0x33
 1202 0696 9C060000 		.4byte	0x69c
 1203 069a 00       		.byte	0
 1204 069b 00       		.byte	0
 1205 069c 0E       		.uleb128 0xe
 1206 069d F2050000 		.4byte	0x5f2
 1207 06a1 06       		.uleb128 0x6
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 95


 1208 06a2 16000000 		.4byte	.LASF199
 1209 06a6 08       		.byte	0x8
 1210 06a7 34       		.byte	0x34
 1211 06a8 86060000 		.4byte	0x686
 1212 06ac 12       		.uleb128 0x12
 1213 06ad 40       		.byte	0x40
 1214 06ae 08       		.byte	0x8
 1215 06af 39       		.byte	0x39
 1216 06b0 FD060000 		.4byte	0x6fd
 1217 06b4 13       		.uleb128 0x13
 1218 06b5 F71F0000 		.4byte	.LASF200
 1219 06b9 08       		.byte	0x8
 1220 06ba 3A       		.byte	0x3a
 1221 06bb 78050000 		.4byte	0x578
 1222 06bf 00       		.byte	0
 1223 06c0 13       		.uleb128 0x13
 1224 06c1 E2090000 		.4byte	.LASF201
 1225 06c5 08       		.byte	0x8
 1226 06c6 3B       		.byte	0x3b
 1227 06c7 78050000 		.4byte	0x578
 1228 06cb 04       		.byte	0x4
 1229 06cc 13       		.uleb128 0x13
 1230 06cd 29000000 		.4byte	.LASF193
 1231 06d1 08       		.byte	0x8
 1232 06d2 3C       		.byte	0x3c
 1233 06d3 02070000 		.4byte	0x702
 1234 06d7 08       		.byte	0x8
 1235 06d8 13       		.uleb128 0x13
 1236 06d9 FD1F0000 		.4byte	.LASF202
 1237 06dd 08       		.byte	0x8
 1238 06de 3D       		.byte	0x3d
 1239 06df ED050000 		.4byte	0x5ed
 1240 06e3 20       		.byte	0x20
 1241 06e4 13       		.uleb128 0x13
 1242 06e5 F9090000 		.4byte	.LASF203
 1243 06e9 08       		.byte	0x8
 1244 06ea 3E       		.byte	0x3e
 1245 06eb 78050000 		.4byte	0x578
 1246 06ef 24       		.byte	0x24
 1247 06f0 13       		.uleb128 0x13
 1248 06f1 98200000 		.4byte	.LASF196
 1249 06f5 08       		.byte	0x8
 1250 06f6 3F       		.byte	0x3f
 1251 06f7 0C070000 		.4byte	0x70c
 1252 06fb 28       		.byte	0x28
 1253 06fc 00       		.byte	0
 1254 06fd 0E       		.uleb128 0xe
 1255 06fe 61060000 		.4byte	0x661
 1256 0702 11       		.uleb128 0x11
 1257 0703 FD060000 		.4byte	0x6fd
 1258 0707 0E       		.uleb128 0xe
 1259 0708 61060000 		.4byte	0x661
 1260 070c 11       		.uleb128 0x11
 1261 070d 07070000 		.4byte	0x707
 1262 0711 06       		.uleb128 0x6
 1263 0712 4A070000 		.4byte	.LASF204
 1264 0716 08       		.byte	0x8
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 96


 1265 0717 40       		.byte	0x40
 1266 0718 AC060000 		.4byte	0x6ac
 1267 071c 12       		.uleb128 0x12
 1268 071d 40       		.byte	0x40
 1269 071e 08       		.byte	0x8
 1270 071f 45       		.byte	0x45
 1271 0720 6D070000 		.4byte	0x76d
 1272 0724 13       		.uleb128 0x13
 1273 0725 F71F0000 		.4byte	.LASF200
 1274 0729 08       		.byte	0x8
 1275 072a 46       		.byte	0x46
 1276 072b ED050000 		.4byte	0x5ed
 1277 072f 00       		.byte	0
 1278 0730 13       		.uleb128 0x13
 1279 0731 E2090000 		.4byte	.LASF201
 1280 0735 08       		.byte	0x8
 1281 0736 47       		.byte	0x47
 1282 0737 78050000 		.4byte	0x578
 1283 073b 04       		.byte	0x4
 1284 073c 13       		.uleb128 0x13
 1285 073d 29000000 		.4byte	.LASF193
 1286 0741 08       		.byte	0x8
 1287 0742 48       		.byte	0x48
 1288 0743 72070000 		.4byte	0x772
 1289 0747 08       		.byte	0x8
 1290 0748 13       		.uleb128 0x13
 1291 0749 FD1F0000 		.4byte	.LASF202
 1292 074d 08       		.byte	0x8
 1293 074e 49       		.byte	0x49
 1294 074f ED050000 		.4byte	0x5ed
 1295 0753 20       		.byte	0x20
 1296 0754 13       		.uleb128 0x13
 1297 0755 F9090000 		.4byte	.LASF203
 1298 0759 08       		.byte	0x8
 1299 075a 4A       		.byte	0x4a
 1300 075b 78050000 		.4byte	0x578
 1301 075f 24       		.byte	0x24
 1302 0760 13       		.uleb128 0x13
 1303 0761 98200000 		.4byte	.LASF196
 1304 0765 08       		.byte	0x8
 1305 0766 4B       		.byte	0x4b
 1306 0767 7C070000 		.4byte	0x77c
 1307 076b 28       		.byte	0x28
 1308 076c 00       		.byte	0
 1309 076d 0E       		.uleb128 0xe
 1310 076e 61060000 		.4byte	0x661
 1311 0772 11       		.uleb128 0x11
 1312 0773 6D070000 		.4byte	0x76d
 1313 0777 0E       		.uleb128 0xe
 1314 0778 61060000 		.4byte	0x661
 1315 077c 11       		.uleb128 0x11
 1316 077d 77070000 		.4byte	0x777
 1317 0781 06       		.uleb128 0x6
 1318 0782 B1010000 		.4byte	.LASF205
 1319 0786 08       		.byte	0x8
 1320 0787 4C       		.byte	0x4c
 1321 0788 1C070000 		.4byte	0x71c
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 97


 1322 078c 14       		.uleb128 0x14
 1323 078d 0054     		.2byte	0x5400
 1324 078f 08       		.byte	0x8
 1325 0790 69       		.byte	0x69
 1326 0791 64080000 		.4byte	0x864
 1327 0795 15       		.uleb128 0x15
 1328 0796 475200   		.ascii	"GR\000"
 1329 0799 08       		.byte	0x8
 1330 079a 6A       		.byte	0x6a
 1331 079b 64080000 		.4byte	0x864
 1332 079f 00       		.byte	0
 1333 07a0 16       		.uleb128 0x16
 1334 07a1 FB040000 		.4byte	.LASF206
 1335 07a5 08       		.byte	0x8
 1336 07a6 6B       		.byte	0x6b
 1337 07a7 78050000 		.4byte	0x578
 1338 07ab 0004     		.2byte	0x400
 1339 07ad 16       		.uleb128 0x16
 1340 07ae 29000000 		.4byte	.LASF193
 1341 07b2 08       		.byte	0x8
 1342 07b3 6C       		.byte	0x6c
 1343 07b4 89080000 		.4byte	0x889
 1344 07b8 0404     		.2byte	0x404
 1345 07ba 16       		.uleb128 0x16
 1346 07bb 7E010000 		.4byte	.LASF207
 1347 07bf 08       		.byte	0x8
 1348 07c0 6D       		.byte	0x6d
 1349 07c1 9E080000 		.4byte	0x89e
 1350 07c5 0008     		.2byte	0x800
 1351 07c7 16       		.uleb128 0x16
 1352 07c8 090D0000 		.4byte	.LASF208
 1353 07cc 08       		.byte	0x8
 1354 07cd 6E       		.byte	0x6e
 1355 07ce A3080000 		.4byte	0x8a3
 1356 07d2 0009     		.2byte	0x900
 1357 07d4 16       		.uleb128 0x16
 1358 07d5 A4030000 		.4byte	.LASF209
 1359 07d9 08       		.byte	0x8
 1360 07da 6F       		.byte	0x6f
 1361 07db A8080000 		.4byte	0x8a8
 1362 07df 000A     		.2byte	0xa00
 1363 07e1 16       		.uleb128 0x16
 1364 07e2 6F020000 		.4byte	.LASF210
 1365 07e6 08       		.byte	0x8
 1366 07e7 70       		.byte	0x70
 1367 07e8 BD080000 		.4byte	0x8bd
 1368 07ec 000B     		.2byte	0xb00
 1369 07ee 16       		.uleb128 0x16
 1370 07ef 98200000 		.4byte	.LASF196
 1371 07f3 08       		.byte	0x8
 1372 07f4 71       		.byte	0x71
 1373 07f5 ED050000 		.4byte	0x5ed
 1374 07f9 FC0B     		.2byte	0xbfc
 1375 07fb 16       		.uleb128 0x16
 1376 07fc 9C1B0000 		.4byte	.LASF192
 1377 0800 08       		.byte	0x8
 1378 0801 72       		.byte	0x72
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 98


 1379 0802 C2080000 		.4byte	0x8c2
 1380 0806 000C     		.2byte	0xc00
 1381 0808 16       		.uleb128 0x16
 1382 0809 32170000 		.4byte	.LASF183
 1383 080d 08       		.byte	0x8
 1384 080e 73       		.byte	0x73
 1385 080f DC080000 		.4byte	0x8dc
 1386 0813 000E     		.2byte	0xe00
 1387 0815 16       		.uleb128 0x16
 1388 0816 710B0000 		.4byte	.LASF211
 1389 081a 08       		.byte	0x8
 1390 081b 74       		.byte	0x74
 1391 081c 78050000 		.4byte	0x578
 1392 0820 0010     		.2byte	0x1000
 1393 0822 16       		.uleb128 0x16
 1394 0823 3C170000 		.4byte	.LASF185
 1395 0827 08       		.byte	0x8
 1396 0828 75       		.byte	0x75
 1397 0829 F7080000 		.4byte	0x8f7
 1398 082d 0410     		.2byte	0x1004
 1399 082f 16       		.uleb128 0x16
 1400 0830 900E0000 		.4byte	.LASF212
 1401 0834 08       		.byte	0x8
 1402 0835 76       		.byte	0x76
 1403 0836 FC080000 		.4byte	0x8fc
 1404 083a 0020     		.2byte	0x2000
 1405 083c 16       		.uleb128 0x16
 1406 083d BF030000 		.4byte	.LASF213
 1407 0841 08       		.byte	0x8
 1408 0842 77       		.byte	0x77
 1409 0843 0C090000 		.4byte	0x90c
 1410 0847 0040     		.2byte	0x4000
 1411 0849 16       		.uleb128 0x16
 1412 084a 46170000 		.4byte	.LASF187
 1413 084e 08       		.byte	0x8
 1414 084f 78       		.byte	0x78
 1415 0850 32090000 		.4byte	0x932
 1416 0854 0048     		.2byte	0x4800
 1417 0856 16       		.uleb128 0x16
 1418 0857 33120000 		.4byte	.LASF214
 1419 085b 08       		.byte	0x8
 1420 085c 79       		.byte	0x79
 1421 085d 37090000 		.4byte	0x937
 1422 0861 0050     		.2byte	0x5000
 1423 0863 00       		.byte	0
 1424 0864 0C       		.uleb128 0xc
 1425 0865 7B060000 		.4byte	0x67b
 1426 0869 74080000 		.4byte	0x874
 1427 086d 0D       		.uleb128 0xd
 1428 086e 71050000 		.4byte	0x571
 1429 0872 0F       		.byte	0xf
 1430 0873 00       		.byte	0
 1431 0874 0C       		.uleb128 0xc
 1432 0875 ED050000 		.4byte	0x5ed
 1433 0879 84080000 		.4byte	0x884
 1434 087d 0D       		.uleb128 0xd
 1435 087e 71050000 		.4byte	0x571
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 99


 1436 0882 FE       		.byte	0xfe
 1437 0883 00       		.byte	0
 1438 0884 0E       		.uleb128 0xe
 1439 0885 74080000 		.4byte	0x874
 1440 0889 11       		.uleb128 0x11
 1441 088a 84080000 		.4byte	0x884
 1442 088e 0C       		.uleb128 0xc
 1443 088f 78050000 		.4byte	0x578
 1444 0893 9E080000 		.4byte	0x89e
 1445 0897 0D       		.uleb128 0xd
 1446 0898 71050000 		.4byte	0x571
 1447 089c 3F       		.byte	0x3f
 1448 089d 00       		.byte	0
 1449 089e 0E       		.uleb128 0xe
 1450 089f 8E080000 		.4byte	0x88e
 1451 08a3 0E       		.uleb128 0xe
 1452 08a4 8E080000 		.4byte	0x88e
 1453 08a8 0E       		.uleb128 0xe
 1454 08a9 8E080000 		.4byte	0x88e
 1455 08ad 0C       		.uleb128 0xc
 1456 08ae 78050000 		.4byte	0x578
 1457 08b2 BD080000 		.4byte	0x8bd
 1458 08b6 0D       		.uleb128 0xd
 1459 08b7 71050000 		.4byte	0x571
 1460 08bb 3E       		.byte	0x3e
 1461 08bc 00       		.byte	0
 1462 08bd 0E       		.uleb128 0xe
 1463 08be AD080000 		.4byte	0x8ad
 1464 08c2 0E       		.uleb128 0xe
 1465 08c3 F2050000 		.4byte	0x5f2
 1466 08c7 0C       		.uleb128 0xc
 1467 08c8 ED050000 		.4byte	0x5ed
 1468 08cc D7080000 		.4byte	0x8d7
 1469 08d0 0D       		.uleb128 0xd
 1470 08d1 71050000 		.4byte	0x571
 1471 08d5 7F       		.byte	0x7f
 1472 08d6 00       		.byte	0
 1473 08d7 0E       		.uleb128 0xe
 1474 08d8 C7080000 		.4byte	0x8c7
 1475 08dc 11       		.uleb128 0x11
 1476 08dd D7080000 		.4byte	0x8d7
 1477 08e1 0C       		.uleb128 0xc
 1478 08e2 ED050000 		.4byte	0x5ed
 1479 08e6 F2080000 		.4byte	0x8f2
 1480 08ea 0F       		.uleb128 0xf
 1481 08eb 71050000 		.4byte	0x571
 1482 08ef FE03     		.2byte	0x3fe
 1483 08f1 00       		.byte	0
 1484 08f2 0E       		.uleb128 0xe
 1485 08f3 E1080000 		.4byte	0x8e1
 1486 08f7 11       		.uleb128 0x11
 1487 08f8 F2080000 		.4byte	0x8f2
 1488 08fc 0C       		.uleb128 0xc
 1489 08fd A1060000 		.4byte	0x6a1
 1490 0901 0C090000 		.4byte	0x90c
 1491 0905 0D       		.uleb128 0xd
 1492 0906 71050000 		.4byte	0x571
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 100


 1493 090a 0F       		.byte	0xf
 1494 090b 00       		.byte	0
 1495 090c 0C       		.uleb128 0xc
 1496 090d 11070000 		.4byte	0x711
 1497 0911 1C090000 		.4byte	0x91c
 1498 0915 0D       		.uleb128 0xd
 1499 0916 71050000 		.4byte	0x571
 1500 091a 1F       		.byte	0x1f
 1501 091b 00       		.byte	0
 1502 091c 0C       		.uleb128 0xc
 1503 091d ED050000 		.4byte	0x5ed
 1504 0921 2D090000 		.4byte	0x92d
 1505 0925 0F       		.uleb128 0xf
 1506 0926 71050000 		.4byte	0x571
 1507 092a FF01     		.2byte	0x1ff
 1508 092c 00       		.byte	0
 1509 092d 0E       		.uleb128 0xe
 1510 092e 1C090000 		.4byte	0x91c
 1511 0932 11       		.uleb128 0x11
 1512 0933 2D090000 		.4byte	0x92d
 1513 0937 0C       		.uleb128 0xc
 1514 0938 81070000 		.4byte	0x781
 1515 093c 47090000 		.4byte	0x947
 1516 0940 0D       		.uleb128 0xd
 1517 0941 71050000 		.4byte	0x571
 1518 0945 0F       		.byte	0xf
 1519 0946 00       		.byte	0
 1520 0947 06       		.uleb128 0x6
 1521 0948 95170000 		.4byte	.LASF215
 1522 094c 08       		.byte	0x8
 1523 094d 7B       		.byte	0x7b
 1524 094e 8C070000 		.4byte	0x78c
 1525 0952 05       		.uleb128 0x5
 1526 0953 08       		.byte	0x8
 1527 0954 04       		.byte	0x4
 1528 0955 5F130000 		.4byte	.LASF216
 1529 0959 12       		.uleb128 0x12
 1530 095a B8       		.byte	0xb8
 1531 095b 09       		.byte	0x9
 1532 095c 34       		.byte	0x34
 1533 095d 6A0D0000 		.4byte	0xd6a
 1534 0961 13       		.uleb128 0x13
 1535 0962 9A030000 		.4byte	.LASF217
 1536 0966 09       		.byte	0x9
 1537 0967 37       		.byte	0x37
 1538 0968 9A040000 		.4byte	0x49a
 1539 096c 00       		.byte	0
 1540 096d 13       		.uleb128 0x13
 1541 096e 13020000 		.4byte	.LASF218
 1542 0972 09       		.byte	0x9
 1543 0973 38       		.byte	0x38
 1544 0974 9A040000 		.4byte	0x49a
 1545 0978 04       		.byte	0x4
 1546 0979 13       		.uleb128 0x13
 1547 097a 280F0000 		.4byte	.LASF219
 1548 097e 09       		.byte	0x9
 1549 097f 39       		.byte	0x39
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 101


 1550 0980 9A040000 		.4byte	0x49a
 1551 0984 08       		.byte	0x8
 1552 0985 13       		.uleb128 0x13
 1553 0986 DA090000 		.4byte	.LASF220
 1554 098a 09       		.byte	0x9
 1555 098b 3A       		.byte	0x3a
 1556 098c 9A040000 		.4byte	0x49a
 1557 0990 0C       		.byte	0xc
 1558 0991 13       		.uleb128 0x13
 1559 0992 7A180000 		.4byte	.LASF221
 1560 0996 09       		.byte	0x9
 1561 0997 3B       		.byte	0x3b
 1562 0998 9A040000 		.4byte	0x49a
 1563 099c 10       		.byte	0x10
 1564 099d 13       		.uleb128 0x13
 1565 099e 8C120000 		.4byte	.LASF222
 1566 09a2 09       		.byte	0x9
 1567 09a3 3C       		.byte	0x3c
 1568 09a4 9A040000 		.4byte	0x49a
 1569 09a8 14       		.byte	0x14
 1570 09a9 13       		.uleb128 0x13
 1571 09aa 8D0C0000 		.4byte	.LASF223
 1572 09ae 09       		.byte	0x9
 1573 09af 3D       		.byte	0x3d
 1574 09b0 9A040000 		.4byte	0x49a
 1575 09b4 18       		.byte	0x18
 1576 09b5 13       		.uleb128 0x13
 1577 09b6 49200000 		.4byte	.LASF224
 1578 09ba 09       		.byte	0x9
 1579 09bb 3E       		.byte	0x3e
 1580 09bc 9A040000 		.4byte	0x49a
 1581 09c0 1C       		.byte	0x1c
 1582 09c1 13       		.uleb128 0x13
 1583 09c2 7E110000 		.4byte	.LASF225
 1584 09c6 09       		.byte	0x9
 1585 09c7 3F       		.byte	0x3f
 1586 09c8 9A040000 		.4byte	0x49a
 1587 09cc 20       		.byte	0x20
 1588 09cd 13       		.uleb128 0x13
 1589 09ce CF0A0000 		.4byte	.LASF226
 1590 09d2 09       		.byte	0x9
 1591 09d3 40       		.byte	0x40
 1592 09d4 9A040000 		.4byte	0x49a
 1593 09d8 24       		.byte	0x24
 1594 09d9 13       		.uleb128 0x13
 1595 09da DA210000 		.4byte	.LASF227
 1596 09de 09       		.byte	0x9
 1597 09df 43       		.byte	0x43
 1598 09e0 6E040000 		.4byte	0x46e
 1599 09e4 28       		.byte	0x28
 1600 09e5 13       		.uleb128 0x13
 1601 09e6 BB170000 		.4byte	.LASF228
 1602 09ea 09       		.byte	0x9
 1603 09eb 44       		.byte	0x44
 1604 09ec 6E040000 		.4byte	0x46e
 1605 09f0 29       		.byte	0x29
 1606 09f1 13       		.uleb128 0x13
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 102


 1607 09f2 9A160000 		.4byte	.LASF229
 1608 09f6 09       		.byte	0x9
 1609 09f7 45       		.byte	0x45
 1610 09f8 6E040000 		.4byte	0x46e
 1611 09fc 2A       		.byte	0x2a
 1612 09fd 13       		.uleb128 0x13
 1613 09fe 5A180000 		.4byte	.LASF230
 1614 0a02 09       		.byte	0x9
 1615 0a03 46       		.byte	0x46
 1616 0a04 6E040000 		.4byte	0x46e
 1617 0a08 2B       		.byte	0x2b
 1618 0a09 13       		.uleb128 0x13
 1619 0a0a 1C180000 		.4byte	.LASF231
 1620 0a0e 09       		.byte	0x9
 1621 0a0f 47       		.byte	0x47
 1622 0a10 6E040000 		.4byte	0x46e
 1623 0a14 2C       		.byte	0x2c
 1624 0a15 13       		.uleb128 0x13
 1625 0a16 171B0000 		.4byte	.LASF232
 1626 0a1a 09       		.byte	0x9
 1627 0a1b 48       		.byte	0x48
 1628 0a1c 6E040000 		.4byte	0x46e
 1629 0a20 2D       		.byte	0x2d
 1630 0a21 13       		.uleb128 0x13
 1631 0a22 B3210000 		.4byte	.LASF233
 1632 0a26 09       		.byte	0x9
 1633 0a27 49       		.byte	0x49
 1634 0a28 6E040000 		.4byte	0x46e
 1635 0a2c 2E       		.byte	0x2e
 1636 0a2d 13       		.uleb128 0x13
 1637 0a2e 4B100000 		.4byte	.LASF234
 1638 0a32 09       		.byte	0x9
 1639 0a33 4A       		.byte	0x4a
 1640 0a34 6E040000 		.4byte	0x46e
 1641 0a38 2F       		.byte	0x2f
 1642 0a39 13       		.uleb128 0x13
 1643 0a3a 541A0000 		.4byte	.LASF235
 1644 0a3e 09       		.byte	0x9
 1645 0a3f 4B       		.byte	0x4b
 1646 0a40 6E040000 		.4byte	0x46e
 1647 0a44 30       		.byte	0x30
 1648 0a45 13       		.uleb128 0x13
 1649 0a46 AA130000 		.4byte	.LASF236
 1650 0a4a 09       		.byte	0x9
 1651 0a4b 4E       		.byte	0x4e
 1652 0a4c 6E040000 		.4byte	0x46e
 1653 0a50 31       		.byte	0x31
 1654 0a51 13       		.uleb128 0x13
 1655 0a52 2F1F0000 		.4byte	.LASF237
 1656 0a56 09       		.byte	0x9
 1657 0a57 4F       		.byte	0x4f
 1658 0a58 6E040000 		.4byte	0x46e
 1659 0a5c 32       		.byte	0x32
 1660 0a5d 13       		.uleb128 0x13
 1661 0a5e BF200000 		.4byte	.LASF238
 1662 0a62 09       		.byte	0x9
 1663 0a63 50       		.byte	0x50
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 103


 1664 0a64 6E040000 		.4byte	0x46e
 1665 0a68 33       		.byte	0x33
 1666 0a69 13       		.uleb128 0x13
 1667 0a6a 560E0000 		.4byte	.LASF239
 1668 0a6e 09       		.byte	0x9
 1669 0a6f 51       		.byte	0x51
 1670 0a70 6E040000 		.4byte	0x46e
 1671 0a74 34       		.byte	0x34
 1672 0a75 13       		.uleb128 0x13
 1673 0a76 97100000 		.4byte	.LASF240
 1674 0a7a 09       		.byte	0x9
 1675 0a7b 52       		.byte	0x52
 1676 0a7c 79040000 		.4byte	0x479
 1677 0a80 36       		.byte	0x36
 1678 0a81 13       		.uleb128 0x13
 1679 0a82 2E050000 		.4byte	.LASF241
 1680 0a86 09       		.byte	0x9
 1681 0a87 53       		.byte	0x53
 1682 0a88 79040000 		.4byte	0x479
 1683 0a8c 38       		.byte	0x38
 1684 0a8d 13       		.uleb128 0x13
 1685 0a8e BF120000 		.4byte	.LASF242
 1686 0a92 09       		.byte	0x9
 1687 0a93 54       		.byte	0x54
 1688 0a94 79040000 		.4byte	0x479
 1689 0a98 3A       		.byte	0x3a
 1690 0a99 13       		.uleb128 0x13
 1691 0a9a 8B030000 		.4byte	.LASF243
 1692 0a9e 09       		.byte	0x9
 1693 0a9f 55       		.byte	0x55
 1694 0aa0 6E040000 		.4byte	0x46e
 1695 0aa4 3C       		.byte	0x3c
 1696 0aa5 13       		.uleb128 0x13
 1697 0aa6 560B0000 		.4byte	.LASF244
 1698 0aaa 09       		.byte	0x9
 1699 0aab 56       		.byte	0x56
 1700 0aac 6E040000 		.4byte	0x46e
 1701 0ab0 3D       		.byte	0x3d
 1702 0ab1 13       		.uleb128 0x13
 1703 0ab2 59160000 		.4byte	.LASF245
 1704 0ab6 09       		.byte	0x9
 1705 0ab7 57       		.byte	0x57
 1706 0ab8 6E040000 		.4byte	0x46e
 1707 0abc 3E       		.byte	0x3e
 1708 0abd 13       		.uleb128 0x13
 1709 0abe 3B0A0000 		.4byte	.LASF246
 1710 0ac2 09       		.byte	0x9
 1711 0ac3 58       		.byte	0x58
 1712 0ac4 6E040000 		.4byte	0x46e
 1713 0ac8 3F       		.byte	0x3f
 1714 0ac9 13       		.uleb128 0x13
 1715 0aca CD020000 		.4byte	.LASF247
 1716 0ace 09       		.byte	0x9
 1717 0acf 59       		.byte	0x59
 1718 0ad0 6E040000 		.4byte	0x46e
 1719 0ad4 40       		.byte	0x40
 1720 0ad5 13       		.uleb128 0x13
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 104


 1721 0ad6 FF130000 		.4byte	.LASF248
 1722 0ada 09       		.byte	0x9
 1723 0adb 5A       		.byte	0x5a
 1724 0adc 6E040000 		.4byte	0x46e
 1725 0ae0 41       		.byte	0x41
 1726 0ae1 13       		.uleb128 0x13
 1727 0ae2 57080000 		.4byte	.LASF249
 1728 0ae6 09       		.byte	0x9
 1729 0ae7 5B       		.byte	0x5b
 1730 0ae8 6E040000 		.4byte	0x46e
 1731 0aec 42       		.byte	0x42
 1732 0aed 13       		.uleb128 0x13
 1733 0aee 990D0000 		.4byte	.LASF250
 1734 0af2 09       		.byte	0x9
 1735 0af3 5C       		.byte	0x5c
 1736 0af4 6E040000 		.4byte	0x46e
 1737 0af8 43       		.byte	0x43
 1738 0af9 13       		.uleb128 0x13
 1739 0afa 310F0000 		.4byte	.LASF251
 1740 0afe 09       		.byte	0x9
 1741 0aff 5D       		.byte	0x5d
 1742 0b00 6E040000 		.4byte	0x46e
 1743 0b04 44       		.byte	0x44
 1744 0b05 13       		.uleb128 0x13
 1745 0b06 68180000 		.4byte	.LASF252
 1746 0b0a 09       		.byte	0x9
 1747 0b0b 5E       		.byte	0x5e
 1748 0b0c 9A040000 		.4byte	0x49a
 1749 0b10 48       		.byte	0x48
 1750 0b11 13       		.uleb128 0x13
 1751 0b12 530F0000 		.4byte	.LASF253
 1752 0b16 09       		.byte	0x9
 1753 0b17 5F       		.byte	0x5f
 1754 0b18 9A040000 		.4byte	0x49a
 1755 0b1c 4C       		.byte	0x4c
 1756 0b1d 13       		.uleb128 0x13
 1757 0b1e 751E0000 		.4byte	.LASF254
 1758 0b22 09       		.byte	0x9
 1759 0b23 60       		.byte	0x60
 1760 0b24 6E040000 		.4byte	0x46e
 1761 0b28 50       		.byte	0x50
 1762 0b29 13       		.uleb128 0x13
 1763 0b2a E80B0000 		.4byte	.LASF255
 1764 0b2e 09       		.byte	0x9
 1765 0b2f 61       		.byte	0x61
 1766 0b30 6E040000 		.4byte	0x46e
 1767 0b34 51       		.byte	0x51
 1768 0b35 13       		.uleb128 0x13
 1769 0b36 1B090000 		.4byte	.LASF256
 1770 0b3a 09       		.byte	0x9
 1771 0b3b 62       		.byte	0x62
 1772 0b3c 6E040000 		.4byte	0x46e
 1773 0b40 52       		.byte	0x52
 1774 0b41 13       		.uleb128 0x13
 1775 0b42 E9140000 		.4byte	.LASF257
 1776 0b46 09       		.byte	0x9
 1777 0b47 63       		.byte	0x63
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 105


 1778 0b48 6E040000 		.4byte	0x46e
 1779 0b4c 53       		.byte	0x53
 1780 0b4d 13       		.uleb128 0x13
 1781 0b4e 921D0000 		.4byte	.LASF258
 1782 0b52 09       		.byte	0x9
 1783 0b53 64       		.byte	0x64
 1784 0b54 6E040000 		.4byte	0x46e
 1785 0b58 54       		.byte	0x54
 1786 0b59 13       		.uleb128 0x13
 1787 0b5a 2F0C0000 		.4byte	.LASF259
 1788 0b5e 09       		.byte	0x9
 1789 0b5f 65       		.byte	0x65
 1790 0b60 6E040000 		.4byte	0x46e
 1791 0b64 55       		.byte	0x55
 1792 0b65 13       		.uleb128 0x13
 1793 0b66 B81B0000 		.4byte	.LASF260
 1794 0b6a 09       		.byte	0x9
 1795 0b6b 66       		.byte	0x66
 1796 0b6c 6E040000 		.4byte	0x46e
 1797 0b70 56       		.byte	0x56
 1798 0b71 13       		.uleb128 0x13
 1799 0b72 78120000 		.4byte	.LASF261
 1800 0b76 09       		.byte	0x9
 1801 0b77 67       		.byte	0x67
 1802 0b78 6E040000 		.4byte	0x46e
 1803 0b7c 57       		.byte	0x57
 1804 0b7d 13       		.uleb128 0x13
 1805 0b7e 200B0000 		.4byte	.LASF262
 1806 0b82 09       		.byte	0x9
 1807 0b83 68       		.byte	0x68
 1808 0b84 6E040000 		.4byte	0x46e
 1809 0b88 58       		.byte	0x58
 1810 0b89 13       		.uleb128 0x13
 1811 0b8a DB200000 		.4byte	.LASF263
 1812 0b8e 09       		.byte	0x9
 1813 0b8f 69       		.byte	0x69
 1814 0b90 6E040000 		.4byte	0x46e
 1815 0b94 59       		.byte	0x59
 1816 0b95 13       		.uleb128 0x13
 1817 0b96 241F0000 		.4byte	.LASF264
 1818 0b9a 09       		.byte	0x9
 1819 0b9b 6E       		.byte	0x6e
 1820 0b9c 84040000 		.4byte	0x484
 1821 0ba0 5A       		.byte	0x5a
 1822 0ba1 13       		.uleb128 0x13
 1823 0ba2 3B020000 		.4byte	.LASF265
 1824 0ba6 09       		.byte	0x9
 1825 0ba7 6F       		.byte	0x6f
 1826 0ba8 84040000 		.4byte	0x484
 1827 0bac 5C       		.byte	0x5c
 1828 0bad 13       		.uleb128 0x13
 1829 0bae 86110000 		.4byte	.LASF266
 1830 0bb2 09       		.byte	0x9
 1831 0bb3 70       		.byte	0x70
 1832 0bb4 6E040000 		.4byte	0x46e
 1833 0bb8 5E       		.byte	0x5e
 1834 0bb9 13       		.uleb128 0x13
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 106


 1835 0bba 4B1F0000 		.4byte	.LASF267
 1836 0bbe 09       		.byte	0x9
 1837 0bbf 71       		.byte	0x71
 1838 0bc0 6E040000 		.4byte	0x46e
 1839 0bc4 5F       		.byte	0x5f
 1840 0bc5 13       		.uleb128 0x13
 1841 0bc6 A40D0000 		.4byte	.LASF268
 1842 0bca 09       		.byte	0x9
 1843 0bcb 72       		.byte	0x72
 1844 0bcc 6E040000 		.4byte	0x46e
 1845 0bd0 60       		.byte	0x60
 1846 0bd1 13       		.uleb128 0x13
 1847 0bd2 570C0000 		.4byte	.LASF269
 1848 0bd6 09       		.byte	0x9
 1849 0bd7 73       		.byte	0x73
 1850 0bd8 9A040000 		.4byte	0x49a
 1851 0bdc 64       		.byte	0x64
 1852 0bdd 13       		.uleb128 0x13
 1853 0bde E7210000 		.4byte	.LASF270
 1854 0be2 09       		.byte	0x9
 1855 0be3 76       		.byte	0x76
 1856 0be4 84040000 		.4byte	0x484
 1857 0be8 68       		.byte	0x68
 1858 0be9 13       		.uleb128 0x13
 1859 0bea C9150000 		.4byte	.LASF271
 1860 0bee 09       		.byte	0x9
 1861 0bef 77       		.byte	0x77
 1862 0bf0 84040000 		.4byte	0x484
 1863 0bf4 6A       		.byte	0x6a
 1864 0bf5 13       		.uleb128 0x13
 1865 0bf6 B0120000 		.4byte	.LASF272
 1866 0bfa 09       		.byte	0x9
 1867 0bfb 78       		.byte	0x78
 1868 0bfc 84040000 		.4byte	0x484
 1869 0c00 6C       		.byte	0x6c
 1870 0c01 13       		.uleb128 0x13
 1871 0c02 98040000 		.4byte	.LASF273
 1872 0c06 09       		.byte	0x9
 1873 0c07 79       		.byte	0x79
 1874 0c08 84040000 		.4byte	0x484
 1875 0c0c 6E       		.byte	0x6e
 1876 0c0d 13       		.uleb128 0x13
 1877 0c0e 83100000 		.4byte	.LASF274
 1878 0c12 09       		.byte	0x9
 1879 0c13 7B       		.byte	0x7b
 1880 0c14 6E040000 		.4byte	0x46e
 1881 0c18 70       		.byte	0x70
 1882 0c19 13       		.uleb128 0x13
 1883 0c1a 8E060000 		.4byte	.LASF275
 1884 0c1e 09       		.byte	0x9
 1885 0c1f 7C       		.byte	0x7c
 1886 0c20 6E040000 		.4byte	0x46e
 1887 0c24 71       		.byte	0x71
 1888 0c25 13       		.uleb128 0x13
 1889 0c26 CF040000 		.4byte	.LASF276
 1890 0c2a 09       		.byte	0x9
 1891 0c2b 7D       		.byte	0x7d
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 107


 1892 0c2c 6E040000 		.4byte	0x46e
 1893 0c30 72       		.byte	0x72
 1894 0c31 13       		.uleb128 0x13
 1895 0c32 8D090000 		.4byte	.LASF277
 1896 0c36 09       		.byte	0x9
 1897 0c37 7E       		.byte	0x7e
 1898 0c38 6E040000 		.4byte	0x46e
 1899 0c3c 73       		.byte	0x73
 1900 0c3d 13       		.uleb128 0x13
 1901 0c3e 20170000 		.4byte	.LASF278
 1902 0c42 09       		.byte	0x9
 1903 0c43 80       		.byte	0x80
 1904 0c44 84040000 		.4byte	0x484
 1905 0c48 74       		.byte	0x74
 1906 0c49 13       		.uleb128 0x13
 1907 0c4a FB140000 		.4byte	.LASF279
 1908 0c4e 09       		.byte	0x9
 1909 0c4f 81       		.byte	0x81
 1910 0c50 84040000 		.4byte	0x484
 1911 0c54 76       		.byte	0x76
 1912 0c55 13       		.uleb128 0x13
 1913 0c56 D5100000 		.4byte	.LASF280
 1914 0c5a 09       		.byte	0x9
 1915 0c5b 82       		.byte	0x82
 1916 0c5c 84040000 		.4byte	0x484
 1917 0c60 78       		.byte	0x78
 1918 0c61 13       		.uleb128 0x13
 1919 0c62 42090000 		.4byte	.LASF281
 1920 0c66 09       		.byte	0x9
 1921 0c67 83       		.byte	0x83
 1922 0c68 84040000 		.4byte	0x484
 1923 0c6c 7A       		.byte	0x7a
 1924 0c6d 13       		.uleb128 0x13
 1925 0c6e C0100000 		.4byte	.LASF282
 1926 0c72 09       		.byte	0x9
 1927 0c73 86       		.byte	0x86
 1928 0c74 6E040000 		.4byte	0x46e
 1929 0c78 7C       		.byte	0x7c
 1930 0c79 13       		.uleb128 0x13
 1931 0c7a 861E0000 		.4byte	.LASF283
 1932 0c7e 09       		.byte	0x9
 1933 0c7f 87       		.byte	0x87
 1934 0c80 6E040000 		.4byte	0x46e
 1935 0c84 7D       		.byte	0x7d
 1936 0c85 13       		.uleb128 0x13
 1937 0c86 B8080000 		.4byte	.LASF284
 1938 0c8a 09       		.byte	0x9
 1939 0c8b 88       		.byte	0x88
 1940 0c8c 6E040000 		.4byte	0x46e
 1941 0c90 7E       		.byte	0x7e
 1942 0c91 13       		.uleb128 0x13
 1943 0c92 BB070000 		.4byte	.LASF285
 1944 0c96 09       		.byte	0x9
 1945 0c97 89       		.byte	0x89
 1946 0c98 6E040000 		.4byte	0x46e
 1947 0c9c 7F       		.byte	0x7f
 1948 0c9d 13       		.uleb128 0x13
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 108


 1949 0c9e 57090000 		.4byte	.LASF286
 1950 0ca2 09       		.byte	0x9
 1951 0ca3 8A       		.byte	0x8a
 1952 0ca4 6E040000 		.4byte	0x46e
 1953 0ca8 80       		.byte	0x80
 1954 0ca9 13       		.uleb128 0x13
 1955 0caa 3E010000 		.4byte	.LASF287
 1956 0cae 09       		.byte	0x9
 1957 0caf 8D       		.byte	0x8d
 1958 0cb0 9A040000 		.4byte	0x49a
 1959 0cb4 84       		.byte	0x84
 1960 0cb5 13       		.uleb128 0x13
 1961 0cb6 601A0000 		.4byte	.LASF288
 1962 0cba 09       		.byte	0x9
 1963 0cbb 8E       		.byte	0x8e
 1964 0cbc 9A040000 		.4byte	0x49a
 1965 0cc0 88       		.byte	0x88
 1966 0cc1 13       		.uleb128 0x13
 1967 0cc2 AC150000 		.4byte	.LASF289
 1968 0cc6 09       		.byte	0x9
 1969 0cc7 8F       		.byte	0x8f
 1970 0cc8 9A040000 		.4byte	0x49a
 1971 0ccc 8C       		.byte	0x8c
 1972 0ccd 13       		.uleb128 0x13
 1973 0cce 4C210000 		.4byte	.LASF290
 1974 0cd2 09       		.byte	0x9
 1975 0cd3 90       		.byte	0x90
 1976 0cd4 9A040000 		.4byte	0x49a
 1977 0cd8 90       		.byte	0x90
 1978 0cd9 13       		.uleb128 0x13
 1979 0cda BD190000 		.4byte	.LASF291
 1980 0cde 09       		.byte	0x9
 1981 0cdf 91       		.byte	0x91
 1982 0ce0 9A040000 		.4byte	0x49a
 1983 0ce4 94       		.byte	0x94
 1984 0ce5 13       		.uleb128 0x13
 1985 0ce6 A3060000 		.4byte	.LASF292
 1986 0cea 09       		.byte	0x9
 1987 0ceb 92       		.byte	0x92
 1988 0cec 9A040000 		.4byte	0x49a
 1989 0cf0 98       		.byte	0x98
 1990 0cf1 13       		.uleb128 0x13
 1991 0cf2 D91A0000 		.4byte	.LASF293
 1992 0cf6 09       		.byte	0x9
 1993 0cf7 93       		.byte	0x93
 1994 0cf8 9A040000 		.4byte	0x49a
 1995 0cfc 9C       		.byte	0x9c
 1996 0cfd 13       		.uleb128 0x13
 1997 0cfe 830D0000 		.4byte	.LASF294
 1998 0d02 09       		.byte	0x9
 1999 0d03 94       		.byte	0x94
 2000 0d04 9A040000 		.4byte	0x49a
 2001 0d08 A0       		.byte	0xa0
 2002 0d09 13       		.uleb128 0x13
 2003 0d0a 3F1A0000 		.4byte	.LASF295
 2004 0d0e 09       		.byte	0x9
 2005 0d0f 95       		.byte	0x95
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 109


 2006 0d10 84040000 		.4byte	0x484
 2007 0d14 A4       		.byte	0xa4
 2008 0d15 13       		.uleb128 0x13
 2009 0d16 01170000 		.4byte	.LASF296
 2010 0d1a 09       		.byte	0x9
 2011 0d1b 96       		.byte	0x96
 2012 0d1c 84040000 		.4byte	0x484
 2013 0d20 A6       		.byte	0xa6
 2014 0d21 13       		.uleb128 0x13
 2015 0d22 8A1B0000 		.4byte	.LASF297
 2016 0d26 09       		.byte	0x9
 2017 0d27 97       		.byte	0x97
 2018 0d28 84040000 		.4byte	0x484
 2019 0d2c A8       		.byte	0xa8
 2020 0d2d 13       		.uleb128 0x13
 2021 0d2e 4E110000 		.4byte	.LASF298
 2022 0d32 09       		.byte	0x9
 2023 0d33 98       		.byte	0x98
 2024 0d34 84040000 		.4byte	0x484
 2025 0d38 AA       		.byte	0xaa
 2026 0d39 13       		.uleb128 0x13
 2027 0d3a 03050000 		.4byte	.LASF299
 2028 0d3e 09       		.byte	0x9
 2029 0d3f 99       		.byte	0x99
 2030 0d40 84040000 		.4byte	0x484
 2031 0d44 AC       		.byte	0xac
 2032 0d45 13       		.uleb128 0x13
 2033 0d46 3C140000 		.4byte	.LASF300
 2034 0d4a 09       		.byte	0x9
 2035 0d4b 9A       		.byte	0x9a
 2036 0d4c 84040000 		.4byte	0x484
 2037 0d50 AE       		.byte	0xae
 2038 0d51 13       		.uleb128 0x13
 2039 0d52 11050000 		.4byte	.LASF301
 2040 0d56 09       		.byte	0x9
 2041 0d57 9D       		.byte	0x9d
 2042 0d58 84040000 		.4byte	0x484
 2043 0d5c B0       		.byte	0xb0
 2044 0d5d 13       		.uleb128 0x13
 2045 0d5e CD1C0000 		.4byte	.LASF302
 2046 0d62 09       		.byte	0x9
 2047 0d63 9E       		.byte	0x9e
 2048 0d64 9A040000 		.4byte	0x49a
 2049 0d68 B4       		.byte	0xb4
 2050 0d69 00       		.byte	0
 2051 0d6a 06       		.uleb128 0x6
 2052 0d6b A91F0000 		.4byte	.LASF303
 2053 0d6f 09       		.byte	0x9
 2054 0d70 9F       		.byte	0x9f
 2055 0d71 59090000 		.4byte	0x959
 2056 0d75 05       		.uleb128 0x5
 2057 0d76 01       		.byte	0x1
 2058 0d77 08       		.byte	0x8
 2059 0d78 B30E0000 		.4byte	.LASF304
 2060 0d7c 05       		.uleb128 0x5
 2061 0d7d 04       		.byte	0x4
 2062 0d7e 04       		.byte	0x4
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 110


 2063 0d7f 961B0000 		.4byte	.LASF305
 2064 0d83 05       		.uleb128 0x5
 2065 0d84 08       		.byte	0x8
 2066 0d85 04       		.byte	0x4
 2067 0d86 42200000 		.4byte	.LASF306
 2068 0d8a 10       		.uleb128 0x10
 2069 0d8b 3C200000 		.4byte	.LASF307
 2070 0d8f 0A       		.byte	0xa
 2071 0d90 EA03     		.2byte	0x3ea
 2072 0d92 6E040000 		.4byte	0x46e
 2073 0d96 17       		.uleb128 0x17
 2074 0d97 08       		.byte	0x8
 2075 0d98 0B       		.byte	0xb
 2076 0d99 2D01     		.2byte	0x12d
 2077 0d9b BA0D0000 		.4byte	0xdba
 2078 0d9f 09       		.uleb128 0x9
 2079 0da0 0C220000 		.4byte	.LASF308
 2080 0da4 0B       		.byte	0xb
 2081 0da5 2E01     		.2byte	0x12e
 2082 0da7 ED030000 		.4byte	0x3ed
 2083 0dab 00       		.byte	0
 2084 0dac 09       		.uleb128 0x9
 2085 0dad EF1A0000 		.4byte	.LASF309
 2086 0db1 0B       		.byte	0xb
 2087 0db2 3201     		.2byte	0x132
 2088 0db4 9A040000 		.4byte	0x49a
 2089 0db8 04       		.byte	0x4
 2090 0db9 00       		.byte	0
 2091 0dba 10       		.uleb128 0x10
 2092 0dbb 03020000 		.4byte	.LASF310
 2093 0dbf 0B       		.byte	0xb
 2094 0dc0 3301     		.2byte	0x133
 2095 0dc2 960D0000 		.4byte	0xd96
 2096 0dc6 18       		.uleb128 0x18
 2097 0dc7 04       		.byte	0x4
 2098 0dc8 05       		.uleb128 0x5
 2099 0dc9 01       		.byte	0x1
 2100 0dca 02       		.byte	0x2
 2101 0dcb 030C0000 		.4byte	.LASF311
 2102 0dcf 19       		.uleb128 0x19
 2103 0dd0 01       		.byte	0x1
 2104 0dd1 0A040000 		.4byte	0x40a
 2105 0dd5 0C       		.byte	0xc
 2106 0dd6 2402     		.2byte	0x224
 2107 0dd8 E90D0000 		.4byte	0xde9
 2108 0ddc 04       		.uleb128 0x4
 2109 0ddd 36040000 		.4byte	.LASF312
 2110 0de1 00       		.byte	0
 2111 0de2 04       		.uleb128 0x4
 2112 0de3 1F050000 		.4byte	.LASF313
 2113 0de7 01       		.byte	0x1
 2114 0de8 00       		.byte	0
 2115 0de9 10       		.uleb128 0x10
 2116 0dea 340B0000 		.4byte	.LASF314
 2117 0dee 0C       		.byte	0xc
 2118 0def 2702     		.2byte	0x227
 2119 0df1 CF0D0000 		.4byte	0xdcf
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 111


 2120 0df5 10       		.uleb128 0x10
 2121 0df6 89020000 		.4byte	.LASF315
 2122 0dfa 0C       		.byte	0xc
 2123 0dfb 3902     		.2byte	0x239
 2124 0dfd 010E0000 		.4byte	0xe01
 2125 0e01 1A       		.uleb128 0x1a
 2126 0e02 04       		.byte	0x4
 2127 0e03 070E0000 		.4byte	0xe07
 2128 0e07 1B       		.uleb128 0x1b
 2129 0e08 120E0000 		.4byte	0xe12
 2130 0e0c 1C       		.uleb128 0x1c
 2131 0e0d 9A040000 		.4byte	0x49a
 2132 0e11 00       		.byte	0
 2133 0e12 10       		.uleb128 0x10
 2134 0e13 53050000 		.4byte	.LASF316
 2135 0e17 0C       		.byte	0xc
 2136 0e18 4402     		.2byte	0x244
 2137 0e1a 1E0E0000 		.4byte	0xe1e
 2138 0e1e 1A       		.uleb128 0x1a
 2139 0e1f 04       		.byte	0x4
 2140 0e20 240E0000 		.4byte	0xe24
 2141 0e24 1D       		.uleb128 0x1d
 2142 0e25 E90D0000 		.4byte	0xde9
 2143 0e29 330E0000 		.4byte	0xe33
 2144 0e2d 1C       		.uleb128 0x1c
 2145 0e2e 9A040000 		.4byte	0x49a
 2146 0e32 00       		.byte	0
 2147 0e33 1E       		.uleb128 0x1e
 2148 0e34 55060000 		.4byte	.LASF340
 2149 0e38 4C       		.byte	0x4c
 2150 0e39 0C       		.byte	0xc
 2151 0e3a C302     		.2byte	0x2c3
 2152 0e3c 520F0000 		.4byte	0xf52
 2153 0e40 09       		.uleb128 0x9
 2154 0e41 4D0C0000 		.4byte	.LASF317
 2155 0e45 0C       		.byte	0xc
 2156 0e46 C602     		.2byte	0x2c6
 2157 0e48 C80D0000 		.4byte	0xdc8
 2158 0e4c 00       		.byte	0
 2159 0e4d 09       		.uleb128 0x9
 2160 0e4e 42120000 		.4byte	.LASF318
 2161 0e52 0C       		.byte	0xc
 2162 0e53 C702     		.2byte	0x2c7
 2163 0e55 C80D0000 		.4byte	0xdc8
 2164 0e59 01       		.byte	0x1
 2165 0e5a 09       		.uleb128 0x9
 2166 0e5b DE1D0000 		.4byte	.LASF319
 2167 0e5f 0C       		.byte	0xc
 2168 0e60 C902     		.2byte	0x2c9
 2169 0e62 78050000 		.4byte	0x578
 2170 0e66 04       		.byte	0x4
 2171 0e67 09       		.uleb128 0x9
 2172 0e68 71010000 		.4byte	.LASF320
 2173 0e6c 0C       		.byte	0xc
 2174 0e6d CB02     		.2byte	0x2cb
 2175 0e6f 78050000 		.4byte	0x578
 2176 0e73 08       		.byte	0x8
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 112


 2177 0e74 09       		.uleb128 0x9
 2178 0e75 4A140000 		.4byte	.LASF321
 2179 0e79 0C       		.byte	0xc
 2180 0e7a CC02     		.2byte	0x2cc
 2181 0e7c C80D0000 		.4byte	0xdc8
 2182 0e80 0C       		.byte	0xc
 2183 0e81 09       		.uleb128 0x9
 2184 0e82 96120000 		.4byte	.LASF322
 2185 0e86 0C       		.byte	0xc
 2186 0e87 CD02     		.2byte	0x2cd
 2187 0e89 C80D0000 		.4byte	0xdc8
 2188 0e8d 0D       		.byte	0xd
 2189 0e8e 09       		.uleb128 0x9
 2190 0e8f 06030000 		.4byte	.LASF323
 2191 0e93 0C       		.byte	0xc
 2192 0e94 CF02     		.2byte	0x2cf
 2193 0e96 520F0000 		.4byte	0xf52
 2194 0e9a 10       		.byte	0x10
 2195 0e9b 09       		.uleb128 0x9
 2196 0e9c 420F0000 		.4byte	.LASF324
 2197 0ea0 0C       		.byte	0xc
 2198 0ea1 D002     		.2byte	0x2d0
 2199 0ea3 9A040000 		.4byte	0x49a
 2200 0ea7 14       		.byte	0x14
 2201 0ea8 09       		.uleb128 0x9
 2202 0ea9 610B0000 		.4byte	.LASF325
 2203 0ead 0C       		.byte	0xc
 2204 0eae D102     		.2byte	0x2d1
 2205 0eb0 78050000 		.4byte	0x578
 2206 0eb4 18       		.byte	0x18
 2207 0eb5 09       		.uleb128 0x9
 2208 0eb6 330E0000 		.4byte	.LASF326
 2209 0eba 0C       		.byte	0xc
 2210 0ebb D202     		.2byte	0x2d2
 2211 0ebd 78050000 		.4byte	0x578
 2212 0ec1 1C       		.byte	0x1c
 2213 0ec2 09       		.uleb128 0x9
 2214 0ec3 14220000 		.4byte	.LASF327
 2215 0ec7 0C       		.byte	0xc
 2216 0ec8 D402     		.2byte	0x2d4
 2217 0eca 78050000 		.4byte	0x578
 2218 0ece 20       		.byte	0x20
 2219 0ecf 09       		.uleb128 0x9
 2220 0ed0 BF040000 		.4byte	.LASF328
 2221 0ed4 0C       		.byte	0xc
 2222 0ed5 D502     		.2byte	0x2d5
 2223 0ed7 580F0000 		.4byte	0xf58
 2224 0edb 24       		.byte	0x24
 2225 0edc 09       		.uleb128 0x9
 2226 0edd FA060000 		.4byte	.LASF329
 2227 0ee1 0C       		.byte	0xc
 2228 0ee2 D702     		.2byte	0x2d7
 2229 0ee4 520F0000 		.4byte	0xf52
 2230 0ee8 28       		.byte	0x28
 2231 0ee9 09       		.uleb128 0x9
 2232 0eea E7090000 		.4byte	.LASF330
 2233 0eee 0C       		.byte	0xc
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 113


 2234 0eef D802     		.2byte	0x2d8
 2235 0ef1 9A040000 		.4byte	0x49a
 2236 0ef5 2C       		.byte	0x2c
 2237 0ef6 09       		.uleb128 0x9
 2238 0ef7 39070000 		.4byte	.LASF331
 2239 0efb 0C       		.byte	0xc
 2240 0efc D902     		.2byte	0x2d9
 2241 0efe 78050000 		.4byte	0x578
 2242 0f02 30       		.byte	0x30
 2243 0f03 09       		.uleb128 0x9
 2244 0f04 72100000 		.4byte	.LASF332
 2245 0f08 0C       		.byte	0xc
 2246 0f09 DA02     		.2byte	0x2da
 2247 0f0b 78050000 		.4byte	0x578
 2248 0f0f 34       		.byte	0x34
 2249 0f10 09       		.uleb128 0x9
 2250 0f11 B1030000 		.4byte	.LASF333
 2251 0f15 0C       		.byte	0xc
 2252 0f16 DC02     		.2byte	0x2dc
 2253 0f18 520F0000 		.4byte	0xf52
 2254 0f1c 38       		.byte	0x38
 2255 0f1d 09       		.uleb128 0x9
 2256 0f1e 1B150000 		.4byte	.LASF334
 2257 0f22 0C       		.byte	0xc
 2258 0f23 DD02     		.2byte	0x2dd
 2259 0f25 9A040000 		.4byte	0x49a
 2260 0f29 3C       		.byte	0x3c
 2261 0f2a 09       		.uleb128 0x9
 2262 0f2b 0F140000 		.4byte	.LASF335
 2263 0f2f 0C       		.byte	0xc
 2264 0f30 DE02     		.2byte	0x2de
 2265 0f32 78050000 		.4byte	0x578
 2266 0f36 40       		.byte	0x40
 2267 0f37 09       		.uleb128 0x9
 2268 0f38 FA0B0000 		.4byte	.LASF336
 2269 0f3c 0C       		.byte	0xc
 2270 0f3d E402     		.2byte	0x2e4
 2271 0f3f F50D0000 		.4byte	0xdf5
 2272 0f43 44       		.byte	0x44
 2273 0f44 09       		.uleb128 0x9
 2274 0f45 12040000 		.4byte	.LASF337
 2275 0f49 0C       		.byte	0xc
 2276 0f4a EB02     		.2byte	0x2eb
 2277 0f4c 120E0000 		.4byte	0xe12
 2278 0f50 48       		.byte	0x48
 2279 0f51 00       		.byte	0
 2280 0f52 1A       		.uleb128 0x1a
 2281 0f53 04       		.byte	0x4
 2282 0f54 6E040000 		.4byte	0x46e
 2283 0f58 0E       		.uleb128 0xe
 2284 0f59 C80D0000 		.4byte	0xdc8
 2285 0f5d 10       		.uleb128 0x10
 2286 0f5e 7E0A0000 		.4byte	.LASF338
 2287 0f62 0C       		.byte	0xc
 2288 0f63 EE02     		.2byte	0x2ee
 2289 0f65 330E0000 		.4byte	0xe33
 2290 0f69 10       		.uleb128 0x10
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 114


 2291 0f6a 68000000 		.4byte	.LASF339
 2292 0f6e 0D       		.byte	0xd
 2293 0f6f F201     		.2byte	0x1f2
 2294 0f71 010E0000 		.4byte	0xe01
 2295 0f75 1E       		.uleb128 0x1e
 2296 0f76 921A0000 		.4byte	.LASF341
 2297 0f7a 24       		.byte	0x24
 2298 0f7b 0D       		.byte	0xd
 2299 0f7c 7402     		.2byte	0x274
 2300 0f7e F80F0000 		.4byte	0xff8
 2301 0f82 09       		.uleb128 0x9
 2302 0f83 44100000 		.4byte	.LASF342
 2303 0f87 0D       		.byte	0xd
 2304 0f88 7702     		.2byte	0x277
 2305 0f8a 78050000 		.4byte	0x578
 2306 0f8e 00       		.byte	0
 2307 0f8f 09       		.uleb128 0x9
 2308 0f90 FF0A0000 		.4byte	.LASF343
 2309 0f94 0D       		.byte	0xd
 2310 0f95 7902     		.2byte	0x279
 2311 0f97 C60D0000 		.4byte	0xdc6
 2312 0f9b 04       		.byte	0x4
 2313 0f9c 09       		.uleb128 0x9
 2314 0f9d 5D040000 		.4byte	.LASF344
 2315 0fa1 0D       		.byte	0xd
 2316 0fa2 7A02     		.2byte	0x27a
 2317 0fa4 9A040000 		.4byte	0x49a
 2318 0fa8 08       		.byte	0x8
 2319 0fa9 09       		.uleb128 0x9
 2320 0faa B80F0000 		.4byte	.LASF345
 2321 0fae 0D       		.byte	0xd
 2322 0faf 7B02     		.2byte	0x27b
 2323 0fb1 78050000 		.4byte	0x578
 2324 0fb5 0C       		.byte	0xc
 2325 0fb6 09       		.uleb128 0x9
 2326 0fb7 CC140000 		.4byte	.LASF346
 2327 0fbb 0D       		.byte	0xd
 2328 0fbc 7D02     		.2byte	0x27d
 2329 0fbe C60D0000 		.4byte	0xdc6
 2330 0fc2 10       		.byte	0x10
 2331 0fc3 09       		.uleb128 0x9
 2332 0fc4 090C0000 		.4byte	.LASF347
 2333 0fc8 0D       		.byte	0xd
 2334 0fc9 7E02     		.2byte	0x27e
 2335 0fcb 9A040000 		.4byte	0x49a
 2336 0fcf 14       		.byte	0x14
 2337 0fd0 09       		.uleb128 0x9
 2338 0fd1 13030000 		.4byte	.LASF348
 2339 0fd5 0D       		.byte	0xd
 2340 0fd6 7F02     		.2byte	0x27f
 2341 0fd8 78050000 		.4byte	0x578
 2342 0fdc 18       		.byte	0x18
 2343 0fdd 09       		.uleb128 0x9
 2344 0fde FA0B0000 		.4byte	.LASF336
 2345 0fe2 0D       		.byte	0xd
 2346 0fe3 8502     		.2byte	0x285
 2347 0fe5 690F0000 		.4byte	0xf69
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 115


 2348 0fe9 1C       		.byte	0x1c
 2349 0fea 09       		.uleb128 0x9
 2350 0feb 16200000 		.4byte	.LASF349
 2351 0fef 0D       		.byte	0xd
 2352 0ff0 8802     		.2byte	0x288
 2353 0ff2 9A040000 		.4byte	0x49a
 2354 0ff6 20       		.byte	0x20
 2355 0ff7 00       		.byte	0
 2356 0ff8 10       		.uleb128 0x10
 2357 0ff9 D4120000 		.4byte	.LASF350
 2358 0ffd 0D       		.byte	0xd
 2359 0ffe 8B02     		.2byte	0x28b
 2360 1000 750F0000 		.4byte	0xf75
 2361 1004 10       		.uleb128 0x10
 2362 1005 06110000 		.4byte	.LASF351
 2363 1009 0E       		.byte	0xe
 2364 100a D901     		.2byte	0x1d9
 2365 100c 010E0000 		.4byte	0xe01
 2366 1010 1E       		.uleb128 0x1e
 2367 1011 85080000 		.4byte	.LASF352
 2368 1015 38       		.byte	0x38
 2369 1016 0E       		.byte	0xe
 2370 1017 7502     		.2byte	0x275
 2371 1019 D4100000 		.4byte	0x10d4
 2372 101d 09       		.uleb128 0x9
 2373 101e EB010000 		.4byte	.LASF353
 2374 1022 0E       		.byte	0xe
 2375 1023 7802     		.2byte	0x278
 2376 1025 78050000 		.4byte	0x578
 2377 1029 00       		.byte	0
 2378 102a 09       		.uleb128 0x9
 2379 102b F60A0000 		.4byte	.LASF354
 2380 102f 0E       		.byte	0xe
 2381 1030 7902     		.2byte	0x279
 2382 1032 78050000 		.4byte	0x578
 2383 1036 04       		.byte	0x4
 2384 1037 09       		.uleb128 0x9
 2385 1038 5A150000 		.4byte	.LASF355
 2386 103c 0E       		.byte	0xe
 2387 103d 7B02     		.2byte	0x27b
 2388 103f C60D0000 		.4byte	0xdc6
 2389 1043 08       		.byte	0x8
 2390 1044 09       		.uleb128 0x9
 2391 1045 4F040000 		.4byte	.LASF356
 2392 1049 0E       		.byte	0xe
 2393 104a 7C02     		.2byte	0x27c
 2394 104c 9A040000 		.4byte	0x49a
 2395 1050 0C       		.byte	0xc
 2396 1051 09       		.uleb128 0x9
 2397 1052 ED120000 		.4byte	.LASF357
 2398 1056 0E       		.byte	0xe
 2399 1057 7D02     		.2byte	0x27d
 2400 1059 78050000 		.4byte	0x578
 2401 105d 10       		.byte	0x10
 2402 105e 09       		.uleb128 0x9
 2403 105f B80E0000 		.4byte	.LASF358
 2404 1063 0E       		.byte	0xe
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 116


 2405 1064 7E02     		.2byte	0x27e
 2406 1066 78050000 		.4byte	0x578
 2407 106a 14       		.byte	0x14
 2408 106b 09       		.uleb128 0x9
 2409 106c FF0A0000 		.4byte	.LASF343
 2410 1070 0E       		.byte	0xe
 2411 1071 8002     		.2byte	0x280
 2412 1073 C60D0000 		.4byte	0xdc6
 2413 1077 18       		.byte	0x18
 2414 1078 09       		.uleb128 0x9
 2415 1079 5D040000 		.4byte	.LASF344
 2416 107d 0E       		.byte	0xe
 2417 107e 8102     		.2byte	0x281
 2418 1080 9A040000 		.4byte	0x49a
 2419 1084 1C       		.byte	0x1c
 2420 1085 09       		.uleb128 0x9
 2421 1086 B80F0000 		.4byte	.LASF345
 2422 108a 0E       		.byte	0xe
 2423 108b 8202     		.2byte	0x282
 2424 108d 78050000 		.4byte	0x578
 2425 1091 20       		.byte	0x20
 2426 1092 09       		.uleb128 0x9
 2427 1093 CC140000 		.4byte	.LASF346
 2428 1097 0E       		.byte	0xe
 2429 1098 8402     		.2byte	0x284
 2430 109a C60D0000 		.4byte	0xdc6
 2431 109e 24       		.byte	0x24
 2432 109f 09       		.uleb128 0x9
 2433 10a0 090C0000 		.4byte	.LASF347
 2434 10a4 0E       		.byte	0xe
 2435 10a5 8502     		.2byte	0x285
 2436 10a7 9A040000 		.4byte	0x49a
 2437 10ab 28       		.byte	0x28
 2438 10ac 09       		.uleb128 0x9
 2439 10ad EF170000 		.4byte	.LASF359
 2440 10b1 0E       		.byte	0xe
 2441 10b2 8602     		.2byte	0x286
 2442 10b4 78050000 		.4byte	0x578
 2443 10b8 2C       		.byte	0x2c
 2444 10b9 09       		.uleb128 0x9
 2445 10ba FA0B0000 		.4byte	.LASF336
 2446 10be 0E       		.byte	0xe
 2447 10bf 8B02     		.2byte	0x28b
 2448 10c1 04100000 		.4byte	0x1004
 2449 10c5 30       		.byte	0x30
 2450 10c6 09       		.uleb128 0x9
 2451 10c7 16200000 		.4byte	.LASF349
 2452 10cb 0E       		.byte	0xe
 2453 10cc 8E02     		.2byte	0x28e
 2454 10ce 9A040000 		.4byte	0x49a
 2455 10d2 34       		.byte	0x34
 2456 10d3 00       		.byte	0
 2457 10d4 10       		.uleb128 0x10
 2458 10d5 3D080000 		.4byte	.LASF360
 2459 10d9 0E       		.byte	0xe
 2460 10da 9102     		.2byte	0x291
 2461 10dc 10100000 		.4byte	0x1010
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 117


 2462 10e0 19       		.uleb128 0x19
 2463 10e1 04       		.byte	0x4
 2464 10e2 67040000 		.4byte	0x467
 2465 10e6 03       		.byte	0x3
 2466 10e7 5C02     		.2byte	0x25c
 2467 10e9 0F110000 		.4byte	0x110f
 2468 10ed 04       		.uleb128 0x4
 2469 10ee DA020000 		.4byte	.LASF361
 2470 10f2 00       		.byte	0
 2471 10f3 1F       		.uleb128 0x1f
 2472 10f4 ED160000 		.4byte	.LASF362
 2473 10f8 01004A00 		.4byte	0x4a0001
 2474 10fc 1F       		.uleb128 0x1f
 2475 10fd 4C120000 		.4byte	.LASF363
 2476 1101 02004A00 		.4byte	0x4a0002
 2477 1105 1F       		.uleb128 0x1f
 2478 1106 081D0000 		.4byte	.LASF364
 2479 110a 03004A00 		.4byte	0x4a0003
 2480 110e 00       		.byte	0
 2481 110f 10       		.uleb128 0x10
 2482 1110 AB0B0000 		.4byte	.LASF365
 2483 1114 03       		.byte	0x3
 2484 1115 6102     		.2byte	0x261
 2485 1117 E0100000 		.4byte	0x10e0
 2486 111b 19       		.uleb128 0x19
 2487 111c 01       		.byte	0x1
 2488 111d 0A040000 		.4byte	0x40a
 2489 1121 03       		.byte	0x3
 2490 1122 2107     		.2byte	0x721
 2491 1124 41110000 		.4byte	0x1141
 2492 1128 04       		.uleb128 0x4
 2493 1129 9D010000 		.4byte	.LASF366
 2494 112d 00       		.byte	0
 2495 112e 04       		.uleb128 0x4
 2496 112f 85160000 		.4byte	.LASF367
 2497 1133 01       		.byte	0x1
 2498 1134 04       		.uleb128 0x4
 2499 1135 D2140000 		.4byte	.LASF368
 2500 1139 02       		.byte	0x2
 2501 113a 04       		.uleb128 0x4
 2502 113b 2E1D0000 		.4byte	.LASF369
 2503 113f 03       		.byte	0x3
 2504 1140 00       		.byte	0
 2505 1141 10       		.uleb128 0x10
 2506 1142 C81D0000 		.4byte	.LASF370
 2507 1146 03       		.byte	0x3
 2508 1147 2607     		.2byte	0x726
 2509 1149 1B110000 		.4byte	0x111b
 2510 114d 20       		.uleb128 0x20
 2511 114e 130C0000 		.4byte	.LASF371
 2512 1152 4C       		.byte	0x4c
 2513 1153 0F       		.byte	0xf
 2514 1154 2F       		.byte	0x2f
 2515 1155 3E120000 		.4byte	0x123e
 2516 1159 13       		.uleb128 0x13
 2517 115a 051F0000 		.4byte	.LASF372
 2518 115e 0F       		.byte	0xf
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 118


 2519 115f 31       		.byte	0x31
 2520 1160 9A040000 		.4byte	0x49a
 2521 1164 00       		.byte	0
 2522 1165 13       		.uleb128 0x13
 2523 1166 740F0000 		.4byte	.LASF373
 2524 116a 0F       		.byte	0xf
 2525 116b 33       		.byte	0x33
 2526 116c 9A040000 		.4byte	0x49a
 2527 1170 04       		.byte	0x4
 2528 1171 13       		.uleb128 0x13
 2529 1172 C1150000 		.4byte	.LASF374
 2530 1176 0F       		.byte	0xf
 2531 1177 34       		.byte	0x34
 2532 1178 9A040000 		.4byte	0x49a
 2533 117c 08       		.byte	0x8
 2534 117d 13       		.uleb128 0x13
 2535 117e 98180000 		.4byte	.LASF375
 2536 1182 0F       		.byte	0xf
 2537 1183 35       		.byte	0x35
 2538 1184 9A040000 		.4byte	0x49a
 2539 1188 0C       		.byte	0xc
 2540 1189 13       		.uleb128 0x13
 2541 118a 71070000 		.4byte	.LASF376
 2542 118e 0F       		.byte	0xf
 2543 118f 37       		.byte	0x37
 2544 1190 9A040000 		.4byte	0x49a
 2545 1194 10       		.byte	0x10
 2546 1195 13       		.uleb128 0x13
 2547 1196 6F050000 		.4byte	.LASF377
 2548 119a 0F       		.byte	0xf
 2549 119b 38       		.byte	0x38
 2550 119c 9A040000 		.4byte	0x49a
 2551 11a0 14       		.byte	0x14
 2552 11a1 13       		.uleb128 0x13
 2553 11a2 78050000 		.4byte	.LASF378
 2554 11a6 0F       		.byte	0xf
 2555 11a7 39       		.byte	0x39
 2556 11a8 9A040000 		.4byte	0x49a
 2557 11ac 18       		.byte	0x18
 2558 11ad 13       		.uleb128 0x13
 2559 11ae A2170000 		.4byte	.LASF379
 2560 11b2 0F       		.byte	0xf
 2561 11b3 3A       		.byte	0x3a
 2562 11b4 C80D0000 		.4byte	0xdc8
 2563 11b8 1C       		.byte	0x1c
 2564 11b9 13       		.uleb128 0x13
 2565 11ba 611F0000 		.4byte	.LASF380
 2566 11be 0F       		.byte	0xf
 2567 11bf 3C       		.byte	0x3c
 2568 11c0 9A040000 		.4byte	0x49a
 2569 11c4 20       		.byte	0x20
 2570 11c5 13       		.uleb128 0x13
 2571 11c6 6D0A0000 		.4byte	.LASF381
 2572 11ca 0F       		.byte	0xf
 2573 11cb 3D       		.byte	0x3d
 2574 11cc 9A040000 		.4byte	0x49a
 2575 11d0 24       		.byte	0x24
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 119


 2576 11d1 13       		.uleb128 0x13
 2577 11d2 670E0000 		.4byte	.LASF382
 2578 11d6 0F       		.byte	0xf
 2579 11d7 3F       		.byte	0x3f
 2580 11d8 9A040000 		.4byte	0x49a
 2581 11dc 28       		.byte	0x28
 2582 11dd 13       		.uleb128 0x13
 2583 11de 1F130000 		.4byte	.LASF383
 2584 11e2 0F       		.byte	0xf
 2585 11e3 40       		.byte	0x40
 2586 11e4 9A040000 		.4byte	0x49a
 2587 11e8 2C       		.byte	0x2c
 2588 11e9 13       		.uleb128 0x13
 2589 11ea A4080000 		.4byte	.LASF384
 2590 11ee 0F       		.byte	0xf
 2591 11ef 42       		.byte	0x42
 2592 11f0 9A040000 		.4byte	0x49a
 2593 11f4 30       		.byte	0x30
 2594 11f5 13       		.uleb128 0x13
 2595 11f6 470A0000 		.4byte	.LASF385
 2596 11fa 0F       		.byte	0xf
 2597 11fb 43       		.byte	0x43
 2598 11fc 9A040000 		.4byte	0x49a
 2599 1200 34       		.byte	0x34
 2600 1201 13       		.uleb128 0x13
 2601 1202 32030000 		.4byte	.LASF386
 2602 1206 0F       		.byte	0xf
 2603 1207 45       		.byte	0x45
 2604 1208 9A040000 		.4byte	0x49a
 2605 120c 38       		.byte	0x38
 2606 120d 13       		.uleb128 0x13
 2607 120e A1000000 		.4byte	.LASF387
 2608 1212 0F       		.byte	0xf
 2609 1213 46       		.byte	0x46
 2610 1214 9A040000 		.4byte	0x49a
 2611 1218 3C       		.byte	0x3c
 2612 1219 13       		.uleb128 0x13
 2613 121a 45040000 		.4byte	.LASF388
 2614 121e 0F       		.byte	0xf
 2615 121f 48       		.byte	0x48
 2616 1220 9A040000 		.4byte	0x49a
 2617 1224 40       		.byte	0x40
 2618 1225 13       		.uleb128 0x13
 2619 1226 0D180000 		.4byte	.LASF389
 2620 122a 0F       		.byte	0xf
 2621 122b 49       		.byte	0x49
 2622 122c 9A040000 		.4byte	0x49a
 2623 1230 44       		.byte	0x44
 2624 1231 13       		.uleb128 0x13
 2625 1232 610F0000 		.4byte	.LASF390
 2626 1236 0F       		.byte	0xf
 2627 1237 4B       		.byte	0x4b
 2628 1238 9A040000 		.4byte	0x49a
 2629 123c 48       		.byte	0x48
 2630 123d 00       		.byte	0
 2631 123e 06       		.uleb128 0x6
 2632 123f 67160000 		.4byte	.LASF391
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 120


 2633 1243 0F       		.byte	0xf
 2634 1244 4C       		.byte	0x4c
 2635 1245 4D110000 		.4byte	0x114d
 2636 1249 20       		.uleb128 0x20
 2637 124a 76060000 		.4byte	.LASF392
 2638 124e 64       		.byte	0x64
 2639 124f 10       		.byte	0x10
 2640 1250 2F       		.byte	0x2f
 2641 1251 82130000 		.4byte	0x1382
 2642 1255 13       		.uleb128 0x13
 2643 1256 8A1D0000 		.4byte	.LASF393
 2644 125a 10       		.byte	0x10
 2645 125b 31       		.byte	0x31
 2646 125c 9A040000 		.4byte	0x49a
 2647 1260 00       		.byte	0
 2648 1261 13       		.uleb128 0x13
 2649 1262 740F0000 		.4byte	.LASF373
 2650 1266 10       		.byte	0x10
 2651 1267 33       		.byte	0x33
 2652 1268 9A040000 		.4byte	0x49a
 2653 126c 04       		.byte	0x4
 2654 126d 13       		.uleb128 0x13
 2655 126e 7E190000 		.4byte	.LASF394
 2656 1272 10       		.byte	0x10
 2657 1273 34       		.byte	0x34
 2658 1274 9A040000 		.4byte	0x49a
 2659 1278 08       		.byte	0x8
 2660 1279 13       		.uleb128 0x13
 2661 127a C2110000 		.4byte	.LASF395
 2662 127e 10       		.byte	0x10
 2663 127f 35       		.byte	0x35
 2664 1280 9A040000 		.4byte	0x49a
 2665 1284 0C       		.byte	0xc
 2666 1285 13       		.uleb128 0x13
 2667 1286 C1150000 		.4byte	.LASF374
 2668 128a 10       		.byte	0x10
 2669 128b 36       		.byte	0x36
 2670 128c 9A040000 		.4byte	0x49a
 2671 1290 10       		.byte	0x10
 2672 1291 13       		.uleb128 0x13
 2673 1292 3A120000 		.4byte	.LASF396
 2674 1296 10       		.byte	0x10
 2675 1297 37       		.byte	0x37
 2676 1298 9A040000 		.4byte	0x49a
 2677 129c 14       		.byte	0x14
 2678 129d 13       		.uleb128 0x13
 2679 129e C7090000 		.4byte	.LASF397
 2680 12a2 10       		.byte	0x10
 2681 12a3 38       		.byte	0x38
 2682 12a4 9A040000 		.4byte	0x49a
 2683 12a8 18       		.byte	0x18
 2684 12a9 13       		.uleb128 0x13
 2685 12aa 95110000 		.4byte	.LASF398
 2686 12ae 10       		.byte	0x10
 2687 12af 39       		.byte	0x39
 2688 12b0 C80D0000 		.4byte	0xdc8
 2689 12b4 1C       		.byte	0x1c
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 121


 2690 12b5 13       		.uleb128 0x13
 2691 12b6 6F050000 		.4byte	.LASF377
 2692 12ba 10       		.byte	0x10
 2693 12bb 3A       		.byte	0x3a
 2694 12bc 9A040000 		.4byte	0x49a
 2695 12c0 20       		.byte	0x20
 2696 12c1 13       		.uleb128 0x13
 2697 12c2 78050000 		.4byte	.LASF378
 2698 12c6 10       		.byte	0x10
 2699 12c7 3B       		.byte	0x3b
 2700 12c8 9A040000 		.4byte	0x49a
 2701 12cc 24       		.byte	0x24
 2702 12cd 13       		.uleb128 0x13
 2703 12ce A2170000 		.4byte	.LASF379
 2704 12d2 10       		.byte	0x10
 2705 12d3 3C       		.byte	0x3c
 2706 12d4 C80D0000 		.4byte	0xdc8
 2707 12d8 28       		.byte	0x28
 2708 12d9 13       		.uleb128 0x13
 2709 12da 611F0000 		.4byte	.LASF380
 2710 12de 10       		.byte	0x10
 2711 12df 3E       		.byte	0x3e
 2712 12e0 9A040000 		.4byte	0x49a
 2713 12e4 2C       		.byte	0x2c
 2714 12e5 13       		.uleb128 0x13
 2715 12e6 0E150000 		.4byte	.LASF399
 2716 12ea 10       		.byte	0x10
 2717 12eb 3F       		.byte	0x3f
 2718 12ec 9A040000 		.4byte	0x49a
 2719 12f0 30       		.byte	0x30
 2720 12f1 13       		.uleb128 0x13
 2721 12f2 2D0A0000 		.4byte	.LASF400
 2722 12f6 10       		.byte	0x10
 2723 12f7 40       		.byte	0x40
 2724 12f8 9A040000 		.4byte	0x49a
 2725 12fc 34       		.byte	0x34
 2726 12fd 13       		.uleb128 0x13
 2727 12fe 8C170000 		.4byte	.LASF401
 2728 1302 10       		.byte	0x10
 2729 1303 41       		.byte	0x41
 2730 1304 9A040000 		.4byte	0x49a
 2731 1308 38       		.byte	0x38
 2732 1309 13       		.uleb128 0x13
 2733 130a ED110000 		.4byte	.LASF402
 2734 130e 10       		.byte	0x10
 2735 130f 42       		.byte	0x42
 2736 1310 9A040000 		.4byte	0x49a
 2737 1314 3C       		.byte	0x3c
 2738 1315 13       		.uleb128 0x13
 2739 1316 430C0000 		.4byte	.LASF403
 2740 131a 10       		.byte	0x10
 2741 131b 44       		.byte	0x44
 2742 131c 9A040000 		.4byte	0x49a
 2743 1320 40       		.byte	0x40
 2744 1321 13       		.uleb128 0x13
 2745 1322 1F130000 		.4byte	.LASF383
 2746 1326 10       		.byte	0x10
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 122


 2747 1327 45       		.byte	0x45
 2748 1328 9A040000 		.4byte	0x49a
 2749 132c 44       		.byte	0x44
 2750 132d 13       		.uleb128 0x13
 2751 132e A4080000 		.4byte	.LASF384
 2752 1332 10       		.byte	0x10
 2753 1333 47       		.byte	0x47
 2754 1334 9A040000 		.4byte	0x49a
 2755 1338 48       		.byte	0x48
 2756 1339 13       		.uleb128 0x13
 2757 133a 470A0000 		.4byte	.LASF385
 2758 133e 10       		.byte	0x10
 2759 133f 48       		.byte	0x48
 2760 1340 9A040000 		.4byte	0x49a
 2761 1344 4C       		.byte	0x4c
 2762 1345 13       		.uleb128 0x13
 2763 1346 32030000 		.4byte	.LASF386
 2764 134a 10       		.byte	0x10
 2765 134b 4A       		.byte	0x4a
 2766 134c 9A040000 		.4byte	0x49a
 2767 1350 50       		.byte	0x50
 2768 1351 13       		.uleb128 0x13
 2769 1352 FC1A0000 		.4byte	.LASF404
 2770 1356 10       		.byte	0x10
 2771 1357 4B       		.byte	0x4b
 2772 1358 9A040000 		.4byte	0x49a
 2773 135c 54       		.byte	0x54
 2774 135d 13       		.uleb128 0x13
 2775 135e E1010000 		.4byte	.LASF405
 2776 1362 10       		.byte	0x10
 2777 1363 4D       		.byte	0x4d
 2778 1364 9A040000 		.4byte	0x49a
 2779 1368 58       		.byte	0x58
 2780 1369 13       		.uleb128 0x13
 2781 136a 0D180000 		.4byte	.LASF389
 2782 136e 10       		.byte	0x10
 2783 136f 4E       		.byte	0x4e
 2784 1370 9A040000 		.4byte	0x49a
 2785 1374 5C       		.byte	0x5c
 2786 1375 13       		.uleb128 0x13
 2787 1376 610F0000 		.4byte	.LASF390
 2788 137a 10       		.byte	0x10
 2789 137b 50       		.byte	0x50
 2790 137c 9A040000 		.4byte	0x49a
 2791 1380 60       		.byte	0x60
 2792 1381 00       		.byte	0
 2793 1382 06       		.uleb128 0x6
 2794 1383 92150000 		.4byte	.LASF406
 2795 1387 10       		.byte	0x10
 2796 1388 51       		.byte	0x51
 2797 1389 49120000 		.4byte	0x1249
 2798 138d 02       		.uleb128 0x2
 2799 138e 01       		.byte	0x1
 2800 138f 0A040000 		.4byte	0x40a
 2801 1393 11       		.byte	0x11
 2802 1394 6E       		.byte	0x6e
 2803 1395 AC130000 		.4byte	0x13ac
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 123


 2804 1399 04       		.uleb128 0x4
 2805 139a 56140000 		.4byte	.LASF407
 2806 139e 00       		.byte	0
 2807 139f 04       		.uleb128 0x4
 2808 13a0 A91A0000 		.4byte	.LASF408
 2809 13a4 01       		.byte	0x1
 2810 13a5 04       		.uleb128 0x4
 2811 13a6 5C110000 		.4byte	.LASF409
 2812 13aa 02       		.byte	0x2
 2813 13ab 00       		.byte	0
 2814 13ac 06       		.uleb128 0x6
 2815 13ad 5E070000 		.4byte	.LASF410
 2816 13b1 12       		.byte	0x12
 2817 13b2 39       		.byte	0x39
 2818 13b3 4B040000 		.4byte	0x44b
 2819 13b7 06       		.uleb128 0x6
 2820 13b8 C10F0000 		.4byte	.LASF411
 2821 13bc 13       		.byte	0x13
 2822 13bd 2E       		.byte	0x2e
 2823 13be C60D0000 		.4byte	0xdc6
 2824 13c2 06       		.uleb128 0x6
 2825 13c3 3C180000 		.4byte	.LASF412
 2826 13c7 14       		.byte	0x14
 2827 13c8 25       		.byte	0x25
 2828 13c9 B7130000 		.4byte	0x13b7
 2829 13cd 21       		.uleb128 0x21
 2830 13ce EA1F0000 		.4byte	.LASF416
 2831 13d2 02       		.byte	0x2
 2832 13d3 81       		.byte	0x81
 2833 13d4 03       		.byte	0x3
 2834 13d5 22       		.uleb128 0x22
 2835 13d6 361C0000 		.4byte	.LASF413
 2836 13da 04       		.byte	0x4
 2837 13db 9506     		.2byte	0x695
 2838 13dd 03       		.byte	0x3
 2839 13de EF130000 		.4byte	0x13ef
 2840 13e2 23       		.uleb128 0x23
 2841 13e3 6B090000 		.4byte	.LASF415
 2842 13e7 04       		.byte	0x4
 2843 13e8 9506     		.2byte	0x695
 2844 13ea ED030000 		.4byte	0x3ed
 2845 13ee 00       		.byte	0
 2846 13ef 22       		.uleb128 0x22
 2847 13f0 721F0000 		.4byte	.LASF414
 2848 13f4 04       		.byte	0x4
 2849 13f5 EE06     		.2byte	0x6ee
 2850 13f7 03       		.byte	0x3
 2851 13f8 09140000 		.4byte	0x1409
 2852 13fc 23       		.uleb128 0x23
 2853 13fd 6B090000 		.4byte	.LASF415
 2854 1401 04       		.byte	0x4
 2855 1402 EE06     		.2byte	0x6ee
 2856 1404 ED030000 		.4byte	0x3ed
 2857 1408 00       		.byte	0
 2858 1409 21       		.uleb128 0x21
 2859 140a F4070000 		.4byte	.LASF417
 2860 140e 15       		.byte	0x15
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 124


 2861 140f 3C       		.byte	0x3c
 2862 1410 03       		.byte	0x3
 2863 1411 24       		.uleb128 0x24
 2864 1412 BB180000 		.4byte	.LASF479
 2865 1416 03       		.byte	0x3
 2866 1417 4908     		.2byte	0x849
 2867 1419 0F110000 		.4byte	0x110f
 2868 141d 03       		.byte	0x3
 2869 141e 47140000 		.4byte	0x1447
 2870 1422 23       		.uleb128 0x23
 2871 1423 F30E0000 		.4byte	.LASF418
 2872 1427 03       		.byte	0x3
 2873 1428 4908     		.2byte	0x849
 2874 142a 41110000 		.4byte	0x1141
 2875 142e 23       		.uleb128 0x23
 2876 142f CF090000 		.4byte	.LASF419
 2877 1433 03       		.byte	0x3
 2878 1434 4908     		.2byte	0x849
 2879 1436 9A040000 		.4byte	0x49a
 2880 143a 25       		.uleb128 0x25
 2881 143b 601B0000 		.4byte	.LASF480
 2882 143f 03       		.byte	0x3
 2883 1440 4B08     		.2byte	0x84b
 2884 1442 0F110000 		.4byte	0x110f
 2885 1446 00       		.byte	0
 2886 1447 26       		.uleb128 0x26
 2887 1448 891F0000 		.4byte	.LASF481
 2888 144c 01       		.byte	0x1
 2889 144d 16       		.byte	0x16
 2890 144e 60040000 		.4byte	0x460
 2891 1452 00000000 		.4byte	.LFB726
 2892 1456 C4010000 		.4byte	.LFE726-.LFB726
 2893 145a 01       		.uleb128 0x1
 2894 145b 9C       		.byte	0x9c
 2895 145c 84170000 		.4byte	0x1784
 2896 1460 27       		.uleb128 0x27
 2897 1461 CD130000 		.4byte	0x13cd
 2898 1465 04000000 		.4byte	.LBB22
 2899 1469 02000000 		.4byte	.LBE22-.LBB22
 2900 146d 01       		.byte	0x1
 2901 146e 18       		.byte	0x18
 2902 146f 28       		.uleb128 0x28
 2903 1470 09140000 		.4byte	0x1409
 2904 1474 54000000 		.4byte	.LBB24
 2905 1478 3E000000 		.4byte	.LBE24-.LBB24
 2906 147c 01       		.byte	0x1
 2907 147d 38       		.byte	0x38
 2908 147e B8140000 		.4byte	0x14b8
 2909 1482 29       		.uleb128 0x29
 2910 1483 11140000 		.4byte	0x1411
 2911 1487 54000000 		.4byte	.LBB25
 2912 148b 3E000000 		.4byte	.LBE25-.LBB25
 2913 148f 15       		.byte	0x15
 2914 1490 3E       		.byte	0x3e
 2915 1491 2A       		.uleb128 0x2a
 2916 1492 2E140000 		.4byte	0x142e
 2917 1496 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 125


 2918 149a 2A       		.uleb128 0x2a
 2919 149b 22140000 		.4byte	0x1422
 2920 149f 14000000 		.4byte	.LLST1
 2921 14a3 2B       		.uleb128 0x2b
 2922 14a4 54000000 		.4byte	.LBB26
 2923 14a8 3E000000 		.4byte	.LBE26-.LBB26
 2924 14ac 2C       		.uleb128 0x2c
 2925 14ad 3A140000 		.4byte	0x143a
 2926 14b1 28000000 		.4byte	.LLST2
 2927 14b5 00       		.byte	0
 2928 14b6 00       		.byte	0
 2929 14b7 00       		.byte	0
 2930 14b8 28       		.uleb128 0x28
 2931 14b9 EF130000 		.4byte	0x13ef
 2932 14bd A0000000 		.4byte	.LBB27
 2933 14c1 16000000 		.4byte	.LBE27-.LBB27
 2934 14c5 01       		.byte	0x1
 2935 14c6 3C       		.byte	0x3c
 2936 14c7 D5140000 		.4byte	0x14d5
 2937 14cb 2A       		.uleb128 0x2a
 2938 14cc FC130000 		.4byte	0x13fc
 2939 14d0 40000000 		.4byte	.LLST3
 2940 14d4 00       		.byte	0
 2941 14d5 28       		.uleb128 0x28
 2942 14d6 D5130000 		.4byte	0x13d5
 2943 14da B6000000 		.4byte	.LBB29
 2944 14de 16000000 		.4byte	.LBE29-.LBB29
 2945 14e2 01       		.byte	0x1
 2946 14e3 3D       		.byte	0x3d
 2947 14e4 F2140000 		.4byte	0x14f2
 2948 14e8 2A       		.uleb128 0x2a
 2949 14e9 E2130000 		.4byte	0x13e2
 2950 14ed 53000000 		.4byte	.LLST4
 2951 14f1 00       		.byte	0
 2952 14f2 2D       		.uleb128 0x2d
 2953 14f3 0A000000 		.4byte	.LVL0
 2954 14f7 F2190000 		.4byte	0x19f2
 2955 14fb 2D       		.uleb128 0x2d
 2956 14fc 0E000000 		.4byte	.LVL1
 2957 1500 FD190000 		.4byte	0x19fd
 2958 1504 2D       		.uleb128 0x2d
 2959 1505 12000000 		.4byte	.LVL2
 2960 1509 081A0000 		.4byte	0x1a08
 2961 150d 2E       		.uleb128 0x2e
 2962 150e 1C000000 		.4byte	.LVL3
 2963 1512 131A0000 		.4byte	0x1a13
 2964 1516 2A150000 		.4byte	0x152a
 2965 151a 2F       		.uleb128 0x2f
 2966 151b 01       		.uleb128 0x1
 2967 151c 50       		.byte	0x50
 2968 151d 01       		.uleb128 0x1
 2969 151e 31       		.byte	0x31
 2970 151f 2F       		.uleb128 0x2f
 2971 1520 01       		.uleb128 0x1
 2972 1521 51       		.byte	0x51
 2973 1522 01       		.uleb128 0x1
 2974 1523 30       		.byte	0x30
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 126


 2975 1524 2F       		.uleb128 0x2f
 2976 1525 01       		.uleb128 0x1
 2977 1526 52       		.byte	0x52
 2978 1527 01       		.uleb128 0x1
 2979 1528 33       		.byte	0x33
 2980 1529 00       		.byte	0
 2981 152a 2D       		.uleb128 0x2d
 2982 152b 24000000 		.4byte	.LVL4
 2983 152f 1F1A0000 		.4byte	0x1a1f
 2984 1533 2D       		.uleb128 0x2d
 2985 1534 28000000 		.4byte	.LVL5
 2986 1538 2B1A0000 		.4byte	0x1a2b
 2987 153c 2D       		.uleb128 0x2d
 2988 153d 2C000000 		.4byte	.LVL6
 2989 1541 361A0000 		.4byte	0x1a36
 2990 1545 2E       		.uleb128 0x2e
 2991 1546 32000000 		.4byte	.LVL7
 2992 154a 411A0000 		.4byte	0x1a41
 2993 154e 58150000 		.4byte	0x1558
 2994 1552 2F       		.uleb128 0x2f
 2995 1553 01       		.uleb128 0x1
 2996 1554 50       		.byte	0x50
 2997 1555 01       		.uleb128 0x1
 2998 1556 44       		.byte	0x44
 2999 1557 00       		.byte	0
 3000 1558 2E       		.uleb128 0x2e
 3001 1559 38000000 		.4byte	.LVL8
 3002 155d 4C1A0000 		.4byte	0x1a4c
 3003 1561 6B150000 		.4byte	0x156b
 3004 1565 2F       		.uleb128 0x2f
 3005 1566 01       		.uleb128 0x1
 3006 1567 50       		.byte	0x50
 3007 1568 01       		.uleb128 0x1
 3008 1569 31       		.byte	0x31
 3009 156a 00       		.byte	0
 3010 156b 2E       		.uleb128 0x2e
 3011 156c 3E000000 		.4byte	.LVL9
 3012 1570 571A0000 		.4byte	0x1a57
 3013 1574 7E150000 		.4byte	0x157e
 3014 1578 2F       		.uleb128 0x2f
 3015 1579 01       		.uleb128 0x1
 3016 157a 50       		.byte	0x50
 3017 157b 01       		.uleb128 0x1
 3018 157c 31       		.byte	0x31
 3019 157d 00       		.byte	0
 3020 157e 2E       		.uleb128 0x2e
 3021 157f 44000000 		.4byte	.LVL10
 3022 1583 631A0000 		.4byte	0x1a63
 3023 1587 91150000 		.4byte	0x1591
 3024 158b 2F       		.uleb128 0x2f
 3025 158c 01       		.uleb128 0x1
 3026 158d 50       		.byte	0x50
 3027 158e 01       		.uleb128 0x1
 3028 158f 30       		.byte	0x30
 3029 1590 00       		.byte	0
 3030 1591 2E       		.uleb128 0x2e
 3031 1592 4C000000 		.4byte	.LVL11
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 127


 3032 1596 6F1A0000 		.4byte	0x1a6f
 3033 159a A8150000 		.4byte	0x15a8
 3034 159e 2F       		.uleb128 0x2f
 3035 159f 01       		.uleb128 0x1
 3036 15a0 50       		.byte	0x50
 3037 15a1 05       		.uleb128 0x5
 3038 15a2 0C       		.byte	0xc
 3039 15a3 FFFFFF00 		.4byte	0xffffff
 3040 15a7 00       		.byte	0
 3041 15a8 2D       		.uleb128 0x2d
 3042 15a9 50000000 		.4byte	.LVL12
 3043 15ad 7B1A0000 		.4byte	0x1a7b
 3044 15b1 2D       		.uleb128 0x2d
 3045 15b2 54000000 		.4byte	.LVL13
 3046 15b6 871A0000 		.4byte	0x1a87
 3047 15ba 2E       		.uleb128 0x2e
 3048 15bb 9C000000 		.4byte	.LVL15
 3049 15bf 921A0000 		.4byte	0x1a92
 3050 15c3 CE150000 		.4byte	0x15ce
 3051 15c7 2F       		.uleb128 0x2f
 3052 15c8 01       		.uleb128 0x1
 3053 15c9 50       		.byte	0x50
 3054 15ca 02       		.uleb128 0x2
 3055 15cb 74       		.byte	0x74
 3056 15cc 00       		.sleb128 0
 3057 15cd 00       		.byte	0
 3058 15ce 2D       		.uleb128 0x2d
 3059 15cf D0000000 		.4byte	.LVL20
 3060 15d3 9E1A0000 		.4byte	0x1a9e
 3061 15d7 2D       		.uleb128 0x2d
 3062 15d8 D4000000 		.4byte	.LVL21
 3063 15dc AA1A0000 		.4byte	0x1aaa
 3064 15e0 2D       		.uleb128 0x2d
 3065 15e1 D8000000 		.4byte	.LVL22
 3066 15e5 B61A0000 		.4byte	0x1ab6
 3067 15e9 2E       		.uleb128 0x2e
 3068 15ea DE000000 		.4byte	.LVL23
 3069 15ee C21A0000 		.4byte	0x1ac2
 3070 15f2 FC150000 		.4byte	0x15fc
 3071 15f6 2F       		.uleb128 0x2f
 3072 15f7 01       		.uleb128 0x1
 3073 15f8 50       		.byte	0x50
 3074 15f9 01       		.uleb128 0x1
 3075 15fa 30       		.byte	0x30
 3076 15fb 00       		.byte	0
 3077 15fc 2D       		.uleb128 0x2d
 3078 15fd E2000000 		.4byte	.LVL24
 3079 1601 CD1A0000 		.4byte	0x1acd
 3080 1605 2E       		.uleb128 0x2e
 3081 1606 EA000000 		.4byte	.LVL25
 3082 160a D91A0000 		.4byte	0x1ad9
 3083 160e 1D160000 		.4byte	0x161d
 3084 1612 2F       		.uleb128 0x2f
 3085 1613 01       		.uleb128 0x1
 3086 1614 50       		.byte	0x50
 3087 1615 01       		.uleb128 0x1
 3088 1616 31       		.byte	0x31
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 128


 3089 1617 2F       		.uleb128 0x2f
 3090 1618 01       		.uleb128 0x1
 3091 1619 51       		.byte	0x51
 3092 161a 01       		.uleb128 0x1
 3093 161b 31       		.byte	0x31
 3094 161c 00       		.byte	0
 3095 161d 2E       		.uleb128 0x2e
 3096 161e 00010000 		.4byte	.LVL26
 3097 1622 E41A0000 		.4byte	0x1ae4
 3098 1626 4E160000 		.4byte	0x164e
 3099 162a 2F       		.uleb128 0x2f
 3100 162b 01       		.uleb128 0x1
 3101 162c 51       		.byte	0x51
 3102 162d 05       		.uleb128 0x5
 3103 162e 03       		.byte	0x3
 3104 162f 00000000 		.4byte	.LC0
 3105 1633 2F       		.uleb128 0x2f
 3106 1634 01       		.uleb128 0x1
 3107 1635 52       		.byte	0x52
 3108 1636 03       		.uleb128 0x3
 3109 1637 0A       		.byte	0xa
 3110 1638 F401     		.2byte	0x1f4
 3111 163a 2F       		.uleb128 0x2f
 3112 163b 01       		.uleb128 0x1
 3113 163c 53       		.byte	0x53
 3114 163d 02       		.uleb128 0x2
 3115 163e 74       		.byte	0x74
 3116 163f 00       		.sleb128 0
 3117 1640 2F       		.uleb128 0x2f
 3118 1641 02       		.uleb128 0x2
 3119 1642 7D       		.byte	0x7d
 3120 1643 00       		.sleb128 0
 3121 1644 01       		.uleb128 0x1
 3122 1645 32       		.byte	0x32
 3123 1646 2F       		.uleb128 0x2f
 3124 1647 02       		.uleb128 0x2
 3125 1648 7D       		.byte	0x7d
 3126 1649 04       		.sleb128 4
 3127 164a 02       		.uleb128 0x2
 3128 164b 74       		.byte	0x74
 3129 164c 00       		.sleb128 0
 3130 164d 00       		.byte	0
 3131 164e 2E       		.uleb128 0x2e
 3132 164f 14010000 		.4byte	.LVL27
 3133 1653 E41A0000 		.4byte	0x1ae4
 3134 1657 80160000 		.4byte	0x1680
 3135 165b 2F       		.uleb128 0x2f
 3136 165c 01       		.uleb128 0x1
 3137 165d 51       		.byte	0x51
 3138 165e 05       		.uleb128 0x5
 3139 165f 03       		.byte	0x3
 3140 1660 0C000000 		.4byte	.LC1
 3141 1664 2F       		.uleb128 0x2f
 3142 1665 01       		.uleb128 0x1
 3143 1666 52       		.byte	0x52
 3144 1667 03       		.uleb128 0x3
 3145 1668 0A       		.byte	0xa
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 129


 3146 1669 F401     		.2byte	0x1f4
 3147 166b 2F       		.uleb128 0x2f
 3148 166c 01       		.uleb128 0x1
 3149 166d 53       		.byte	0x53
 3150 166e 02       		.uleb128 0x2
 3151 166f 74       		.byte	0x74
 3152 1670 00       		.sleb128 0
 3153 1671 2F       		.uleb128 0x2f
 3154 1672 02       		.uleb128 0x2
 3155 1673 7D       		.byte	0x7d
 3156 1674 00       		.sleb128 0
 3157 1675 02       		.uleb128 0x2
 3158 1676 75       		.byte	0x75
 3159 1677 00       		.sleb128 0
 3160 1678 2F       		.uleb128 0x2f
 3161 1679 02       		.uleb128 0x2
 3162 167a 7D       		.byte	0x7d
 3163 167b 04       		.sleb128 4
 3164 167c 02       		.uleb128 0x2
 3165 167d 74       		.byte	0x74
 3166 167e 00       		.sleb128 0
 3167 167f 00       		.byte	0
 3168 1680 2E       		.uleb128 0x2e
 3169 1681 26010000 		.4byte	.LVL28
 3170 1685 E41A0000 		.4byte	0x1ae4
 3171 1689 B2160000 		.4byte	0x16b2
 3172 168d 2F       		.uleb128 0x2f
 3173 168e 01       		.uleb128 0x1
 3174 168f 51       		.byte	0x51
 3175 1690 05       		.uleb128 0x5
 3176 1691 03       		.byte	0x3
 3177 1692 18000000 		.4byte	.LC2
 3178 1696 2F       		.uleb128 0x2f
 3179 1697 01       		.uleb128 0x1
 3180 1698 52       		.byte	0x52
 3181 1699 03       		.uleb128 0x3
 3182 169a 0A       		.byte	0xa
 3183 169b F401     		.2byte	0x1f4
 3184 169d 2F       		.uleb128 0x2f
 3185 169e 01       		.uleb128 0x1
 3186 169f 53       		.byte	0x53
 3187 16a0 02       		.uleb128 0x2
 3188 16a1 74       		.byte	0x74
 3189 16a2 00       		.sleb128 0
 3190 16a3 2F       		.uleb128 0x2f
 3191 16a4 02       		.uleb128 0x2
 3192 16a5 7D       		.byte	0x7d
 3193 16a6 00       		.sleb128 0
 3194 16a7 02       		.uleb128 0x2
 3195 16a8 74       		.byte	0x74
 3196 16a9 00       		.sleb128 0
 3197 16aa 2F       		.uleb128 0x2f
 3198 16ab 02       		.uleb128 0x2
 3199 16ac 7D       		.byte	0x7d
 3200 16ad 04       		.sleb128 4
 3201 16ae 02       		.uleb128 0x2
 3202 16af 74       		.byte	0x74
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 130


 3203 16b0 00       		.sleb128 0
 3204 16b1 00       		.byte	0
 3205 16b2 2E       		.uleb128 0x2e
 3206 16b3 38010000 		.4byte	.LVL29
 3207 16b7 E41A0000 		.4byte	0x1ae4
 3208 16bb E4160000 		.4byte	0x16e4
 3209 16bf 2F       		.uleb128 0x2f
 3210 16c0 01       		.uleb128 0x1
 3211 16c1 51       		.byte	0x51
 3212 16c2 05       		.uleb128 0x5
 3213 16c3 03       		.byte	0x3
 3214 16c4 20000000 		.4byte	.LC3
 3215 16c8 2F       		.uleb128 0x2f
 3216 16c9 01       		.uleb128 0x1
 3217 16ca 52       		.byte	0x52
 3218 16cb 03       		.uleb128 0x3
 3219 16cc 0A       		.byte	0xa
 3220 16cd F401     		.2byte	0x1f4
 3221 16cf 2F       		.uleb128 0x2f
 3222 16d0 01       		.uleb128 0x1
 3223 16d1 53       		.byte	0x53
 3224 16d2 02       		.uleb128 0x2
 3225 16d3 74       		.byte	0x74
 3226 16d4 00       		.sleb128 0
 3227 16d5 2F       		.uleb128 0x2f
 3228 16d6 02       		.uleb128 0x2
 3229 16d7 7D       		.byte	0x7d
 3230 16d8 00       		.sleb128 0
 3231 16d9 02       		.uleb128 0x2
 3232 16da 74       		.byte	0x74
 3233 16db 00       		.sleb128 0
 3234 16dc 2F       		.uleb128 0x2f
 3235 16dd 02       		.uleb128 0x2
 3236 16de 7D       		.byte	0x7d
 3237 16df 04       		.sleb128 4
 3238 16e0 02       		.uleb128 0x2
 3239 16e1 74       		.byte	0x74
 3240 16e2 00       		.sleb128 0
 3241 16e3 00       		.byte	0
 3242 16e4 2E       		.uleb128 0x2e
 3243 16e5 4A010000 		.4byte	.LVL30
 3244 16e9 E41A0000 		.4byte	0x1ae4
 3245 16ed 16170000 		.4byte	0x1716
 3246 16f1 2F       		.uleb128 0x2f
 3247 16f2 01       		.uleb128 0x1
 3248 16f3 51       		.byte	0x51
 3249 16f4 05       		.uleb128 0x5
 3250 16f5 03       		.byte	0x3
 3251 16f6 28000000 		.4byte	.LC4
 3252 16fa 2F       		.uleb128 0x2f
 3253 16fb 01       		.uleb128 0x1
 3254 16fc 52       		.byte	0x52
 3255 16fd 03       		.uleb128 0x3
 3256 16fe 0A       		.byte	0xa
 3257 16ff 9001     		.2byte	0x190
 3258 1701 2F       		.uleb128 0x2f
 3259 1702 01       		.uleb128 0x1
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 131


 3260 1703 53       		.byte	0x53
 3261 1704 02       		.uleb128 0x2
 3262 1705 74       		.byte	0x74
 3263 1706 00       		.sleb128 0
 3264 1707 2F       		.uleb128 0x2f
 3265 1708 02       		.uleb128 0x2
 3266 1709 7D       		.byte	0x7d
 3267 170a 00       		.sleb128 0
 3268 170b 02       		.uleb128 0x2
 3269 170c 75       		.byte	0x75
 3270 170d 00       		.sleb128 0
 3271 170e 2F       		.uleb128 0x2f
 3272 170f 02       		.uleb128 0x2
 3273 1710 7D       		.byte	0x7d
 3274 1711 04       		.sleb128 4
 3275 1712 02       		.uleb128 0x2
 3276 1713 74       		.byte	0x74
 3277 1714 00       		.sleb128 0
 3278 1715 00       		.byte	0
 3279 1716 2E       		.uleb128 0x2e
 3280 1717 5C010000 		.4byte	.LVL31
 3281 171b E41A0000 		.4byte	0x1ae4
 3282 171f 48170000 		.4byte	0x1748
 3283 1723 2F       		.uleb128 0x2f
 3284 1724 01       		.uleb128 0x1
 3285 1725 51       		.byte	0x51
 3286 1726 05       		.uleb128 0x5
 3287 1727 03       		.byte	0x3
 3288 1728 34000000 		.4byte	.LC5
 3289 172c 2F       		.uleb128 0x2f
 3290 172d 01       		.uleb128 0x1
 3291 172e 52       		.byte	0x52
 3292 172f 03       		.uleb128 0x3
 3293 1730 0A       		.byte	0xa
 3294 1731 9001     		.2byte	0x190
 3295 1733 2F       		.uleb128 0x2f
 3296 1734 01       		.uleb128 0x1
 3297 1735 53       		.byte	0x53
 3298 1736 02       		.uleb128 0x2
 3299 1737 74       		.byte	0x74
 3300 1738 00       		.sleb128 0
 3301 1739 2F       		.uleb128 0x2f
 3302 173a 02       		.uleb128 0x2
 3303 173b 7D       		.byte	0x7d
 3304 173c 00       		.sleb128 0
 3305 173d 02       		.uleb128 0x2
 3306 173e 75       		.byte	0x75
 3307 173f 00       		.sleb128 0
 3308 1740 2F       		.uleb128 0x2f
 3309 1741 02       		.uleb128 0x2
 3310 1742 7D       		.byte	0x7d
 3311 1743 04       		.sleb128 4
 3312 1744 02       		.uleb128 0x2
 3313 1745 74       		.byte	0x74
 3314 1746 00       		.sleb128 0
 3315 1747 00       		.byte	0
 3316 1748 2E       		.uleb128 0x2e
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 132


 3317 1749 6E010000 		.4byte	.LVL32
 3318 174d E41A0000 		.4byte	0x1ae4
 3319 1751 7A170000 		.4byte	0x177a
 3320 1755 2F       		.uleb128 0x2f
 3321 1756 01       		.uleb128 0x1
 3322 1757 51       		.byte	0x51
 3323 1758 05       		.uleb128 0x5
 3324 1759 03       		.byte	0x3
 3325 175a 44000000 		.4byte	.LC6
 3326 175e 2F       		.uleb128 0x2f
 3327 175f 01       		.uleb128 0x1
 3328 1760 52       		.byte	0x52
 3329 1761 03       		.uleb128 0x3
 3330 1762 0A       		.byte	0xa
 3331 1763 F401     		.2byte	0x1f4
 3332 1765 2F       		.uleb128 0x2f
 3333 1766 01       		.uleb128 0x1
 3334 1767 53       		.byte	0x53
 3335 1768 02       		.uleb128 0x2
 3336 1769 74       		.byte	0x74
 3337 176a 00       		.sleb128 0
 3338 176b 2F       		.uleb128 0x2f
 3339 176c 02       		.uleb128 0x2
 3340 176d 7D       		.byte	0x7d
 3341 176e 00       		.sleb128 0
 3342 176f 02       		.uleb128 0x2
 3343 1770 74       		.byte	0x74
 3344 1771 00       		.sleb128 0
 3345 1772 2F       		.uleb128 0x2f
 3346 1773 02       		.uleb128 0x2
 3347 1774 7D       		.byte	0x7d
 3348 1775 04       		.sleb128 4
 3349 1776 02       		.uleb128 0x2
 3350 1777 74       		.byte	0x74
 3351 1778 00       		.sleb128 0
 3352 1779 00       		.byte	0
 3353 177a 2D       		.uleb128 0x2d
 3354 177b 72010000 		.4byte	.LVL33
 3355 177f F01A0000 		.4byte	0x1af0
 3356 1783 00       		.byte	0
 3357 1784 30       		.uleb128 0x30
 3358 1785 00180000 		.4byte	.LASF420
 3359 1789 04       		.byte	0x4
 3360 178a 0108     		.2byte	0x801
 3361 178c 90170000 		.4byte	0x1790
 3362 1790 0E       		.uleb128 0xe
 3363 1791 8F040000 		.4byte	0x48f
 3364 1795 31       		.uleb128 0x31
 3365 1796 C5000000 		.4byte	.LASF421
 3366 179a 09       		.byte	0x9
 3367 179b A7       		.byte	0xa7
 3368 179c A0170000 		.4byte	0x17a0
 3369 17a0 1A       		.uleb128 0x1a
 3370 17a1 04       		.byte	0x4
 3371 17a2 A6170000 		.4byte	0x17a6
 3372 17a6 11       		.uleb128 0x11
 3373 17a7 6A0D0000 		.4byte	0xd6a
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 133


 3374 17ab 31       		.uleb128 0x31
 3375 17ac 9B130000 		.4byte	.LASF422
 3376 17b0 16       		.byte	0x16
 3377 17b1 19       		.byte	0x19
 3378 17b2 B6170000 		.4byte	0x17b6
 3379 17b6 11       		.uleb128 0x11
 3380 17b7 BA0D0000 		.4byte	0xdba
 3381 17bb 31       		.uleb128 0x31
 3382 17bc 341A0000 		.4byte	.LASF423
 3383 17c0 17       		.byte	0x17
 3384 17c1 1F       		.byte	0x1f
 3385 17c2 C6170000 		.4byte	0x17c6
 3386 17c6 11       		.uleb128 0x11
 3387 17c7 82130000 		.4byte	0x1382
 3388 17cb 31       		.uleb128 0x31
 3389 17cc 39110000 		.4byte	.LASF424
 3390 17d0 18       		.byte	0x18
 3391 17d1 1F       		.byte	0x1f
 3392 17d2 D6170000 		.4byte	0x17d6
 3393 17d6 11       		.uleb128 0x11
 3394 17d7 3E120000 		.4byte	0x123e
 3395 17db 31       		.uleb128 0x31
 3396 17dc B91F0000 		.4byte	.LASF425
 3397 17e0 19       		.byte	0x19
 3398 17e1 5E       		.byte	0x5e
 3399 17e2 F80F0000 		.4byte	0xff8
 3400 17e6 31       		.uleb128 0x31
 3401 17e7 51130000 		.4byte	.LASF426
 3402 17eb 1A       		.byte	0x1a
 3403 17ec 7F       		.byte	0x7f
 3404 17ed 5D0F0000 		.4byte	0xf5d
 3405 17f1 31       		.uleb128 0x31
 3406 17f2 CF0D0000 		.4byte	.LASF427
 3407 17f6 1B       		.byte	0x1b
 3408 17f7 87       		.byte	0x87
 3409 17f8 D4100000 		.4byte	0x10d4
 3410 17fc 31       		.uleb128 0x31
 3411 17fd 201D0000 		.4byte	.LASF428
 3412 1801 1C       		.byte	0x1c
 3413 1802 7F       		.byte	0x7f
 3414 1803 5D0F0000 		.4byte	0xf5d
 3415 1807 32       		.uleb128 0x32
 3416 1808 B3090000 		.4byte	.LASF429
 3417 180c 1D       		.byte	0x1d
 3418 180d 1B       		.byte	0x1b
 3419 180e 18180000 		.4byte	0x1818
 3420 1812 05       		.uleb128 0x5
 3421 1813 03       		.byte	0x3
 3422 1814 00000000 		.4byte	NumPage
 3423 1818 0E       		.uleb128 0xe
 3424 1819 60040000 		.4byte	0x460
 3425 181d 32       		.uleb128 0x32
 3426 181e C00D0000 		.4byte	.LASF430
 3427 1822 1D       		.byte	0x1d
 3428 1823 1F       		.byte	0x1f
 3429 1824 18180000 		.4byte	0x1818
 3430 1828 05       		.uleb128 0x5
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 134


 3431 1829 03       		.byte	0x3
 3432 182a 00000000 		.4byte	VraiValeurSpO2
 3433 182e 32       		.uleb128 0x32
 3434 182f 401B0000 		.4byte	.LASF431
 3435 1833 1D       		.byte	0x1d
 3436 1834 20       		.byte	0x20
 3437 1835 18180000 		.4byte	0x1818
 3438 1839 05       		.uleb128 0x5
 3439 183a 03       		.byte	0x3
 3440 183b 00000000 		.4byte	VraiValeurBPM
 3441 183f 32       		.uleb128 0x32
 3442 1840 5E120000 		.4byte	.LASF432
 3443 1844 1D       		.byte	0x1d
 3444 1845 21       		.byte	0x21
 3445 1846 50180000 		.4byte	0x1850
 3446 184a 05       		.uleb128 0x5
 3447 184b 03       		.byte	0x3
 3448 184c 00000000 		.4byte	VraiValeurACC
 3449 1850 0E       		.uleb128 0xe
 3450 1851 7C0D0000 		.4byte	0xd7c
 3451 1855 32       		.uleb128 0x32
 3452 1856 64150000 		.4byte	.LASF433
 3453 185a 1D       		.byte	0x1d
 3454 185b 24       		.byte	0x24
 3455 185c 18180000 		.4byte	0x1818
 3456 1860 05       		.uleb128 0x5
 3457 1861 03       		.byte	0x3
 3458 1862 00000000 		.4byte	SpO2min
 3459 1866 32       		.uleb128 0x32
 3460 1867 B4170000 		.4byte	.LASF434
 3461 186b 1D       		.byte	0x1d
 3462 186c 25       		.byte	0x25
 3463 186d 18180000 		.4byte	0x1818
 3464 1871 05       		.uleb128 0x5
 3465 1872 03       		.byte	0x3
 3466 1873 00000000 		.4byte	BPMmax
 3467 1877 32       		.uleb128 0x32
 3468 1878 6A070000 		.4byte	.LASF435
 3469 187c 1D       		.byte	0x1d
 3470 187d 26       		.byte	0x26
 3471 187e 18180000 		.4byte	0x1818
 3472 1882 05       		.uleb128 0x5
 3473 1883 03       		.byte	0x3
 3474 1884 00000000 		.4byte	BPMmin
 3475 1888 32       		.uleb128 0x32
 3476 1889 C10B0000 		.4byte	.LASF436
 3477 188d 1D       		.byte	0x1d
 3478 188e 2B       		.byte	0x2b
 3479 188f 99180000 		.4byte	0x1899
 3480 1893 05       		.uleb128 0x5
 3481 1894 03       		.byte	0x3
 3482 1895 00000000 		.4byte	bouton_semph
 3483 1899 0E       		.uleb128 0xe
 3484 189a C2130000 		.4byte	0x13c2
 3485 189e 32       		.uleb128 0x32
 3486 189f AE1B0000 		.4byte	.LASF437
 3487 18a3 1D       		.byte	0x1d
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 135


 3488 18a4 2E       		.byte	0x2e
 3489 18a5 580F0000 		.4byte	0xf58
 3490 18a9 05       		.uleb128 0x5
 3491 18aa 03       		.byte	0x3
 3492 18ab 00000000 		.4byte	estAppuye
 3493 18af 32       		.uleb128 0x32
 3494 18b0 7C030000 		.4byte	.LASF438
 3495 18b4 1D       		.byte	0x1d
 3496 18b5 31       		.byte	0x31
 3497 18b6 580F0000 		.4byte	0xf58
 3498 18ba 05       		.uleb128 0x5
 3499 18bb 03       		.byte	0x3
 3500 18bc 00000000 		.4byte	AlarmeOnBPMmin
 3501 18c0 32       		.uleb128 0x32
 3502 18c1 E41D0000 		.4byte	.LASF439
 3503 18c5 1D       		.byte	0x1d
 3504 18c6 32       		.byte	0x32
 3505 18c7 580F0000 		.4byte	0xf58
 3506 18cb 05       		.uleb128 0x5
 3507 18cc 03       		.byte	0x3
 3508 18cd 00000000 		.4byte	AlarmeOnBPMmax
 3509 18d1 32       		.uleb128 0x32
 3510 18d2 6F200000 		.4byte	.LASF440
 3511 18d6 1D       		.byte	0x1d
 3512 18d7 33       		.byte	0x33
 3513 18d8 580F0000 		.4byte	0xf58
 3514 18dc 05       		.uleb128 0x5
 3515 18dd 03       		.byte	0x3
 3516 18de 00000000 		.4byte	AlarmeOnSpO2
 3517 18e2 32       		.uleb128 0x32
 3518 18e3 6C120000 		.4byte	.LASF441
 3519 18e7 1D       		.byte	0x1d
 3520 18e8 34       		.byte	0x34
 3521 18e9 580F0000 		.4byte	0xf58
 3522 18ed 05       		.uleb128 0x5
 3523 18ee 03       		.byte	0x3
 3524 18ef 00000000 		.4byte	AlarmeOnACC
 3525 18f3 0C       		.uleb128 0xc
 3526 18f4 7C0D0000 		.4byte	0xd7c
 3527 18f8 04190000 		.4byte	0x1904
 3528 18fc 0F       		.uleb128 0xf
 3529 18fd 71050000 		.4byte	0x571
 3530 1901 E019     		.2byte	0x19e0
 3531 1903 00       		.byte	0
 3532 1904 32       		.uleb128 0x32
 3533 1905 6C0F0000 		.4byte	.LASF442
 3534 1909 1D       		.byte	0x1d
 3535 190a 43       		.byte	0x43
 3536 190b F3180000 		.4byte	0x18f3
 3537 190f 05       		.uleb128 0x5
 3538 1910 03       		.byte	0x3
 3539 1911 00000000 		.4byte	vectorR
 3540 1915 33       		.uleb128 0x33
 3541 1916 42504D00 		.ascii	"BPM\000"
 3542 191a 1E       		.byte	0x1e
 3543 191b 10       		.byte	0x10
 3544 191c 84040000 		.4byte	0x484
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 136


 3545 1920 05       		.uleb128 0x5
 3546 1921 03       		.byte	0x3
 3547 1922 00000000 		.4byte	BPM
 3548 1926 32       		.uleb128 0x32
 3549 1927 C6030000 		.4byte	.LASF443
 3550 192b 1E       		.byte	0x1e
 3551 192c 11       		.byte	0x11
 3552 192d 84040000 		.4byte	0x484
 3553 1931 05       		.uleb128 0x5
 3554 1932 03       		.byte	0x3
 3555 1933 00000000 		.4byte	SpO2
 3556 1937 0C       		.uleb128 0xc
 3557 1938 9A040000 		.4byte	0x49a
 3558 193c 48190000 		.4byte	0x1948
 3559 1940 0F       		.uleb128 0xf
 3560 1941 71050000 		.4byte	0x571
 3561 1945 E703     		.2byte	0x3e7
 3562 1947 00       		.byte	0
 3563 1948 32       		.uleb128 0x32
 3564 1949 BA000000 		.4byte	.LASF444
 3565 194d 1E       		.byte	0x1e
 3566 194e 12       		.byte	0x12
 3567 194f 37190000 		.4byte	0x1937
 3568 1953 05       		.uleb128 0x5
 3569 1954 03       		.byte	0x3
 3570 1955 00000000 		.4byte	buffer_Red
 3571 1959 32       		.uleb128 0x32
 3572 195a 830C0000 		.4byte	.LASF445
 3573 195e 1E       		.byte	0x1e
 3574 195f 13       		.byte	0x13
 3575 1960 37190000 		.4byte	0x1937
 3576 1964 05       		.uleb128 0x5
 3577 1965 03       		.byte	0x3
 3578 1966 00000000 		.4byte	buffer_IR
 3579 196a 0C       		.uleb128 0xc
 3580 196b 7C0D0000 		.4byte	0xd7c
 3581 196f 7B190000 		.4byte	0x197b
 3582 1973 0F       		.uleb128 0xf
 3583 1974 71050000 		.4byte	0x571
 3584 1978 F301     		.2byte	0x1f3
 3585 197a 00       		.byte	0
 3586 197b 32       		.uleb128 0x32
 3587 197c 960C0000 		.4byte	.LASF446
 3588 1980 1E       		.byte	0x1e
 3589 1981 14       		.byte	0x14
 3590 1982 6A190000 		.4byte	0x196a
 3591 1986 05       		.uleb128 0x5
 3592 1987 03       		.byte	0x3
 3593 1988 00000000 		.4byte	signal_Red_AC
 3594 198c 32       		.uleb128 0x32
 3595 198d 78080000 		.4byte	.LASF447
 3596 1991 1E       		.byte	0x1e
 3597 1992 15       		.byte	0x15
 3598 1993 6A190000 		.4byte	0x196a
 3599 1997 05       		.uleb128 0x5
 3600 1998 03       		.byte	0x3
 3601 1999 00000000 		.4byte	signal_IR_AC
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 137


 3602 199d 32       		.uleb128 0x32
 3603 199e 11130000 		.4byte	.LASF448
 3604 19a2 1E       		.byte	0x1e
 3605 19a3 16       		.byte	0x16
 3606 19a4 6A190000 		.4byte	0x196a
 3607 19a8 05       		.uleb128 0x5
 3608 19a9 03       		.byte	0x3
 3609 19aa 00000000 		.4byte	signal_Red_DC
 3610 19ae 32       		.uleb128 0x32
 3611 19af 1B0F0000 		.4byte	.LASF449
 3612 19b3 1E       		.byte	0x1e
 3613 19b4 17       		.byte	0x17
 3614 19b5 6A190000 		.4byte	0x196a
 3615 19b9 05       		.uleb128 0x5
 3616 19ba 03       		.byte	0x3
 3617 19bb 00000000 		.4byte	signal_IR_DC
 3618 19bf 32       		.uleb128 0x32
 3619 19c0 141C0000 		.4byte	.LASF450
 3620 19c4 1E       		.byte	0x1e
 3621 19c5 18       		.byte	0x18
 3622 19c6 C80D0000 		.4byte	0xdc8
 3623 19ca 05       		.uleb128 0x5
 3624 19cb 03       		.byte	0x3
 3625 19cc 00000000 		.4byte	flagTraitement
 3626 19d0 32       		.uleb128 0x32
 3627 19d1 231C0000 		.4byte	.LASF451
 3628 19d5 1E       		.byte	0x1e
 3629 19d6 19       		.byte	0x19
 3630 19d7 84040000 		.4byte	0x484
 3631 19db 05       		.uleb128 0x5
 3632 19dc 03       		.byte	0x3
 3633 19dd 00000000 		.4byte	indexCommunication
 3634 19e1 32       		.uleb128 0x32
 3635 19e2 B5130000 		.4byte	.LASF452
 3636 19e6 1E       		.byte	0x1e
 3637 19e7 1C       		.byte	0x1c
 3638 19e8 18180000 		.4byte	0x1818
 3639 19ec 05       		.uleb128 0x5
 3640 19ed 03       		.byte	0x3
 3641 19ee 00000000 		.4byte	IntensiteDELs
 3642 19f2 34       		.uleb128 0x34
 3643 19f3 CB030000 		.4byte	.LASF453
 3644 19f7 CB030000 		.4byte	.LASF453
 3645 19fb 1F       		.byte	0x1f
 3646 19fc 3A       		.byte	0x3a
 3647 19fd 34       		.uleb128 0x34
 3648 19fe 1D1E0000 		.4byte	.LASF454
 3649 1a02 1D1E0000 		.4byte	.LASF454
 3650 1a06 20       		.byte	0x20
 3651 1a07 55       		.byte	0x55
 3652 1a08 34       		.uleb128 0x34
 3653 1a09 F4010000 		.4byte	.LASF455
 3654 1a0d F4010000 		.4byte	.LASF455
 3655 1a11 1D       		.byte	0x1d
 3656 1a12 36       		.byte	0x36
 3657 1a13 35       		.uleb128 0x35
 3658 1a14 25110000 		.4byte	.LASF456
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 138


 3659 1a18 25110000 		.4byte	.LASF456
 3660 1a1c 13       		.byte	0x13
 3661 1a1d D605     		.2byte	0x5d6
 3662 1a1f 35       		.uleb128 0x35
 3663 1a20 FB110000 		.4byte	.LASF457
 3664 1a24 FB110000 		.4byte	.LASF457
 3665 1a28 21       		.byte	0x21
 3666 1a29 6D01     		.2byte	0x16d
 3667 1a2b 34       		.uleb128 0x34
 3668 1a2c 4E180000 		.4byte	.LASF458
 3669 1a30 4E180000 		.4byte	.LASF458
 3670 1a34 1A       		.byte	0x1a
 3671 1a35 2E       		.byte	0x2e
 3672 1a36 34       		.uleb128 0x34
 3673 1a37 BB090000 		.4byte	.LASF459
 3674 1a3b BB090000 		.4byte	.LASF459
 3675 1a3f 1C       		.byte	0x1c
 3676 1a40 2E       		.byte	0x2e
 3677 1a41 34       		.uleb128 0x34
 3678 1a42 DF160000 		.4byte	.LASF460
 3679 1a46 DF160000 		.4byte	.LASF460
 3680 1a4a 11       		.byte	0x11
 3681 1a4b 79       		.byte	0x79
 3682 1a4c 34       		.uleb128 0x34
 3683 1a4d 6B140000 		.4byte	.LASF461
 3684 1a51 6B140000 		.4byte	.LASF461
 3685 1a55 11       		.byte	0x11
 3686 1a56 7A       		.byte	0x7a
 3687 1a57 35       		.uleb128 0x35
 3688 1a58 0E1E0000 		.4byte	.LASF462
 3689 1a5c 0E1E0000 		.4byte	.LASF462
 3690 1a60 21       		.byte	0x21
 3691 1a61 C501     		.2byte	0x1c5
 3692 1a63 35       		.uleb128 0x35
 3693 1a64 4C160000 		.4byte	.LASF463
 3694 1a68 4C160000 		.4byte	.LASF463
 3695 1a6c 21       		.byte	0x21
 3696 1a6d C101     		.2byte	0x1c1
 3697 1a6f 35       		.uleb128 0x35
 3698 1a70 44020000 		.4byte	.LASF464
 3699 1a74 44020000 		.4byte	.LASF464
 3700 1a78 21       		.byte	0x21
 3701 1a79 C001     		.2byte	0x1c0
 3702 1a7b 35       		.uleb128 0x35
 3703 1a7c 5C220000 		.4byte	.LASF465
 3704 1a80 5C220000 		.4byte	.LASF465
 3705 1a84 21       		.byte	0x21
 3706 1a85 F601     		.2byte	0x1f6
 3707 1a87 34       		.uleb128 0x34
 3708 1a88 81050000 		.4byte	.LASF466
 3709 1a8c 81050000 		.4byte	.LASF466
 3710 1a90 17       		.byte	0x17
 3711 1a91 2A       		.byte	0x2a
 3712 1a92 35       		.uleb128 0x35
 3713 1a93 A4090000 		.4byte	.LASF467
 3714 1a97 A4090000 		.4byte	.LASF467
 3715 1a9b 0B       		.byte	0xb
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 139


 3716 1a9c 6601     		.2byte	0x166
 3717 1a9e 35       		.uleb128 0x35
 3718 1a9f 091C0000 		.4byte	.LASF468
 3719 1aa3 091C0000 		.4byte	.LASF468
 3720 1aa7 22       		.byte	0x22
 3721 1aa8 0C02     		.2byte	0x20c
 3722 1aaa 35       		.uleb128 0x35
 3723 1aab E5040000 		.4byte	.LASF469
 3724 1aaf E5040000 		.4byte	.LASF469
 3725 1ab3 22       		.byte	0x22
 3726 1ab4 0F02     		.2byte	0x20f
 3727 1ab6 35       		.uleb128 0x35
 3728 1ab7 3D1F0000 		.4byte	.LASF470
 3729 1abb 3D1F0000 		.4byte	.LASF470
 3730 1abf 23       		.byte	0x23
 3731 1ac0 0B01     		.2byte	0x10b
 3732 1ac2 34       		.uleb128 0x34
 3733 1ac3 71190000 		.4byte	.LASF471
 3734 1ac7 71190000 		.4byte	.LASF471
 3735 1acb 23       		.byte	0x23
 3736 1acc F9       		.byte	0xf9
 3737 1acd 35       		.uleb128 0x35
 3738 1ace FA1B0000 		.4byte	.LASF472
 3739 1ad2 FA1B0000 		.4byte	.LASF472
 3740 1ad6 23       		.byte	0x23
 3741 1ad7 0301     		.2byte	0x103
 3742 1ad9 34       		.uleb128 0x34
 3743 1ada F0180000 		.4byte	.LASF473
 3744 1ade F0180000 		.4byte	.LASF473
 3745 1ae2 1D       		.byte	0x1d
 3746 1ae3 38       		.byte	0x38
 3747 1ae4 35       		.uleb128 0x35
 3748 1ae5 CF0F0000 		.4byte	.LASF474
 3749 1ae9 CF0F0000 		.4byte	.LASF474
 3750 1aed 24       		.byte	0x24
 3751 1aee 4101     		.2byte	0x141
 3752 1af0 35       		.uleb128 0x35
 3753 1af1 E61B0000 		.4byte	.LASF475
 3754 1af5 E61B0000 		.4byte	.LASF475
 3755 1af9 24       		.byte	0x24
 3756 1afa 8E04     		.2byte	0x48e
 3757 1afc 00       		.byte	0
 3758              		.section	.debug_abbrev,"",%progbits
 3759              	.Ldebug_abbrev0:
 3760 0000 01       		.uleb128 0x1
 3761 0001 11       		.uleb128 0x11
 3762 0002 01       		.byte	0x1
 3763 0003 25       		.uleb128 0x25
 3764 0004 0E       		.uleb128 0xe
 3765 0005 13       		.uleb128 0x13
 3766 0006 0B       		.uleb128 0xb
 3767 0007 03       		.uleb128 0x3
 3768 0008 0E       		.uleb128 0xe
 3769 0009 1B       		.uleb128 0x1b
 3770 000a 0E       		.uleb128 0xe
 3771 000b 55       		.uleb128 0x55
 3772 000c 17       		.uleb128 0x17
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 140


 3773 000d 11       		.uleb128 0x11
 3774 000e 01       		.uleb128 0x1
 3775 000f 10       		.uleb128 0x10
 3776 0010 17       		.uleb128 0x17
 3777 0011 00       		.byte	0
 3778 0012 00       		.byte	0
 3779 0013 02       		.uleb128 0x2
 3780 0014 04       		.uleb128 0x4
 3781 0015 01       		.byte	0x1
 3782 0016 0B       		.uleb128 0xb
 3783 0017 0B       		.uleb128 0xb
 3784 0018 49       		.uleb128 0x49
 3785 0019 13       		.uleb128 0x13
 3786 001a 3A       		.uleb128 0x3a
 3787 001b 0B       		.uleb128 0xb
 3788 001c 3B       		.uleb128 0x3b
 3789 001d 0B       		.uleb128 0xb
 3790 001e 01       		.uleb128 0x1
 3791 001f 13       		.uleb128 0x13
 3792 0020 00       		.byte	0
 3793 0021 00       		.byte	0
 3794 0022 03       		.uleb128 0x3
 3795 0023 28       		.uleb128 0x28
 3796 0024 00       		.byte	0
 3797 0025 03       		.uleb128 0x3
 3798 0026 0E       		.uleb128 0xe
 3799 0027 1C       		.uleb128 0x1c
 3800 0028 0D       		.uleb128 0xd
 3801 0029 00       		.byte	0
 3802 002a 00       		.byte	0
 3803 002b 04       		.uleb128 0x4
 3804 002c 28       		.uleb128 0x28
 3805 002d 00       		.byte	0
 3806 002e 03       		.uleb128 0x3
 3807 002f 0E       		.uleb128 0xe
 3808 0030 1C       		.uleb128 0x1c
 3809 0031 0B       		.uleb128 0xb
 3810 0032 00       		.byte	0
 3811 0033 00       		.byte	0
 3812 0034 05       		.uleb128 0x5
 3813 0035 24       		.uleb128 0x24
 3814 0036 00       		.byte	0
 3815 0037 0B       		.uleb128 0xb
 3816 0038 0B       		.uleb128 0xb
 3817 0039 3E       		.uleb128 0x3e
 3818 003a 0B       		.uleb128 0xb
 3819 003b 03       		.uleb128 0x3
 3820 003c 0E       		.uleb128 0xe
 3821 003d 00       		.byte	0
 3822 003e 00       		.byte	0
 3823 003f 06       		.uleb128 0x6
 3824 0040 16       		.uleb128 0x16
 3825 0041 00       		.byte	0
 3826 0042 03       		.uleb128 0x3
 3827 0043 0E       		.uleb128 0xe
 3828 0044 3A       		.uleb128 0x3a
 3829 0045 0B       		.uleb128 0xb
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 141


 3830 0046 3B       		.uleb128 0x3b
 3831 0047 0B       		.uleb128 0xb
 3832 0048 49       		.uleb128 0x49
 3833 0049 13       		.uleb128 0x13
 3834 004a 00       		.byte	0
 3835 004b 00       		.byte	0
 3836 004c 07       		.uleb128 0x7
 3837 004d 24       		.uleb128 0x24
 3838 004e 00       		.byte	0
 3839 004f 0B       		.uleb128 0xb
 3840 0050 0B       		.uleb128 0xb
 3841 0051 3E       		.uleb128 0x3e
 3842 0052 0B       		.uleb128 0xb
 3843 0053 03       		.uleb128 0x3
 3844 0054 08       		.uleb128 0x8
 3845 0055 00       		.byte	0
 3846 0056 00       		.byte	0
 3847 0057 08       		.uleb128 0x8
 3848 0058 13       		.uleb128 0x13
 3849 0059 01       		.byte	0x1
 3850 005a 0B       		.uleb128 0xb
 3851 005b 05       		.uleb128 0x5
 3852 005c 3A       		.uleb128 0x3a
 3853 005d 0B       		.uleb128 0xb
 3854 005e 3B       		.uleb128 0x3b
 3855 005f 05       		.uleb128 0x5
 3856 0060 01       		.uleb128 0x1
 3857 0061 13       		.uleb128 0x13
 3858 0062 00       		.byte	0
 3859 0063 00       		.byte	0
 3860 0064 09       		.uleb128 0x9
 3861 0065 0D       		.uleb128 0xd
 3862 0066 00       		.byte	0
 3863 0067 03       		.uleb128 0x3
 3864 0068 0E       		.uleb128 0xe
 3865 0069 3A       		.uleb128 0x3a
 3866 006a 0B       		.uleb128 0xb
 3867 006b 3B       		.uleb128 0x3b
 3868 006c 05       		.uleb128 0x5
 3869 006d 49       		.uleb128 0x49
 3870 006e 13       		.uleb128 0x13
 3871 006f 38       		.uleb128 0x38
 3872 0070 0B       		.uleb128 0xb
 3873 0071 00       		.byte	0
 3874 0072 00       		.byte	0
 3875 0073 0A       		.uleb128 0xa
 3876 0074 0D       		.uleb128 0xd
 3877 0075 00       		.byte	0
 3878 0076 03       		.uleb128 0x3
 3879 0077 0E       		.uleb128 0xe
 3880 0078 3A       		.uleb128 0x3a
 3881 0079 0B       		.uleb128 0xb
 3882 007a 3B       		.uleb128 0x3b
 3883 007b 05       		.uleb128 0x5
 3884 007c 49       		.uleb128 0x49
 3885 007d 13       		.uleb128 0x13
 3886 007e 38       		.uleb128 0x38
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 142


 3887 007f 05       		.uleb128 0x5
 3888 0080 00       		.byte	0
 3889 0081 00       		.byte	0
 3890 0082 0B       		.uleb128 0xb
 3891 0083 0D       		.uleb128 0xd
 3892 0084 00       		.byte	0
 3893 0085 03       		.uleb128 0x3
 3894 0086 08       		.uleb128 0x8
 3895 0087 3A       		.uleb128 0x3a
 3896 0088 0B       		.uleb128 0xb
 3897 0089 3B       		.uleb128 0x3b
 3898 008a 05       		.uleb128 0x5
 3899 008b 49       		.uleb128 0x49
 3900 008c 13       		.uleb128 0x13
 3901 008d 38       		.uleb128 0x38
 3902 008e 05       		.uleb128 0x5
 3903 008f 00       		.byte	0
 3904 0090 00       		.byte	0
 3905 0091 0C       		.uleb128 0xc
 3906 0092 01       		.uleb128 0x1
 3907 0093 01       		.byte	0x1
 3908 0094 49       		.uleb128 0x49
 3909 0095 13       		.uleb128 0x13
 3910 0096 01       		.uleb128 0x1
 3911 0097 13       		.uleb128 0x13
 3912 0098 00       		.byte	0
 3913 0099 00       		.byte	0
 3914 009a 0D       		.uleb128 0xd
 3915 009b 21       		.uleb128 0x21
 3916 009c 00       		.byte	0
 3917 009d 49       		.uleb128 0x49
 3918 009e 13       		.uleb128 0x13
 3919 009f 2F       		.uleb128 0x2f
 3920 00a0 0B       		.uleb128 0xb
 3921 00a1 00       		.byte	0
 3922 00a2 00       		.byte	0
 3923 00a3 0E       		.uleb128 0xe
 3924 00a4 35       		.uleb128 0x35
 3925 00a5 00       		.byte	0
 3926 00a6 49       		.uleb128 0x49
 3927 00a7 13       		.uleb128 0x13
 3928 00a8 00       		.byte	0
 3929 00a9 00       		.byte	0
 3930 00aa 0F       		.uleb128 0xf
 3931 00ab 21       		.uleb128 0x21
 3932 00ac 00       		.byte	0
 3933 00ad 49       		.uleb128 0x49
 3934 00ae 13       		.uleb128 0x13
 3935 00af 2F       		.uleb128 0x2f
 3936 00b0 05       		.uleb128 0x5
 3937 00b1 00       		.byte	0
 3938 00b2 00       		.byte	0
 3939 00b3 10       		.uleb128 0x10
 3940 00b4 16       		.uleb128 0x16
 3941 00b5 00       		.byte	0
 3942 00b6 03       		.uleb128 0x3
 3943 00b7 0E       		.uleb128 0xe
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 143


 3944 00b8 3A       		.uleb128 0x3a
 3945 00b9 0B       		.uleb128 0xb
 3946 00ba 3B       		.uleb128 0x3b
 3947 00bb 05       		.uleb128 0x5
 3948 00bc 49       		.uleb128 0x49
 3949 00bd 13       		.uleb128 0x13
 3950 00be 00       		.byte	0
 3951 00bf 00       		.byte	0
 3952 00c0 11       		.uleb128 0x11
 3953 00c1 26       		.uleb128 0x26
 3954 00c2 00       		.byte	0
 3955 00c3 49       		.uleb128 0x49
 3956 00c4 13       		.uleb128 0x13
 3957 00c5 00       		.byte	0
 3958 00c6 00       		.byte	0
 3959 00c7 12       		.uleb128 0x12
 3960 00c8 13       		.uleb128 0x13
 3961 00c9 01       		.byte	0x1
 3962 00ca 0B       		.uleb128 0xb
 3963 00cb 0B       		.uleb128 0xb
 3964 00cc 3A       		.uleb128 0x3a
 3965 00cd 0B       		.uleb128 0xb
 3966 00ce 3B       		.uleb128 0x3b
 3967 00cf 0B       		.uleb128 0xb
 3968 00d0 01       		.uleb128 0x1
 3969 00d1 13       		.uleb128 0x13
 3970 00d2 00       		.byte	0
 3971 00d3 00       		.byte	0
 3972 00d4 13       		.uleb128 0x13
 3973 00d5 0D       		.uleb128 0xd
 3974 00d6 00       		.byte	0
 3975 00d7 03       		.uleb128 0x3
 3976 00d8 0E       		.uleb128 0xe
 3977 00d9 3A       		.uleb128 0x3a
 3978 00da 0B       		.uleb128 0xb
 3979 00db 3B       		.uleb128 0x3b
 3980 00dc 0B       		.uleb128 0xb
 3981 00dd 49       		.uleb128 0x49
 3982 00de 13       		.uleb128 0x13
 3983 00df 38       		.uleb128 0x38
 3984 00e0 0B       		.uleb128 0xb
 3985 00e1 00       		.byte	0
 3986 00e2 00       		.byte	0
 3987 00e3 14       		.uleb128 0x14
 3988 00e4 13       		.uleb128 0x13
 3989 00e5 01       		.byte	0x1
 3990 00e6 0B       		.uleb128 0xb
 3991 00e7 05       		.uleb128 0x5
 3992 00e8 3A       		.uleb128 0x3a
 3993 00e9 0B       		.uleb128 0xb
 3994 00ea 3B       		.uleb128 0x3b
 3995 00eb 0B       		.uleb128 0xb
 3996 00ec 01       		.uleb128 0x1
 3997 00ed 13       		.uleb128 0x13
 3998 00ee 00       		.byte	0
 3999 00ef 00       		.byte	0
 4000 00f0 15       		.uleb128 0x15
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 144


 4001 00f1 0D       		.uleb128 0xd
 4002 00f2 00       		.byte	0
 4003 00f3 03       		.uleb128 0x3
 4004 00f4 08       		.uleb128 0x8
 4005 00f5 3A       		.uleb128 0x3a
 4006 00f6 0B       		.uleb128 0xb
 4007 00f7 3B       		.uleb128 0x3b
 4008 00f8 0B       		.uleb128 0xb
 4009 00f9 49       		.uleb128 0x49
 4010 00fa 13       		.uleb128 0x13
 4011 00fb 38       		.uleb128 0x38
 4012 00fc 0B       		.uleb128 0xb
 4013 00fd 00       		.byte	0
 4014 00fe 00       		.byte	0
 4015 00ff 16       		.uleb128 0x16
 4016 0100 0D       		.uleb128 0xd
 4017 0101 00       		.byte	0
 4018 0102 03       		.uleb128 0x3
 4019 0103 0E       		.uleb128 0xe
 4020 0104 3A       		.uleb128 0x3a
 4021 0105 0B       		.uleb128 0xb
 4022 0106 3B       		.uleb128 0x3b
 4023 0107 0B       		.uleb128 0xb
 4024 0108 49       		.uleb128 0x49
 4025 0109 13       		.uleb128 0x13
 4026 010a 38       		.uleb128 0x38
 4027 010b 05       		.uleb128 0x5
 4028 010c 00       		.byte	0
 4029 010d 00       		.byte	0
 4030 010e 17       		.uleb128 0x17
 4031 010f 13       		.uleb128 0x13
 4032 0110 01       		.byte	0x1
 4033 0111 0B       		.uleb128 0xb
 4034 0112 0B       		.uleb128 0xb
 4035 0113 3A       		.uleb128 0x3a
 4036 0114 0B       		.uleb128 0xb
 4037 0115 3B       		.uleb128 0x3b
 4038 0116 05       		.uleb128 0x5
 4039 0117 01       		.uleb128 0x1
 4040 0118 13       		.uleb128 0x13
 4041 0119 00       		.byte	0
 4042 011a 00       		.byte	0
 4043 011b 18       		.uleb128 0x18
 4044 011c 0F       		.uleb128 0xf
 4045 011d 00       		.byte	0
 4046 011e 0B       		.uleb128 0xb
 4047 011f 0B       		.uleb128 0xb
 4048 0120 00       		.byte	0
 4049 0121 00       		.byte	0
 4050 0122 19       		.uleb128 0x19
 4051 0123 04       		.uleb128 0x4
 4052 0124 01       		.byte	0x1
 4053 0125 0B       		.uleb128 0xb
 4054 0126 0B       		.uleb128 0xb
 4055 0127 49       		.uleb128 0x49
 4056 0128 13       		.uleb128 0x13
 4057 0129 3A       		.uleb128 0x3a
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 145


 4058 012a 0B       		.uleb128 0xb
 4059 012b 3B       		.uleb128 0x3b
 4060 012c 05       		.uleb128 0x5
 4061 012d 01       		.uleb128 0x1
 4062 012e 13       		.uleb128 0x13
 4063 012f 00       		.byte	0
 4064 0130 00       		.byte	0
 4065 0131 1A       		.uleb128 0x1a
 4066 0132 0F       		.uleb128 0xf
 4067 0133 00       		.byte	0
 4068 0134 0B       		.uleb128 0xb
 4069 0135 0B       		.uleb128 0xb
 4070 0136 49       		.uleb128 0x49
 4071 0137 13       		.uleb128 0x13
 4072 0138 00       		.byte	0
 4073 0139 00       		.byte	0
 4074 013a 1B       		.uleb128 0x1b
 4075 013b 15       		.uleb128 0x15
 4076 013c 01       		.byte	0x1
 4077 013d 27       		.uleb128 0x27
 4078 013e 19       		.uleb128 0x19
 4079 013f 01       		.uleb128 0x1
 4080 0140 13       		.uleb128 0x13
 4081 0141 00       		.byte	0
 4082 0142 00       		.byte	0
 4083 0143 1C       		.uleb128 0x1c
 4084 0144 05       		.uleb128 0x5
 4085 0145 00       		.byte	0
 4086 0146 49       		.uleb128 0x49
 4087 0147 13       		.uleb128 0x13
 4088 0148 00       		.byte	0
 4089 0149 00       		.byte	0
 4090 014a 1D       		.uleb128 0x1d
 4091 014b 15       		.uleb128 0x15
 4092 014c 01       		.byte	0x1
 4093 014d 27       		.uleb128 0x27
 4094 014e 19       		.uleb128 0x19
 4095 014f 49       		.uleb128 0x49
 4096 0150 13       		.uleb128 0x13
 4097 0151 01       		.uleb128 0x1
 4098 0152 13       		.uleb128 0x13
 4099 0153 00       		.byte	0
 4100 0154 00       		.byte	0
 4101 0155 1E       		.uleb128 0x1e
 4102 0156 13       		.uleb128 0x13
 4103 0157 01       		.byte	0x1
 4104 0158 03       		.uleb128 0x3
 4105 0159 0E       		.uleb128 0xe
 4106 015a 0B       		.uleb128 0xb
 4107 015b 0B       		.uleb128 0xb
 4108 015c 3A       		.uleb128 0x3a
 4109 015d 0B       		.uleb128 0xb
 4110 015e 3B       		.uleb128 0x3b
 4111 015f 05       		.uleb128 0x5
 4112 0160 01       		.uleb128 0x1
 4113 0161 13       		.uleb128 0x13
 4114 0162 00       		.byte	0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 146


 4115 0163 00       		.byte	0
 4116 0164 1F       		.uleb128 0x1f
 4117 0165 28       		.uleb128 0x28
 4118 0166 00       		.byte	0
 4119 0167 03       		.uleb128 0x3
 4120 0168 0E       		.uleb128 0xe
 4121 0169 1C       		.uleb128 0x1c
 4122 016a 06       		.uleb128 0x6
 4123 016b 00       		.byte	0
 4124 016c 00       		.byte	0
 4125 016d 20       		.uleb128 0x20
 4126 016e 13       		.uleb128 0x13
 4127 016f 01       		.byte	0x1
 4128 0170 03       		.uleb128 0x3
 4129 0171 0E       		.uleb128 0xe
 4130 0172 0B       		.uleb128 0xb
 4131 0173 0B       		.uleb128 0xb
 4132 0174 3A       		.uleb128 0x3a
 4133 0175 0B       		.uleb128 0xb
 4134 0176 3B       		.uleb128 0x3b
 4135 0177 0B       		.uleb128 0xb
 4136 0178 01       		.uleb128 0x1
 4137 0179 13       		.uleb128 0x13
 4138 017a 00       		.byte	0
 4139 017b 00       		.byte	0
 4140 017c 21       		.uleb128 0x21
 4141 017d 2E       		.uleb128 0x2e
 4142 017e 00       		.byte	0
 4143 017f 03       		.uleb128 0x3
 4144 0180 0E       		.uleb128 0xe
 4145 0181 3A       		.uleb128 0x3a
 4146 0182 0B       		.uleb128 0xb
 4147 0183 3B       		.uleb128 0x3b
 4148 0184 0B       		.uleb128 0xb
 4149 0185 27       		.uleb128 0x27
 4150 0186 19       		.uleb128 0x19
 4151 0187 20       		.uleb128 0x20
 4152 0188 0B       		.uleb128 0xb
 4153 0189 00       		.byte	0
 4154 018a 00       		.byte	0
 4155 018b 22       		.uleb128 0x22
 4156 018c 2E       		.uleb128 0x2e
 4157 018d 01       		.byte	0x1
 4158 018e 03       		.uleb128 0x3
 4159 018f 0E       		.uleb128 0xe
 4160 0190 3A       		.uleb128 0x3a
 4161 0191 0B       		.uleb128 0xb
 4162 0192 3B       		.uleb128 0x3b
 4163 0193 05       		.uleb128 0x5
 4164 0194 27       		.uleb128 0x27
 4165 0195 19       		.uleb128 0x19
 4166 0196 20       		.uleb128 0x20
 4167 0197 0B       		.uleb128 0xb
 4168 0198 01       		.uleb128 0x1
 4169 0199 13       		.uleb128 0x13
 4170 019a 00       		.byte	0
 4171 019b 00       		.byte	0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 147


 4172 019c 23       		.uleb128 0x23
 4173 019d 05       		.uleb128 0x5
 4174 019e 00       		.byte	0
 4175 019f 03       		.uleb128 0x3
 4176 01a0 0E       		.uleb128 0xe
 4177 01a1 3A       		.uleb128 0x3a
 4178 01a2 0B       		.uleb128 0xb
 4179 01a3 3B       		.uleb128 0x3b
 4180 01a4 05       		.uleb128 0x5
 4181 01a5 49       		.uleb128 0x49
 4182 01a6 13       		.uleb128 0x13
 4183 01a7 00       		.byte	0
 4184 01a8 00       		.byte	0
 4185 01a9 24       		.uleb128 0x24
 4186 01aa 2E       		.uleb128 0x2e
 4187 01ab 01       		.byte	0x1
 4188 01ac 03       		.uleb128 0x3
 4189 01ad 0E       		.uleb128 0xe
 4190 01ae 3A       		.uleb128 0x3a
 4191 01af 0B       		.uleb128 0xb
 4192 01b0 3B       		.uleb128 0x3b
 4193 01b1 05       		.uleb128 0x5
 4194 01b2 27       		.uleb128 0x27
 4195 01b3 19       		.uleb128 0x19
 4196 01b4 49       		.uleb128 0x49
 4197 01b5 13       		.uleb128 0x13
 4198 01b6 20       		.uleb128 0x20
 4199 01b7 0B       		.uleb128 0xb
 4200 01b8 01       		.uleb128 0x1
 4201 01b9 13       		.uleb128 0x13
 4202 01ba 00       		.byte	0
 4203 01bb 00       		.byte	0
 4204 01bc 25       		.uleb128 0x25
 4205 01bd 34       		.uleb128 0x34
 4206 01be 00       		.byte	0
 4207 01bf 03       		.uleb128 0x3
 4208 01c0 0E       		.uleb128 0xe
 4209 01c1 3A       		.uleb128 0x3a
 4210 01c2 0B       		.uleb128 0xb
 4211 01c3 3B       		.uleb128 0x3b
 4212 01c4 05       		.uleb128 0x5
 4213 01c5 49       		.uleb128 0x49
 4214 01c6 13       		.uleb128 0x13
 4215 01c7 00       		.byte	0
 4216 01c8 00       		.byte	0
 4217 01c9 26       		.uleb128 0x26
 4218 01ca 2E       		.uleb128 0x2e
 4219 01cb 01       		.byte	0x1
 4220 01cc 3F       		.uleb128 0x3f
 4221 01cd 19       		.uleb128 0x19
 4222 01ce 03       		.uleb128 0x3
 4223 01cf 0E       		.uleb128 0xe
 4224 01d0 3A       		.uleb128 0x3a
 4225 01d1 0B       		.uleb128 0xb
 4226 01d2 3B       		.uleb128 0x3b
 4227 01d3 0B       		.uleb128 0xb
 4228 01d4 27       		.uleb128 0x27
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 148


 4229 01d5 19       		.uleb128 0x19
 4230 01d6 49       		.uleb128 0x49
 4231 01d7 13       		.uleb128 0x13
 4232 01d8 11       		.uleb128 0x11
 4233 01d9 01       		.uleb128 0x1
 4234 01da 12       		.uleb128 0x12
 4235 01db 06       		.uleb128 0x6
 4236 01dc 40       		.uleb128 0x40
 4237 01dd 18       		.uleb128 0x18
 4238 01de 9742     		.uleb128 0x2117
 4239 01e0 19       		.uleb128 0x19
 4240 01e1 01       		.uleb128 0x1
 4241 01e2 13       		.uleb128 0x13
 4242 01e3 00       		.byte	0
 4243 01e4 00       		.byte	0
 4244 01e5 27       		.uleb128 0x27
 4245 01e6 1D       		.uleb128 0x1d
 4246 01e7 00       		.byte	0
 4247 01e8 31       		.uleb128 0x31
 4248 01e9 13       		.uleb128 0x13
 4249 01ea 11       		.uleb128 0x11
 4250 01eb 01       		.uleb128 0x1
 4251 01ec 12       		.uleb128 0x12
 4252 01ed 06       		.uleb128 0x6
 4253 01ee 58       		.uleb128 0x58
 4254 01ef 0B       		.uleb128 0xb
 4255 01f0 59       		.uleb128 0x59
 4256 01f1 0B       		.uleb128 0xb
 4257 01f2 00       		.byte	0
 4258 01f3 00       		.byte	0
 4259 01f4 28       		.uleb128 0x28
 4260 01f5 1D       		.uleb128 0x1d
 4261 01f6 01       		.byte	0x1
 4262 01f7 31       		.uleb128 0x31
 4263 01f8 13       		.uleb128 0x13
 4264 01f9 11       		.uleb128 0x11
 4265 01fa 01       		.uleb128 0x1
 4266 01fb 12       		.uleb128 0x12
 4267 01fc 06       		.uleb128 0x6
 4268 01fd 58       		.uleb128 0x58
 4269 01fe 0B       		.uleb128 0xb
 4270 01ff 59       		.uleb128 0x59
 4271 0200 0B       		.uleb128 0xb
 4272 0201 01       		.uleb128 0x1
 4273 0202 13       		.uleb128 0x13
 4274 0203 00       		.byte	0
 4275 0204 00       		.byte	0
 4276 0205 29       		.uleb128 0x29
 4277 0206 1D       		.uleb128 0x1d
 4278 0207 01       		.byte	0x1
 4279 0208 31       		.uleb128 0x31
 4280 0209 13       		.uleb128 0x13
 4281 020a 11       		.uleb128 0x11
 4282 020b 01       		.uleb128 0x1
 4283 020c 12       		.uleb128 0x12
 4284 020d 06       		.uleb128 0x6
 4285 020e 58       		.uleb128 0x58
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 149


 4286 020f 0B       		.uleb128 0xb
 4287 0210 59       		.uleb128 0x59
 4288 0211 0B       		.uleb128 0xb
 4289 0212 00       		.byte	0
 4290 0213 00       		.byte	0
 4291 0214 2A       		.uleb128 0x2a
 4292 0215 05       		.uleb128 0x5
 4293 0216 00       		.byte	0
 4294 0217 31       		.uleb128 0x31
 4295 0218 13       		.uleb128 0x13
 4296 0219 02       		.uleb128 0x2
 4297 021a 17       		.uleb128 0x17
 4298 021b 00       		.byte	0
 4299 021c 00       		.byte	0
 4300 021d 2B       		.uleb128 0x2b
 4301 021e 0B       		.uleb128 0xb
 4302 021f 01       		.byte	0x1
 4303 0220 11       		.uleb128 0x11
 4304 0221 01       		.uleb128 0x1
 4305 0222 12       		.uleb128 0x12
 4306 0223 06       		.uleb128 0x6
 4307 0224 00       		.byte	0
 4308 0225 00       		.byte	0
 4309 0226 2C       		.uleb128 0x2c
 4310 0227 34       		.uleb128 0x34
 4311 0228 00       		.byte	0
 4312 0229 31       		.uleb128 0x31
 4313 022a 13       		.uleb128 0x13
 4314 022b 02       		.uleb128 0x2
 4315 022c 17       		.uleb128 0x17
 4316 022d 00       		.byte	0
 4317 022e 00       		.byte	0
 4318 022f 2D       		.uleb128 0x2d
 4319 0230 898201   		.uleb128 0x4109
 4320 0233 00       		.byte	0
 4321 0234 11       		.uleb128 0x11
 4322 0235 01       		.uleb128 0x1
 4323 0236 31       		.uleb128 0x31
 4324 0237 13       		.uleb128 0x13
 4325 0238 00       		.byte	0
 4326 0239 00       		.byte	0
 4327 023a 2E       		.uleb128 0x2e
 4328 023b 898201   		.uleb128 0x4109
 4329 023e 01       		.byte	0x1
 4330 023f 11       		.uleb128 0x11
 4331 0240 01       		.uleb128 0x1
 4332 0241 31       		.uleb128 0x31
 4333 0242 13       		.uleb128 0x13
 4334 0243 01       		.uleb128 0x1
 4335 0244 13       		.uleb128 0x13
 4336 0245 00       		.byte	0
 4337 0246 00       		.byte	0
 4338 0247 2F       		.uleb128 0x2f
 4339 0248 8A8201   		.uleb128 0x410a
 4340 024b 00       		.byte	0
 4341 024c 02       		.uleb128 0x2
 4342 024d 18       		.uleb128 0x18
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 150


 4343 024e 9142     		.uleb128 0x2111
 4344 0250 18       		.uleb128 0x18
 4345 0251 00       		.byte	0
 4346 0252 00       		.byte	0
 4347 0253 30       		.uleb128 0x30
 4348 0254 34       		.uleb128 0x34
 4349 0255 00       		.byte	0
 4350 0256 03       		.uleb128 0x3
 4351 0257 0E       		.uleb128 0xe
 4352 0258 3A       		.uleb128 0x3a
 4353 0259 0B       		.uleb128 0xb
 4354 025a 3B       		.uleb128 0x3b
 4355 025b 05       		.uleb128 0x5
 4356 025c 49       		.uleb128 0x49
 4357 025d 13       		.uleb128 0x13
 4358 025e 3F       		.uleb128 0x3f
 4359 025f 19       		.uleb128 0x19
 4360 0260 3C       		.uleb128 0x3c
 4361 0261 19       		.uleb128 0x19
 4362 0262 00       		.byte	0
 4363 0263 00       		.byte	0
 4364 0264 31       		.uleb128 0x31
 4365 0265 34       		.uleb128 0x34
 4366 0266 00       		.byte	0
 4367 0267 03       		.uleb128 0x3
 4368 0268 0E       		.uleb128 0xe
 4369 0269 3A       		.uleb128 0x3a
 4370 026a 0B       		.uleb128 0xb
 4371 026b 3B       		.uleb128 0x3b
 4372 026c 0B       		.uleb128 0xb
 4373 026d 49       		.uleb128 0x49
 4374 026e 13       		.uleb128 0x13
 4375 026f 3F       		.uleb128 0x3f
 4376 0270 19       		.uleb128 0x19
 4377 0271 3C       		.uleb128 0x3c
 4378 0272 19       		.uleb128 0x19
 4379 0273 00       		.byte	0
 4380 0274 00       		.byte	0
 4381 0275 32       		.uleb128 0x32
 4382 0276 34       		.uleb128 0x34
 4383 0277 00       		.byte	0
 4384 0278 03       		.uleb128 0x3
 4385 0279 0E       		.uleb128 0xe
 4386 027a 3A       		.uleb128 0x3a
 4387 027b 0B       		.uleb128 0xb
 4388 027c 3B       		.uleb128 0x3b
 4389 027d 0B       		.uleb128 0xb
 4390 027e 49       		.uleb128 0x49
 4391 027f 13       		.uleb128 0x13
 4392 0280 3F       		.uleb128 0x3f
 4393 0281 19       		.uleb128 0x19
 4394 0282 02       		.uleb128 0x2
 4395 0283 18       		.uleb128 0x18
 4396 0284 00       		.byte	0
 4397 0285 00       		.byte	0
 4398 0286 33       		.uleb128 0x33
 4399 0287 34       		.uleb128 0x34
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 151


 4400 0288 00       		.byte	0
 4401 0289 03       		.uleb128 0x3
 4402 028a 08       		.uleb128 0x8
 4403 028b 3A       		.uleb128 0x3a
 4404 028c 0B       		.uleb128 0xb
 4405 028d 3B       		.uleb128 0x3b
 4406 028e 0B       		.uleb128 0xb
 4407 028f 49       		.uleb128 0x49
 4408 0290 13       		.uleb128 0x13
 4409 0291 3F       		.uleb128 0x3f
 4410 0292 19       		.uleb128 0x19
 4411 0293 02       		.uleb128 0x2
 4412 0294 18       		.uleb128 0x18
 4413 0295 00       		.byte	0
 4414 0296 00       		.byte	0
 4415 0297 34       		.uleb128 0x34
 4416 0298 2E       		.uleb128 0x2e
 4417 0299 00       		.byte	0
 4418 029a 3F       		.uleb128 0x3f
 4419 029b 19       		.uleb128 0x19
 4420 029c 3C       		.uleb128 0x3c
 4421 029d 19       		.uleb128 0x19
 4422 029e 6E       		.uleb128 0x6e
 4423 029f 0E       		.uleb128 0xe
 4424 02a0 03       		.uleb128 0x3
 4425 02a1 0E       		.uleb128 0xe
 4426 02a2 3A       		.uleb128 0x3a
 4427 02a3 0B       		.uleb128 0xb
 4428 02a4 3B       		.uleb128 0x3b
 4429 02a5 0B       		.uleb128 0xb
 4430 02a6 00       		.byte	0
 4431 02a7 00       		.byte	0
 4432 02a8 35       		.uleb128 0x35
 4433 02a9 2E       		.uleb128 0x2e
 4434 02aa 00       		.byte	0
 4435 02ab 3F       		.uleb128 0x3f
 4436 02ac 19       		.uleb128 0x19
 4437 02ad 3C       		.uleb128 0x3c
 4438 02ae 19       		.uleb128 0x19
 4439 02af 6E       		.uleb128 0x6e
 4440 02b0 0E       		.uleb128 0xe
 4441 02b1 03       		.uleb128 0x3
 4442 02b2 0E       		.uleb128 0xe
 4443 02b3 3A       		.uleb128 0x3a
 4444 02b4 0B       		.uleb128 0xb
 4445 02b5 3B       		.uleb128 0x3b
 4446 02b6 05       		.uleb128 0x5
 4447 02b7 00       		.byte	0
 4448 02b8 00       		.byte	0
 4449 02b9 00       		.byte	0
 4450              		.section	.debug_loc,"",%progbits
 4451              	.Ldebug_loc0:
 4452              	.LLST0:
 4453 0000 54000000 		.4byte	.LVL13
 4454 0004 92000000 		.4byte	.LVL14
 4455 0008 0200     		.2byte	0x2
 4456 000a 30       		.byte	0x30
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 152


 4457 000b 9F       		.byte	0x9f
 4458 000c 00000000 		.4byte	0
 4459 0010 00000000 		.4byte	0
 4460              	.LLST1:
 4461 0014 54000000 		.4byte	.LVL13
 4462 0018 92000000 		.4byte	.LVL14
 4463 001c 0200     		.2byte	0x2
 4464 001e 31       		.byte	0x31
 4465 001f 9F       		.byte	0x9f
 4466 0020 00000000 		.4byte	0
 4467 0024 00000000 		.4byte	0
 4468              	.LLST2:
 4469 0028 54000000 		.4byte	.LVL13
 4470 002c 92000000 		.4byte	.LVL14
 4471 0030 0600     		.2byte	0x6
 4472 0032 0C       		.byte	0xc
 4473 0033 01004A00 		.4byte	0x4a0001
 4474 0037 9F       		.byte	0x9f
 4475 0038 00000000 		.4byte	0
 4476 003c 00000000 		.4byte	0
 4477              	.LLST3:
 4478 0040 A0000000 		.4byte	.LVL16
 4479 0044 B6000000 		.4byte	.LVL17
 4480 0048 0100     		.2byte	0x1
 4481 004a 53       		.byte	0x53
 4482 004b 00000000 		.4byte	0
 4483 004f 00000000 		.4byte	0
 4484              	.LLST4:
 4485 0053 B6000000 		.4byte	.LVL17
 4486 0057 C0000000 		.4byte	.LVL18
 4487 005b 0100     		.2byte	0x1
 4488 005d 53       		.byte	0x53
 4489 005e C0000000 		.4byte	.LVL18
 4490 0062 CC000000 		.4byte	.LVL19
 4491 0066 0200     		.2byte	0x2
 4492 0068 74       		.byte	0x74
 4493 0069 00       		.sleb128 0
 4494 006a 00000000 		.4byte	0
 4495 006e 00000000 		.4byte	0
 4496              		.section	.debug_aranges,"",%progbits
 4497 0000 1C000000 		.4byte	0x1c
 4498 0004 0200     		.2byte	0x2
 4499 0006 00000000 		.4byte	.Ldebug_info0
 4500 000a 04       		.byte	0x4
 4501 000b 00       		.byte	0
 4502 000c 0000     		.2byte	0
 4503 000e 0000     		.2byte	0
 4504 0010 00000000 		.4byte	.LFB726
 4505 0014 C4010000 		.4byte	.LFE726-.LFB726
 4506 0018 00000000 		.4byte	0
 4507 001c 00000000 		.4byte	0
 4508              		.section	.debug_ranges,"",%progbits
 4509              	.Ldebug_ranges0:
 4510 0000 00000000 		.4byte	.LFB726
 4511 0004 C4010000 		.4byte	.LFE726
 4512 0008 00000000 		.4byte	0
 4513 000c 00000000 		.4byte	0
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 153


 4514              		.section	.debug_line,"",%progbits
 4515              	.Ldebug_line0:
 4516 0000 26060000 		.section	.debug_str,"MS",%progbits,1
 4516      0200C305 
 4516      00000201 
 4516      FB0E0D00 
 4516      01010101 
 4517              	.LASF137:
 4518 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4518      696E7465 
 4518      72727570 
 4518      74735F35 
 4518      5F495251 
 4519              	.LASF199:
 4520 0016 50455249 		.ascii	"PERI_TR_GR_V1_Type\000"
 4520      5F54525F 
 4520      47525F56 
 4520      315F5479 
 4520      706500
 4521              	.LASF193:
 4522 0029 52455345 		.ascii	"RESERVED\000"
 4522      52564544 
 4522      00
 4523              	.LASF25:
 4524 0032 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4524      5F696E74 
 4524      65727275 
 4524      70745F67 
 4524      70696F5F 
 4525              	.LASF72:
 4526 004b 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4526      735F696E 
 4526      74657272 
 4526      75707473 
 4526      5F647730 
 4527              	.LASF339:
 4528 0068 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4528      625F7363 
 4528      625F7370 
 4528      695F6861 
 4528      6E646C65 
 4529              	.LASF123:
 4530 0086 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4530      6D5F315F 
 4530      696E7465 
 4530      72727570 
 4530      74735F31 
 4531              	.LASF387:
 4532 00a1 73746F70 		.ascii	"stopInputMode\000"
 4532      496E7075 
 4532      744D6F64 
 4532      6500
 4533              	.LASF477:
 4534 00af 6D61696E 		.ascii	"main_cm4.c\000"
 4534      5F636D34 
 4534      2E6300
 4535              	.LASF444:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 154


 4536 00ba 62756666 		.ascii	"buffer_Red\000"
 4536      65725F52 
 4536      656400
 4537              	.LASF421:
 4538 00c5 63795F64 		.ascii	"cy_device\000"
 4538      65766963 
 4538      6500
 4539              	.LASF142:
 4540 00cf 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4540      696E7465 
 4540      72727570 
 4540      74735F31 
 4540      305F4952 
 4541              	.LASF158:
 4542 00e6 73686F72 		.ascii	"short int\000"
 4542      7420696E 
 4542      7400
 4543              	.LASF478:
 4544 00f0 433A5C55 		.ascii	"C:\\Users\\jlabe\\Desktop\\H21\\GBM2100_Projet\\PRO"
 4544      73657273 
 4544      5C6A6C61 
 4544      62655C44 
 4544      65736B74 
 4545 011d 4A45545C 		.ascii	"JET\\Prototype\\Laboratoire3.cydsn\000"
 4545      50726F74 
 4545      6F747970 
 4545      655C4C61 
 4545      626F7261 
 4546              	.LASF287:
 4547 013e 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4547      73436D30 
 4547      436C6F63 
 4547      6B43746C 
 4547      4F666673 
 4548              	.LASF67:
 4549 0155 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4549      735F696E 
 4549      74657272 
 4549      75707473 
 4549      5F647730 
 4550              	.LASF320:
 4551 0171 6D617374 		.ascii	"masterStatus\000"
 4551      65725374 
 4551      61747573 
 4551      00
 4552              	.LASF207:
 4553 017e 4449565F 		.ascii	"DIV_8_CTL\000"
 4553      385F4354 
 4553      4C00
 4554              	.LASF54:
 4555 0188 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4555      335F696E 
 4555      74657272 
 4555      7570745F 
 4555      4952516E 
 4556              	.LASF366:
 4557 019d 43595F53 		.ascii	"CY_SYSCLK_DIV_8_BIT\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 155


 4557      5953434C 
 4557      4B5F4449 
 4557      565F385F 
 4557      42495400 
 4558              	.LASF205:
 4559 01b1 50455249 		.ascii	"PERI_PPU_GR_V1_Type\000"
 4559      5F505055 
 4559      5F47525F 
 4559      56315F54 
 4559      79706500 
 4560              	.LASF84:
 4561 01c5 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4561      735F696E 
 4561      74657272 
 4561      75707473 
 4561      5F647731 
 4562              	.LASF405:
 4563 01e1 6B696C6C 		.ascii	"killInput\000"
 4563      496E7075 
 4563      7400
 4564              	.LASF353:
 4565 01eb 74785374 		.ascii	"txStatus\000"
 4565      61747573 
 4565      00
 4566              	.LASF455:
 4567 01f4 696E7465 		.ascii	"interfaceSetup\000"
 4567      72666163 
 4567      65536574 
 4567      757000
 4568              	.LASF310:
 4569 0203 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4569      74635F73 
 4569      7973696E 
 4569      745F7400 
 4570              	.LASF218:
 4571 0213 666C6173 		.ascii	"flashcBase\000"
 4571      68634261 
 4571      736500
 4572              	.LASF90:
 4573 021e 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4573      735F696E 
 4573      74657272 
 4573      75707473 
 4573      5F647731 
 4574              	.LASF265:
 4575 023b 64774368 		.ascii	"dwChSize\000"
 4575      53697A65 
 4575      00
 4576              	.LASF464:
 4577 0244 4755495F 		.ascii	"GUI_SetBkColor\000"
 4577      53657442 
 4577      6B436F6C 
 4577      6F7200
 4578              	.LASF39:
 4579 0253 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4579      735F696E 
 4579      74657272 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 156


 4579      75707473 
 4579      5F697063 
 4580              	.LASF210:
 4581 026f 4449565F 		.ascii	"DIV_24_5_CTL\000"
 4581      32345F35 
 4581      5F43544C 
 4581      00
 4582              	.LASF172:
 4583 027c 756E7369 		.ascii	"unsigned int\000"
 4583      676E6564 
 4583      20696E74 
 4583      00
 4584              	.LASF315:
 4585 0289 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4585      625F7363 
 4585      625F6932 
 4585      635F6861 
 4585      6E646C65 
 4586              	.LASF46:
 4587 02a7 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4587      735F696E 
 4587      74657272 
 4587      75707473 
 4587      5F697063 
 4588              	.LASF177:
 4589 02c4 75696E74 		.ascii	"uint32_t\000"
 4589      33325F74 
 4589      00
 4590              	.LASF247:
 4591 02cd 736D6966 		.ascii	"smifDeviceNr\000"
 4591      44657669 
 4591      63654E72 
 4591      00
 4592              	.LASF361:
 4593 02da 43595F53 		.ascii	"CY_SYSCLK_SUCCESS\000"
 4593      5953434C 
 4593      4B5F5355 
 4593      43434553 
 4593      5300
 4594              	.LASF115:
 4595 02ec 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4595      6D5F315F 
 4595      696E7465 
 4595      72727570 
 4595      74735F37 
 4596              	.LASF323:
 4597 0306 6D617374 		.ascii	"masterBuffer\000"
 4597      65724275 
 4597      66666572 
 4597      00
 4598              	.LASF348:
 4599 0313 74784275 		.ascii	"txBufIdx\000"
 4599      66496478 
 4599      00
 4600              	.LASF140:
 4601 031c 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4601      696E7465 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 157


 4601      72727570 
 4601      74735F38 
 4601      5F495251 
 4602              	.LASF386:
 4603 0332 73746172 		.ascii	"startInput\000"
 4603      74496E70 
 4603      757400
 4604              	.LASF76:
 4605 033d 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4605      735F696E 
 4605      74657272 
 4605      75707473 
 4605      5F647731 
 4606              	.LASF166:
 4607 0359 5F5F696E 		.ascii	"__int32_t\000"
 4607      7433325F 
 4607      7400
 4608              	.LASF33:
 4609 0363 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4609      5F696E74 
 4609      65727275 
 4609      70745F63 
 4609      7462735F 
 4610              	.LASF438:
 4611 037c 416C6172 		.ascii	"AlarmeOnBPMmin\000"
 4611      6D654F6E 
 4611      42504D6D 
 4611      696E00
 4612              	.LASF243:
 4613 038b 73727373 		.ascii	"srssNumClkpath\000"
 4613      4E756D43 
 4613      6C6B7061 
 4613      746800
 4614              	.LASF217:
 4615 039a 63707573 		.ascii	"cpussBase\000"
 4615      73426173 
 4615      6500
 4616              	.LASF209:
 4617 03a4 4449565F 		.ascii	"DIV_16_5_CTL\000"
 4617      31365F35 
 4617      5F43544C 
 4617      00
 4618              	.LASF333:
 4619 03b1 736C6176 		.ascii	"slaveRxBuffer\000"
 4619      65527842 
 4619      75666665 
 4619      7200
 4620              	.LASF213:
 4621 03bf 5050555F 		.ascii	"PPU_PR\000"
 4621      505200
 4622              	.LASF443:
 4623 03c6 53704F32 		.ascii	"SpO2\000"
 4623      00
 4624              	.LASF453:
 4625 03cb 43617053 		.ascii	"CapSense_Start\000"
 4625      656E7365 
 4625      5F537461 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 158


 4625      727400
 4626              	.LASF30:
 4627 03da 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4627      5F696E74 
 4627      65727275 
 4627      70745F6D 
 4627      63776474 
 4628              	.LASF12:
 4629 03f6 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4629      5F696E74 
 4629      65727275 
 4629      7074735F 
 4629      6770696F 
 4630              	.LASF337:
 4631 0412 63624164 		.ascii	"cbAddr\000"
 4631      647200
 4632              	.LASF73:
 4633 0419 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4633      735F696E 
 4633      74657272 
 4633      75707473 
 4633      5F647730 
 4634              	.LASF312:
 4635 0436 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4635      43425F49 
 4635      32435F41 
 4635      434B00
 4636              	.LASF388:
 4637 0445 73746F70 		.ascii	"stopInput\000"
 4637      496E7075 
 4637      7400
 4638              	.LASF356:
 4639 044f 72785269 		.ascii	"rxRingBufSize\000"
 4639      6E674275 
 4639      6653697A 
 4639      6500
 4640              	.LASF344:
 4641 045d 72784275 		.ascii	"rxBufSize\000"
 4641      6653697A 
 4641      6500
 4642              	.LASF129:
 4643 0467 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4643      6D5F315F 
 4643      696E7465 
 4643      72727570 
 4643      74735F32 
 4644              	.LASF27:
 4645 0482 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4645      6D705F69 
 4645      6E746572 
 4645      72757074 
 4645      5F495251 
 4646              	.LASF273:
 4647 0498 70657269 		.ascii	"periTrGrSize\000"
 4647      54724772 
 4647      53697A65 
 4647      00
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 159


 4648              	.LASF107:
 4649 04a5 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4649      6D5F305F 
 4649      696E7465 
 4649      72727570 
 4649      74735F37 
 4650              	.LASF328:
 4651 04bf 736C6176 		.ascii	"slaveRdBufEmpty\000"
 4651      65526442 
 4651      7566456D 
 4651      70747900 
 4652              	.LASF276:
 4653 04cf 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4653      44697643 
 4653      6D645061 
 4653      44697653 
 4653      656C506F 
 4654              	.LASF469:
 4655 04e5 53797374 		.ascii	"SystemCoreClockUpdate\000"
 4655      656D436F 
 4655      7265436C 
 4655      6F636B55 
 4655      70646174 
 4656              	.LASF206:
 4657 04fb 4449565F 		.ascii	"DIV_CMD\000"
 4657      434D4400 
 4658              	.LASF299:
 4659 0503 63707573 		.ascii	"cpussRam1Ctl0\000"
 4659      7352616D 
 4659      3143746C 
 4659      3000
 4660              	.LASF301:
 4661 0511 69706353 		.ascii	"ipcStructSize\000"
 4661      74727563 
 4661      7453697A 
 4661      6500
 4662              	.LASF313:
 4663 051f 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4663      43425F49 
 4663      32435F4E 
 4663      414B00
 4664              	.LASF241:
 4665 052e 63707573 		.ascii	"cpussFmIrq\000"
 4665      73466D49 
 4665      727100
 4666              	.LASF102:
 4667 0539 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4667      6D5F305F 
 4667      696E7465 
 4667      72727570 
 4667      74735F32 
 4668              	.LASF316:
 4669 0553 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4669      625F7363 
 4669      625F6932 
 4669      635F6861 
 4669      6E646C65 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 160


 4670              	.LASF377:
 4671 056f 636F6D70 		.ascii	"compare0\000"
 4671      61726530 
 4671      00
 4672              	.LASF378:
 4673 0578 636F6D70 		.ascii	"compare1\000"
 4673      61726531 
 4673      00
 4674              	.LASF466:
 4675 0581 50574D5F 		.ascii	"PWM_Start\000"
 4675      53746172 
 4675      7400
 4676              	.LASF476:
 4677 058b 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4677      43313120 
 4677      352E342E 
 4677      31203230 
 4677      31363036 
 4678 05be 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4678      20726576 
 4678      6973696F 
 4678      6E203233 
 4678      37373135 
 4679 05f1 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4679      70202D6D 
 4679      6670753D 
 4679      66707634 
 4679      2D73702D 
 4680 0624 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4680      6F6E7320 
 4680      2D666661 
 4680      742D6C74 
 4680      6F2D6F62 
 4681              	.LASF146:
 4682 063e 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4682      696E7465 
 4682      72727570 
 4682      74735F31 
 4682      345F4952 
 4683              	.LASF340:
 4684 0655 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4684      74635F73 
 4684      63625F69 
 4684      32635F63 
 4684      6F6E7465 
 4685              	.LASF163:
 4686 066c 5F5F696E 		.ascii	"__int16_t\000"
 4686      7431365F 
 4686      7400
 4687              	.LASF392:
 4688 0676 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config\000"
 4688      74635F74 
 4688      6370776D 
 4688      5F70776D 
 4688      5F636F6E 
 4689              	.LASF275:
 4690 068e 70657269 		.ascii	"periDivCmdTypeSelPos\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 161


 4690      44697643 
 4690      6D645479 
 4690      70655365 
 4690      6C506F73 
 4691              	.LASF292:
 4692 06a3 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4692      73547269 
 4692      6D52616D 
 4692      43746C4F 
 4692      66667365 
 4693              	.LASF139:
 4694 06b9 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4694      696E7465 
 4694      72727570 
 4694      74735F37 
 4694      5F495251 
 4695              	.LASF28:
 4696 06cf 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4696      385F696E 
 4696      74657272 
 4696      7570745F 
 4696      4952516E 
 4697              	.LASF3:
 4698 06e4 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4698      72794D61 
 4698      6E616765 
 4698      6D656E74 
 4698      5F495251 
 4699              	.LASF329:
 4700 06fa 736C6176 		.ascii	"slaveTxBuffer\000"
 4700      65547842 
 4700      75666665 
 4700      7200
 4701              	.LASF125:
 4702 0708 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4702      6D5F315F 
 4702      696E7465 
 4702      72727570 
 4702      74735F31 
 4703              	.LASF134:
 4704 0723 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4704      696E7465 
 4704      72727570 
 4704      74735F32 
 4704      5F495251 
 4705              	.LASF331:
 4706 0739 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4706      65547842 
 4706      75666665 
 4706      72496478 
 4706      00
 4707              	.LASF204:
 4708 074a 50455249 		.ascii	"PERI_PPU_PR_V1_Type\000"
 4708      5F505055 
 4708      5F50525F 
 4708      56315F54 
 4708      79706500 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 162


 4709              	.LASF410:
 4710 075e 55426173 		.ascii	"UBaseType_t\000"
 4710      65547970 
 4710      655F7400 
 4711              	.LASF435:
 4712 076a 42504D6D 		.ascii	"BPMmin\000"
 4712      696E00
 4713              	.LASF376:
 4714 0771 636F6D70 		.ascii	"compareOrCapture\000"
 4714      6172654F 
 4714      72436170 
 4714      74757265 
 4714      00
 4715              	.LASF17:
 4716 0782 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4716      5F696E74 
 4716      65727275 
 4716      7074735F 
 4716      6770696F 
 4717              	.LASF23:
 4718 079e 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4718      5F696E74 
 4718      65727275 
 4718      7074735F 
 4718      6770696F 
 4719              	.LASF285:
 4720 07bb 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4720      50727443 
 4720      66674F75 
 4720      744F6666 
 4720      73657400 
 4721              	.LASF178:
 4722 07cf 49534552 		.ascii	"ISER\000"
 4722      00
 4723              	.LASF97:
 4724 07d4 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4724      735F696E 
 4724      74657272 
 4724      75707473 
 4724      5F636D30 
 4725              	.LASF417:
 4726 07f4 50574D5F 		.ascii	"PWM_CLOCK_Enable\000"
 4726      434C4F43 
 4726      4B5F456E 
 4726      61626C65 
 4726      00
 4727              	.LASF11:
 4728 0805 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4728      5F696E74 
 4728      65727275 
 4728      7074735F 
 4728      6770696F 
 4729              	.LASF64:
 4730 0821 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4730      735F696E 
 4730      74657272 
 4730      75707473 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 163


 4730      5F647730 
 4731              	.LASF360:
 4732 083d 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4732      74635F73 
 4732      63625F75 
 4732      6172745F 
 4732      636F6E74 
 4733              	.LASF249:
 4734 0857 65704D6F 		.ascii	"epMonitorNr\000"
 4734      6E69746F 
 4734      724E7200 
 4735              	.LASF55:
 4736 0863 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4736      345F696E 
 4736      74657272 
 4736      7570745F 
 4736      4952516E 
 4737              	.LASF447:
 4738 0878 7369676E 		.ascii	"signal_IR_AC\000"
 4738      616C5F49 
 4738      525F4143 
 4738      00
 4739              	.LASF352:
 4740 0885 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4740      74635F73 
 4740      63625F75 
 4740      6172745F 
 4740      636F6E74 
 4741              	.LASF194:
 4742 089d 534C5F43 		.ascii	"SL_CTL\000"
 4742      544C00
 4743              	.LASF384:
 4744 08a4 72656C6F 		.ascii	"reloadInput\000"
 4744      6164496E 
 4744      70757400 
 4745              	.LASF174:
 4746 08b0 696E7431 		.ascii	"int16_t\000"
 4746      365F7400 
 4747              	.LASF284:
 4748 08b8 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4748      50727443 
 4748      6667496E 
 4748      4F666673 
 4748      657400
 4749              	.LASF87:
 4750 08cb 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4750      735F696E 
 4750      74657272 
 4750      75707473 
 4750      5F647731 
 4751              	.LASF154:
 4752 08e8 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4752      696E7465 
 4752      72727570 
 4752      745F6D65 
 4752      645F4952 
 4753              	.LASF16:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 164


 4754 08ff 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4754      5F696E74 
 4754      65727275 
 4754      7074735F 
 4754      6770696F 
 4755              	.LASF256:
 4756 091b 666C6173 		.ascii	"flashWriteDelay\000"
 4756      68577269 
 4756      74654465 
 4756      6C617900 
 4757              	.LASF171:
 4758 092b 6C6F6E67 		.ascii	"long long unsigned int\000"
 4758      206C6F6E 
 4758      6720756E 
 4758      7369676E 
 4758      65642069 
 4759              	.LASF281:
 4760 0942 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4760      44697632 
 4760      345F3543 
 4760      746C4F66 
 4760      66736574 
 4761              	.LASF286:
 4762 0957 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4762      50727443 
 4762      66675369 
 4762      6F4F6666 
 4762      73657400 
 4763              	.LASF415:
 4764 096b 4952516E 		.ascii	"IRQn\000"
 4764      00
 4765              	.LASF48:
 4766 0970 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4766      735F696E 
 4766      74657272 
 4766      75707473 
 4766      5F697063 
 4767              	.LASF277:
 4768 098d 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4768      44697643 
 4768      6D645061 
 4768      54797065 
 4768      53656C50 
 4769              	.LASF467:
 4770 09a4 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4770      7973496E 
 4770      745F496E 
 4770      697400
 4771              	.LASF429:
 4772 09b3 4E756D50 		.ascii	"NumPage\000"
 4772      61676500 
 4773              	.LASF459:
 4774 09bb 4932435F 		.ascii	"I2C_2_Start\000"
 4774      325F5374 
 4774      61727400 
 4775              	.LASF397:
 4776 09c7 70657269 		.ascii	"period1\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 165


 4776      6F643100 
 4777              	.LASF419:
 4778 09cf 64697669 		.ascii	"dividerNum\000"
 4778      6465724E 
 4778      756D00
 4779              	.LASF220:
 4780 09da 75646242 		.ascii	"udbBase\000"
 4780      61736500 
 4781              	.LASF201:
 4782 09e2 41545430 		.ascii	"ATT0\000"
 4782      00
 4783              	.LASF330:
 4784 09e7 736C6176 		.ascii	"slaveTxBufferSize\000"
 4784      65547842 
 4784      75666665 
 4784      7253697A 
 4784      6500
 4785              	.LASF203:
 4786 09f9 41545431 		.ascii	"ATT1\000"
 4786      00
 4787              	.LASF51:
 4788 09fe 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4788      305F696E 
 4788      74657272 
 4788      7570745F 
 4788      4952516E 
 4789              	.LASF112:
 4790 0a13 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4790      6D5F315F 
 4790      696E7465 
 4790      72727570 
 4790      74735F34 
 4791              	.LASF400:
 4792 0a2d 696E7665 		.ascii	"invertPWMOutN\000"
 4792      72745057 
 4792      4D4F7574 
 4792      4E00
 4793              	.LASF246:
 4794 0a3b 70657269 		.ascii	"periClockNr\000"
 4794      436C6F63 
 4794      6B4E7200 
 4795              	.LASF385:
 4796 0a47 73746172 		.ascii	"startInputMode\000"
 4796      74496E70 
 4796      75744D6F 
 4796      646500
 4797              	.LASF151:
 4798 0a56 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4798      696C655F 
 4798      696E7465 
 4798      72727570 
 4798      745F4952 
 4799              	.LASF381:
 4800 0a6d 63617074 		.ascii	"captureInputMode\000"
 4800      75726549 
 4800      6E707574 
 4800      4D6F6465 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 166


 4800      00
 4801              	.LASF338:
 4802 0a7e 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4802      74635F73 
 4802      63625F69 
 4802      32635F63 
 4802      6F6E7465 
 4803              	.LASF21:
 4804 0a97 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4804      5F696E74 
 4804      65727275 
 4804      7074735F 
 4804      6770696F 
 4805              	.LASF120:
 4806 0ab4 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4806      6D5F315F 
 4806      696E7465 
 4806      72727570 
 4806      74735F31 
 4807              	.LASF226:
 4808 0acf 63727970 		.ascii	"cryptoBase\000"
 4808      746F4261 
 4808      736500
 4809              	.LASF43:
 4810 0ada 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4810      735F696E 
 4810      74657272 
 4810      75707473 
 4810      5F697063 
 4811              	.LASF354:
 4812 0af6 72785374 		.ascii	"rxStatus\000"
 4812      61747573 
 4812      00
 4813              	.LASF343:
 4814 0aff 72784275 		.ascii	"rxBuf\000"
 4814      6600
 4815              	.LASF131:
 4816 0b05 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4816      6D5F315F 
 4816      696E7465 
 4816      72727570 
 4816      74735F32 
 4817              	.LASF262:
 4818 0b20 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4818      6843746C 
 4818      4D61696E 
 4818      57733346 
 4818      72657100 
 4819              	.LASF314:
 4820 0b34 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4820      6E5F7363 
 4820      625F6932 
 4820      635F636F 
 4820      6D6D616E 
 4821              	.LASF160:
 4822 0b4c 4952516E 		.ascii	"IRQn_Type\000"
 4822      5F547970 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 167


 4822      6500
 4823              	.LASF244:
 4824 0b56 73727373 		.ascii	"srssNumPll\000"
 4824      4E756D50 
 4824      6C6C00
 4825              	.LASF325:
 4826 0b61 6D617374 		.ascii	"masterBufferIdx\000"
 4826      65724275 
 4826      66666572 
 4826      49647800 
 4827              	.LASF211:
 4828 0b71 54525F43 		.ascii	"TR_CMD\000"
 4828      4D4400
 4829              	.LASF143:
 4830 0b78 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4830      696E7465 
 4830      72727570 
 4830      74735F31 
 4830      315F4952 
 4831              	.LASF37:
 4832 0b8f 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4832      735F696E 
 4832      74657272 
 4832      75707473 
 4832      5F697063 
 4833              	.LASF365:
 4834 0bab 63795F65 		.ascii	"cy_en_sysclk_status_t\000"
 4834      6E5F7379 
 4834      73636C6B 
 4834      5F737461 
 4834      7475735F 
 4835              	.LASF436:
 4836 0bc1 626F7574 		.ascii	"bouton_semph\000"
 4836      6F6E5F73 
 4836      656D7068 
 4836      00
 4837              	.LASF104:
 4838 0bce 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4838      6D5F305F 
 4838      696E7465 
 4838      72727570 
 4838      74735F34 
 4839              	.LASF255:
 4840 0be8 666C6173 		.ascii	"flashPipeRequired\000"
 4840      68506970 
 4840      65526571 
 4840      75697265 
 4840      6400
 4841              	.LASF336:
 4842 0bfa 63624576 		.ascii	"cbEvents\000"
 4842      656E7473 
 4842      00
 4843              	.LASF311:
 4844 0c03 5F426F6F 		.ascii	"_Bool\000"
 4844      6C00
 4845              	.LASF347:
 4846 0c09 74784275 		.ascii	"txBufSize\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 168


 4846      6653697A 
 4846      6500
 4847              	.LASF371:
 4848 0c13 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4848      74635F74 
 4848      6370776D 
 4848      5F636F75 
 4848      6E746572 
 4849              	.LASF259:
 4850 0c2f 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4850      6843746C 
 4850      4D61696E 
 4850      57733046 
 4850      72657100 
 4851              	.LASF403:
 4852 0c43 73776170 		.ascii	"swapInput\000"
 4852      496E7075 
 4852      7400
 4853              	.LASF317:
 4854 0c4d 75736552 		.ascii	"useRxFifo\000"
 4854      78466966 
 4854      6F00
 4855              	.LASF269:
 4856 0c57 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4856      61747573 
 4856      43684964 
 4856      784D736B 
 4856      00
 4857              	.LASF149:
 4858 0c68 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4858      6F73735F 
 4858      696E7465 
 4858      72727570 
 4858      745F6932 
 4859              	.LASF445:
 4860 0c83 62756666 		.ascii	"buffer_IR\000"
 4860      65725F49 
 4860      5200
 4861              	.LASF223:
 4862 0c8d 6770696F 		.ascii	"gpioBase\000"
 4862      42617365 
 4862      00
 4863              	.LASF446:
 4864 0c96 7369676E 		.ascii	"signal_Red_AC\000"
 4864      616C5F52 
 4864      65645F41 
 4864      4300
 4865              	.LASF156:
 4866 0ca4 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4866      5F696E74 
 4866      65727275 
 4866      70745F64 
 4866      6163735F 
 4867              	.LASF109:
 4868 0cbd 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4868      6D5F315F 
 4868      696E7465 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 169


 4868      72727570 
 4868      74735F31 
 4869              	.LASF136:
 4870 0cd7 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4870      696E7465 
 4870      72727570 
 4870      74735F34 
 4870      5F495251 
 4871              	.LASF61:
 4872 0ced 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4872      735F696E 
 4872      74657272 
 4872      75707473 
 4872      5F647730 
 4873              	.LASF208:
 4874 0d09 4449565F 		.ascii	"DIV_16_CTL\000"
 4874      31365F43 
 4874      544C00
 4875              	.LASF150:
 4876 0d14 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4876      6F73735F 
 4876      696E7465 
 4876      72727570 
 4876      745F7064 
 4877              	.LASF70:
 4878 0d2f 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4878      735F696E 
 4878      74657272 
 4878      75707473 
 4878      5F647730 
 4879              	.LASF122:
 4880 0d4c 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4880      6D5F315F 
 4880      696E7465 
 4880      72727570 
 4880      74735F31 
 4881              	.LASF19:
 4882 0d67 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4882      5F696E74 
 4882      65727275 
 4882      7074735F 
 4882      6770696F 
 4883              	.LASF294:
 4884 0d83 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4884      73537973 
 4884      5469636B 
 4884      43746C4F 
 4884      66667365 
 4885              	.LASF250:
 4886 0d99 75646250 		.ascii	"udbPresent\000"
 4886      72657365 
 4886      6E7400
 4887              	.LASF268:
 4888 0da4 64775374 		.ascii	"dwStatusChIdxPos\000"
 4888      61747573 
 4888      43684964 
 4888      78506F73 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 170


 4888      00
 4889              	.LASF164:
 4890 0db5 5F5F7569 		.ascii	"__uint16_t\000"
 4890      6E743136 
 4890      5F7400
 4891              	.LASF430:
 4892 0dc0 56726169 		.ascii	"VraiValeurSpO2\000"
 4892      56616C65 
 4892      75725370 
 4892      4F3200
 4893              	.LASF427:
 4894 0dcf 55415254 		.ascii	"UART_1_context\000"
 4894      5F315F63 
 4894      6F6E7465 
 4894      787400
 4895              	.LASF66:
 4896 0dde 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4896      735F696E 
 4896      74657272 
 4896      75707473 
 4896      5F647730 
 4897              	.LASF14:
 4898 0dfa 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4898      5F696E74 
 4898      65727275 
 4898      7074735F 
 4898      6770696F 
 4899              	.LASF20:
 4900 0e16 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4900      5F696E74 
 4900      65727275 
 4900      7074735F 
 4900      6770696F 
 4901              	.LASF326:
 4902 0e33 6D617374 		.ascii	"masterNumBytes\000"
 4902      65724E75 
 4902      6D427974 
 4902      657300
 4903              	.LASF32:
 4904 0e42 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4904      5F696E74 
 4904      65727275 
 4904      70745F49 
 4904      52516E00 
 4905              	.LASF239:
 4906 0e56 63707573 		.ascii	"cpussFlashPaSize\000"
 4906      73466C61 
 4906      73685061 
 4906      53697A65 
 4906      00
 4907              	.LASF382:
 4908 0e67 63617074 		.ascii	"captureInput\000"
 4908      75726549 
 4908      6E707574 
 4908      00
 4909              	.LASF83:
 4910 0e74 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 171


 4910      735F696E 
 4910      74657272 
 4910      75707473 
 4910      5F647731 
 4911              	.LASF212:
 4912 0e90 54525F47 		.ascii	"TR_GR\000"
 4912      5200
 4913              	.LASF89:
 4914 0e96 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4914      735F696E 
 4914      74657272 
 4914      75707473 
 4914      5F647731 
 4915              	.LASF304:
 4916 0eb3 63686172 		.ascii	"char\000"
 4916      00
 4917              	.LASF358:
 4918 0eb8 72785269 		.ascii	"rxRingBufTail\000"
 4918      6E674275 
 4918      66546169 
 4918      6C00
 4919              	.LASF41:
 4920 0ec6 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4920      735F696E 
 4920      74657272 
 4920      75707473 
 4920      5F697063 
 4921              	.LASF157:
 4922 0ee2 756E636F 		.ascii	"unconnected_IRQn\000"
 4922      6E6E6563 
 4922      7465645F 
 4922      4952516E 
 4922      00
 4923              	.LASF418:
 4924 0ef3 64697669 		.ascii	"dividerType\000"
 4924      64657254 
 4924      79706500 
 4925              	.LASF78:
 4926 0eff 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4926      735F696E 
 4926      74657272 
 4926      75707473 
 4926      5F647731 
 4927              	.LASF449:
 4928 0f1b 7369676E 		.ascii	"signal_IR_DC\000"
 4928      616C5F49 
 4928      525F4443 
 4928      00
 4929              	.LASF219:
 4930 0f28 70657269 		.ascii	"periBase\000"
 4930      42617365 
 4930      00
 4931              	.LASF251:
 4932 0f31 73797350 		.ascii	"sysPmSimoPresent\000"
 4932      6D53696D 
 4932      6F507265 
 4932      73656E74 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 172


 4932      00
 4933              	.LASF324:
 4934 0f42 6D617374 		.ascii	"masterBufferSize\000"
 4934      65724275 
 4934      66666572 
 4934      53697A65 
 4934      00
 4935              	.LASF253:
 4936 0f53 63727970 		.ascii	"cryptoMemSize\000"
 4936      746F4D65 
 4936      6D53697A 
 4936      6500
 4937              	.LASF390:
 4938 0f61 636F756E 		.ascii	"countInput\000"
 4938      74496E70 
 4938      757400
 4939              	.LASF442:
 4940 0f6c 76656374 		.ascii	"vectorR\000"
 4940      6F725200 
 4941              	.LASF373:
 4942 0f74 636C6F63 		.ascii	"clockPrescaler\000"
 4942      6B507265 
 4942      7363616C 
 4942      657200
 4943              	.LASF45:
 4944 0f83 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4944      735F696E 
 4944      74657272 
 4944      75707473 
 4944      5F697063 
 4945              	.LASF95:
 4946 0fa0 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4946      735F696E 
 4946      74657272 
 4946      7570745F 
 4946      666D5F49 
 4947              	.LASF345:
 4948 0fb8 72784275 		.ascii	"rxBufIdx\000"
 4948      66496478 
 4948      00
 4949              	.LASF411:
 4950 0fc1 51756575 		.ascii	"QueueHandle_t\000"
 4950      6548616E 
 4950      646C655F 
 4950      7400
 4951              	.LASF474:
 4952 0fcf 78546173 		.ascii	"xTaskCreate\000"
 4952      6B437265 
 4952      61746500 
 4953              	.LASF114:
 4954 0fdb 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4954      6D5F315F 
 4954      696E7465 
 4954      72727570 
 4954      74735F36 
 4955              	.LASF141:
 4956 0ff5 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 173


 4956      696E7465 
 4956      72727570 
 4956      74735F39 
 4956      5F495251 
 4957              	.LASF117:
 4958 100b 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4958      6D5F315F 
 4958      696E7465 
 4958      72727570 
 4958      74735F39 
 4959              	.LASF145:
 4960 1025 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4960      696E7465 
 4960      72727570 
 4960      74735F31 
 4960      335F4952 
 4961              	.LASF173:
 4962 103c 75696E74 		.ascii	"uint8_t\000"
 4962      385F7400 
 4963              	.LASF342:
 4964 1044 73746174 		.ascii	"status\000"
 4964      757300
 4965              	.LASF234:
 4966 104b 70657269 		.ascii	"periVersion\000"
 4966      56657273 
 4966      696F6E00 
 4967              	.LASF127:
 4968 1057 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4968      6D5F315F 
 4968      696E7465 
 4968      72727570 
 4968      74735F31 
 4969              	.LASF332:
 4970 1072 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4970      65547842 
 4970      75666665 
 4970      72436E74 
 4970      00
 4971              	.LASF274:
 4972 1083 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4972      44697643 
 4972      6D644469 
 4972      7653656C 
 4972      4D736B00 
 4973              	.LASF240:
 4974 1097 63707573 		.ascii	"cpussIpc0Irq\000"
 4974      73497063 
 4974      30497271 
 4974      00
 4975              	.LASF29:
 4976 10a4 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4976      5F696E74 
 4976      65727275 
 4976      70745F6D 
 4976      63776474 
 4977              	.LASF282:
 4978 10c0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 174


 4978      50727449 
 4978      6E747243 
 4978      66674F66 
 4978      66736574 
 4979              	.LASF280:
 4980 10d5 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4980      44697631 
 4980      365F3543 
 4980      746C4F66 
 4980      66736574 
 4981              	.LASF40:
 4982 10ea 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4982      735F696E 
 4982      74657272 
 4982      75707473 
 4982      5F697063 
 4983              	.LASF351:
 4984 1106 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4984      625F7363 
 4984      625F7561 
 4984      72745F68 
 4984      616E646C 
 4985              	.LASF456:
 4986 1125 78517565 		.ascii	"xQueueGenericCreate\000"
 4986      75654765 
 4986      6E657269 
 4986      63437265 
 4986      61746500 
 4987              	.LASF424:
 4988 1139 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4988      494E4B5F 
 4988      54696D65 
 4988      725F636F 
 4988      6E666967 
 4989              	.LASF298:
 4990 114e 63707573 		.ascii	"cpussRam0Ctl0\000"
 4990      7352616D 
 4990      3043746C 
 4990      3000
 4991              	.LASF409:
 4992 115c 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 4992      494E4B5F 
 4992      46554C4C 
 4992      5F325354 
 4992      41474500 
 4993              	.LASF170:
 4994 1170 6C6F6E67 		.ascii	"long long int\000"
 4994      206C6F6E 
 4994      6720696E 
 4994      7400
 4995              	.LASF225:
 4996 117e 69706342 		.ascii	"ipcBase\000"
 4996      61736500 
 4997              	.LASF266:
 4998 1186 64774368 		.ascii	"dwChCtlPrioPos\000"
 4998      43746C50 
 4998      72696F50 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 175


 4998      6F7300
 4999              	.LASF398:
 5000 1195 656E6162 		.ascii	"enablePeriodSwap\000"
 5000      6C655065 
 5000      72696F64 
 5000      53776170 
 5000      00
 5001              	.LASF42:
 5002 11a6 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5002      735F696E 
 5002      74657272 
 5002      75707473 
 5002      5F697063 
 5003              	.LASF395:
 5004 11c2 64656164 		.ascii	"deadTimeClocks\000"
 5004      54696D65 
 5004      436C6F63 
 5004      6B7300
 5005              	.LASF35:
 5006 11d1 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5006      735F696E 
 5006      74657272 
 5006      75707473 
 5006      5F697063 
 5007              	.LASF402:
 5008 11ed 73776170 		.ascii	"swapInputMode\000"
 5008      496E7075 
 5008      744D6F64 
 5008      6500
 5009              	.LASF457:
 5010 11fb 4755495F 		.ascii	"GUI_Init\000"
 5010      496E6974 
 5010      00
 5011              	.LASF101:
 5012 1204 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5012      6D5F305F 
 5012      696E7465 
 5012      72727570 
 5012      74735F31 
 5013              	.LASF56:
 5014 121e 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5014      355F696E 
 5014      74657272 
 5014      7570745F 
 5014      4952516E 
 5015              	.LASF214:
 5016 1233 5050555F 		.ascii	"PPU_GR\000"
 5016      475200
 5017              	.LASF396:
 5018 123a 70657269 		.ascii	"period0\000"
 5018      6F643000 
 5019              	.LASF318:
 5020 1242 75736554 		.ascii	"useTxFifo\000"
 5020      78466966 
 5020      6F00
 5021              	.LASF363:
 5022 124c 43595F53 		.ascii	"CY_SYSCLK_TIMEOUT\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 176


 5022      5953434C 
 5022      4B5F5449 
 5022      4D454F55 
 5022      5400
 5023              	.LASF432:
 5024 125e 56726169 		.ascii	"VraiValeurACC\000"
 5024      56616C65 
 5024      75724143 
 5024      4300
 5025              	.LASF441:
 5026 126c 416C6172 		.ascii	"AlarmeOnACC\000"
 5026      6D654F6E 
 5026      41434300 
 5027              	.LASF261:
 5028 1278 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5028      6843746C 
 5028      4D61696E 
 5028      57733246 
 5028      72657100 
 5029              	.LASF222:
 5030 128c 6873696F 		.ascii	"hsiomBase\000"
 5030      6D426173 
 5030      6500
 5031              	.LASF322:
 5032 1296 6D617374 		.ascii	"masterRdDir\000"
 5032      65725264 
 5032      44697200 
 5033              	.LASF4:
 5034 12a2 42757346 		.ascii	"BusFault_IRQn\000"
 5034      61756C74 
 5034      5F495251 
 5034      6E00
 5035              	.LASF272:
 5036 12b0 70657269 		.ascii	"periTrGrOffset\000"
 5036      54724772 
 5036      4F666673 
 5036      657400
 5037              	.LASF242:
 5038 12bf 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5038      734E6F74 
 5038      436F6E6E 
 5038      65637465 
 5038      64497271 
 5039              	.LASF350:
 5040 12d4 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5040      74635F73 
 5040      63625F73 
 5040      70695F63 
 5040      6F6E7465 
 5041              	.LASF357:
 5042 12ed 72785269 		.ascii	"rxRingBufHead\000"
 5042      6E674275 
 5042      66486561 
 5042      6400
 5043              	.LASF133:
 5044 12fb 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5044      696E7465 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 177


 5044      72727570 
 5044      74735F31 
 5044      5F495251 
 5045              	.LASF448:
 5046 1311 7369676E 		.ascii	"signal_Red_DC\000"
 5046      616C5F52 
 5046      65645F44 
 5046      4300
 5047              	.LASF383:
 5048 131f 72656C6F 		.ascii	"reloadInputMode\000"
 5048      6164496E 
 5048      7075744D 
 5048      6F646500 
 5049              	.LASF8:
 5050 132f 50656E64 		.ascii	"PendSV_IRQn\000"
 5050      53565F49 
 5050      52516E00 
 5051              	.LASF153:
 5052 133b 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5052      696E7465 
 5052      72727570 
 5052      745F6869 
 5052      5F495251 
 5053              	.LASF426:
 5054 1351 4932435F 		.ascii	"I2C_1_context\000"
 5054      315F636F 
 5054      6E746578 
 5054      7400
 5055              	.LASF216:
 5056 135f 6C6F6E67 		.ascii	"long double\000"
 5056      20646F75 
 5056      626C6500 
 5057              	.LASF52:
 5058 136b 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5058      315F696E 
 5058      74657272 
 5058      7570745F 
 5058      4952516E 
 5059              	.LASF119:
 5060 1380 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5060      6D5F315F 
 5060      696E7465 
 5060      72727570 
 5060      74735F31 
 5061              	.LASF422:
 5062 139b 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 5062      6F6E5F49 
 5062      53525F63 
 5062      666700
 5063              	.LASF236:
 5064 13aa 63707573 		.ascii	"cpussIpcNr\000"
 5064      73497063 
 5064      4E7200
 5065              	.LASF452:
 5066 13b5 496E7465 		.ascii	"IntensiteDELs\000"
 5066      6E736974 
 5066      6544454C 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 178


 5066      7300
 5067              	.LASF96:
 5068 13c3 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5068      735F696E 
 5068      74657272 
 5068      75707473 
 5068      5F636D30 
 5069              	.LASF85:
 5070 13e3 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5070      735F696E 
 5070      74657272 
 5070      75707473 
 5070      5F647731 
 5071              	.LASF248:
 5072 13ff 70617373 		.ascii	"passSarChannels\000"
 5072      53617243 
 5072      68616E6E 
 5072      656C7300 
 5073              	.LASF335:
 5074 140f 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5074      65527842 
 5074      75666665 
 5074      72496478 
 5074      00
 5075              	.LASF63:
 5076 1420 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5076      735F696E 
 5076      74657272 
 5076      75707473 
 5076      5F647730 
 5077              	.LASF300:
 5078 143c 63707573 		.ascii	"cpussRam2Ctl0\000"
 5078      7352616D 
 5078      3243746C 
 5078      3000
 5079              	.LASF321:
 5080 144a 6D617374 		.ascii	"masterPause\000"
 5080      65725061 
 5080      75736500 
 5081              	.LASF407:
 5082 1456 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5082      494E4B5F 
 5082      50415254 
 5082      49414C00 
 5083              	.LASF184:
 5084 1466 49435052 		.ascii	"ICPR\000"
 5084      00
 5085              	.LASF461:
 5086 146b 43795F45 		.ascii	"Cy_EINK_Power\000"
 5086      494E4B5F 
 5086      506F7765 
 5086      7200
 5087              	.LASF80:
 5088 1479 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5088      735F696E 
 5088      74657272 
 5088      75707473 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 179


 5088      5F647731 
 5089              	.LASF86:
 5090 1495 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5090      735F696E 
 5090      74657272 
 5090      75707473 
 5090      5F647731 
 5091              	.LASF106:
 5092 14b2 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5092      6D5F305F 
 5092      696E7465 
 5092      72727570 
 5092      74735F36 
 5093              	.LASF346:
 5094 14cc 74784275 		.ascii	"txBuf\000"
 5094      6600
 5095              	.LASF368:
 5096 14d2 43595F53 		.ascii	"CY_SYSCLK_DIV_16_5_BIT\000"
 5096      5953434C 
 5096      4B5F4449 
 5096      565F3136 
 5096      5F355F42 
 5097              	.LASF257:
 5098 14e9 666C6173 		.ascii	"flashProgramDelay\000"
 5098      6850726F 
 5098      6772616D 
 5098      44656C61 
 5098      7900
 5099              	.LASF279:
 5100 14fb 70657269 		.ascii	"periDiv16CtlOffset\000"
 5100      44697631 
 5100      3643746C 
 5100      4F666673 
 5100      657400
 5101              	.LASF399:
 5102 150e 696E7665 		.ascii	"invertPWMOut\000"
 5102      72745057 
 5102      4D4F7574 
 5102      00
 5103              	.LASF334:
 5104 151b 736C6176 		.ascii	"slaveRxBufferSize\000"
 5104      65527842 
 5104      75666665 
 5104      7253697A 
 5104      6500
 5105              	.LASF116:
 5106 152d 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5106      6D5F315F 
 5106      696E7465 
 5106      72727570 
 5106      74735F38 
 5107              	.LASF165:
 5108 1547 73686F72 		.ascii	"short unsigned int\000"
 5108      7420756E 
 5108      7369676E 
 5108      65642069 
 5108      6E7400
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 180


 5109              	.LASF355:
 5110 155a 72785269 		.ascii	"rxRingBuf\000"
 5110      6E674275 
 5110      6600
 5111              	.LASF433:
 5112 1564 53704F32 		.ascii	"SpO2min\000"
 5112      6D696E00 
 5113              	.LASF75:
 5114 156c 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5114      735F696E 
 5114      74657272 
 5114      75707473 
 5114      5F647730 
 5115              	.LASF175:
 5116 1589 75696E74 		.ascii	"uint16_t\000"
 5116      31365F74 
 5116      00
 5117              	.LASF406:
 5118 1592 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config_t\000"
 5118      74635F74 
 5118      6370776D 
 5118      5F70776D 
 5118      5F636F6E 
 5119              	.LASF289:
 5120 15ac 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5120      73436D34 
 5120      53746174 
 5120      75734F66 
 5120      66736574 
 5121              	.LASF374:
 5122 15c1 72756E4D 		.ascii	"runMode\000"
 5122      6F646500 
 5123              	.LASF271:
 5124 15c9 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5124      5472436D 
 5124      64477253 
 5124      656C4D73 
 5124      6B00
 5125              	.LASF99:
 5126 15db 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5126      735F696E 
 5126      74657272 
 5126      75707473 
 5126      5F636D34 
 5127              	.LASF36:
 5128 15fb 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5128      735F696E 
 5128      74657272 
 5128      75707473 
 5128      5F697063 
 5129              	.LASF111:
 5130 1617 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5130      6D5F315F 
 5130      696E7465 
 5130      72727570 
 5130      74735F33 
 5131              	.LASF138:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 181


 5132 1631 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5132      696E7465 
 5132      72727570 
 5132      74735F36 
 5132      5F495251 
 5133              	.LASF189:
 5134 1647 53544952 		.ascii	"STIR\000"
 5134      00
 5135              	.LASF463:
 5136 164c 4755495F 		.ascii	"GUI_SetColor\000"
 5136      53657443 
 5136      6F6C6F72 
 5136      00
 5137              	.LASF245:
 5138 1659 73727373 		.ascii	"srssNumHfroot\000"
 5138      4E756D48 
 5138      66726F6F 
 5138      7400
 5139              	.LASF391:
 5140 1667 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5140      74635F74 
 5140      6370776D 
 5140      5F636F75 
 5140      6E746572 
 5141              	.LASF367:
 5142 1685 43595F53 		.ascii	"CY_SYSCLK_DIV_16_BIT\000"
 5142      5953434C 
 5142      4B5F4449 
 5142      565F3136 
 5142      5F424954 
 5143              	.LASF229:
 5144 169a 64775665 		.ascii	"dwVersion\000"
 5144      7273696F 
 5144      6E00
 5145              	.LASF124:
 5146 16a4 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5146      6D5F315F 
 5146      696E7465 
 5146      72727570 
 5146      74735F31 
 5147              	.LASF147:
 5148 16bf 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5148      696E7465 
 5148      72727570 
 5148      74735F31 
 5148      355F4952 
 5149              	.LASF190:
 5150 16d6 73697A65 		.ascii	"sizetype\000"
 5150      74797065 
 5150      00
 5151              	.LASF460:
 5152 16df 43795F45 		.ascii	"Cy_EINK_Start\000"
 5152      494E4B5F 
 5152      53746172 
 5152      7400
 5153              	.LASF362:
 5154 16ed 43595F53 		.ascii	"CY_SYSCLK_BAD_PARAM\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 182


 5154      5953434C 
 5154      4B5F4241 
 5154      445F5041 
 5154      52414D00 
 5155              	.LASF296:
 5156 1701 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5156      73436D34 
 5156      4E6D6943 
 5156      746C4F66 
 5156      66736574 
 5157              	.LASF179:
 5158 1716 52455345 		.ascii	"RESERVED0\000"
 5158      52564544 
 5158      3000
 5159              	.LASF278:
 5160 1720 70657269 		.ascii	"periDiv8CtlOffset\000"
 5160      44697638 
 5160      43746C4F 
 5160      66667365 
 5160      7400
 5161              	.LASF183:
 5162 1732 52455345 		.ascii	"RESERVED2\000"
 5162      52564544 
 5162      3200
 5163              	.LASF185:
 5164 173c 52455345 		.ascii	"RESERVED3\000"
 5164      52564544 
 5164      3300
 5165              	.LASF187:
 5166 1746 52455345 		.ascii	"RESERVED4\000"
 5166      52564544 
 5166      3400
 5167              	.LASF188:
 5168 1750 52455345 		.ascii	"RESERVED5\000"
 5168      52564544 
 5168      3500
 5169              	.LASF22:
 5170 175a 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5170      5F696E74 
 5170      65727275 
 5170      7074735F 
 5170      6770696F 
 5171              	.LASF34:
 5172 1777 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5172      735F696E 
 5172      74657272 
 5172      7570745F 
 5172      4952516E 
 5173              	.LASF401:
 5174 178c 6B696C6C 		.ascii	"killMode\000"
 5174      4D6F6465 
 5174      00
 5175              	.LASF215:
 5176 1795 50455249 		.ascii	"PERI_V1_Type\000"
 5176      5F56315F 
 5176      54797065 
 5176      00
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 183


 5177              	.LASF379:
 5178 17a2 656E6162 		.ascii	"enableCompareSwap\000"
 5178      6C65436F 
 5178      6D706172 
 5178      65537761 
 5178      7000
 5179              	.LASF434:
 5180 17b4 42504D6D 		.ascii	"BPMmax\000"
 5180      617800
 5181              	.LASF228:
 5182 17bb 63727970 		.ascii	"cryptoVersion\000"
 5182      746F5665 
 5182      7273696F 
 5182      6E00
 5183              	.LASF167:
 5184 17c9 6C6F6E67 		.ascii	"long int\000"
 5184      20696E74 
 5184      00
 5185              	.LASF91:
 5186 17d2 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5186      735F696E 
 5186      74657272 
 5186      75707473 
 5186      5F647731 
 5187              	.LASF359:
 5188 17ef 74784C65 		.ascii	"txLeftToTransmit\000"
 5188      6674546F 
 5188      5472616E 
 5188      736D6974 
 5188      00
 5189              	.LASF420:
 5190 1800 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5190      52784275 
 5190      66666572 
 5190      00
 5191              	.LASF389:
 5192 180d 636F756E 		.ascii	"countInputMode\000"
 5192      74496E70 
 5192      75744D6F 
 5192      646500
 5193              	.LASF231:
 5194 181c 6770696F 		.ascii	"gpioVersion\000"
 5194      56657273 
 5194      696F6E00 
 5195              	.LASF1:
 5196 1828 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5196      61736B61 
 5196      626C6549 
 5196      6E745F49 
 5196      52516E00 
 5197              	.LASF412:
 5198 183c 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5198      70686F72 
 5198      6548616E 
 5198      646C655F 
 5198      7400
 5199              	.LASF458:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 184


 5200 184e 4932435F 		.ascii	"I2C_1_Start\000"
 5200      315F5374 
 5200      61727400 
 5201              	.LASF230:
 5202 185a 666C6173 		.ascii	"flashcVersion\000"
 5202      68635665 
 5202      7273696F 
 5202      6E00
 5203              	.LASF252:
 5204 1868 70726F74 		.ascii	"protBusMasterMask\000"
 5204      4275734D 
 5204      61737465 
 5204      724D6173 
 5204      6B00
 5205              	.LASF221:
 5206 187a 70726F74 		.ascii	"protBase\000"
 5206      42617365 
 5206      00
 5207              	.LASF57:
 5208 1883 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5208      365F696E 
 5208      74657272 
 5208      7570745F 
 5208      4952516E 
 5209              	.LASF375:
 5210 1898 636F756E 		.ascii	"countDirection\000"
 5210      74446972 
 5210      65637469 
 5210      6F6E00
 5211              	.LASF152:
 5212 18a7 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5212      5F696E74 
 5212      65727275 
 5212      70745F49 
 5212      52516E00 
 5213              	.LASF479:
 5214 18bb 43795F53 		.ascii	"Cy_SysClk_PeriphEnableDivider\000"
 5214      7973436C 
 5214      6B5F5065 
 5214      72697068 
 5214      456E6162 
 5215              	.LASF144:
 5216 18d9 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5216      696E7465 
 5216      72727570 
 5216      74735F31 
 5216      325F4952 
 5217              	.LASF473:
 5218 18f0 55706461 		.ascii	"UpdateDisplay\000"
 5218      74654469 
 5218      73706C61 
 5218      7900
 5219              	.LASF47:
 5220 18fe 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5220      735F696E 
 5220      74657272 
 5220      75707473 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 185


 5220      5F697063 
 5221              	.LASF24:
 5222 191b 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5222      5F696E74 
 5222      65727275 
 5222      7074735F 
 5222      6770696F 
 5223              	.LASF15:
 5224 1938 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5224      5F696E74 
 5224      65727275 
 5224      7074735F 
 5224      6770696F 
 5225              	.LASF88:
 5226 1954 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5226      735F696E 
 5226      74657272 
 5226      75707473 
 5226      5F647731 
 5227              	.LASF471:
 5228 1971 4D415833 		.ascii	"MAX30102Read\000"
 5228      30313032 
 5228      52656164 
 5228      00
 5229              	.LASF394:
 5230 197e 70776D41 		.ascii	"pwmAlignment\000"
 5230      6C69676E 
 5230      6D656E74 
 5230      00
 5231              	.LASF18:
 5232 198b 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5232      5F696E74 
 5232      65727275 
 5232      7074735F 
 5232      6770696F 
 5233              	.LASF155:
 5234 19a7 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5234      696E7465 
 5234      72727570 
 5234      745F6C6F 
 5234      5F495251 
 5235              	.LASF291:
 5236 19bd 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5236      73436D34 
 5236      50777243 
 5236      746C4F66 
 5236      66736574 
 5237              	.LASF161:
 5238 19d2 5F5F7569 		.ascii	"__uint8_t\000"
 5238      6E74385F 
 5238      7400
 5239              	.LASF53:
 5240 19dc 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5240      325F696E 
 5240      74657272 
 5240      7570745F 
 5240      4952516E 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 186


 5241              	.LASF191:
 5242 19f1 4E564943 		.ascii	"NVIC_Type\000"
 5242      5F547970 
 5242      6500
 5243              	.LASF13:
 5244 19fb 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5244      5F696E74 
 5244      65727275 
 5244      7074735F 
 5244      6770696F 
 5245              	.LASF74:
 5246 1a17 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5246      735F696E 
 5246      74657272 
 5246      75707473 
 5246      5F647730 
 5247              	.LASF423:
 5248 1a34 50574D5F 		.ascii	"PWM_config\000"
 5248      636F6E66 
 5248      696700
 5249              	.LASF295:
 5250 1a3f 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5250      73436D30 
 5250      4E6D6943 
 5250      746C4F66 
 5250      66736574 
 5251              	.LASF235:
 5252 1a54 70726F74 		.ascii	"protVersion\000"
 5252      56657273 
 5252      696F6E00 
 5253              	.LASF288:
 5254 1a60 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5254      73436D34 
 5254      436C6F63 
 5254      6B43746C 
 5254      4F666673 
 5255              	.LASF130:
 5256 1a77 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5256      6D5F315F 
 5256      696E7465 
 5256      72727570 
 5256      74735F32 
 5257              	.LASF341:
 5258 1a92 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 5258      74635F73 
 5258      63625F73 
 5258      70695F63 
 5258      6F6E7465 
 5259              	.LASF408:
 5260 1aa9 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5260      494E4B5F 
 5260      46554C4C 
 5260      5F345354 
 5260      41474500 
 5261              	.LASF60:
 5262 1abd 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5262      735F696E 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 187


 5262      74657272 
 5262      75707473 
 5262      5F647730 
 5263              	.LASF293:
 5264 1ad9 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5264      73547269 
 5264      6D526F6D 
 5264      43746C4F 
 5264      66667365 
 5265              	.LASF309:
 5266 1aef 696E7472 		.ascii	"intrPriority\000"
 5266      5072696F 
 5266      72697479 
 5266      00
 5267              	.LASF404:
 5268 1afc 6B696C6C 		.ascii	"killInputMode\000"
 5268      496E7075 
 5268      744D6F64 
 5268      6500
 5269              	.LASF9:
 5270 1b0a 53797354 		.ascii	"SysTick_IRQn\000"
 5270      69636B5F 
 5270      4952516E 
 5270      00
 5271              	.LASF232:
 5272 1b17 6873696F 		.ascii	"hsiomVersion\000"
 5272      6D566572 
 5272      73696F6E 
 5272      00
 5273              	.LASF77:
 5274 1b24 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5274      735F696E 
 5274      74657272 
 5274      75707473 
 5274      5F647731 
 5275              	.LASF431:
 5276 1b40 56726169 		.ascii	"VraiValeurBPM\000"
 5276      56616C65 
 5276      75724250 
 5276      4D00
 5277              	.LASF169:
 5278 1b4e 6C6F6E67 		.ascii	"long unsigned int\000"
 5278      20756E73 
 5278      69676E65 
 5278      6420696E 
 5278      7400
 5279              	.LASF480:
 5280 1b60 72657456 		.ascii	"retVal\000"
 5280      616C00
 5281              	.LASF103:
 5282 1b67 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5282      6D5F305F 
 5282      696E7465 
 5282      72727570 
 5282      74735F33 
 5283              	.LASF181:
 5284 1b81 52534552 		.ascii	"RSERVED1\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 188


 5284      56454431 
 5284      00
 5285              	.LASF297:
 5286 1b8a 63707573 		.ascii	"cpussRomCtl\000"
 5286      73526F6D 
 5286      43746C00 
 5287              	.LASF305:
 5288 1b96 666C6F61 		.ascii	"float\000"
 5288      7400
 5289              	.LASF192:
 5290 1b9c 434C4F43 		.ascii	"CLOCK_CTL\000"
 5290      4B5F4354 
 5290      4C00
 5291              	.LASF176:
 5292 1ba6 696E7433 		.ascii	"int32_t\000"
 5292      325F7400 
 5293              	.LASF437:
 5294 1bae 65737441 		.ascii	"estAppuye\000"
 5294      70707579 
 5294      6500
 5295              	.LASF260:
 5296 1bb8 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5296      6843746C 
 5296      4D61696E 
 5296      57733146 
 5296      72657100 
 5297              	.LASF113:
 5298 1bcc 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5298      6D5F315F 
 5298      696E7465 
 5298      72727570 
 5298      74735F35 
 5299              	.LASF475:
 5300 1be6 76546173 		.ascii	"vTaskStartScheduler\000"
 5300      6B537461 
 5300      72745363 
 5300      68656475 
 5300      6C657200 
 5301              	.LASF472:
 5302 1bfa 4D415833 		.ascii	"MAX30102Config\000"
 5302      30313032 
 5302      436F6E66 
 5302      696700
 5303              	.LASF468:
 5304 1c09 53797374 		.ascii	"SystemInit\000"
 5304      656D496E 
 5304      697400
 5305              	.LASF450:
 5306 1c14 666C6167 		.ascii	"flagTraitement\000"
 5306      54726169 
 5306      74656D65 
 5306      6E7400
 5307              	.LASF451:
 5308 1c23 696E6465 		.ascii	"indexCommunication\000"
 5308      78436F6D 
 5308      6D756E69 
 5308      63617469 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 189


 5308      6F6E00
 5309              	.LASF413:
 5310 1c36 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5310      49435F45 
 5310      6E61626C 
 5310      65495251 
 5310      00
 5311              	.LASF126:
 5312 1c47 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5312      6D5F315F 
 5312      696E7465 
 5312      72727570 
 5312      74735F31 
 5313              	.LASF7:
 5314 1c62 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5314      674D6F6E 
 5314      69746F72 
 5314      5F495251 
 5314      6E00
 5315              	.LASF5:
 5316 1c74 55736167 		.ascii	"UsageFault_IRQn\000"
 5316      65466175 
 5316      6C745F49 
 5316      52516E00 
 5317              	.LASF108:
 5318 1c84 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5318      6D5F315F 
 5318      696E7465 
 5318      72727570 
 5318      74735F30 
 5319              	.LASF135:
 5320 1c9e 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5320      696E7465 
 5320      72727570 
 5320      74735F33 
 5320      5F495251 
 5321              	.LASF162:
 5322 1cb4 756E7369 		.ascii	"unsigned char\000"
 5322      676E6564 
 5322      20636861 
 5322      7200
 5323              	.LASF168:
 5324 1cc2 5F5F7569 		.ascii	"__uint32_t\000"
 5324      6E743332 
 5324      5F7400
 5325              	.LASF302:
 5326 1ccd 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5326      6F636B53 
 5326      74617475 
 5326      734F6666 
 5326      73657400 
 5327              	.LASF121:
 5328 1ce1 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5328      6D5F315F 
 5328      696E7465 
 5328      72727570 
 5328      74735F31 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 190


 5329              	.LASF6:
 5330 1cfc 53564361 		.ascii	"SVCall_IRQn\000"
 5330      6C6C5F49 
 5330      52516E00 
 5331              	.LASF364:
 5332 1d08 43595F53 		.ascii	"CY_SYSCLK_INVALID_STATE\000"
 5332      5953434C 
 5332      4B5F494E 
 5332      56414C49 
 5332      445F5354 
 5333              	.LASF428:
 5334 1d20 4932435F 		.ascii	"I2C_2_context\000"
 5334      325F636F 
 5334      6E746578 
 5334      7400
 5335              	.LASF369:
 5336 1d2e 43595F53 		.ascii	"CY_SYSCLK_DIV_24_5_BIT\000"
 5336      5953434C 
 5336      4B5F4449 
 5336      565F3234 
 5336      5F355F42 
 5337              	.LASF69:
 5338 1d45 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5338      735F696E 
 5338      74657272 
 5338      75707473 
 5338      5F647730 
 5339              	.LASF198:
 5340 1d61 54525F4F 		.ascii	"TR_OUT_CTL\000"
 5340      55545F43 
 5340      544C00
 5341              	.LASF92:
 5342 1d6c 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5342      735F696E 
 5342      74657272 
 5342      75707473 
 5342      5F666175 
 5343              	.LASF393:
 5344 1d8a 70776D4D 		.ascii	"pwmMode\000"
 5344      6F646500 
 5345              	.LASF258:
 5346 1d92 666C6173 		.ascii	"flashEraseDelay\000"
 5346      68457261 
 5346      73654465 
 5346      6C617900 
 5347              	.LASF65:
 5348 1da2 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5348      735F696E 
 5348      74657272 
 5348      75707473 
 5348      5F647730 
 5349              	.LASF182:
 5350 1dbe 49535052 		.ascii	"ISPR\000"
 5350      00
 5351              	.LASF180:
 5352 1dc3 49434552 		.ascii	"ICER\000"
 5352      00
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 191


 5353              	.LASF370:
 5354 1dc8 63795F65 		.ascii	"cy_en_divider_types_t\000"
 5354      6E5F6469 
 5354      76696465 
 5354      725F7479 
 5354      7065735F 
 5355              	.LASF319:
 5356 1dde 73746174 		.ascii	"state\000"
 5356      6500
 5357              	.LASF439:
 5358 1de4 416C6172 		.ascii	"AlarmeOnBPMmax\000"
 5358      6D654F6E 
 5358      42504D6D 
 5358      617800
 5359              	.LASF132:
 5360 1df3 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5360      696E7465 
 5360      72727570 
 5360      74735F30 
 5360      5F495251 
 5361              	.LASF186:
 5362 1e09 49414252 		.ascii	"IABR\000"
 5362      00
 5363              	.LASF462:
 5364 1e0e 4755495F 		.ascii	"GUI_SetPenSize\000"
 5364      53657450 
 5364      656E5369 
 5364      7A6500
 5365              	.LASF454:
 5366 1e1d 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 5366      656E7365 
 5366      5F536361 
 5366      6E416C6C 
 5366      57696467 
 5367              	.LASF26:
 5368 1e35 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5368      5F696E74 
 5368      65727275 
 5368      70745F76 
 5368      64645F49 
 5369              	.LASF49:
 5370 1e4d 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5370      735F696E 
 5370      74657272 
 5370      75707473 
 5370      5F697063 
 5371              	.LASF0:
 5372 1e6a 52657365 		.ascii	"Reset_IRQn\000"
 5372      745F4952 
 5372      516E00
 5373              	.LASF254:
 5374 1e75 666C6173 		.ascii	"flashRwwRequired\000"
 5374      68527777 
 5374      52657175 
 5374      69726564 
 5374      00
 5375              	.LASF283:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 192


 5376 1e86 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5376      50727443 
 5376      66674F66 
 5376      66736574 
 5376      00
 5377              	.LASF128:
 5378 1e97 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5378      6D5F315F 
 5378      696E7465 
 5378      72727570 
 5378      74735F32 
 5379              	.LASF81:
 5380 1eb2 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5380      735F696E 
 5380      74657272 
 5380      75707473 
 5380      5F647731 
 5381              	.LASF68:
 5382 1ece 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5382      735F696E 
 5382      74657272 
 5382      75707473 
 5382      5F647730 
 5383              	.LASF2:
 5384 1eea 48617264 		.ascii	"HardFault_IRQn\000"
 5384      4661756C 
 5384      745F4952 
 5384      516E00
 5385              	.LASF159:
 5386 1ef9 7369676E 		.ascii	"signed char\000"
 5386      65642063 
 5386      68617200 
 5387              	.LASF372:
 5388 1f05 70657269 		.ascii	"period\000"
 5388      6F6400
 5389              	.LASF148:
 5390 1f0c 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5390      5F696E74 
 5390      65727275 
 5390      70745F73 
 5390      61725F49 
 5391              	.LASF264:
 5392 1f24 64774368 		.ascii	"dwChOffset\000"
 5392      4F666673 
 5392      657400
 5393              	.LASF237:
 5394 1f2f 63707573 		.ascii	"cpussIpcIrqNr\000"
 5394      73497063 
 5394      4972714E 
 5394      7200
 5395              	.LASF470:
 5396 1f3d 4D415833 		.ascii	"MAX30102Reset\000"
 5396      30313032 
 5396      52657365 
 5396      7400
 5397              	.LASF267:
 5398 1f4b 64774368 		.ascii	"dwChCtlPreemptablePos\000"
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 193


 5398      43746C50 
 5398      7265656D 
 5398      70746162 
 5398      6C65506F 
 5399              	.LASF380:
 5400 1f61 696E7465 		.ascii	"interruptSources\000"
 5400      72727570 
 5400      74536F75 
 5400      72636573 
 5400      00
 5401              	.LASF414:
 5402 1f72 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5402      49435F43 
 5402      6C656172 
 5402      50656E64 
 5402      696E6749 
 5403              	.LASF481:
 5404 1f89 6D61696E 		.ascii	"main\000"
 5404      00
 5405              	.LASF118:
 5406 1f8e 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5406      6D5F315F 
 5406      696E7465 
 5406      72727570 
 5406      74735F31 
 5407              	.LASF303:
 5408 1fa9 63795F73 		.ascii	"cy_stc_device_t\000"
 5408      74635F64 
 5408      65766963 
 5408      655F7400 
 5409              	.LASF425:
 5410 1fb9 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 5410      494E4B5F 
 5410      5350494D 
 5410      5F636F6E 
 5410      74657874 
 5411              	.LASF44:
 5412 1fce 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5412      735F696E 
 5412      74657272 
 5412      75707473 
 5412      5F697063 
 5413              	.LASF416:
 5414 1fea 5F5F656E 		.ascii	"__enable_irq\000"
 5414      61626C65 
 5414      5F697271 
 5414      00
 5415              	.LASF200:
 5416 1ff7 41444452 		.ascii	"ADDR0\000"
 5416      3000
 5417              	.LASF202:
 5418 1ffd 41444452 		.ascii	"ADDR1\000"
 5418      3100
 5419              	.LASF59:
 5420 2003 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5420      696E7465 
 5420      72727570 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 194


 5420      745F4952 
 5420      516E00
 5421              	.LASF349:
 5422 2016 696E6974 		.ascii	"initKey\000"
 5422      4B657900 
 5423              	.LASF93:
 5424 201e 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5424      735F696E 
 5424      74657272 
 5424      75707473 
 5424      5F666175 
 5425              	.LASF307:
 5426 203c 75696E74 		.ascii	"uint8\000"
 5426      3800
 5427              	.LASF306:
 5428 2042 646F7562 		.ascii	"double\000"
 5428      6C6500
 5429              	.LASF224:
 5430 2049 70617373 		.ascii	"passBase\000"
 5430      42617365 
 5430      00
 5431              	.LASF50:
 5432 2052 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5432      735F696E 
 5432      74657272 
 5432      75707473 
 5432      5F697063 
 5433              	.LASF440:
 5434 206f 416C6172 		.ascii	"AlarmeOnSpO2\000"
 5434      6D654F6E 
 5434      53704F32 
 5434      00
 5435              	.LASF10:
 5436 207c 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5436      5F696E74 
 5436      65727275 
 5436      7074735F 
 5436      6770696F 
 5437              	.LASF196:
 5438 2098 52455345 		.ascii	"RESERVED1\000"
 5438      52564544 
 5438      3100
 5439              	.LASF71:
 5440 20a2 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5440      735F696E 
 5440      74657272 
 5440      75707473 
 5440      5F647730 
 5441              	.LASF238:
 5442 20bf 63707573 		.ascii	"cpussDwChNr\000"
 5442      73447743 
 5442      684E7200 
 5443              	.LASF197:
 5444 20cb 50455249 		.ascii	"PERI_GR_V1_Type\000"
 5444      5F47525F 
 5444      56315F54 
 5444      79706500 
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 195


 5445              	.LASF263:
 5446 20db 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5446      6843746C 
 5446      4D61696E 
 5446      57733446 
 5446      72657100 
 5447              	.LASF79:
 5448 20ef 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5448      735F696E 
 5448      74657272 
 5448      75707473 
 5448      5F647731 
 5449              	.LASF105:
 5450 210b 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5450      6D5F305F 
 5450      696E7465 
 5450      72727570 
 5450      74735F35 
 5451              	.LASF31:
 5452 2125 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5452      5F696E74 
 5452      65727275 
 5452      70745F62 
 5452      61636B75 
 5453              	.LASF195:
 5454 2140 54494D45 		.ascii	"TIMEOUT_CTL\000"
 5454      4F55545F 
 5454      43544C00 
 5455              	.LASF290:
 5456 214c 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5456      73436D30 
 5456      53746174 
 5456      75734F66 
 5456      66736574 
 5457              	.LASF94:
 5458 2161 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5458      735F696E 
 5458      74657272 
 5458      7570745F 
 5458      63727970 
 5459              	.LASF100:
 5460 217d 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5460      6D5F305F 
 5460      696E7465 
 5460      72727570 
 5460      74735F30 
 5461              	.LASF82:
 5462 2197 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5462      735F696E 
 5462      74657272 
 5462      75707473 
 5462      5F647731 
 5463              	.LASF233:
 5464 21b3 69706356 		.ascii	"ipcVersion\000"
 5464      65727369 
 5464      6F6E00
 5465              	.LASF38:
ARM GAS  C:\Users\jlabe\AppData\Local\Temp\cc2DMRmg.s 			page 196


 5466 21be 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5466      735F696E 
 5466      74657272 
 5466      75707473 
 5466      5F697063 
 5467              	.LASF227:
 5468 21da 63707573 		.ascii	"cpussVersion\000"
 5468      73566572 
 5468      73696F6E 
 5468      00
 5469              	.LASF270:
 5470 21e7 70657269 		.ascii	"periTrCmdOffset\000"
 5470      5472436D 
 5470      644F6666 
 5470      73657400 
 5471              	.LASF58:
 5472 21f7 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5472      375F696E 
 5472      74657272 
 5472      7570745F 
 5472      4952516E 
 5473              	.LASF308:
 5474 220c 696E7472 		.ascii	"intrSrc\000"
 5474      53726300 
 5475              	.LASF327:
 5476 2214 736C6176 		.ascii	"slaveStatus\000"
 5476      65537461 
 5476      74757300 
 5477              	.LASF62:
 5478 2220 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 5478      735F696E 
 5478      74657272 
 5478      75707473 
 5478      5F647730 
 5479              	.LASF98:
 5480 223c 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5480      735F696E 
 5480      74657272 
 5480      75707473 
 5480      5F636D34 
 5481              	.LASF465:
 5482 225c 4755495F 		.ascii	"GUI_Clear\000"
 5482      436C6561 
 5482      7200
 5483              	.LASF110:
 5484 2266 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5484      6D5F315F 
 5484      696E7465 
 5484      72727570 
 5484      74735F32 
 5485              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
