@article{PTM,
	author = {Zhao, Wei and Cao, Yu},
	title = {Predictive Technology Model for nano-CMOS Design Exploration},
	journal = {J. Emerg. Technol. Comput. Syst.},
	issue_date = {April 2007},
	volume = {3},
	number = {1},
	month = apr,
	year = {2007},
	issn = {1550-4832},
	articleno = {1},
	url = {http://doi.acm.org/10.1145/1229175.1229176},
	doi = {10.1145/1229175.1229176},
	acmid = {1229176},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {FinFET, Technology scaling, early design exploration, predictive modeling, process variations},
} 

@ARTICLE{injeq, 
	author={J. F. Ziegler}, 
	journal={IBM Journal of Research and Development}, 
	title={Terrestrial cosmic rays}, 
	year={1996}, 
	volume={40}, 
	number={1}, 
	pages={19-39}, 
	doi={10.1147/rd.401.0019}, 
	ISSN={0018-8646}, 
	month={Jan},
}

@inproceedings{Partitioning,
	author = {Fiduccia, C. M. and Mattheyses, R. M.},
	title = {A Linear-time Heuristic for Improving Network Partitions},
	booktitle = {Proceedings of the 19th Design Automation Conference},
	series = {DAC '82},
	year = {1982},
	isbn = {0-89791-020-6},
	pages = {175--181},
	numpages = {7},
	url = {http://dl.acm.org/citation.cfm?id=800263.809204},
	acmid = {809204},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
} 

@ARTICLE{METSys, 
	author={N. Miskov-Zivanov and D. Marculescu}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach}, 
	year={2010}, 
	volume={29}, 
	number={10}, 
	pages={1614-1627}, 
	keywords={circuit optimisation;circuit reliability;combinational circuits;error statistics;flip-flops;sequential circuits;transients;circuit optimization;combinational circuits;error rates;logic circuits;masking factors;multiple transient faults;multiple-bit upsets;output error probabilities;radiation-induced faults;reconvergent fanout-induced glitches;reliability concern;sequential circuits;state flip-flops;Analytical models;Circuit faults;Computational modeling;Integrated circuit modeling;Logic circuits;Logic gates;Transient analysis;Logic circuits;reliability;symbolic manipulation;transient faults}, 
	doi={10.1109/TCAD.2010.2061131}, 
	ISSN={0278-0070}, 
	month={Oct},}

@INPROCEEDINGS{Omana_Trap, 
	author={M. Omana and G. Papasso and D. Rossi and C. Metra}, 
	booktitle={On-Line Testing Symposium, 2003. IOLTS 2003. 9th IEEE}, 
	title={A model for transient fault propagation in combinatorial logic}, 
	year={2003}, 
	pages={111-115}, 
	keywords={CMOS logic circuits;SPICE;combinational circuits;fault simulation;logic gates;transient analysis;CMOS combinational circuit;HSPICE simulations;circuit node;combinatorial logic;glitch duration;global system;high reliability applications;logic gate;mathematical model;microelectronic devices;robustness;simulation tool;soft error;transient fault propagation;transient fault-due glitches;Aerospace electronics;Charge carrier processes;Circuit faults;Circuit simulation;Combinational circuits;Logic devices;Mathematical model;Microelectronics;Silicon;Voltage}, 
	doi={10.1109/OLT.2003.1214376}, 
	month={July},}

@ARTICLE{Accurate_Masking, 
	author={F. Wang and Y. Xie}, 
	journal={IEEE Transactions on Dependable and Secure Computing}, 
	title={Soft Error Rate Analysis for Combinational Logic Using an Accurate Electrical Masking Model}, 
	year={2011}, 
	volume={8}, 
	number={1}, 
	pages={137-146}, 
	keywords={MOSFET;SPICE;combinational circuits;error analysis;table lookup;HSPICE simulation;MOSFET model;accurate electrical masking model;block based soft error rate analysis;combinational logic;nonlinear property;pulse propagation model;submicron MOS transistor;transient pulse generation;Circuit simulation;Combinational circuits;Error analysis;Error correction codes;Estimation error;Latches;Logic;Pulse generation;Transient analysis;Voltage;Reliability;combinational logic.;fault injection;simulation}, 
	doi={10.1109/TDSC.2009.29}, 
	ISSN={1545-5971}, 
	month={Jan},}

<<<<<<< HEAD
@ARTICLE{SERA, 
	author={M. Zhang and N. R. Shanbhag}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Soft-Error-Rate-Analysis (SERA) Methodology}, 
	year={2006}, 
	volume={25}, 
	number={10}, 
	pages={2140-2155}, 
	keywords={Monte Carlo methods;SRAM chips;combinational circuits;error statistics;integrated circuit reliability;multiplying circuits;CMOS process;Monte Carlo methods;combinational logic circuits;integrated-circuit reliability;memory circuits;multiplier circuits;single-event transient;single-event upset;soft-error rate;Analytical models;CMOS logic circuits;CMOS process;Circuit faults;Circuit simulation;Circuit topology;Clocks;Combinational circuits;Graph theory;Voltage;Combinational logic circuits;integrated-circuit reliability;single-event transient (SET);single-event upset (SEU);soft error;soft-error rate (SER)}, 
	doi={10.1109/TCAD.2005.862738}, 
	ISSN={0278-0070}, 
	month={Oct},}

=======
>>>>>>> e178267bc26ffcdfb614d0f4e6e4e4713bb5e861
@INPROCEEDINGS{MARS_C, 
	author={N. Miskov-Zivanov and D. Marculescu}, 
	booktitle={2006 43rd ACM/IEEE Design Automation Conference}, 
	title={MARS-C: modeling and reduction of soft errors in combinational circuits}, 
	year={2006}, 
	pages={767-772}, 
	keywords={Boolean functions;binary decision diagrams;circuit reliability;combinational circuits;logic design;radiation hardening (electronics);ADD;BDD;HSPICE;circuit analysis;circuit reliability;circuit simulation;combinational circuits;feature size shrinking;nanoscale circuits;radiation effect;radiation hardening;selective gate sizing;soft errors modeling;soft errors reduction;supply voltages reduction;transient faults;Boolean functions;Circuit analysis;Circuit faults;Circuit simulation;Combinational circuits;Data structures;Error analysis;Pattern analysis;Radiation hardening;Voltage;Reliability;SER;reliability symbolic techniques}, 
	doi={10.1145/1146909.1147104}, 
	ISSN={0738-100X}, 
	month={July},}

<<<<<<< HEAD
@INPROCEEDINGS{FASER, 
	author={Bin Zhang and Wei-Shen Wang and M. Orshansky}, 
	booktitle={7th International Symposium on Quality Electronic Design (ISQED'06)}, 
	title={FASER: fast analysis of soft error susceptibility for cell-based designs}, 
	year={2006}, 
	pages={6 pp.-760}, 
	keywords={SPICE;benchmark testing;binary decision diagrams;combinational circuits;error analysis;integrated circuit reliability;network analysis;100 nm;CMOS technology;FASER;SPICE-based simulation;arbitrary combinational circuits;benchmark circuits;binary decision diagrams;bit error rate;cell-based designs;circuit partitioning;commercial electronics reliability;error rates;fast analysis of soft error susceptibility;logical masking;single event upsets;static analysis;vector less analysis;Bit error rate;Boolean functions;CMOS technology;Circuit simulation;Combinational circuits;Computational modeling;Data structures;Error analysis;Libraries;Single event upset}, 
	doi={10.1109/ISQED.2006.64}, 
	ISSN={1948-3287}, 
	month={March},}

@INPROCEEDINGS{Fazeli2011, 
	author={M. Fazeli and S. N. Ahmadian and S. G. Miremadi and H. Asadi and M. B. Tahoori}, 
	booktitle={2011 Design, Automation Test in Europe}, 
	title={Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)}, 
	year={2011}, 
	pages={1-6}, 
	keywords={digital circuits;probability;MEPP;digital circuits;multiple event probability propagation;multiple event transients;probability set;soft error rate estimation;Circuit faults;Equations;Integrated circuit modeling;Logic gates;Mathematical model;Timing;Transient analysis}, 
	doi={10.1109/DATE.2011.5763020}, 
	ISSN={1530-1591}, 
	month={March},}

=======
>>>>>>> e178267bc26ffcdfb614d0f4e6e4e4713bb5e861
@inproceedings{Fiduccia1982,
	author = {Fiduccia, C. M. and Mattheyses, R. M.},
	title = {A Linear-time Heuristic for Improving Network Partitions},
	booktitle = {Proceedings of the 19th Design Automation Conference},
	series = {DAC '82},
	year = {1982},
	isbn = {0-89791-020-6},
	pages = {175--181},
	numpages = {7},
	url = {http://dl.acm.org/citation.cfm?id=800263.809204},
	acmid = {809204},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
} 

@inproceedings{MiskovZivanov2007,
	author = {Miskov-Zivanov, Natasa and Marculescu, Diana},
	title = {MARS-S: Modeling and Reduction of Soft Errors in Sequential Circuits},
	booktitle = {Proceedings of the 8th International Symposium on Quality Electronic Design},
	series = {ISQED '07},
	year = {2007},
	isbn = {0-7695-2795-7},
	pages = {893--898},
	numpages = {6},
	url = {http://dx.doi.org/10.1109/ISQED.2007.100},
	doi = {10.1109/ISQED.2007.100},
	acmid = {1261996},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 

@INPROCEEDINGS{Nunes2013, 
	author={C. Nunes and P. F. Butzen and A. I. Reis and R. P. Ribas}, 
	booktitle={Integrated Circuits and Systems Design (SBCCI), 2013 26th Symposium on}, 
	title={A methodology to evaluate the aging impact on flip-flops performance}, 
	year={2013}, 
	pages={1-6}, 
	keywords={CMOS logic circuits;ageing;combinational circuits;flip-flops;integrated circuit reliability;negative bias temperature instability;semiconductor device breakdown;sequential circuits;CMOS technologies;TDDB;VLSI design;aging impact;bias temperature instability;combinational circuits;hot carrier injection;integrated circuit reliability;sequential gates;static flip-flops;time dependent dielectric breakdown;transistor degradation;very large scale integration;Aging;Degradation;Flip-flops;Human computer interaction;Logic gates;Threshold voltage;Transistors;BTI;CMOS;Digital circuit;HCI;TDDB;aging;flip-flop;performance;reliability}, 
	doi={10.1109/SBCCI.2013.6644860}, 
	month={Sept},}

@INPROCEEDINGS{Watkins2016, 
	author={A. Watkins and S. Tragoudas}, 
	booktitle={2016 International Great Lakes Symposium on VLSI (GLSVLSI)}, 
	title={An enhanced analytical electrical masking model for multiple event transients}, 
	year={2016}, 
	pages={369-372}, 
	keywords={integrated circuit modelling;radiation effects;transistor circuits;HSPICE;circuit;convergent pulses;electrical masking model;gate output;multiple event transients;pulse shape;radiation induced errors;transistor feature size;Capacitance;Capacitors;Integrated circuit modeling;Logic gates;Mathematical model;Transient analysis;Transistors;Multiple Event Transients;Multiple Event Upsets;Radiation Induced Errors;Soft Errors;Transient Errors;Transient Pulses}, 
	doi={10.1145/2902961.2903007}, 
	month={May},}

@ARTICLE{Ziegler1996, 
	author={J. F. Ziegler}, 
	journal={IBM Journal of Research and Development}, 
	title={Terrestrial cosmic rays}, 
	year={1996}, 
	volume={40}, 
	number={1}, 
	pages={19-39}, 
	doi={10.1147/rd.401.0019}, 
	ISSN={0018-8646}, 
<<<<<<< HEAD
	month={Jan},}
=======
	month={Jan},}

@INPROCEEDINGS{Gangadhar2011, 
	author={S. Gangadhar and S. Tragoudas}, 
	booktitle={29th VLSI Test Symposium}, 
	title={An analytical method for estimating {SET} propagation}, 
	year={2011}, 
	pages={197-202}, 
	keywords={Monte Carlo methods;flip-flops;logic gates;probability;Monte Carlo simulations;SET propagation;latching window;output gate;probability;soft error;submicron technology;unacceptable chip failure rate;Attenuation;Boolean functions;Delay;Equations;Integrated circuit modeling;Logic gates;Monte Carlo methods}, 
	doi={10.1109/VTS.2011.5783783}, 
	ISSN={1093-0167}, 
	month={May},}
>>>>>>> e178267bc26ffcdfb614d0f4e6e4e4713bb5e861
