   axil2iob
     #(
       .AXIL_ADDR_W(AXIL_ADDR_W),
       .AXIL_DATA_W(AXIL_DATA_W),
       .AXI_ID_W(1)
       )
   axil2iob0
     (
      // AXI4 Lite slave  interface
`include "<core name prefix>axil_portmap.vh"

      // IOb master interface
`include "<core name prefix>portmap.vh"

      .clk(clk_i),
      .rst(rst_i)
      );
