# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# vsim work.tb_proc 
# Start time: 17:48:27 on May 02,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 20:08:06 on May 02,2024, Elapsed time: 2:19:39
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 20:08:06 on May 02,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (9) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (9) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# End time: 22:46:38 on May 02,2024, Elapsed time: 2:38:32
# Errors: 0, Warnings: 2
