//
// -----------------------------------------------------------------------------
// Copyright (c) 2013 Qualcomm Atheros, Inc.  All rights reserved.
// -----------------------------------------------------------------------------
// FILE         : beeliner_mac_events.h
// DESCRIPTION  : Tracer Event Header file for Beeliner
// THIS FILE IS AUTO-GENERATED FROM DOCUMENT, DO NOT EDIT
// -----------------------------------------------------------------------------
//

#ifndef _BEELINER_EVENTS_H_
#define _BEELINER_EVENTS_H_

// Module ID : 0x0, Module : TOP_LEVEL, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                       0
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                       19
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                      0xfffff
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                    (((x) & TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                    (((0 | (x)) << TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                          0x0
#define TOP_LEVEL_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                           0x0

// Module ID : 0x0, Module : TOP_LEVEL, Event ID : 0x1, Event : EVENT_COLLISION
#define TOP_LEVEL_EVENT_COLLISION_RESERVED_LSB                                  0
#define TOP_LEVEL_EVENT_COLLISION_RESERVED_MSB                                  19
#define TOP_LEVEL_EVENT_COLLISION_RESERVED_MASK                                 0xfffff
#define TOP_LEVEL_EVENT_COLLISION_RESERVED_GET(x)                               (((x) & TOP_LEVEL_EVENT_COLLISION_RESERVED_MASK) >> TOP_LEVEL_EVENT_COLLISION_RESERVED_LSB)
#define TOP_LEVEL_EVENT_COLLISION_RESERVED_SET(x)                               (((0 | (x)) << TOP_LEVEL_EVENT_COLLISION_RESERVED_LSB) & TOP_LEVEL_EVENT_COLLISION_RESERVED_MASK)
#define TOP_LEVEL_EVENT_COLLISION_MODULE_ID                                     0x0
#define TOP_LEVEL_EVENT_COLLISION_EVENT_ID                                      0x1

// Module ID : 0x0, Module : TOP_LEVEL, Event ID : 0x2, Event : HW_ERR
#define TOP_LEVEL_HW_ERR_RESERVED_LSB                                           0
#define TOP_LEVEL_HW_ERR_RESERVED_MSB                                           19
#define TOP_LEVEL_HW_ERR_RESERVED_MASK                                          0xfffff
#define TOP_LEVEL_HW_ERR_RESERVED_GET(x)                                        (((x) & TOP_LEVEL_HW_ERR_RESERVED_MASK) >> TOP_LEVEL_HW_ERR_RESERVED_LSB)
#define TOP_LEVEL_HW_ERR_RESERVED_SET(x)                                        (((0 | (x)) << TOP_LEVEL_HW_ERR_RESERVED_LSB) & TOP_LEVEL_HW_ERR_RESERVED_MASK)
#define TOP_LEVEL_HW_ERR_MODULE_ID                                              0x0
#define TOP_LEVEL_HW_ERR_EVENT_ID                                               0x2

// Module ID : 0x1, Module : SCH, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_LSB           0
#define SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_MSB           0
#define SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_MASK          0x1
#define SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_GET(x)        (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_SET(x)        (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_CMD_RINGS_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_LSB            1
#define SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_MSB            1
#define SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_MASK           0x2
#define SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_GET(x)         (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_SET(x)         (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_MTU_WRAP_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_LSB           2
#define SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_MSB           2
#define SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_MASK          0x4
#define SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_GET(x)        (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_SET(x)        (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_FES_SETUP_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_LSB           3
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_MSB           3
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_MASK          0x8
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_GET(x)        (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_SET(x)        (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB          4
#define SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_MSB          4
#define SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK         0x10
#define SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_GET(x)       (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_SET(x)       (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_LSB               5
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_MSB               5
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_MASK              0x20
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_GET(x)            (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_SET(x)            (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_AXIWR_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_LSB               6
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_MSB               6
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_MASK              0x40
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_GET(x)            (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_SET(x)            (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_AXIRD_WATCHDOG_TIMEOUT_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_LSB                      7
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_MSB                      7
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_MASK                     0x80
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_GET(x)                   (((x) & SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_MASK) >> SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_LSB)
#define SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_SET(x)                   (((0 | (x)) << SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_LSB) & SCH_HW_ERR_AND_EVENT_COLLISION_TX_STATUS_PANIC_MASK)
#define SCH_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                                0x1
#define SCH_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                                 0x0

// Module ID : 0x1, Module : SCH, Event ID : 0x1, Event : EVENT_COLLISION
#define SCH_EVENT_COLLISION_RESERVED_LSB                                        0
#define SCH_EVENT_COLLISION_RESERVED_MSB                                        19
#define SCH_EVENT_COLLISION_RESERVED_MASK                                       0xfffff
#define SCH_EVENT_COLLISION_RESERVED_GET(x)                                     (((x) & SCH_EVENT_COLLISION_RESERVED_MASK) >> SCH_EVENT_COLLISION_RESERVED_LSB)
#define SCH_EVENT_COLLISION_RESERVED_SET(x)                                     (((0 | (x)) << SCH_EVENT_COLLISION_RESERVED_LSB) & SCH_EVENT_COLLISION_RESERVED_MASK)
#define SCH_EVENT_COLLISION_MODULE_ID                                           0x1
#define SCH_EVENT_COLLISION_EVENT_ID                                            0x1

// Module ID : 0x1, Module : SCH, Event ID : 0x24, Event : HWSCH_CMD_LOAD
#define SCH_HWSCH_CMD_LOAD_SCH_INDX_LSB                                         0
#define SCH_HWSCH_CMD_LOAD_SCH_INDX_MSB                                         3
#define SCH_HWSCH_CMD_LOAD_SCH_INDX_MASK                                        0xf
#define SCH_HWSCH_CMD_LOAD_SCH_INDX_GET(x)                                      (((x) & SCH_HWSCH_CMD_LOAD_SCH_INDX_MASK) >> SCH_HWSCH_CMD_LOAD_SCH_INDX_LSB)
#define SCH_HWSCH_CMD_LOAD_SCH_INDX_SET(x)                                      (((0 | (x)) << SCH_HWSCH_CMD_LOAD_SCH_INDX_LSB) & SCH_HWSCH_CMD_LOAD_SCH_INDX_MASK)
#define SCH_HWSCH_CMD_LOAD_SCH_ID_LSB                                           4
#define SCH_HWSCH_CMD_LOAD_SCH_ID_MSB                                           19
#define SCH_HWSCH_CMD_LOAD_SCH_ID_MASK                                          0xffff0
#define SCH_HWSCH_CMD_LOAD_SCH_ID_GET(x)                                        (((x) & SCH_HWSCH_CMD_LOAD_SCH_ID_MASK) >> SCH_HWSCH_CMD_LOAD_SCH_ID_LSB)
#define SCH_HWSCH_CMD_LOAD_SCH_ID_SET(x)                                        (((0 | (x)) << SCH_HWSCH_CMD_LOAD_SCH_ID_LSB) & SCH_HWSCH_CMD_LOAD_SCH_ID_MASK)
#define SCH_HWSCH_CMD_LOAD_MODULE_ID                                            0x1
#define SCH_HWSCH_CMD_LOAD_EVENT_ID                                             0x24

// Module ID : 0x1, Module : SCH, Event ID : 0x23, Event : HWSCH_CMD_START
#define SCH_HWSCH_CMD_START_SCH_INDX_LSB                                        0
#define SCH_HWSCH_CMD_START_SCH_INDX_MSB                                        3
#define SCH_HWSCH_CMD_START_SCH_INDX_MASK                                       0xf
#define SCH_HWSCH_CMD_START_SCH_INDX_GET(x)                                     (((x) & SCH_HWSCH_CMD_START_SCH_INDX_MASK) >> SCH_HWSCH_CMD_START_SCH_INDX_LSB)
#define SCH_HWSCH_CMD_START_SCH_INDX_SET(x)                                     (((0 | (x)) << SCH_HWSCH_CMD_START_SCH_INDX_LSB) & SCH_HWSCH_CMD_START_SCH_INDX_MASK)
#define SCH_HWSCH_CMD_START_BKOF_SM_S_LSB                                       4
#define SCH_HWSCH_CMD_START_BKOF_SM_S_MSB                                       7
#define SCH_HWSCH_CMD_START_BKOF_SM_S_MASK                                      0xf0
#define SCH_HWSCH_CMD_START_BKOF_SM_S_GET(x)                                    (((x) & SCH_HWSCH_CMD_START_BKOF_SM_S_MASK) >> SCH_HWSCH_CMD_START_BKOF_SM_S_LSB)
#define SCH_HWSCH_CMD_START_BKOF_SM_S_SET(x)                                    (((0 | (x)) << SCH_HWSCH_CMD_START_BKOF_SM_S_LSB) & SCH_HWSCH_CMD_START_BKOF_SM_S_MASK)
#define SCH_HWSCH_CMD_START_BKOF_COUNT_LSB                                      8
#define SCH_HWSCH_CMD_START_BKOF_COUNT_MSB                                      19
#define SCH_HWSCH_CMD_START_BKOF_COUNT_MASK                                     0xfff00
#define SCH_HWSCH_CMD_START_BKOF_COUNT_GET(x)                                   (((x) & SCH_HWSCH_CMD_START_BKOF_COUNT_MASK) >> SCH_HWSCH_CMD_START_BKOF_COUNT_LSB)
#define SCH_HWSCH_CMD_START_BKOF_COUNT_SET(x)                                   (((0 | (x)) << SCH_HWSCH_CMD_START_BKOF_COUNT_LSB) & SCH_HWSCH_CMD_START_BKOF_COUNT_MASK)
#define SCH_HWSCH_CMD_START_MODULE_ID                                           0x1
#define SCH_HWSCH_CMD_START_EVENT_ID                                            0x23

// Module ID : 0x1, Module : SCH, Event ID : 0x22, Event : HWSCH_FES_START
#define SCH_HWSCH_FES_START_SCH_INDX_LSB                                        0
#define SCH_HWSCH_FES_START_SCH_INDX_MSB                                        3
#define SCH_HWSCH_FES_START_SCH_INDX_MASK                                       0xf
#define SCH_HWSCH_FES_START_SCH_INDX_GET(x)                                     (((x) & SCH_HWSCH_FES_START_SCH_INDX_MASK) >> SCH_HWSCH_FES_START_SCH_INDX_LSB)
#define SCH_HWSCH_FES_START_SCH_INDX_SET(x)                                     (((0 | (x)) << SCH_HWSCH_FES_START_SCH_INDX_LSB) & SCH_HWSCH_FES_START_SCH_INDX_MASK)
#define SCH_HWSCH_FES_START_CMD_TIMING_LSB                                      4
#define SCH_HWSCH_FES_START_CMD_TIMING_MSB                                      5
#define SCH_HWSCH_FES_START_CMD_TIMING_MASK                                     0x30
#define SCH_HWSCH_FES_START_CMD_TIMING_GET(x)                                   (((x) & SCH_HWSCH_FES_START_CMD_TIMING_MASK) >> SCH_HWSCH_FES_START_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_START_CMD_TIMING_SET(x)                                   (((0 | (x)) << SCH_HWSCH_FES_START_CMD_TIMING_LSB) & SCH_HWSCH_FES_START_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_START_SIFS_RESP_LSB                                       6
#define SCH_HWSCH_FES_START_SIFS_RESP_MSB                                       6
#define SCH_HWSCH_FES_START_SIFS_RESP_MASK                                      0x40
#define SCH_HWSCH_FES_START_SIFS_RESP_GET(x)                                    (((x) & SCH_HWSCH_FES_START_SIFS_RESP_MASK) >> SCH_HWSCH_FES_START_SIFS_RESP_LSB)
#define SCH_HWSCH_FES_START_SIFS_RESP_SET(x)                                    (((0 | (x)) << SCH_HWSCH_FES_START_SIFS_RESP_LSB) & SCH_HWSCH_FES_START_SIFS_RESP_MASK)
#define SCH_HWSCH_FES_START_NDP_FRAME_LSB                                       7
#define SCH_HWSCH_FES_START_NDP_FRAME_MSB                                       7
#define SCH_HWSCH_FES_START_NDP_FRAME_MASK                                      0x80
#define SCH_HWSCH_FES_START_NDP_FRAME_GET(x)                                    (((x) & SCH_HWSCH_FES_START_NDP_FRAME_MASK) >> SCH_HWSCH_FES_START_NDP_FRAME_LSB)
#define SCH_HWSCH_FES_START_NDP_FRAME_SET(x)                                    (((0 | (x)) << SCH_HWSCH_FES_START_NDP_FRAME_LSB) & SCH_HWSCH_FES_START_NDP_FRAME_MASK)
#define SCH_HWSCH_FES_START_IBSS_LSB                                            8
#define SCH_HWSCH_FES_START_IBSS_MSB                                            8
#define SCH_HWSCH_FES_START_IBSS_MASK                                           0x100
#define SCH_HWSCH_FES_START_IBSS_GET(x)                                         (((x) & SCH_HWSCH_FES_START_IBSS_MASK) >> SCH_HWSCH_FES_START_IBSS_LSB)
#define SCH_HWSCH_FES_START_IBSS_SET(x)                                         (((0 | (x)) << SCH_HWSCH_FES_START_IBSS_LSB) & SCH_HWSCH_FES_START_IBSS_MASK)
#define SCH_HWSCH_FES_START_IFS_TIME_LSB                                        9
#define SCH_HWSCH_FES_START_IFS_TIME_MSB                                        9
#define SCH_HWSCH_FES_START_IFS_TIME_MASK                                       0x200
#define SCH_HWSCH_FES_START_IFS_TIME_GET(x)                                     (((x) & SCH_HWSCH_FES_START_IFS_TIME_MASK) >> SCH_HWSCH_FES_START_IFS_TIME_LSB)
#define SCH_HWSCH_FES_START_IFS_TIME_SET(x)                                     (((0 | (x)) << SCH_HWSCH_FES_START_IFS_TIME_LSB) & SCH_HWSCH_FES_START_IFS_TIME_MASK)
#define SCH_HWSCH_FES_START_BURST_LSB                                           10
#define SCH_HWSCH_FES_START_BURST_MSB                                           10
#define SCH_HWSCH_FES_START_BURST_MASK                                          0x400
#define SCH_HWSCH_FES_START_BURST_GET(x)                                        (((x) & SCH_HWSCH_FES_START_BURST_MASK) >> SCH_HWSCH_FES_START_BURST_LSB)
#define SCH_HWSCH_FES_START_BURST_SET(x)                                        (((0 | (x)) << SCH_HWSCH_FES_START_BURST_LSB) & SCH_HWSCH_FES_START_BURST_MASK)
#define SCH_HWSCH_FES_START_PAUSE_ON_FILTER_LSB                                 11
#define SCH_HWSCH_FES_START_PAUSE_ON_FILTER_MSB                                 11
#define SCH_HWSCH_FES_START_PAUSE_ON_FILTER_MASK                                0x800
#define SCH_HWSCH_FES_START_PAUSE_ON_FILTER_GET(x)                              (((x) & SCH_HWSCH_FES_START_PAUSE_ON_FILTER_MASK) >> SCH_HWSCH_FES_START_PAUSE_ON_FILTER_LSB)
#define SCH_HWSCH_FES_START_PAUSE_ON_FILTER_SET(x)                              (((0 | (x)) << SCH_HWSCH_FES_START_PAUSE_ON_FILTER_LSB) & SCH_HWSCH_FES_START_PAUSE_ON_FILTER_MASK)
#define SCH_HWSCH_FES_START_STALL_SCH_EN_LSB                                    12
#define SCH_HWSCH_FES_START_STALL_SCH_EN_MSB                                    12
#define SCH_HWSCH_FES_START_STALL_SCH_EN_MASK                                   0x1000
#define SCH_HWSCH_FES_START_STALL_SCH_EN_GET(x)                                 (((x) & SCH_HWSCH_FES_START_STALL_SCH_EN_MASK) >> SCH_HWSCH_FES_START_STALL_SCH_EN_LSB)
#define SCH_HWSCH_FES_START_STALL_SCH_EN_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_START_STALL_SCH_EN_LSB) & SCH_HWSCH_FES_START_STALL_SCH_EN_MASK)
#define SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_LSB                               13
#define SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_MSB                               13
#define SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_MASK                              0x2000
#define SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_GET(x)                            (((x) & SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_MASK) >> SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_LSB)
#define SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_SET(x)                            (((0 | (x)) << SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_LSB) & SCH_HWSCH_FES_START_FORCE_REQ_TO_FILT_MASK)
#define SCH_HWSCH_FES_START_SCH_TRY_LSB                                         14
#define SCH_HWSCH_FES_START_SCH_TRY_MSB                                         17
#define SCH_HWSCH_FES_START_SCH_TRY_MASK                                        0x3c000
#define SCH_HWSCH_FES_START_SCH_TRY_GET(x)                                      (((x) & SCH_HWSCH_FES_START_SCH_TRY_MASK) >> SCH_HWSCH_FES_START_SCH_TRY_LSB)
#define SCH_HWSCH_FES_START_SCH_TRY_SET(x)                                      (((0 | (x)) << SCH_HWSCH_FES_START_SCH_TRY_LSB) & SCH_HWSCH_FES_START_SCH_TRY_MASK)
#define SCH_HWSCH_FES_START_MODULE_ID                                           0x1
#define SCH_HWSCH_FES_START_EVENT_ID                                            0x22

// Module ID : 0x1, Module : SCH, Event ID : 0x21, Event : HWSCH_FES_FETCH_PHASE
#define SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_LSB                                  0
#define SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_MSB                                  3
#define SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_MASK                                 0xf
#define SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_GET(x)                               (((x) & SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_MASK) >> SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_LSB)
#define SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_LSB) & SCH_HWSCH_FES_FETCH_PHASE_SCH_INDX_MASK)
#define SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_LSB                                    4
#define SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_MSB                                    19
#define SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_MASK                                   0xffff0
#define SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_GET(x)                                 (((x) & SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_MASK) >> SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_LSB)
#define SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_LSB) & SCH_HWSCH_FES_FETCH_PHASE_WB_CNT_MASK)
#define SCH_HWSCH_FES_FETCH_PHASE_MODULE_ID                                     0x1
#define SCH_HWSCH_FES_FETCH_PHASE_EVENT_ID                                      0x21

// Module ID : 0x1, Module : SCH, Event ID : 0x20, Event : HWSCH_FES_PREBKOFF_FLUSH
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_LSB                               0
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_MSB                               3
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_MASK                              0xf
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_GET(x)                            (((x) & SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_MASK) >> SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_LSB)
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_SET(x)                            (((0 | (x)) << SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_LSB) & SCH_HWSCH_FES_PREBKOFF_FLUSH_SCH_INDX_MASK)
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_LSB                                 4
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_MSB                                 19
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_MASK                                0xffff0
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_GET(x)                              (((x) & SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_MASK) >> SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_LSB)
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_SET(x)                              (((0 | (x)) << SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_LSB) & SCH_HWSCH_FES_PREBKOFF_FLUSH_WB_CNT_MASK)
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_MODULE_ID                                  0x1
#define SCH_HWSCH_FES_PREBKOFF_FLUSH_EVENT_ID                                   0x20

// Module ID : 0x1, Module : SCH, Event ID : 0x1f, Event : HWSCH_FES_TLVO_DONE
#define SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_LSB                                    0
#define SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_MSB                                    3
#define SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_MASK                                   0xf
#define SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_GET(x)                                 (((x) & SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_MASK) >> SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_LSB)
#define SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_LSB) & SCH_HWSCH_FES_TLVO_DONE_SCH_INDX_MASK)
#define SCH_HWSCH_FES_TLVO_DONE_WB_CNT_LSB                                      4
#define SCH_HWSCH_FES_TLVO_DONE_WB_CNT_MSB                                      19
#define SCH_HWSCH_FES_TLVO_DONE_WB_CNT_MASK                                     0xffff0
#define SCH_HWSCH_FES_TLVO_DONE_WB_CNT_GET(x)                                   (((x) & SCH_HWSCH_FES_TLVO_DONE_WB_CNT_MASK) >> SCH_HWSCH_FES_TLVO_DONE_WB_CNT_LSB)
#define SCH_HWSCH_FES_TLVO_DONE_WB_CNT_SET(x)                                   (((0 | (x)) << SCH_HWSCH_FES_TLVO_DONE_WB_CNT_LSB) & SCH_HWSCH_FES_TLVO_DONE_WB_CNT_MASK)
#define SCH_HWSCH_FES_TLVO_DONE_MODULE_ID                                       0x1
#define SCH_HWSCH_FES_TLVO_DONE_EVENT_ID                                        0x1f

// Module ID : 0x1, Module : SCH, Event ID : 0x1e, Event : HWSCH_FES_START_TX
#define SCH_HWSCH_FES_START_TX_SCH_INDX_LSB                                     0
#define SCH_HWSCH_FES_START_TX_SCH_INDX_MSB                                     3
#define SCH_HWSCH_FES_START_TX_SCH_INDX_MASK                                    0xf
#define SCH_HWSCH_FES_START_TX_SCH_INDX_GET(x)                                  (((x) & SCH_HWSCH_FES_START_TX_SCH_INDX_MASK) >> SCH_HWSCH_FES_START_TX_SCH_INDX_LSB)
#define SCH_HWSCH_FES_START_TX_SCH_INDX_SET(x)                                  (((0 | (x)) << SCH_HWSCH_FES_START_TX_SCH_INDX_LSB) & SCH_HWSCH_FES_START_TX_SCH_INDX_MASK)
#define SCH_HWSCH_FES_START_TX_WB_CNT_LSB                                       4
#define SCH_HWSCH_FES_START_TX_WB_CNT_MSB                                       19
#define SCH_HWSCH_FES_START_TX_WB_CNT_MASK                                      0xffff0
#define SCH_HWSCH_FES_START_TX_WB_CNT_GET(x)                                    (((x) & SCH_HWSCH_FES_START_TX_WB_CNT_MASK) >> SCH_HWSCH_FES_START_TX_WB_CNT_LSB)
#define SCH_HWSCH_FES_START_TX_WB_CNT_SET(x)                                    (((0 | (x)) << SCH_HWSCH_FES_START_TX_WB_CNT_LSB) & SCH_HWSCH_FES_START_TX_WB_CNT_MASK)
#define SCH_HWSCH_FES_START_TX_MODULE_ID                                        0x1
#define SCH_HWSCH_FES_START_TX_EVENT_ID                                         0x1e

// Module ID : 0x1, Module : SCH, Event ID : 0x1d, Event : HWSCH_FES_BURST_CMD_PREFETCH
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_LSB                           0
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_MSB                           3
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_MASK                          0xf
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_GET(x)                        (((x) & SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_MASK) >> SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_LSB)
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_SET(x)                        (((0 | (x)) << SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_LSB) & SCH_HWSCH_FES_BURST_CMD_PREFETCH_SCH_INDX_MASK)
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_LSB                             4
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_MSB                             19
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_MASK                            0xffff0
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_GET(x)                          (((x) & SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_MASK) >> SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_LSB)
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_SET(x)                          (((0 | (x)) << SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_LSB) & SCH_HWSCH_FES_BURST_CMD_PREFETCH_WB_CNT_MASK)
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_MODULE_ID                              0x1
#define SCH_HWSCH_FES_BURST_CMD_PREFETCH_EVENT_ID                               0x1d

// Module ID : 0x1, Module : SCH, Event ID : 0x1c, Event : HWSCH_FES_BURST_SCHTLV_DONE
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_LSB                            0
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_MSB                            3
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_MASK                           0xf
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_GET(x)                         (((x) & SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_MASK) >> SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_LSB)
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_SET(x)                         (((0 | (x)) << SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_LSB) & SCH_HWSCH_FES_BURST_SCHTLV_DONE_SCH_INDX_MASK)
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_LSB                              4
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_MSB                              19
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_MASK                             0xffff0
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_GET(x)                           (((x) & SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_MASK) >> SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_LSB)
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_SET(x)                           (((0 | (x)) << SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_LSB) & SCH_HWSCH_FES_BURST_SCHTLV_DONE_WB_CNT_MASK)
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_MODULE_ID                               0x1
#define SCH_HWSCH_FES_BURST_SCHTLV_DONE_EVENT_ID                                0x1c

// Module ID : 0x1, Module : SCH, Event ID : 0x1b, Event : HWSCH_FES_STATUS_RCVD
#define SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_LSB                                  0
#define SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_MSB                                  3
#define SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_MASK                                 0xf
#define SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_GET(x)                               (((x) & SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_MASK) >> SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_LSB)
#define SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_LSB) & SCH_HWSCH_FES_STATUS_RCVD_SCH_INDX_MASK)
#define SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_LSB                                    4
#define SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_MSB                                    19
#define SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_MASK                                   0xffff0
#define SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_GET(x)                                 (((x) & SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_MASK) >> SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_LSB)
#define SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_LSB) & SCH_HWSCH_FES_STATUS_RCVD_WB_CNT_MASK)
#define SCH_HWSCH_FES_STATUS_RCVD_MODULE_ID                                     0x1
#define SCH_HWSCH_FES_STATUS_RCVD_EVENT_ID                                      0x1b

// Module ID : 0x1, Module : SCH, Event ID : 0x1a, Event : HWSCH_FES_FSTATS_UPDATE
#define SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_LSB                                0
#define SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_MSB                                3
#define SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_MASK                               0xf
#define SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_GET(x)                             (((x) & SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_MASK) >> SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_LSB)
#define SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_SET(x)                             (((0 | (x)) << SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_LSB) & SCH_HWSCH_FES_FSTATS_UPDATE_SCH_INDX_MASK)
#define SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_LSB                                  4
#define SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_MSB                                  19
#define SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_MASK                                 0xffff0
#define SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_GET(x)                               (((x) & SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_MASK) >> SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_LSB)
#define SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_LSB) & SCH_HWSCH_FES_FSTATS_UPDATE_WB_CNT_MASK)
#define SCH_HWSCH_FES_FSTATS_UPDATE_MODULE_ID                                   0x1
#define SCH_HWSCH_FES_FSTATS_UPDATE_EVENT_ID                                    0x1a

// Module ID : 0x1, Module : SCH, Event ID : 0x19, Event : HWSCH_FES_CSTATS_UPDATE
#define SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_LSB                                0
#define SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_MSB                                3
#define SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_MASK                               0xf
#define SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_GET(x)                             (((x) & SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_MASK) >> SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_LSB)
#define SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_SET(x)                             (((0 | (x)) << SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_LSB) & SCH_HWSCH_FES_CSTATS_UPDATE_SCH_INDX_MASK)
#define SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_LSB                                  4
#define SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_MSB                                  19
#define SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_MASK                                 0xffff0
#define SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_GET(x)                               (((x) & SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_MASK) >> SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_LSB)
#define SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_LSB) & SCH_HWSCH_FES_CSTATS_UPDATE_WB_CNT_MASK)
#define SCH_HWSCH_FES_CSTATS_UPDATE_MODULE_ID                                   0x1
#define SCH_HWSCH_FES_CSTATS_UPDATE_EVENT_ID                                    0x19

// Module ID : 0x1, Module : SCH, Event ID : 0x18, Event : HWSCH_FES_TERMINATION_RING15
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_LSB                 6
#define SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_MSB                 6
#define SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_MASK                0x40
#define SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_LSB                      10
#define SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_MSB                      10
#define SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_MASK                     0x400
#define SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING15_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING15_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING15_EVENT_ID                               0x18

// Module ID : 0x1, Module : SCH, Event ID : 0x17, Event : HWSCH_FES_TERMINATION_RING14
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_LSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_MSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_MASK                0x80
#define SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_LSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_MSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_MASK                 0x400
#define SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_LSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_MSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_MASK                     0x800
#define SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING14_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING14_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING14_EVENT_ID                               0x17

// Module ID : 0x1, Module : SCH, Event ID : 0x16, Event : HWSCH_FES_TERMINATION_RING13
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_LSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_MSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_MASK                0x80
#define SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_LSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_MSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_MASK                 0x400
#define SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_LSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_MSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_MASK                     0x800
#define SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING13_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING13_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING13_EVENT_ID                               0x16

// Module ID : 0x1, Module : SCH, Event ID : 0x15, Event : HWSCH_FES_TERMINATION_RING12
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_LSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_MSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_MASK                0x80
#define SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_LSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_MSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_MASK                 0x400
#define SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_LSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_MSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_MASK                     0x800
#define SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING12_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING12_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING12_EVENT_ID                               0x15

// Module ID : 0x1, Module : SCH, Event ID : 0x14, Event : HWSCH_FES_TERMINATION_RING11
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_LSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_MSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_MASK                0x80
#define SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_LSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_MSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_MASK                 0x400
#define SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_LSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_MSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_MASK                     0x800
#define SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING11_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING11_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING11_EVENT_ID                               0x14

// Module ID : 0x1, Module : SCH, Event ID : 0x13, Event : HWSCH_FES_TERMINATION_RING10
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_LSB                     0
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_MSB                     3
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_MASK                    0xf
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_LSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_MSB                 4
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_MASK                0x10
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_LSB                         5
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_MSB                         6
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_MASK                        0x60
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_LSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_MSB                 7
#define SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_MASK                0x80
#define SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_GET(x)              (((x) & SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_SET(x)              (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_LSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_MSB                  8
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_MASK                 0x100
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_LSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_MSB                  9
#define SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_MASK                 0x200
#define SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_LSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_MSB                  10
#define SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_MASK                 0x400
#define SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_LSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_MSB                      11
#define SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_MASK                     0x800
#define SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_LSB                        12
#define SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_MSB                        16
#define SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_MASK                       0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_GET(x)                     (((x) & SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_SET(x)                     (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_LSB                      17
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_MSB                      18
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_MASK                     0x60000
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_LSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_MSB                    19
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_MASK                   0x80000
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_GET(x)                 (((x) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_SET(x)                 (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING10_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING10_MODULE_ID                              0x1
#define SCH_HWSCH_FES_TERMINATION_RING10_EVENT_ID                               0x13

// Module ID : 0x1, Module : SCH, Event ID : 0x12, Event : HWSCH_FES_TERMINATION_RING9
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING9_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING9_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING9_EVENT_ID                                0x12

// Module ID : 0x1, Module : SCH, Event ID : 0x11, Event : HWSCH_FES_TERMINATION_RING8
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING8_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING8_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING8_EVENT_ID                                0x11

// Module ID : 0x1, Module : SCH, Event ID : 0x10, Event : HWSCH_FES_TERMINATION_RING7
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING7_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING7_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING7_EVENT_ID                                0x10

// Module ID : 0x1, Module : SCH, Event ID : 0xf, Event : HWSCH_FES_TERMINATION_RING6
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING6_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING6_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING6_EVENT_ID                                0xf

// Module ID : 0x1, Module : SCH, Event ID : 0xe, Event : HWSCH_FES_TERMINATION_RING5
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING5_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING5_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING5_EVENT_ID                                0xe

// Module ID : 0x1, Module : SCH, Event ID : 0xd, Event : HWSCH_FES_TERMINATION_RING4
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING4_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING4_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING4_EVENT_ID                                0xd

// Module ID : 0x1, Module : SCH, Event ID : 0xc, Event : HWSCH_FES_TERMINATION_RING3
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING3_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING3_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING3_EVENT_ID                                0xc

// Module ID : 0x1, Module : SCH, Event ID : 0xb, Event : HWSCH_FES_TERMINATION_RING2
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING2_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING2_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING2_EVENT_ID                                0xb

// Module ID : 0x1, Module : SCH, Event ID : 0xa, Event : HWSCH_FES_TERMINATION_RING1
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING1_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING1_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING1_EVENT_ID                                0xa

// Module ID : 0x1, Module : SCH, Event ID : 0x9, Event : HWSCH_FES_TERMINATION_RING0
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_LSB                      0
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_MSB                      3
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_MASK                     0xf
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_GET(x)                   (((x) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_SET(x)                   (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_NXT_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_LSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_MSB                  4
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_MASK                 0x10
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_REQU_LIMIT_REACHED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_LSB                          5
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_MSB                          6
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_MASK                         0x60
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_GET(x)                       (((x) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_TIMING_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_LSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_MSB                  7
#define SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_MASK                 0x80
#define SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_GET(x)               (((x) & SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_SET(x)               (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_RETRY_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_LSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_MSB                   8
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_MASK                  0x100
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_REQU_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_LSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_MSB                   9
#define SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_MASK                  0x200
#define SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_FILT_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_LSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_MSB                   10
#define SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_MASK                  0x400
#define SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_GET(x)                (((x) & SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_SET(x)                (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_PAUS_COND_OCCURED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_LSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_MSB                       11
#define SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_MASK                      0x800
#define SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_FES_RESULT_OK_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_LSB                         12
#define SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_MSB                         16
#define SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_MASK                        0x1f000
#define SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_GET(x)                      (((x) & SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_FLCTRL_CODE_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_LSB                       17
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_MSB                       18
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_MASK                      0x60000
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_GET(x)                    (((x) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_SET(x)                    (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_CW_ACTION_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_LSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_MSB                     19
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_MASK                    0x80000
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_GET(x)                  (((x) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_MASK) >> SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_LSB)
#define SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_SET(x)                  (((0 | (x)) << SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_LSB) & SCH_HWSCH_FES_TERMINATION_RING0_CMD_LFT_EXPIRED_MASK)
#define SCH_HWSCH_FES_TERMINATION_RING0_MODULE_ID                               0x1
#define SCH_HWSCH_FES_TERMINATION_RING0_EVENT_ID                                0x9

// Module ID : 0x1, Module : SCH, Event ID : 0x8, Event : HWSCH_FES_TXOP
#define SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_LSB                                   0
#define SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_MSB                                   0
#define SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_MASK                                  0x1
#define SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_GET(x)                                (((x) & SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_MASK) >> SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_LSB)
#define SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_SET(x)                                (((0 | (x)) << SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_LSB) & SCH_HWSCH_FES_TXOP_MIN_DUR_IS_LFT_MASK)
#define SCH_HWSCH_FES_TXOP_TXOP_REMAINING_LSB                                   1
#define SCH_HWSCH_FES_TXOP_TXOP_REMAINING_MSB                                   16
#define SCH_HWSCH_FES_TXOP_TXOP_REMAINING_MASK                                  0x1fffe
#define SCH_HWSCH_FES_TXOP_TXOP_REMAINING_GET(x)                                (((x) & SCH_HWSCH_FES_TXOP_TXOP_REMAINING_MASK) >> SCH_HWSCH_FES_TXOP_TXOP_REMAINING_LSB)
#define SCH_HWSCH_FES_TXOP_TXOP_REMAINING_SET(x)                                (((0 | (x)) << SCH_HWSCH_FES_TXOP_TXOP_REMAINING_LSB) & SCH_HWSCH_FES_TXOP_TXOP_REMAINING_MASK)
#define SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_LSB                                 17
#define SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_MSB                                 17
#define SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_MASK                                0x20000
#define SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_GET(x)                              (((x) & SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_MASK) >> SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_LSB)
#define SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_SET(x)                              (((0 | (x)) << SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_LSB) & SCH_HWSCH_FES_TXOP_SW_MODE_TXOP_ERR_MASK)
#define SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_LSB                                 18
#define SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_MSB                                 18
#define SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_MASK                                0x40000
#define SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_GET(x)                              (((x) & SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_MASK) >> SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_LSB)
#define SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_SET(x)                              (((0 | (x)) << SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_LSB) & SCH_HWSCH_FES_TXOP_FES_CONTROL_MODE_MASK)
#define SCH_HWSCH_FES_TXOP_MODULE_ID                                            0x1
#define SCH_HWSCH_FES_TXOP_EVENT_ID                                             0x8

// Module ID : 0x1, Module : SCH, Event ID : 0x7, Event : HWSCH_FES_TLVIF_START
#define SCH_HWSCH_FES_TLVIF_START_SCH_INDX_LSB                                  0
#define SCH_HWSCH_FES_TLVIF_START_SCH_INDX_MSB                                  3
#define SCH_HWSCH_FES_TLVIF_START_SCH_INDX_MASK                                 0xf
#define SCH_HWSCH_FES_TLVIF_START_SCH_INDX_GET(x)                               (((x) & SCH_HWSCH_FES_TLVIF_START_SCH_INDX_MASK) >> SCH_HWSCH_FES_TLVIF_START_SCH_INDX_LSB)
#define SCH_HWSCH_FES_TLVIF_START_SCH_INDX_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_TLVIF_START_SCH_INDX_LSB) & SCH_HWSCH_FES_TLVIF_START_SCH_INDX_MASK)
#define SCH_HWSCH_FES_TLVIF_START_SCH_ID_LSB                                    4
#define SCH_HWSCH_FES_TLVIF_START_SCH_ID_MSB                                    19
#define SCH_HWSCH_FES_TLVIF_START_SCH_ID_MASK                                   0xffff0
#define SCH_HWSCH_FES_TLVIF_START_SCH_ID_GET(x)                                 (((x) & SCH_HWSCH_FES_TLVIF_START_SCH_ID_MASK) >> SCH_HWSCH_FES_TLVIF_START_SCH_ID_LSB)
#define SCH_HWSCH_FES_TLVIF_START_SCH_ID_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_TLVIF_START_SCH_ID_LSB) & SCH_HWSCH_FES_TLVIF_START_SCH_ID_MASK)
#define SCH_HWSCH_FES_TLVIF_START_MODULE_ID                                     0x1
#define SCH_HWSCH_FES_TLVIF_START_EVENT_ID                                      0x7

// Module ID : 0x1, Module : SCH, Event ID : 0x6, Event : HWSCH_FES_TLVIF_COMPLETE
#define SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_LSB                         0
#define SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_MSB                         15
#define SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_MASK                        0xffff
#define SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_GET(x)                      (((x) & SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_MASK) >> SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_LSB)
#define SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_SET(x)                      (((0 | (x)) << SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_LSB) & SCH_HWSCH_FES_TLVIF_COMPLETE_TXOP_REMAINING_MASK)
#define SCH_HWSCH_FES_TLVIF_COMPLETE_MODULE_ID                                  0x1
#define SCH_HWSCH_FES_TLVIF_COMPLETE_EVENT_ID                                   0x6

// Module ID : 0x1, Module : SCH, Event ID : 0x5, Event : HWSCH_FES_TLVIF_FLUSH
#define SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_LSB                                0
#define SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_MSB                                4
#define SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_MASK                               0x1f
#define SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_GET(x)                             (((x) & SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_MASK) >> SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_LSB)
#define SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_SET(x)                             (((0 | (x)) << SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_LSB) & SCH_HWSCH_FES_TLVIF_FLUSH_PMEM_STATE_MASK)
#define SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_LSB                                5
#define SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_MSB                                6
#define SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_MASK                               0x60
#define SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_GET(x)                             (((x) & SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_MASK) >> SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_LSB)
#define SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_SET(x)                             (((0 | (x)) << SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_LSB) & SCH_HWSCH_FES_TLVIF_FLUSH_PPSM_STATE_MASK)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_LSB                              7
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_MSB                              7
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_MASK                             0x80
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_GET(x)                           (((x) & SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_MASK) >> SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_LSB)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_SET(x)                           (((0 | (x)) << SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_LSB) & SCH_HWSCH_FES_TLVIF_FLUSH_TLVO_ALLOWED_MASK)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_LSB                          8
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_MSB                          8
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_MASK                         0x100
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_GET(x)                       (((x) & SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_MASK) >> SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_LSB)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_SET(x)                       (((0 | (x)) << SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_LSB) & SCH_HWSCH_FES_TLVIF_FLUSH_TLV_PHASE_ACTIVE_MASK)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_LSB                            9
#define SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_MSB                            19
#define SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_MASK                           0xffe00
#define SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_GET(x)                         (((x) & SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_MASK) >> SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_LSB)
#define SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_SET(x)                         (((0 | (x)) << SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_LSB) & SCH_HWSCH_FES_TLVIF_FLUSH_TXOP_REMAINING_MASK)
#define SCH_HWSCH_FES_TLVIF_FLUSH_MODULE_ID                                     0x1
#define SCH_HWSCH_FES_TLVIF_FLUSH_EVENT_ID                                      0x5

// Module ID : 0x1, Module : SCH, Event ID : 0x4, Event : HWSCH_FES_ABORT
#define SCH_HWSCH_FES_ABORT_PMEM_STATE_LSB                                      0
#define SCH_HWSCH_FES_ABORT_PMEM_STATE_MSB                                      4
#define SCH_HWSCH_FES_ABORT_PMEM_STATE_MASK                                     0x1f
#define SCH_HWSCH_FES_ABORT_PMEM_STATE_GET(x)                                   (((x) & SCH_HWSCH_FES_ABORT_PMEM_STATE_MASK) >> SCH_HWSCH_FES_ABORT_PMEM_STATE_LSB)
#define SCH_HWSCH_FES_ABORT_PMEM_STATE_SET(x)                                   (((0 | (x)) << SCH_HWSCH_FES_ABORT_PMEM_STATE_LSB) & SCH_HWSCH_FES_ABORT_PMEM_STATE_MASK)
#define SCH_HWSCH_FES_ABORT_PPSM_STATE_LSB                                      5
#define SCH_HWSCH_FES_ABORT_PPSM_STATE_MSB                                      6
#define SCH_HWSCH_FES_ABORT_PPSM_STATE_MASK                                     0x60
#define SCH_HWSCH_FES_ABORT_PPSM_STATE_GET(x)                                   (((x) & SCH_HWSCH_FES_ABORT_PPSM_STATE_MASK) >> SCH_HWSCH_FES_ABORT_PPSM_STATE_LSB)
#define SCH_HWSCH_FES_ABORT_PPSM_STATE_SET(x)                                   (((0 | (x)) << SCH_HWSCH_FES_ABORT_PPSM_STATE_LSB) & SCH_HWSCH_FES_ABORT_PPSM_STATE_MASK)
#define SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_LSB                                    7
#define SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_MSB                                    7
#define SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_MASK                                   0x80
#define SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_GET(x)                                 (((x) & SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_MASK) >> SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_LSB)
#define SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_SET(x)                                 (((0 | (x)) << SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_LSB) & SCH_HWSCH_FES_ABORT_TLVO_ALLOWED_MASK)
#define SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_LSB                                8
#define SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_MSB                                8
#define SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_MASK                               0x100
#define SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_GET(x)                             (((x) & SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_MASK) >> SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_LSB)
#define SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_SET(x)                             (((0 | (x)) << SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_LSB) & SCH_HWSCH_FES_ABORT_TLV_PHASE_ACTIVE_MASK)
#define SCH_HWSCH_FES_ABORT_TXOP_REMAINING_LSB                                  9
#define SCH_HWSCH_FES_ABORT_TXOP_REMAINING_MSB                                  19
#define SCH_HWSCH_FES_ABORT_TXOP_REMAINING_MASK                                 0xffe00
#define SCH_HWSCH_FES_ABORT_TXOP_REMAINING_GET(x)                               (((x) & SCH_HWSCH_FES_ABORT_TXOP_REMAINING_MASK) >> SCH_HWSCH_FES_ABORT_TXOP_REMAINING_LSB)
#define SCH_HWSCH_FES_ABORT_TXOP_REMAINING_SET(x)                               (((0 | (x)) << SCH_HWSCH_FES_ABORT_TXOP_REMAINING_LSB) & SCH_HWSCH_FES_ABORT_TXOP_REMAINING_MASK)
#define SCH_HWSCH_FES_ABORT_MODULE_ID                                           0x1
#define SCH_HWSCH_FES_ABORT_EVENT_ID                                            0x4

// Module ID : 0x1, Module : SCH, Event ID : 0x3, Event : HWSCH_MTU_CCA
#define SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_LSB                                     0
#define SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_MSB                                     0
#define SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_MASK                                    0x1
#define SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_GET(x)                                  (((x) & SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_MASK) >> SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_LSB)
#define SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_SET(x)                                  (((0 | (x)) << SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_LSB) & SCH_HWSCH_MTU_CCA_TBTT0_EXPIRED_MASK)
#define SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_LSB                                     1
#define SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_MSB                                     1
#define SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_MASK                                    0x2
#define SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_GET(x)                                  (((x) & SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_MASK) >> SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_LSB)
#define SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_SET(x)                                  (((0 | (x)) << SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_LSB) & SCH_HWSCH_MTU_CCA_TBTT1_EXPIRED_MASK)
#define SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_LSB                                      2
#define SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_MSB                                      2
#define SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_MASK                                     0x4
#define SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_GET(x)                                   (((x) & SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_MASK) >> SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_LSB)
#define SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_SET(x)                                   (((0 | (x)) << SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_LSB) & SCH_HWSCH_MTU_CCA_SVD_RDY_RCVD_MASK)
#define SCH_HWSCH_MTU_CCA_START_TX_ISSUED_LSB                                   3
#define SCH_HWSCH_MTU_CCA_START_TX_ISSUED_MSB                                   3
#define SCH_HWSCH_MTU_CCA_START_TX_ISSUED_MASK                                  0x8
#define SCH_HWSCH_MTU_CCA_START_TX_ISSUED_GET(x)                                (((x) & SCH_HWSCH_MTU_CCA_START_TX_ISSUED_MASK) >> SCH_HWSCH_MTU_CCA_START_TX_ISSUED_LSB)
#define SCH_HWSCH_MTU_CCA_START_TX_ISSUED_SET(x)                                (((0 | (x)) << SCH_HWSCH_MTU_CCA_START_TX_ISSUED_LSB) & SCH_HWSCH_MTU_CCA_START_TX_ISSUED_MASK)
#define SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_LSB                                      4
#define SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_MSB                                      4
#define SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_MASK                                     0x10
#define SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_GET(x)                                   (((x) & SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_MASK) >> SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_LSB)
#define SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_SET(x)                                   (((0 | (x)) << SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_LSB) & SCH_HWSCH_MTU_CCA_PIFS_TIMEOUT_MASK)
#define SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_LSB                                      5
#define SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_MSB                                      5
#define SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_MASK                                     0x20
#define SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_GET(x)                                   (((x) & SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_MASK) >> SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_LSB)
#define SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_SET(x)                                   (((0 | (x)) << SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_LSB) & SCH_HWSCH_MTU_CCA_SIFS_TIMEOUT_MASK)
#define SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_LSB                                 6
#define SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_MSB                                 6
#define SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_MASK                                0x40
#define SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_GET(x)                              (((x) & SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_MASK) >> SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_LSB)
#define SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_SET(x)                              (((0 | (x)) << SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_LSB) & SCH_HWSCH_MTU_CCA_WARM_SIFS_TIMEOUT_MASK)
#define SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_LSB                                  7
#define SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_MSB                                  7
#define SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_MASK                                 0x80
#define SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_GET(x)                               (((x) & SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_MASK) >> SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_LSB)
#define SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_SET(x)                               (((0 | (x)) << SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_LSB) & SCH_HWSCH_MTU_CCA_NAV_REACHED_ZERO_MASK)
#define SCH_HWSCH_MTU_CCA_NAV_UPDATED_LSB                                       8
#define SCH_HWSCH_MTU_CCA_NAV_UPDATED_MSB                                       8
#define SCH_HWSCH_MTU_CCA_NAV_UPDATED_MASK                                      0x100
#define SCH_HWSCH_MTU_CCA_NAV_UPDATED_GET(x)                                    (((x) & SCH_HWSCH_MTU_CCA_NAV_UPDATED_MASK) >> SCH_HWSCH_MTU_CCA_NAV_UPDATED_LSB)
#define SCH_HWSCH_MTU_CCA_NAV_UPDATED_SET(x)                                    (((0 | (x)) << SCH_HWSCH_MTU_CCA_NAV_UPDATED_LSB) & SCH_HWSCH_MTU_CCA_NAV_UPDATED_MASK)
#define SCH_HWSCH_MTU_CCA_SEC40_FELL_LSB                                        9
#define SCH_HWSCH_MTU_CCA_SEC40_FELL_MSB                                        9
#define SCH_HWSCH_MTU_CCA_SEC40_FELL_MASK                                       0x200
#define SCH_HWSCH_MTU_CCA_SEC40_FELL_GET(x)                                     (((x) & SCH_HWSCH_MTU_CCA_SEC40_FELL_MASK) >> SCH_HWSCH_MTU_CCA_SEC40_FELL_LSB)
#define SCH_HWSCH_MTU_CCA_SEC40_FELL_SET(x)                                     (((0 | (x)) << SCH_HWSCH_MTU_CCA_SEC40_FELL_LSB) & SCH_HWSCH_MTU_CCA_SEC40_FELL_MASK)
#define SCH_HWSCH_MTU_CCA_SEC40_ROSE_LSB                                        10
#define SCH_HWSCH_MTU_CCA_SEC40_ROSE_MSB                                        10
#define SCH_HWSCH_MTU_CCA_SEC40_ROSE_MASK                                       0x400
#define SCH_HWSCH_MTU_CCA_SEC40_ROSE_GET(x)                                     (((x) & SCH_HWSCH_MTU_CCA_SEC40_ROSE_MASK) >> SCH_HWSCH_MTU_CCA_SEC40_ROSE_LSB)
#define SCH_HWSCH_MTU_CCA_SEC40_ROSE_SET(x)                                     (((0 | (x)) << SCH_HWSCH_MTU_CCA_SEC40_ROSE_LSB) & SCH_HWSCH_MTU_CCA_SEC40_ROSE_MASK)
#define SCH_HWSCH_MTU_CCA_SEC20_FELL_LSB                                        11
#define SCH_HWSCH_MTU_CCA_SEC20_FELL_MSB                                        11
#define SCH_HWSCH_MTU_CCA_SEC20_FELL_MASK                                       0x800
#define SCH_HWSCH_MTU_CCA_SEC20_FELL_GET(x)                                     (((x) & SCH_HWSCH_MTU_CCA_SEC20_FELL_MASK) >> SCH_HWSCH_MTU_CCA_SEC20_FELL_LSB)
#define SCH_HWSCH_MTU_CCA_SEC20_FELL_SET(x)                                     (((0 | (x)) << SCH_HWSCH_MTU_CCA_SEC20_FELL_LSB) & SCH_HWSCH_MTU_CCA_SEC20_FELL_MASK)
#define SCH_HWSCH_MTU_CCA_SEC20_ROSE_LSB                                        12
#define SCH_HWSCH_MTU_CCA_SEC20_ROSE_MSB                                        12
#define SCH_HWSCH_MTU_CCA_SEC20_ROSE_MASK                                       0x1000
#define SCH_HWSCH_MTU_CCA_SEC20_ROSE_GET(x)                                     (((x) & SCH_HWSCH_MTU_CCA_SEC20_ROSE_MASK) >> SCH_HWSCH_MTU_CCA_SEC20_ROSE_LSB)
#define SCH_HWSCH_MTU_CCA_SEC20_ROSE_SET(x)                                     (((0 | (x)) << SCH_HWSCH_MTU_CCA_SEC20_ROSE_LSB) & SCH_HWSCH_MTU_CCA_SEC20_ROSE_MASK)
#define SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_LSB                                      13
#define SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_MSB                                      13
#define SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_MASK                                     0x2000
#define SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_GET(x)                                   (((x) & SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_MASK) >> SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_LSB)
#define SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_SET(x)                                   (((0 | (x)) << SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_LSB) & SCH_HWSCH_MTU_CCA_PRI_CCA_FELL_MASK)
#define SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_LSB                                      14
#define SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_MSB                                      14
#define SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_MASK                                     0x4000
#define SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_GET(x)                                   (((x) & SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_MASK) >> SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_LSB)
#define SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_SET(x)                                   (((0 | (x)) << SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_LSB) & SCH_HWSCH_MTU_CCA_PRI_CCA_ROSE_MASK)
#define SCH_HWSCH_MTU_CCA_MODULE_ID                                             0x1
#define SCH_HWSCH_MTU_CCA_EVENT_ID                                              0x3

// Module ID : 0x1, Module : SCH, Event ID : 0x2, Event : HWSCH_ASSERTION_EVENT
#define SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_LSB                0
#define SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_MSB                0
#define SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_MASK               0x1
#define SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_GET(x)             (((x) & SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_SET(x)             (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_CMD_RINGS_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_LSB                 1
#define SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_MSB                 1
#define SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_MASK                0x2
#define SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_GET(x)              (((x) & SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_SET(x)              (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_MTU_WRAP_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_LSB                2
#define SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_MSB                2
#define SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_MASK               0x4
#define SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_GET(x)             (((x) & SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_SET(x)             (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_FES_SETUP_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_LSB                3
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_MSB                3
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_MASK               0x8
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_GET(x)             (((x) & SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_SET(x)             (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB               4
#define SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_MSB               4
#define SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK              0x10
#define SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_GET(x)            (((x) & SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_SET(x)            (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_FLUSH_CTRL_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_LSB                    5
#define SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_MSB                    5
#define SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_MASK                   0x20
#define SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_GET(x)                 (((x) & SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_SET(x)                 (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_AXIWR_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_LSB                    6
#define SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_MSB                    6
#define SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_MASK                   0x40
#define SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_GET(x)                 (((x) & SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_MASK) >> SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_SET(x)                 (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_LSB) & SCH_HWSCH_ASSERTION_EVENT_AXIRD_WATCHDOG_TIMEOUT_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_LSB                           7
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_MSB                           7
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_MASK                          0x80
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_GET(x)                        (((x) & SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_MASK) >> SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_LSB)
#define SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_SET(x)                        (((0 | (x)) << SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_LSB) & SCH_HWSCH_ASSERTION_EVENT_TX_STATUS_PANIC_MASK)
#define SCH_HWSCH_ASSERTION_EVENT_MODULE_ID                                     0x1
#define SCH_HWSCH_ASSERTION_EVENT_EVENT_ID                                      0x2

// Module ID : 0x2, Module : PDG, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_LSB                    0
#define PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_MSB                    0
#define PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_MASK                   0x1
#define PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_GET(x)                 (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_SET(x)                 (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_MPDU_LENGTH_ERROR_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_LSB                     1
#define PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_MSB                     1
#define PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_MASK                    0x2
#define PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_GET(x)                  (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_SET(x)                  (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_WATCHDOG_TIMEOUT_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_LSB                  2
#define PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_MSB                  2
#define PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_MASK                 0x4
#define PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_GET(x)               (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_SET(x)               (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_TXDMA_PDG_TLV_ERROR_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_LSB                  3
#define PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_MSB                  3
#define PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_MASK                 0x8
#define PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_GET(x)               (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_SET(x)               (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_HWSCH_PDG_TLV_ERROR_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_LSB                   4
#define PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_MSB                   4
#define PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_MASK                  0x10
#define PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_GET(x)                (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_SET(x)                (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_RCVD_FES_WHEN_BUSY_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_LSB                      5
#define PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_MSB                      5
#define PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_MASK                     0x20
#define PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_GET(x)                   (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_SET(x)                   (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_WRONG_TLV_ORDER_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_LSB                        6
#define PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_MSB                        6
#define PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_MASK                       0x40
#define PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_GET(x)                     (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_SET(x)                     (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_GEN_FLUSH_REQ_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                             7
#define PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                             19
#define PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                            0xfff80
#define PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                          (((x) & PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                          (((0 | (x)) << PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & PDG_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define PDG_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                                0x2
#define PDG_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                                 0x0

// Module ID : 0x2, Module : PDG, Event ID : 0x1, Event : EVENT_COLLISION
#define PDG_EVENT_COLLISION_RESERVED_LSB                                        0
#define PDG_EVENT_COLLISION_RESERVED_MSB                                        19
#define PDG_EVENT_COLLISION_RESERVED_MASK                                       0xfffff
#define PDG_EVENT_COLLISION_RESERVED_GET(x)                                     (((x) & PDG_EVENT_COLLISION_RESERVED_MASK) >> PDG_EVENT_COLLISION_RESERVED_LSB)
#define PDG_EVENT_COLLISION_RESERVED_SET(x)                                     (((0 | (x)) << PDG_EVENT_COLLISION_RESERVED_LSB) & PDG_EVENT_COLLISION_RESERVED_MASK)
#define PDG_EVENT_COLLISION_MODULE_ID                                           0x2
#define PDG_EVENT_COLLISION_EVENT_ID                                            0x1

// Module ID : 0x2, Module : PDG, Event ID : 0x2, Event : HW_ERR
#define PDG_HW_ERR_MPDU_LENGTH_ERROR_LSB                                        0
#define PDG_HW_ERR_MPDU_LENGTH_ERROR_MSB                                        0
#define PDG_HW_ERR_MPDU_LENGTH_ERROR_MASK                                       0x1
#define PDG_HW_ERR_MPDU_LENGTH_ERROR_GET(x)                                     (((x) & PDG_HW_ERR_MPDU_LENGTH_ERROR_MASK) >> PDG_HW_ERR_MPDU_LENGTH_ERROR_LSB)
#define PDG_HW_ERR_MPDU_LENGTH_ERROR_SET(x)                                     (((0 | (x)) << PDG_HW_ERR_MPDU_LENGTH_ERROR_LSB) & PDG_HW_ERR_MPDU_LENGTH_ERROR_MASK)
#define PDG_HW_ERR_WATCHDOG_TIMEOUT_LSB                                         1
#define PDG_HW_ERR_WATCHDOG_TIMEOUT_MSB                                         1
#define PDG_HW_ERR_WATCHDOG_TIMEOUT_MASK                                        0x2
#define PDG_HW_ERR_WATCHDOG_TIMEOUT_GET(x)                                      (((x) & PDG_HW_ERR_WATCHDOG_TIMEOUT_MASK) >> PDG_HW_ERR_WATCHDOG_TIMEOUT_LSB)
#define PDG_HW_ERR_WATCHDOG_TIMEOUT_SET(x)                                      (((0 | (x)) << PDG_HW_ERR_WATCHDOG_TIMEOUT_LSB) & PDG_HW_ERR_WATCHDOG_TIMEOUT_MASK)
#define PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_LSB                                      2
#define PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_MSB                                      2
#define PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_MASK                                     0x4
#define PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_GET(x)                                   (((x) & PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_MASK) >> PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_LSB)
#define PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_SET(x)                                   (((0 | (x)) << PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_LSB) & PDG_HW_ERR_TXDMA_PDG_TLV_ERROR_MASK)
#define PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_LSB                                      3
#define PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_MSB                                      3
#define PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_MASK                                     0x8
#define PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_GET(x)                                   (((x) & PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_MASK) >> PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_LSB)
#define PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_SET(x)                                   (((0 | (x)) << PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_LSB) & PDG_HW_ERR_HWSCH_PDG_TLV_ERROR_MASK)
#define PDG_HW_ERR_RCVD_FES_WHEN_BUSY_LSB                                       4
#define PDG_HW_ERR_RCVD_FES_WHEN_BUSY_MSB                                       4
#define PDG_HW_ERR_RCVD_FES_WHEN_BUSY_MASK                                      0x10
#define PDG_HW_ERR_RCVD_FES_WHEN_BUSY_GET(x)                                    (((x) & PDG_HW_ERR_RCVD_FES_WHEN_BUSY_MASK) >> PDG_HW_ERR_RCVD_FES_WHEN_BUSY_LSB)
#define PDG_HW_ERR_RCVD_FES_WHEN_BUSY_SET(x)                                    (((0 | (x)) << PDG_HW_ERR_RCVD_FES_WHEN_BUSY_LSB) & PDG_HW_ERR_RCVD_FES_WHEN_BUSY_MASK)
#define PDG_HW_ERR_WRONG_TLV_ORDER_LSB                                          5
#define PDG_HW_ERR_WRONG_TLV_ORDER_MSB                                          5
#define PDG_HW_ERR_WRONG_TLV_ORDER_MASK                                         0x20
#define PDG_HW_ERR_WRONG_TLV_ORDER_GET(x)                                       (((x) & PDG_HW_ERR_WRONG_TLV_ORDER_MASK) >> PDG_HW_ERR_WRONG_TLV_ORDER_LSB)
#define PDG_HW_ERR_WRONG_TLV_ORDER_SET(x)                                       (((0 | (x)) << PDG_HW_ERR_WRONG_TLV_ORDER_LSB) & PDG_HW_ERR_WRONG_TLV_ORDER_MASK)
#define PDG_HW_ERR_GEN_FLUSH_REQ_LSB                                            6
#define PDG_HW_ERR_GEN_FLUSH_REQ_MSB                                            6
#define PDG_HW_ERR_GEN_FLUSH_REQ_MASK                                           0x40
#define PDG_HW_ERR_GEN_FLUSH_REQ_GET(x)                                         (((x) & PDG_HW_ERR_GEN_FLUSH_REQ_MASK) >> PDG_HW_ERR_GEN_FLUSH_REQ_LSB)
#define PDG_HW_ERR_GEN_FLUSH_REQ_SET(x)                                         (((0 | (x)) << PDG_HW_ERR_GEN_FLUSH_REQ_LSB) & PDG_HW_ERR_GEN_FLUSH_REQ_MASK)
#define PDG_HW_ERR_RESERVED_LSB                                                 7
#define PDG_HW_ERR_RESERVED_MSB                                                 19
#define PDG_HW_ERR_RESERVED_MASK                                                0xfff80
#define PDG_HW_ERR_RESERVED_GET(x)                                              (((x) & PDG_HW_ERR_RESERVED_MASK) >> PDG_HW_ERR_RESERVED_LSB)
#define PDG_HW_ERR_RESERVED_SET(x)                                              (((0 | (x)) << PDG_HW_ERR_RESERVED_LSB) & PDG_HW_ERR_RESERVED_MASK)
#define PDG_HW_ERR_MODULE_ID                                                    0x2
#define PDG_HW_ERR_EVENT_ID                                                     0x2

// Module ID : 0x2, Module : PDG, Event ID : 0x3, Event : WATCHDOG_TIMEOUT
#define PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_LSB                         0
#define PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_MSB                         13
#define PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_MASK                        0x3fff
#define PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_GET(x)                      (((x) & PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_MASK) >> PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_LSB)
#define PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_SET(x)                      (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_LSB) & PDG_WATCHDOG_TIMEOUT_WATCHDOG_COUNT_15_TO_2_MASK)
#define PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_LSB                                   14
#define PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_MSB                                   14
#define PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_MASK                                  0x4000
#define PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_GET(x)                                (((x) & PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_SET(x)                                (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_MPDU_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_LSB                           15
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_MSB                           15
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_MASK                          0x8000
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_GET(x)                        (((x) & PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_SET(x)                        (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_PDG_TO_TXPCU_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_LSB                           16
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_MSB                           16
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_MASK                          0x10000
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_GET(x)                        (((x) & PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_SET(x)                        (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_PDG_TO_HWSCH_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_LSB                           17
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_MSB                           17
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_MASK                          0x20000
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_GET(x)                        (((x) & PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_SET(x)                        (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_PDG_TO_TXDMA_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_LSB                                   18
#define PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_MSB                                   18
#define PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_MASK                                  0x40000
#define PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_GET(x)                                (((x) & PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_SET(x)                                (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_MAIN_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_LSB                                    19
#define PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_MSB                                    19
#define PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_MASK                                   0x80000
#define PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_GET(x)                                 (((x) & PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_MASK) >> PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_LSB)
#define PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_SET(x)                                 (((0 | (x)) << PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_LSB) & PDG_WATCHDOG_TIMEOUT_PDG_IS_IDLE_MASK)
#define PDG_WATCHDOG_TIMEOUT_MODULE_ID                                          0x2
#define PDG_WATCHDOG_TIMEOUT_EVENT_ID                                           0x3

// Module ID : 0x2, Module : PDG, Event ID : 0x4, Event : GOTO_IDLE
#define PDG_GOTO_IDLE_ENCODED_MAIN_STATE_LSB                                    0
#define PDG_GOTO_IDLE_ENCODED_MAIN_STATE_MSB                                    5
#define PDG_GOTO_IDLE_ENCODED_MAIN_STATE_MASK                                   0x3f
#define PDG_GOTO_IDLE_ENCODED_MAIN_STATE_GET(x)                                 (((x) & PDG_GOTO_IDLE_ENCODED_MAIN_STATE_MASK) >> PDG_GOTO_IDLE_ENCODED_MAIN_STATE_LSB)
#define PDG_GOTO_IDLE_ENCODED_MAIN_STATE_SET(x)                                 (((0 | (x)) << PDG_GOTO_IDLE_ENCODED_MAIN_STATE_LSB) & PDG_GOTO_IDLE_ENCODED_MAIN_STATE_MASK)
#define PDG_GOTO_IDLE_RESERVED_LSB                                              6
#define PDG_GOTO_IDLE_RESERVED_MSB                                              19
#define PDG_GOTO_IDLE_RESERVED_MASK                                             0xfffc0
#define PDG_GOTO_IDLE_RESERVED_GET(x)                                           (((x) & PDG_GOTO_IDLE_RESERVED_MASK) >> PDG_GOTO_IDLE_RESERVED_LSB)
#define PDG_GOTO_IDLE_RESERVED_SET(x)                                           (((0 | (x)) << PDG_GOTO_IDLE_RESERVED_LSB) & PDG_GOTO_IDLE_RESERVED_MASK)
#define PDG_GOTO_IDLE_MODULE_ID                                                 0x2
#define PDG_GOTO_IDLE_EVENT_ID                                                  0x4

// Module ID : 0x2, Module : PDG, Event ID : 0x5, Event : FLUSH_OR_TX_FES_SETUP
#define PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_LSB                        0
#define PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_MSB                        5
#define PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_MASK                       0x3f
#define PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_GET(x)                     (((x) & PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_MASK) >> PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_LSB)
#define PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_SET(x)                     (((0 | (x)) << PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_LSB) & PDG_FLUSH_OR_TX_FES_SETUP_ENCODED_MAIN_STATE_MASK)
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_LSB                              6
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_MSB                              6
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_MASK                             0x40
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_GET(x)                           (((x) & PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_MASK) >> PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_LSB)
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_SET(x)                           (((0 | (x)) << PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_LSB) & PDG_FLUSH_OR_TX_FES_SETUP_TX_FES_SETUP_MASK)
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_LSB                                  7
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_MSB                                  7
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_MASK                                 0x80
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_GET(x)                               (((x) & PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_MASK) >> PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_LSB)
#define PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_SET(x)                               (((0 | (x)) << PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_LSB) & PDG_FLUSH_OR_TX_FES_SETUP_TX_FLUSH_MASK)
#define PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_LSB                                  8
#define PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_MSB                                  19
#define PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_MASK                                 0xfff00
#define PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_GET(x)                               (((x) & PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_MASK) >> PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_LSB)
#define PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_SET(x)                               (((0 | (x)) << PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_LSB) & PDG_FLUSH_OR_TX_FES_SETUP_RESERVED_MASK)
#define PDG_FLUSH_OR_TX_FES_SETUP_MODULE_ID                                     0x2
#define PDG_FLUSH_OR_TX_FES_SETUP_EVENT_ID                                      0x5

// Module ID : 0x2, Module : PDG, Event ID : 0x6, Event : VALID_TX_FES_SETUP
#define PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_LSB                             0
#define PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_MSB                             1
#define PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_MASK                            0x3
#define PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_GET(x)                          (((x) & PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_MASK) >> PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_LSB)
#define PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_SET(x)                          (((0 | (x)) << PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_LSB) & PDG_VALID_TX_FES_SETUP_FES_CONTROL_MODE_MASK)
#define PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_LSB                              2
#define PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_MSB                              3
#define PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_MASK                             0xc
#define PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_GET(x)                           (((x) & PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_MASK) >> PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_LSB)
#define PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_SET(x)                           (((0 | (x)) << PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_LSB) & PDG_VALID_TX_FES_SETUP_NUMBER_OF_USERS_MASK)
#define PDG_VALID_TX_FES_SETUP_NPD_FRAME_LSB                                    4
#define PDG_VALID_TX_FES_SETUP_NPD_FRAME_MSB                                    4
#define PDG_VALID_TX_FES_SETUP_NPD_FRAME_MASK                                   0x10
#define PDG_VALID_TX_FES_SETUP_NPD_FRAME_GET(x)                                 (((x) & PDG_VALID_TX_FES_SETUP_NPD_FRAME_MASK) >> PDG_VALID_TX_FES_SETUP_NPD_FRAME_LSB)
#define PDG_VALID_TX_FES_SETUP_NPD_FRAME_SET(x)                                 (((0 | (x)) << PDG_VALID_TX_FES_SETUP_NPD_FRAME_LSB) & PDG_VALID_TX_FES_SETUP_NPD_FRAME_MASK)
#define PDG_VALID_TX_FES_SETUP_TXBF_LSB                                         5
#define PDG_VALID_TX_FES_SETUP_TXBF_MSB                                         5
#define PDG_VALID_TX_FES_SETUP_TXBF_MASK                                        0x20
#define PDG_VALID_TX_FES_SETUP_TXBF_GET(x)                                      (((x) & PDG_VALID_TX_FES_SETUP_TXBF_MASK) >> PDG_VALID_TX_FES_SETUP_TXBF_LSB)
#define PDG_VALID_TX_FES_SETUP_TXBF_SET(x)                                      (((0 | (x)) << PDG_VALID_TX_FES_SETUP_TXBF_LSB) & PDG_VALID_TX_FES_SETUP_TXBF_MASK)
#define PDG_VALID_TX_FES_SETUP_RESERVED_LSB                                     6
#define PDG_VALID_TX_FES_SETUP_RESERVED_MSB                                     19
#define PDG_VALID_TX_FES_SETUP_RESERVED_MASK                                    0xfffc0
#define PDG_VALID_TX_FES_SETUP_RESERVED_GET(x)                                  (((x) & PDG_VALID_TX_FES_SETUP_RESERVED_MASK) >> PDG_VALID_TX_FES_SETUP_RESERVED_LSB)
#define PDG_VALID_TX_FES_SETUP_RESERVED_SET(x)                                  (((0 | (x)) << PDG_VALID_TX_FES_SETUP_RESERVED_LSB) & PDG_VALID_TX_FES_SETUP_RESERVED_MASK)
#define PDG_VALID_TX_FES_SETUP_MODULE_ID                                        0x2
#define PDG_VALID_TX_FES_SETUP_EVENT_ID                                         0x6

// Module ID : 0x2, Module : PDG, Event ID : 0x7, Event : VALID_PDG_REPONSE
#define PDG_VALID_PDG_REPONSE_BANDWIDTH_LSB                                     0
#define PDG_VALID_PDG_REPONSE_BANDWIDTH_MSB                                     1
#define PDG_VALID_PDG_REPONSE_BANDWIDTH_MASK                                    0x3
#define PDG_VALID_PDG_REPONSE_BANDWIDTH_GET(x)                                  (((x) & PDG_VALID_PDG_REPONSE_BANDWIDTH_MASK) >> PDG_VALID_PDG_REPONSE_BANDWIDTH_LSB)
#define PDG_VALID_PDG_REPONSE_BANDWIDTH_SET(x)                                  (((0 | (x)) << PDG_VALID_PDG_REPONSE_BANDWIDTH_LSB) & PDG_VALID_PDG_REPONSE_BANDWIDTH_MASK)
#define PDG_VALID_PDG_REPONSE_LDPC_LSB                                          2
#define PDG_VALID_PDG_REPONSE_LDPC_MSB                                          2
#define PDG_VALID_PDG_REPONSE_LDPC_MASK                                         0x4
#define PDG_VALID_PDG_REPONSE_LDPC_GET(x)                                       (((x) & PDG_VALID_PDG_REPONSE_LDPC_MASK) >> PDG_VALID_PDG_REPONSE_LDPC_LSB)
#define PDG_VALID_PDG_REPONSE_LDPC_SET(x)                                       (((0 | (x)) << PDG_VALID_PDG_REPONSE_LDPC_LSB) & PDG_VALID_PDG_REPONSE_LDPC_MASK)
#define PDG_VALID_PDG_REPONSE_STBC_LSB                                          3
#define PDG_VALID_PDG_REPONSE_STBC_MSB                                          3
#define PDG_VALID_PDG_REPONSE_STBC_MASK                                         0x8
#define PDG_VALID_PDG_REPONSE_STBC_GET(x)                                       (((x) & PDG_VALID_PDG_REPONSE_STBC_MASK) >> PDG_VALID_PDG_REPONSE_STBC_LSB)
#define PDG_VALID_PDG_REPONSE_STBC_SET(x)                                       (((0 | (x)) << PDG_VALID_PDG_REPONSE_STBC_LSB) & PDG_VALID_PDG_REPONSE_STBC_MASK)
#define PDG_VALID_PDG_REPONSE_SGI_LSB                                           4
#define PDG_VALID_PDG_REPONSE_SGI_MSB                                           4
#define PDG_VALID_PDG_REPONSE_SGI_MASK                                          0x10
#define PDG_VALID_PDG_REPONSE_SGI_GET(x)                                        (((x) & PDG_VALID_PDG_REPONSE_SGI_MASK) >> PDG_VALID_PDG_REPONSE_SGI_LSB)
#define PDG_VALID_PDG_REPONSE_SGI_SET(x)                                        (((0 | (x)) << PDG_VALID_PDG_REPONSE_SGI_LSB) & PDG_VALID_PDG_REPONSE_SGI_MASK)
#define PDG_VALID_PDG_REPONSE_NSS_LSB                                           5
#define PDG_VALID_PDG_REPONSE_NSS_MSB                                           6
#define PDG_VALID_PDG_REPONSE_NSS_MASK                                          0x60
#define PDG_VALID_PDG_REPONSE_NSS_GET(x)                                        (((x) & PDG_VALID_PDG_REPONSE_NSS_MASK) >> PDG_VALID_PDG_REPONSE_NSS_LSB)
#define PDG_VALID_PDG_REPONSE_NSS_SET(x)                                        (((0 | (x)) << PDG_VALID_PDG_REPONSE_NSS_LSB) & PDG_VALID_PDG_REPONSE_NSS_MASK)
#define PDG_VALID_PDG_REPONSE_MCS_LSB                                           7
#define PDG_VALID_PDG_REPONSE_MCS_MSB                                           10
#define PDG_VALID_PDG_REPONSE_MCS_MASK                                          0x780
#define PDG_VALID_PDG_REPONSE_MCS_GET(x)                                        (((x) & PDG_VALID_PDG_REPONSE_MCS_MASK) >> PDG_VALID_PDG_REPONSE_MCS_LSB)
#define PDG_VALID_PDG_REPONSE_MCS_SET(x)                                        (((0 | (x)) << PDG_VALID_PDG_REPONSE_MCS_LSB) & PDG_VALID_PDG_REPONSE_MCS_MASK)
#define PDG_VALID_PDG_REPONSE_DPD_ENABLE_LSB                                    8
#define PDG_VALID_PDG_REPONSE_DPD_ENABLE_MSB                                    8
#define PDG_VALID_PDG_REPONSE_DPD_ENABLE_MASK                                   0x100
#define PDG_VALID_PDG_REPONSE_DPD_ENABLE_GET(x)                                 (((x) & PDG_VALID_PDG_REPONSE_DPD_ENABLE_MASK) >> PDG_VALID_PDG_REPONSE_DPD_ENABLE_LSB)
#define PDG_VALID_PDG_REPONSE_DPD_ENABLE_SET(x)                                 (((0 | (x)) << PDG_VALID_PDG_REPONSE_DPD_ENABLE_LSB) & PDG_VALID_PDG_REPONSE_DPD_ENABLE_MASK)
#define PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_LSB                              9
#define PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_MSB                              10
#define PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_MASK                             0x600
#define PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_GET(x)                           (((x) & PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_MASK) >> PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_LSB)
#define PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_SET(x)                           (((0 | (x)) << PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_LSB) & PDG_VALID_PDG_REPONSE_TPC_INIT_PWR_CFG_MASK)
#define PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_LSB                       11
#define PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_MSB                       11
#define PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_MASK                      0x800
#define PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_GET(x)                    (((x) & PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_MASK) >> PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_LSB)
#define PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_SET(x)                    (((0 | (x)) << PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_LSB) & PDG_VALID_PDG_REPONSE_SCRAMBLER_SEED_OVERRIDE_MASK)
#define PDG_VALID_PDG_REPONSE_PKT_TYPE_LSB                                      12
#define PDG_VALID_PDG_REPONSE_PKT_TYPE_MSB                                      13
#define PDG_VALID_PDG_REPONSE_PKT_TYPE_MASK                                     0x3000
#define PDG_VALID_PDG_REPONSE_PKT_TYPE_GET(x)                                   (((x) & PDG_VALID_PDG_REPONSE_PKT_TYPE_MASK) >> PDG_VALID_PDG_REPONSE_PKT_TYPE_LSB)
#define PDG_VALID_PDG_REPONSE_PKT_TYPE_SET(x)                                   (((0 | (x)) << PDG_VALID_PDG_REPONSE_PKT_TYPE_LSB) & PDG_VALID_PDG_REPONSE_PKT_TYPE_MASK)
#define PDG_VALID_PDG_REPONSE_RESERVED_LSB                                      14
#define PDG_VALID_PDG_REPONSE_RESERVED_MSB                                      19
#define PDG_VALID_PDG_REPONSE_RESERVED_MASK                                     0xfc000
#define PDG_VALID_PDG_REPONSE_RESERVED_GET(x)                                   (((x) & PDG_VALID_PDG_REPONSE_RESERVED_MASK) >> PDG_VALID_PDG_REPONSE_RESERVED_LSB)
#define PDG_VALID_PDG_REPONSE_RESERVED_SET(x)                                   (((0 | (x)) << PDG_VALID_PDG_REPONSE_RESERVED_LSB) & PDG_VALID_PDG_REPONSE_RESERVED_MASK)
#define PDG_VALID_PDG_REPONSE_MODULE_ID                                         0x2
#define PDG_VALID_PDG_REPONSE_EVENT_ID                                          0x7

// Module ID : 0x2, Module : PDG, Event ID : 0x8, Event : VALID_PDG_FES_SETUP
#define PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_LSB                        0
#define PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_MSB                        0
#define PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_MASK                       0x1
#define PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_GET(x)                     (((x) & PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_MASK) >> PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_LSB)
#define PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_SET(x)                     (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_LSB) & PDG_VALID_PDG_FES_SETUP_BW_INDICATION_ENABLE_MASK)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_LSB                           1
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_MSB                           1
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_MASK                          0x2
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_GET(x)                        (((x) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_MASK) >> PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_LSB)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_SET(x)                        (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_LSB) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW80_MASK)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_LSB                           2
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_MSB                           2
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_MASK                          0x4
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_GET(x)                        (((x) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_MASK) >> PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_LSB)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_SET(x)                        (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_LSB) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW40_MASK)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_LSB                           3
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_MSB                           3
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_MASK                          0x8
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_GET(x)                        (((x) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_MASK) >> PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_LSB)
#define PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_SET(x)                        (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_LSB) & PDG_VALID_PDG_FES_SETUP_PPDU_ALLOWED_BW20_MASK)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_LSB                          4
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_MSB                          4
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_MASK                         0x10
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_GET(x)                       (((x) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_MASK) >> PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_LSB)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_SET(x)                       (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_LSB) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW80_MASK)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_LSB                          5
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_MSB                          5
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_MASK                         0x20
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_GET(x)                       (((x) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_MASK) >> PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_LSB)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_SET(x)                       (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_LSB) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW40_MASK)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_LSB                          6
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_MSB                          6
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_MASK                         0x40
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_GET(x)                       (((x) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_MASK) >> PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_LSB)
#define PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_SET(x)                       (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_LSB) & PDG_VALID_PDG_FES_SETUP_MPROT_ALLOWED_BW20_MASK)
#define PDG_VALID_PDG_FES_SETUP_BF_TYPE_LSB                                     7
#define PDG_VALID_PDG_FES_SETUP_BF_TYPE_MSB                                     8
#define PDG_VALID_PDG_FES_SETUP_BF_TYPE_MASK                                    0x180
#define PDG_VALID_PDG_FES_SETUP_BF_TYPE_GET(x)                                  (((x) & PDG_VALID_PDG_FES_SETUP_BF_TYPE_MASK) >> PDG_VALID_PDG_FES_SETUP_BF_TYPE_LSB)
#define PDG_VALID_PDG_FES_SETUP_BF_TYPE_SET(x)                                  (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_BF_TYPE_LSB) & PDG_VALID_PDG_FES_SETUP_BF_TYPE_MASK)
#define PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_LSB                            9
#define PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_MSB                            11
#define PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_MASK                           0xe00
#define PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_GET(x)                         (((x) & PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_MASK) >> PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_LSB)
#define PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_SET(x)                         (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_LSB) & PDG_VALID_PDG_FES_SETUP_SU_RESPONSE_TYPE_MASK)
#define PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_LSB                      12
#define PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_MSB                      14
#define PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_MASK                     0x7000
#define PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_GET(x)                   (((x) & PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_MASK) >> PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_LSB)
#define PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_SET(x)                   (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_LSB) & PDG_VALID_PDG_FES_SETUP_MEDIUM_PROTECTION_TYPE_MASK)
#define PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_LSB                           15
#define PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_MSB                           18
#define PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_MASK                          0x78000
#define PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_GET(x)                        (((x) & PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_MASK) >> PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_LSB)
#define PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_SET(x)                        (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_LSB) & PDG_VALID_PDG_FES_SETUP_TRANSMIT_FES_TYPE_MASK)
#define PDG_VALID_PDG_FES_SETUP_RESERVED_LSB                                    19
#define PDG_VALID_PDG_FES_SETUP_RESERVED_MSB                                    19
#define PDG_VALID_PDG_FES_SETUP_RESERVED_MASK                                   0x80000
#define PDG_VALID_PDG_FES_SETUP_RESERVED_GET(x)                                 (((x) & PDG_VALID_PDG_FES_SETUP_RESERVED_MASK) >> PDG_VALID_PDG_FES_SETUP_RESERVED_LSB)
#define PDG_VALID_PDG_FES_SETUP_RESERVED_SET(x)                                 (((0 | (x)) << PDG_VALID_PDG_FES_SETUP_RESERVED_LSB) & PDG_VALID_PDG_FES_SETUP_RESERVED_MASK)
#define PDG_VALID_PDG_FES_SETUP_MODULE_ID                                       0x2
#define PDG_VALID_PDG_FES_SETUP_EVENT_ID                                        0x8

// Module ID : 0x2, Module : PDG, Event ID : 0x9, Event : NEW_AMPDU_LENGTH
#define PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_LSB                             0
#define PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_MSB                             5
#define PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_MASK                            0x3f
#define PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_GET(x)                          (((x) & PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_MASK) >> PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_LSB)
#define PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_SET(x)                          (((0 | (x)) << PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_LSB) & PDG_NEW_AMPDU_LENGTH_ENCODED_MAIN_STATE_MASK)
#define PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_LSB                                    6
#define PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_MSB                                    19
#define PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_MASK                                   0xfffc0
#define PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_GET(x)                                 (((x) & PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_MASK) >> PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_LSB)
#define PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_SET(x)                                 (((0 | (x)) << PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_LSB) & PDG_NEW_AMPDU_LENGTH_MPDU_LENGTH_MASK)
#define PDG_NEW_AMPDU_LENGTH_MODULE_ID                                          0x2
#define PDG_NEW_AMPDU_LENGTH_EVENT_ID                                           0x9

// Module ID : 0x2, Module : PDG, Event ID : 0x10, Event : MPDU_CALC_USER0_END0
#define PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER0_END0_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER0_END0_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER0_END0_EVENT_ID                                       0x10

// Module ID : 0x2, Module : PDG, Event ID : 0x11, Event : MPDU_CALC_USER0_END1
#define PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER0_END1_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER0_END1_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER0_END1_EVENT_ID                                       0x11

// Module ID : 0x2, Module : PDG, Event ID : 0x12, Event : MPDU_CALC_USER1_END0
#define PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER1_END0_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER1_END0_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER1_END0_EVENT_ID                                       0x12

// Module ID : 0x2, Module : PDG, Event ID : 0x13, Event : MPDU_CALC_USER1_END1
#define PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER1_END1_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER1_END1_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER1_END1_EVENT_ID                                       0x13

// Module ID : 0x2, Module : PDG, Event ID : 0x14, Event : MPDU_CALC_USER2_END0
#define PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER2_END0_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER2_END0_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER2_END0_EVENT_ID                                       0x14

// Module ID : 0x2, Module : PDG, Event ID : 0x15, Event : MPDU_CALC_USER2_END1
#define PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_LSB                       0
#define PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_MSB                       19
#define PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_MASK                      0xfffff
#define PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_GET(x)                    (((x) & PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_SET(x)                    (((0 | (x)) << PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER2_END1_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER2_END1_MODULE_ID                                      0x2
#define PDG_MPDU_CALC_USER2_END1_EVENT_ID                                       0x15

// Module ID : 0x2, Module : PDG, Event ID : 0x16, Event : MPDU_CALC_USER0_TXOP_EXCEED_END
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB            0
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MSB            19
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK           0xfffff
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_GET(x)         (((x) & PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_SET(x)         (((0 | (x)) << PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_MODULE_ID                           0x2
#define PDG_MPDU_CALC_USER0_TXOP_EXCEED_END_EVENT_ID                            0x16

// Module ID : 0x2, Module : PDG, Event ID : 0x17, Event : MPDU_CALC_USER1_TXOP_EXCEED_END
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB            0
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MSB            19
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK           0xfffff
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_GET(x)         (((x) & PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_SET(x)         (((0 | (x)) << PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_MODULE_ID                           0x2
#define PDG_MPDU_CALC_USER1_TXOP_EXCEED_END_EVENT_ID                            0x17

// Module ID : 0x2, Module : PDG, Event ID : 0x18, Event : MPDU_CALC_USER2_TXOP_EXCEED_END
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB            0
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MSB            19
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK           0xfffff
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_GET(x)         (((x) & PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_SET(x)         (((0 | (x)) << PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_MODULE_ID                           0x2
#define PDG_MPDU_CALC_USER2_TXOP_EXCEED_END_EVENT_ID                            0x18

// Module ID : 0x2, Module : PDG, Event ID : 0x19, Event : MPDU_CALC_CHECK_SOME_MPDU
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_LSB                  0
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_MSB                  19
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_MASK                 0xfffff
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_GET(x)               (((x) & PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_SET(x)               (((0 | (x)) << PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_CHECK_SOME_MPDU_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_MODULE_ID                                 0x2
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_EVENT_ID                                  0x19

// Module ID : 0x2, Module : PDG, Event ID : 0x20, Event : MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_LSB      0
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_MSB      19
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_MASK     0xfffff
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_GET(x)   (((x) & PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_MASK) >> PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_LSB)
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_SET(x)   (((0 | (x)) << PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_LSB) & PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_PACKET_LENGTHINBYTES_MASK)
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_MODULE_ID                     0x2
#define PDG_MPDU_CALC_CHECK_SOME_MPDU_TXOP_EXCEED_EVENT_ID                      0x20

// Module ID : 0x2, Module : PDG, Event ID : 0x21, Event : MAIN_STATE_CHANGE
#define PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_LSB                            0
#define PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_MSB                            5
#define PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_MASK                           0x3f
#define PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_GET(x)                         (((x) & PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_MASK) >> PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_LSB)
#define PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_SET(x)                         (((0 | (x)) << PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_LSB) & PDG_MAIN_STATE_CHANGE_ENCODED_MAIN_STATE_MASK)
#define PDG_MAIN_STATE_CHANGE_RESERVED_LSB                                      6
#define PDG_MAIN_STATE_CHANGE_RESERVED_MSB                                      19
#define PDG_MAIN_STATE_CHANGE_RESERVED_MASK                                     0xfffc0
#define PDG_MAIN_STATE_CHANGE_RESERVED_GET(x)                                   (((x) & PDG_MAIN_STATE_CHANGE_RESERVED_MASK) >> PDG_MAIN_STATE_CHANGE_RESERVED_LSB)
#define PDG_MAIN_STATE_CHANGE_RESERVED_SET(x)                                   (((0 | (x)) << PDG_MAIN_STATE_CHANGE_RESERVED_LSB) & PDG_MAIN_STATE_CHANGE_RESERVED_MASK)
#define PDG_MAIN_STATE_CHANGE_MODULE_ID                                         0x2
#define PDG_MAIN_STATE_CHANGE_EVENT_ID                                          0x21

// Module ID : 0x2, Module : PDG, Event ID : 0x22, Event : COMP_ENG_STATE_CHANGE
#define PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_LSB                        0
#define PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_MSB                        5
#define PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_MASK                       0x3f
#define PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_GET(x)                     (((x) & PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_MASK) >> PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_LSB)
#define PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_SET(x)                     (((0 | (x)) << PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_LSB) & PDG_COMP_ENG_STATE_CHANGE_ENCODED_COMP_STATE_MASK)
#define PDG_COMP_ENG_STATE_CHANGE_RESERVED_LSB                                  6
#define PDG_COMP_ENG_STATE_CHANGE_RESERVED_MSB                                  19
#define PDG_COMP_ENG_STATE_CHANGE_RESERVED_MASK                                 0xfffc0
#define PDG_COMP_ENG_STATE_CHANGE_RESERVED_GET(x)                               (((x) & PDG_COMP_ENG_STATE_CHANGE_RESERVED_MASK) >> PDG_COMP_ENG_STATE_CHANGE_RESERVED_LSB)
#define PDG_COMP_ENG_STATE_CHANGE_RESERVED_SET(x)                               (((0 | (x)) << PDG_COMP_ENG_STATE_CHANGE_RESERVED_LSB) & PDG_COMP_ENG_STATE_CHANGE_RESERVED_MASK)
#define PDG_COMP_ENG_STATE_CHANGE_MODULE_ID                                     0x2
#define PDG_COMP_ENG_STATE_CHANGE_EVENT_ID                                      0x22

// Module ID : 0x2, Module : PDG, Event ID : 0x23, Event : COMP_ENG_START
#define PDG_COMP_ENG_START_COMP_ENGINE_START_LSB                                0
#define PDG_COMP_ENG_START_COMP_ENGINE_START_MSB                                0
#define PDG_COMP_ENG_START_COMP_ENGINE_START_MASK                               0x1
#define PDG_COMP_ENG_START_COMP_ENGINE_START_GET(x)                             (((x) & PDG_COMP_ENG_START_COMP_ENGINE_START_MASK) >> PDG_COMP_ENG_START_COMP_ENGINE_START_LSB)
#define PDG_COMP_ENG_START_COMP_ENGINE_START_SET(x)                             (((0 | (x)) << PDG_COMP_ENG_START_COMP_ENGINE_START_LSB) & PDG_COMP_ENG_START_COMP_ENGINE_START_MASK)
#define PDG_COMP_ENG_START_PKT_LENGTH_BYTES_LSB                                 1
#define PDG_COMP_ENG_START_PKT_LENGTH_BYTES_MSB                                 19
#define PDG_COMP_ENG_START_PKT_LENGTH_BYTES_MASK                                0xffffe
#define PDG_COMP_ENG_START_PKT_LENGTH_BYTES_GET(x)                              (((x) & PDG_COMP_ENG_START_PKT_LENGTH_BYTES_MASK) >> PDG_COMP_ENG_START_PKT_LENGTH_BYTES_LSB)
#define PDG_COMP_ENG_START_PKT_LENGTH_BYTES_SET(x)                              (((0 | (x)) << PDG_COMP_ENG_START_PKT_LENGTH_BYTES_LSB) & PDG_COMP_ENG_START_PKT_LENGTH_BYTES_MASK)
#define PDG_COMP_ENG_START_MODULE_ID                                            0x2
#define PDG_COMP_ENG_START_EVENT_ID                                             0x23

// Module ID : 0x2, Module : PDG, Event ID : 0x24, Event : COMP_ENG_DONE
#define PDG_COMP_ENG_DONE_LSIG_LSB                                              0
#define PDG_COMP_ENG_DONE_LSIG_MSB                                              19
#define PDG_COMP_ENG_DONE_LSIG_MASK                                             0xfffff
#define PDG_COMP_ENG_DONE_LSIG_GET(x)                                           (((x) & PDG_COMP_ENG_DONE_LSIG_MASK) >> PDG_COMP_ENG_DONE_LSIG_LSB)
#define PDG_COMP_ENG_DONE_LSIG_SET(x)                                           (((0 | (x)) << PDG_COMP_ENG_DONE_LSIG_LSB) & PDG_COMP_ENG_DONE_LSIG_MASK)
#define PDG_COMP_ENG_DONE_MODULE_ID                                             0x2
#define PDG_COMP_ENG_DONE_EVENT_ID                                              0x24

// Module ID : 0x2, Module : PDG, Event ID : 0x25, Event : RESERVED0
#define PDG_RESERVED0_RESERVED_LSB                                              0
#define PDG_RESERVED0_RESERVED_MSB                                              19
#define PDG_RESERVED0_RESERVED_MASK                                             0xfffff
#define PDG_RESERVED0_RESERVED_GET(x)                                           (((x) & PDG_RESERVED0_RESERVED_MASK) >> PDG_RESERVED0_RESERVED_LSB)
#define PDG_RESERVED0_RESERVED_SET(x)                                           (((0 | (x)) << PDG_RESERVED0_RESERVED_LSB) & PDG_RESERVED0_RESERVED_MASK)
#define PDG_RESERVED0_MODULE_ID                                                 0x2
#define PDG_RESERVED0_EVENT_ID                                                  0x25

// Module ID : 0x2, Module : PDG, Event ID : 0x26, Event : RESERVED1
#define PDG_RESERVED1_RESERVED_LSB                                              0
#define PDG_RESERVED1_RESERVED_MSB                                              19
#define PDG_RESERVED1_RESERVED_MASK                                             0xfffff
#define PDG_RESERVED1_RESERVED_GET(x)                                           (((x) & PDG_RESERVED1_RESERVED_MASK) >> PDG_RESERVED1_RESERVED_LSB)
#define PDG_RESERVED1_RESERVED_SET(x)                                           (((0 | (x)) << PDG_RESERVED1_RESERVED_LSB) & PDG_RESERVED1_RESERVED_MASK)
#define PDG_RESERVED1_MODULE_ID                                                 0x2
#define PDG_RESERVED1_EVENT_ID                                                  0x26

// Module ID : 0x2, Module : PDG, Event ID : 0x27, Event : RESERVED2
#define PDG_RESERVED2_RESERVED_LSB                                              0
#define PDG_RESERVED2_RESERVED_MSB                                              19
#define PDG_RESERVED2_RESERVED_MASK                                             0xfffff
#define PDG_RESERVED2_RESERVED_GET(x)                                           (((x) & PDG_RESERVED2_RESERVED_MASK) >> PDG_RESERVED2_RESERVED_LSB)
#define PDG_RESERVED2_RESERVED_SET(x)                                           (((0 | (x)) << PDG_RESERVED2_RESERVED_LSB) & PDG_RESERVED2_RESERVED_MASK)
#define PDG_RESERVED2_MODULE_ID                                                 0x2
#define PDG_RESERVED2_EVENT_ID                                                  0x27

// Module ID : 0x2, Module : PDG, Event ID : 0x28, Event : TXDMA_TO_PDG_IFTLV
#define PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_LSB                                     0
#define PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_MSB                                     19
#define PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_MASK                                    0xfffff
#define PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_GET(x)                                  (((x) & PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_MASK) >> PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_LSB)
#define PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_SET(x)                                  (((0 | (x)) << PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_LSB) & PDG_TXDMA_TO_PDG_IFTLV_TLV_DATA_MASK)
#define PDG_TXDMA_TO_PDG_IFTLV_MODULE_ID                                        0x2
#define PDG_TXDMA_TO_PDG_IFTLV_EVENT_ID                                         0x28

// Module ID : 0x2, Module : PDG, Event ID : 0x29, Event : PDG_TO_HWSCH_IFTLV
#define PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_LSB                                     0
#define PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_MSB                                     19
#define PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_MASK                                    0xfffff
#define PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_GET(x)                                  (((x) & PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_MASK) >> PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_LSB)
#define PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_SET(x)                                  (((0 | (x)) << PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_LSB) & PDG_PDG_TO_HWSCH_IFTLV_TLV_DATA_MASK)
#define PDG_PDG_TO_HWSCH_IFTLV_MODULE_ID                                        0x2
#define PDG_PDG_TO_HWSCH_IFTLV_EVENT_ID                                         0x29

// Module ID : 0x2, Module : PDG, Event ID : 0x30, Event : TXDMA_TO_PDG_IF_TERMINATED_TLV
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB                         0
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MSB                         19
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK                        0xfffff
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_GET(x)                      (((x) & PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK) >> PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB)
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_SET(x)                      (((0 | (x)) << PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB) & PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK)
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_MODULE_ID                            0x2
#define PDG_TXDMA_TO_PDG_IF_TERMINATED_TLV_EVENT_ID                             0x30

// Module ID : 0x2, Module : PDG, Event ID : 0x31, Event : PDG_TO_HWSCH_IF_TERMINATED_TLV
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_LSB                         0
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_MSB                         19
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_MASK                        0xfffff
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_GET(x)                      (((x) & PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_MASK) >> PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_LSB)
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_SET(x)                      (((0 | (x)) << PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_LSB) & PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_TLV_DATA_MASK)
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_MODULE_ID                            0x2
#define PDG_PDG_TO_HWSCH_IF_TERMINATED_TLV_EVENT_ID                             0x31

// Module ID : 0x2, Module : PDG, Event ID : 0x32, Event : HWSCH_TO_PDG_IF_TLV
#define PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_LSB                                    0
#define PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_MSB                                    19
#define PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_MASK                                   0xfffff
#define PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_GET(x)                                 (((x) & PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_MASK) >> PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_LSB)
#define PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_SET(x)                                 (((0 | (x)) << PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_LSB) & PDG_HWSCH_TO_PDG_IF_TLV_TLV_DATA_MASK)
#define PDG_HWSCH_TO_PDG_IF_TLV_MODULE_ID                                       0x2
#define PDG_HWSCH_TO_PDG_IF_TLV_EVENT_ID                                        0x32

// Module ID : 0x2, Module : PDG, Event ID : 0x33, Event : PDG_TO_TXDMA_IF_TLV
#define PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_LSB                                    0
#define PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_MSB                                    19
#define PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_MASK                                   0xfffff
#define PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_GET(x)                                 (((x) & PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_MASK) >> PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_LSB)
#define PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_SET(x)                                 (((0 | (x)) << PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_LSB) & PDG_PDG_TO_TXDMA_IF_TLV_TLV_DATA_MASK)
#define PDG_PDG_TO_TXDMA_IF_TLV_MODULE_ID                                       0x2
#define PDG_PDG_TO_TXDMA_IF_TLV_EVENT_ID                                        0x33

// Module ID : 0x2, Module : PDG, Event ID : 0x34, Event : HWSCH_TO_PDG_IF_TERMINATED_TLV
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB                         0
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MSB                         19
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK                        0xfffff
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_GET(x)                      (((x) & PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK) >> PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB)
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_SET(x)                      (((0 | (x)) << PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_LSB) & PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_TLV_DATA_MASK)
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_MODULE_ID                            0x2
#define PDG_HWSCH_TO_PDG_IF_TERMINATED_TLV_EVENT_ID                             0x34

// Module ID : 0x2, Module : PDG, Event ID : 0x35, Event : HWSCH_TO_TXPCU_IF_SW_TLV
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_LSB                               0
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_MSB                               19
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_MASK                              0xfffff
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_GET(x)                            (((x) & PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_MASK) >> PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_LSB)
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_SET(x)                            (((0 | (x)) << PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_LSB) & PDG_HWSCH_TO_TXPCU_IF_SW_TLV_TLV_DATA_MASK)
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_MODULE_ID                                  0x2
#define PDG_HWSCH_TO_TXPCU_IF_SW_TLV_EVENT_ID                                   0x35

// Module ID : 0x2, Module : PDG, Event ID : 0x36, Event : HWSCH_TO_TXPCU_IF_TLV
#define PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_LSB                                  0
#define PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_MSB                                  19
#define PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_MASK                                 0xfffff
#define PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_GET(x)                               (((x) & PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_MASK) >> PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_LSB)
#define PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_SET(x)                               (((0 | (x)) << PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_LSB) & PDG_HWSCH_TO_TXPCU_IF_TLV_TLV_DATA_MASK)
#define PDG_HWSCH_TO_TXPCU_IF_TLV_MODULE_ID                                     0x2
#define PDG_HWSCH_TO_TXPCU_IF_TLV_EVENT_ID                                      0x36

// Module ID : 0x3, Module : TXDMA, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_LSB                   0
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_MSB                   0
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_MASK                  0x1
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_GET(x)                (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_SET(x)                (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_INCOMPLETE_TLV_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_LSB             1
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_MSB             1
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_MASK            0x2
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_GET(x)          (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_SET(x)          (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_FES_SETUP_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_LSB                      2
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_MSB                      2
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_MASK                     0x4
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_GET(x)                   (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_SET(x)                   (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_MISSING_TLV_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_LSB                      3
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_MSB                      3
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_MASK                     0x8
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_GET(x)                   (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_SET(x)                   (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_WDG_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_LSB                      4
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_MSB                      4
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_MASK                     0x10
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_GET(x)                   (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_SET(x)                   (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_INVALID_IDX_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_LSB              5
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_MSB              5
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_MASK             0x20
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_GET(x)           (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_SET(x)           (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_UNEXPECTED_NULL_PTR_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_LSB                6
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_MSB                6
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_MASK               0x40
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_GET(x)             (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_SET(x)             (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_OLE_READY_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_LSB                      7
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_MSB                      7
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_MASK                     0x80
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_GET(x)                   (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_SET(x)                   (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_AXI_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                           8
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                           19
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                          0xfff00
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                        (((x) & TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                        (((0 | (x)) << TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & TXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                              0x3
#define TXDMA_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                               0x0

// Module ID : 0x3, Module : TXDMA, Event ID : 0x1, Event : EVENT_COLLISION
#define TXDMA_EVENT_COLLISION_RESERVED_LSB                                      0
#define TXDMA_EVENT_COLLISION_RESERVED_MSB                                      19
#define TXDMA_EVENT_COLLISION_RESERVED_MASK                                     0xfffff
#define TXDMA_EVENT_COLLISION_RESERVED_GET(x)                                   (((x) & TXDMA_EVENT_COLLISION_RESERVED_MASK) >> TXDMA_EVENT_COLLISION_RESERVED_LSB)
#define TXDMA_EVENT_COLLISION_RESERVED_SET(x)                                   (((0 | (x)) << TXDMA_EVENT_COLLISION_RESERVED_LSB) & TXDMA_EVENT_COLLISION_RESERVED_MASK)
#define TXDMA_EVENT_COLLISION_MODULE_ID                                         0x3
#define TXDMA_EVENT_COLLISION_EVENT_ID                                          0x1

// Module ID : 0x3, Module : TXDMA, Event ID : 0x2, Event : HW_ERR
#define TXDMA_HW_ERR_INCOMPLETE_TLV_P_LSB                                       0
#define TXDMA_HW_ERR_INCOMPLETE_TLV_P_MSB                                       0
#define TXDMA_HW_ERR_INCOMPLETE_TLV_P_MASK                                      0x1
#define TXDMA_HW_ERR_INCOMPLETE_TLV_P_GET(x)                                    (((x) & TXDMA_HW_ERR_INCOMPLETE_TLV_P_MASK) >> TXDMA_HW_ERR_INCOMPLETE_TLV_P_LSB)
#define TXDMA_HW_ERR_INCOMPLETE_TLV_P_SET(x)                                    (((0 | (x)) << TXDMA_HW_ERR_INCOMPLETE_TLV_P_LSB) & TXDMA_HW_ERR_INCOMPLETE_TLV_P_MASK)
#define TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_LSB                                 1
#define TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_MSB                                 1
#define TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_MASK                                0x2
#define TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_GET(x)                              (((x) & TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_MASK) >> TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_LSB)
#define TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_SET(x)                              (((0 | (x)) << TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_LSB) & TXDMA_HW_ERR_UNEXPECTED_FES_SETUP_P_MASK)
#define TXDMA_HW_ERR_MISSING_TLV_P_LSB                                          2
#define TXDMA_HW_ERR_MISSING_TLV_P_MSB                                          2
#define TXDMA_HW_ERR_MISSING_TLV_P_MASK                                         0x4
#define TXDMA_HW_ERR_MISSING_TLV_P_GET(x)                                       (((x) & TXDMA_HW_ERR_MISSING_TLV_P_MASK) >> TXDMA_HW_ERR_MISSING_TLV_P_LSB)
#define TXDMA_HW_ERR_MISSING_TLV_P_SET(x)                                       (((0 | (x)) << TXDMA_HW_ERR_MISSING_TLV_P_LSB) & TXDMA_HW_ERR_MISSING_TLV_P_MASK)
#define TXDMA_HW_ERR_WDG_TIMEOUT_P_LSB                                          3
#define TXDMA_HW_ERR_WDG_TIMEOUT_P_MSB                                          3
#define TXDMA_HW_ERR_WDG_TIMEOUT_P_MASK                                         0x8
#define TXDMA_HW_ERR_WDG_TIMEOUT_P_GET(x)                                       (((x) & TXDMA_HW_ERR_WDG_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_WDG_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_WDG_TIMEOUT_P_SET(x)                                       (((0 | (x)) << TXDMA_HW_ERR_WDG_TIMEOUT_P_LSB) & TXDMA_HW_ERR_WDG_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_INVALID_IDX_P_LSB                                          4
#define TXDMA_HW_ERR_INVALID_IDX_P_MSB                                          4
#define TXDMA_HW_ERR_INVALID_IDX_P_MASK                                         0x10
#define TXDMA_HW_ERR_INVALID_IDX_P_GET(x)                                       (((x) & TXDMA_HW_ERR_INVALID_IDX_P_MASK) >> TXDMA_HW_ERR_INVALID_IDX_P_LSB)
#define TXDMA_HW_ERR_INVALID_IDX_P_SET(x)                                       (((0 | (x)) << TXDMA_HW_ERR_INVALID_IDX_P_LSB) & TXDMA_HW_ERR_INVALID_IDX_P_MASK)
#define TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_LSB                                  5
#define TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_MSB                                  5
#define TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_MASK                                 0x20
#define TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_GET(x)                               (((x) & TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_MASK) >> TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_LSB)
#define TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_SET(x)                               (((0 | (x)) << TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_LSB) & TXDMA_HW_ERR_UNEXPECTED_NULL_PTR_P_MASK)
#define TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_LSB                                    6
#define TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_MSB                                    6
#define TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_MASK                                   0x40
#define TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_GET(x)                                 (((x) & TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_SET(x)                                 (((0 | (x)) << TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_LSB) & TXDMA_HW_ERR_OLE_READY_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_AXI_TIMEOUT_P_LSB                                          7
#define TXDMA_HW_ERR_AXI_TIMEOUT_P_MSB                                          7
#define TXDMA_HW_ERR_AXI_TIMEOUT_P_MASK                                         0x80
#define TXDMA_HW_ERR_AXI_TIMEOUT_P_GET(x)                                       (((x) & TXDMA_HW_ERR_AXI_TIMEOUT_P_MASK) >> TXDMA_HW_ERR_AXI_TIMEOUT_P_LSB)
#define TXDMA_HW_ERR_AXI_TIMEOUT_P_SET(x)                                       (((0 | (x)) << TXDMA_HW_ERR_AXI_TIMEOUT_P_LSB) & TXDMA_HW_ERR_AXI_TIMEOUT_P_MASK)
#define TXDMA_HW_ERR_RESERVED_LSB                                               8
#define TXDMA_HW_ERR_RESERVED_MSB                                               19
#define TXDMA_HW_ERR_RESERVED_MASK                                              0xfff00
#define TXDMA_HW_ERR_RESERVED_GET(x)                                            (((x) & TXDMA_HW_ERR_RESERVED_MASK) >> TXDMA_HW_ERR_RESERVED_LSB)
#define TXDMA_HW_ERR_RESERVED_SET(x)                                            (((0 | (x)) << TXDMA_HW_ERR_RESERVED_LSB) & TXDMA_HW_ERR_RESERVED_MASK)
#define TXDMA_HW_ERR_MODULE_ID                                                  0x3
#define TXDMA_HW_ERR_EVENT_ID                                                   0x2

// Module ID : 0x3, Module : TXDMA, Event ID : 0x3, Event : EVENT_FES_SETUP_RCVD
#define TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_LSB                    0
#define TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_MSB                    2
#define TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_MASK                   0x7
#define TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_GET(x)                 (((x) & TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_MASK) >> TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_LSB)
#define TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_SET(x)                 (((0 | (x)) << TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_LSB) & TXDMA_EVENT_FES_SETUP_RCVD_CV_START_EXPECTED_USR_MASK)
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_LSB                     3
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_MSB                     3
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_MASK                    0x8
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_GET(x)                  (((x) & TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_MASK) >> TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_LSB)
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_SET(x)                  (((0 | (x)) << TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_LSB) & TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__TXBF_MASK)
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_LSB          4
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_MSB          5
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_MASK         0x30
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_GET(x)       (((x) & TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_MASK) >> TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_LSB)
#define TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_SET(x)       (((0 | (x)) << TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_LSB) & TXDMA_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S__NUMBER_OF_USERS_MASK)
#define TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_LSB                                 6
#define TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_MSB                                 19
#define TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_MASK                                0xfffc0
#define TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_GET(x)                              (((x) & TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_MASK) >> TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_LSB)
#define TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_SET(x)                              (((0 | (x)) << TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_LSB) & TXDMA_EVENT_FES_SETUP_RCVD_RESERVED_MASK)
#define TXDMA_EVENT_FES_SETUP_RCVD_MODULE_ID                                    0x3
#define TXDMA_EVENT_FES_SETUP_RCVD_EVENT_ID                                     0x3

// Module ID : 0x3, Module : TXDMA, Event ID : 0x4, Event : EVENT_BUFFERS_SETUP_RCVD
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_LSB     0
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_MSB     7
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_MASK    0xff
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_GET(x)  (((x) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_MASK) >> TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_LSB)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_SET(x)  (((0 | (x)) << TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_LSB) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF1_SIZE_MASK)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_LSB     8
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_MSB     15
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_MASK    0xff00
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_GET(x)  (((x) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_MASK) >> TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_LSB)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_SET(x)  (((0 | (x)) << TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_LSB) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_TX_BUFFERS_SETUP_S_PCU_BUF0_SIZE_MASK)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_LSB                                16
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_MSB                                18
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_MASK                               0x70000
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_GET(x)                             (((x) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_MASK) >> TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_LSB)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_SET(x)                             (((0 | (x)) << TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_LSB) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_STATE_MASK)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_LSB                             19
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_MSB                             19
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_MASK                            0x80000
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_GET(x)                          (((x) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_MASK) >> TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_LSB)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_SET(x)                          (((0 | (x)) << TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_LSB) & TXDMA_EVENT_BUFFERS_SETUP_RCVD_RESERVED_MASK)
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_MODULE_ID                                0x3
#define TXDMA_EVENT_BUFFERS_SETUP_RCVD_EVENT_ID                                 0x4

// Module ID : 0x3, Module : TXDMA, Event ID : 0x5, Event : EVENT_ALL_REQD_TLVS_RCVD
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_LSB                                0
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_MSB                                2
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_MASK                               0x7
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_GET(x)                             (((x) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_MASK) >> TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_LSB)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_SET(x)                             (((0 | (x)) << TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_LSB) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_STATE_MASK)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_LSB                           3
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_MSB                           5
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_MASK                          0x38
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_GET(x)                        (((x) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_MASK) >> TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_LSB)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_SET(x)                        (((0 | (x)) << TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_LSB) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_NEXT_STATE_MASK)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_LSB                             6
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_MSB                             19
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_MASK                            0xfffc0
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_GET(x)                          (((x) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_MASK) >> TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_LSB)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_SET(x)                          (((0 | (x)) << TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_LSB) & TXDMA_EVENT_ALL_REQD_TLVS_RCVD_RESERVED_MASK)
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_MODULE_ID                                0x3
#define TXDMA_EVENT_ALL_REQD_TLVS_RCVD_EVENT_ID                                 0x5

// Module ID : 0x3, Module : TXDMA, Event ID : 0x6, Event : EVENT_FLUSH_RCVD
#define TXDMA_EVENT_FLUSH_RCVD_STATE_LSB                                        0
#define TXDMA_EVENT_FLUSH_RCVD_STATE_MSB                                        2
#define TXDMA_EVENT_FLUSH_RCVD_STATE_MASK                                       0x7
#define TXDMA_EVENT_FLUSH_RCVD_STATE_GET(x)                                     (((x) & TXDMA_EVENT_FLUSH_RCVD_STATE_MASK) >> TXDMA_EVENT_FLUSH_RCVD_STATE_LSB)
#define TXDMA_EVENT_FLUSH_RCVD_STATE_SET(x)                                     (((0 | (x)) << TXDMA_EVENT_FLUSH_RCVD_STATE_LSB) & TXDMA_EVENT_FLUSH_RCVD_STATE_MASK)
#define TXDMA_EVENT_FLUSH_RCVD_RESERVED_LSB                                     3
#define TXDMA_EVENT_FLUSH_RCVD_RESERVED_MSB                                     19
#define TXDMA_EVENT_FLUSH_RCVD_RESERVED_MASK                                    0xffff8
#define TXDMA_EVENT_FLUSH_RCVD_RESERVED_GET(x)                                  (((x) & TXDMA_EVENT_FLUSH_RCVD_RESERVED_MASK) >> TXDMA_EVENT_FLUSH_RCVD_RESERVED_LSB)
#define TXDMA_EVENT_FLUSH_RCVD_RESERVED_SET(x)                                  (((0 | (x)) << TXDMA_EVENT_FLUSH_RCVD_RESERVED_LSB) & TXDMA_EVENT_FLUSH_RCVD_RESERVED_MASK)
#define TXDMA_EVENT_FLUSH_RCVD_MODULE_ID                                        0x3
#define TXDMA_EVENT_FLUSH_RCVD_EVENT_ID                                         0x6

// Module ID : 0x3, Module : TXDMA, Event ID : 0x7, Event : EVENT_FLUSH_REQ_RCVD
#define TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_LSB                                 0
#define TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_MSB                                 19
#define TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_MASK                                0xfffff
#define TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_GET(x)                              (((x) & TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_MASK) >> TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_LSB)
#define TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_SET(x)                              (((0 | (x)) << TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_LSB) & TXDMA_EVENT_FLUSH_REQ_RCVD_RESERVED_MASK)
#define TXDMA_EVENT_FLUSH_REQ_RCVD_MODULE_ID                                    0x3
#define TXDMA_EVENT_FLUSH_REQ_RCVD_EVENT_ID                                     0x7

// Module ID : 0x3, Module : TXDMA, Event ID : 0x8, Event : EVENT_MPDU_LIMIT_STATUS_RCVD
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_LSB 0
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_MSB 6
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_MASK 0x7f
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_GET(x) (((x) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_MASK) >> TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_LSB)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_SET(x) (((0 | (x)) << TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_LSB) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER0_MASK)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_LSB 7
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_MSB 13
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_MASK 0x3f80
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_GET(x) (((x) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_MASK) >> TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_LSB)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_SET(x) (((0 | (x)) << TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_LSB) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER1_MASK)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_LSB 14
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_MSB 19
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_MASK 0xfc000
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_GET(x) (((x) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_MASK) >> TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_LSB)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_SET(x) (((0 | (x)) << TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_LSB) & TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MPDU_LIMIT_STATUS_S_NUM_MPDU_USER2_MASK)
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_MODULE_ID                            0x3
#define TXDMA_EVENT_MPDU_LIMIT_STATUS_RCVD_EVENT_ID                             0x8

// Module ID : 0x3, Module : TXDMA, Event ID : 0x9, Event : EVENT_OLE_BUF_STATUS_RCVD
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_LSB       0
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_MSB       0
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_MASK      0x1
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_GET(x)    (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_SET(x)    (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_HAS_ENOUGH_SPACE_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_LSB             1
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_MSB             1
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_MASK            0x2
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_GET(x)          (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_SET(x)          (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLEBUF_HAS_ENOUGH_SPACE_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_LSB      2
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_MSB      2
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_MASK     0x4
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_GET(x)   (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_SET(x)   (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_WILL_GO_NEGATIVE_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_LSB         3
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_MSB         3
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_MASK        0x8
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_GET(x)      (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_SET(x)      (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_MPDU_START_CHK_PASS_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_LSB          4
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_MSB          9
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_MASK         0x3f0
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_GET(x)       (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_SET(x)       (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_CMD_FIFO_AVAIL_ENTRIES_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_LSB                10
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_MSB                19
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_MASK               0xffc00
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_GET(x)             (((x) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_MASK) >> TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_LSB)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_SET(x)             (((0 | (x)) << TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_LSB) & TXDMA_EVENT_OLE_BUF_STATUS_RCVD_OLE_BUF_AVAIL_DWORDS_MASK)
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_MODULE_ID                               0x3
#define TXDMA_EVENT_OLE_BUF_STATUS_RCVD_EVENT_ID                                0x9

// Module ID : 0x3, Module : TXDMA, Event ID : 0xa, Event : EVENT_PCU_BUF_STATUS_RCVD
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_LSB 0
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_MSB 6
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_MASK 0x7f
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_GET(x) (((x) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_MASK) >> TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_LSB)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_SET(x) (((0 | (x)) << TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_LSB) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_0_6_TO_0_MASK)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_LSB 7
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_MSB 13
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_MASK 0x3f80
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_GET(x) (((x) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_MASK) >> TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_LSB)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_SET(x) (((0 | (x)) << TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_LSB) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_1_6_TO_0_MASK)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_LSB 14
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_MSB 19
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_MASK 0xfc000
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_GET(x) (((x) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_MASK) >> TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_LSB)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_SET(x) (((0 | (x)) << TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_LSB) & TXDMA_EVENT_PCU_BUF_STATUS_RCVD_PCU_BUF_STATUS_DRAINED_DWORDS_CNT_USR_2_6_TO_0_MASK)
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_MODULE_ID                               0x3
#define TXDMA_EVENT_PCU_BUF_STATUS_RCVD_EVENT_ID                                0xa

// Module ID : 0x3, Module : TXDMA, Event ID : 0xb, Event : EVENT_EXCESS_MPDU_USR0
#define TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_LSB                        0
#define TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_MSB                        9
#define TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_MASK                       0x3ff
#define TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_GET(x)                     (((x) & TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_MASK) >> TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_LSB)
#define TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_SET(x)                     (((0 | (x)) << TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_LSB) & TXDMA_EVENT_EXCESS_MPDU_USR0_USR0_MPDU_COUNT_MASK)
#define TXDMA_EVENT_EXCESS_MPDU_USR0_MODULE_ID                                  0x3
#define TXDMA_EVENT_EXCESS_MPDU_USR0_EVENT_ID                                   0xb

// Module ID : 0x3, Module : TXDMA, Event ID : 0xc, Event : EVENT_EXCESS_MPDU_USR1
#define TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_LSB                        0
#define TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_MSB                        9
#define TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_MASK                       0x3ff
#define TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_GET(x)                     (((x) & TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_MASK) >> TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_LSB)
#define TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_SET(x)                     (((0 | (x)) << TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_LSB) & TXDMA_EVENT_EXCESS_MPDU_USR1_USR1_MPDU_COUNT_MASK)
#define TXDMA_EVENT_EXCESS_MPDU_USR1_MODULE_ID                                  0x3
#define TXDMA_EVENT_EXCESS_MPDU_USR1_EVENT_ID                                   0xc

// Module ID : 0x3, Module : TXDMA, Event ID : 0xd, Event : EVENT_EXCESS_MPDU_USR2
#define TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_LSB                        0
#define TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_MSB                        9
#define TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_MASK                       0x3ff
#define TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_GET(x)                     (((x) & TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_MASK) >> TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_LSB)
#define TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_SET(x)                     (((0 | (x)) << TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_LSB) & TXDMA_EVENT_EXCESS_MPDU_USR2_USR2_MPDU_COUNT_MASK)
#define TXDMA_EVENT_EXCESS_MPDU_USR2_MODULE_ID                                  0x3
#define TXDMA_EVENT_EXCESS_MPDU_USR2_EVENT_ID                                   0xd

// Module ID : 0x3, Module : TXDMA, Event ID : 0xe, Event : EVENT_TXDATA_AXI_REQ_MADE
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_LSB                          0
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_MSB                          7
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_MASK                         0xff
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_GET(x)                       (((x) & TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_MASK) >> TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_LSB)
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_SET(x)                       (((0 | (x)) << TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_LSB) & TXDMA_EVENT_TXDATA_AXI_REQ_MADE_ARLEN_NEXT_MASK)
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_MODULE_ID                               0x3
#define TXDMA_EVENT_TXDATA_AXI_REQ_MADE_EVENT_ID                                0xe

// Module ID : 0x3, Module : TXDMA, Event ID : 0xf, Event : EVENT_CVDATA_AXI_REQ_MADE
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_LSB                               0
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_MSB                               7
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_MASK                              0xff
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_GET(x)                            (((x) & TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_MASK) >> TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_LSB)
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_SET(x)                            (((0 | (x)) << TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_LSB) & TXDMA_EVENT_CVDATA_AXI_REQ_MADE_ARLEN_MASK)
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_MODULE_ID                               0x3
#define TXDMA_EVENT_CVDATA_AXI_REQ_MADE_EVENT_ID                                0xf

// Module ID : 0x3, Module : TXDMA, Event ID : 0x10, Event : EVENT_CV_PHASE_DONE
#define TXDMA_EVENT_CV_PHASE_DONE_RESERVED_LSB                                  0
#define TXDMA_EVENT_CV_PHASE_DONE_RESERVED_MSB                                  19
#define TXDMA_EVENT_CV_PHASE_DONE_RESERVED_MASK                                 0xfffff
#define TXDMA_EVENT_CV_PHASE_DONE_RESERVED_GET(x)                               (((x) & TXDMA_EVENT_CV_PHASE_DONE_RESERVED_MASK) >> TXDMA_EVENT_CV_PHASE_DONE_RESERVED_LSB)
#define TXDMA_EVENT_CV_PHASE_DONE_RESERVED_SET(x)                               (((0 | (x)) << TXDMA_EVENT_CV_PHASE_DONE_RESERVED_LSB) & TXDMA_EVENT_CV_PHASE_DONE_RESERVED_MASK)
#define TXDMA_EVENT_CV_PHASE_DONE_MODULE_ID                                     0x3
#define TXDMA_EVENT_CV_PHASE_DONE_EVENT_ID                                      0x10

// Module ID : 0x3, Module : TXDMA, Event ID : 0x11, Event : EVENT_CV_START_SENT
#define TXDMA_EVENT_CV_START_SENT_USER_ID_LSB                                   0
#define TXDMA_EVENT_CV_START_SENT_USER_ID_MSB                                   1
#define TXDMA_EVENT_CV_START_SENT_USER_ID_MASK                                  0x3
#define TXDMA_EVENT_CV_START_SENT_USER_ID_GET(x)                                (((x) & TXDMA_EVENT_CV_START_SENT_USER_ID_MASK) >> TXDMA_EVENT_CV_START_SENT_USER_ID_LSB)
#define TXDMA_EVENT_CV_START_SENT_USER_ID_SET(x)                                (((0 | (x)) << TXDMA_EVENT_CV_START_SENT_USER_ID_LSB) & TXDMA_EVENT_CV_START_SENT_USER_ID_MASK)
#define TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_LSB                     2
#define TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_MSB                     2
#define TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_MASK                    0x4
#define TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_GET(x)                  (((x) & TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_MASK) >> TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_LSB)
#define TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_SET(x)                  (((0 | (x)) << TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_LSB) & TXDMA_EVENT_CV_START_SENT_CV_MEM_FETCH_REQUIRED_MASK)
#define TXDMA_EVENT_CV_START_SENT_USER_NUM_LSB                                  3
#define TXDMA_EVENT_CV_START_SENT_USER_NUM_MSB                                  4
#define TXDMA_EVENT_CV_START_SENT_USER_NUM_MASK                                 0x18
#define TXDMA_EVENT_CV_START_SENT_USER_NUM_GET(x)                               (((x) & TXDMA_EVENT_CV_START_SENT_USER_NUM_MASK) >> TXDMA_EVENT_CV_START_SENT_USER_NUM_LSB)
#define TXDMA_EVENT_CV_START_SENT_USER_NUM_SET(x)                               (((0 | (x)) << TXDMA_EVENT_CV_START_SENT_USER_NUM_LSB) & TXDMA_EVENT_CV_START_SENT_USER_NUM_MASK)
#define TXDMA_EVENT_CV_START_SENT_CV_ID_LSB                                     5
#define TXDMA_EVENT_CV_START_SENT_CV_ID_MSB                                     12
#define TXDMA_EVENT_CV_START_SENT_CV_ID_MASK                                    0x1fe0
#define TXDMA_EVENT_CV_START_SENT_CV_ID_GET(x)                                  (((x) & TXDMA_EVENT_CV_START_SENT_CV_ID_MASK) >> TXDMA_EVENT_CV_START_SENT_CV_ID_LSB)
#define TXDMA_EVENT_CV_START_SENT_CV_ID_SET(x)                                  (((0 | (x)) << TXDMA_EVENT_CV_START_SENT_CV_ID_LSB) & TXDMA_EVENT_CV_START_SENT_CV_ID_MASK)
#define TXDMA_EVENT_CV_START_SENT_RESERVED_LSB                                  13
#define TXDMA_EVENT_CV_START_SENT_RESERVED_MSB                                  19
#define TXDMA_EVENT_CV_START_SENT_RESERVED_MASK                                 0xfe000
#define TXDMA_EVENT_CV_START_SENT_RESERVED_GET(x)                               (((x) & TXDMA_EVENT_CV_START_SENT_RESERVED_MASK) >> TXDMA_EVENT_CV_START_SENT_RESERVED_LSB)
#define TXDMA_EVENT_CV_START_SENT_RESERVED_SET(x)                               (((0 | (x)) << TXDMA_EVENT_CV_START_SENT_RESERVED_LSB) & TXDMA_EVENT_CV_START_SENT_RESERVED_MASK)
#define TXDMA_EVENT_CV_START_SENT_MODULE_ID                                     0x3
#define TXDMA_EVENT_CV_START_SENT_EVENT_ID                                      0x11

// Module ID : 0x3, Module : TXDMA, Event ID : 0x12, Event : EVENT_MPDU_START_SENT
#define TXDMA_EVENT_MPDU_START_SENT_USER_ID_LSB                                 0
#define TXDMA_EVENT_MPDU_START_SENT_USER_ID_MSB                                 1
#define TXDMA_EVENT_MPDU_START_SENT_USER_ID_MASK                                0x3
#define TXDMA_EVENT_MPDU_START_SENT_USER_ID_GET(x)                              (((x) & TXDMA_EVENT_MPDU_START_SENT_USER_ID_MASK) >> TXDMA_EVENT_MPDU_START_SENT_USER_ID_LSB)
#define TXDMA_EVENT_MPDU_START_SENT_USER_ID_SET(x)                              (((0 | (x)) << TXDMA_EVENT_MPDU_START_SENT_USER_ID_LSB) & TXDMA_EVENT_MPDU_START_SENT_USER_ID_MASK)
#define TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_LSB                        2
#define TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_MSB                        15
#define TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_MASK                       0xfffc
#define TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_GET(x)                     (((x) & TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_MASK) >> TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_LSB)
#define TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_SET(x)                     (((0 | (x)) << TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_LSB) & TXDMA_EVENT_MPDU_START_SENT_FULL_MPDU_LENGTH_MASK)
#define TXDMA_EVENT_MPDU_START_SENT_RESERVED_LSB                                16
#define TXDMA_EVENT_MPDU_START_SENT_RESERVED_MSB                                19
#define TXDMA_EVENT_MPDU_START_SENT_RESERVED_MASK                               0xf0000
#define TXDMA_EVENT_MPDU_START_SENT_RESERVED_GET(x)                             (((x) & TXDMA_EVENT_MPDU_START_SENT_RESERVED_MASK) >> TXDMA_EVENT_MPDU_START_SENT_RESERVED_LSB)
#define TXDMA_EVENT_MPDU_START_SENT_RESERVED_SET(x)                             (((0 | (x)) << TXDMA_EVENT_MPDU_START_SENT_RESERVED_LSB) & TXDMA_EVENT_MPDU_START_SENT_RESERVED_MASK)
#define TXDMA_EVENT_MPDU_START_SENT_MODULE_ID                                   0x3
#define TXDMA_EVENT_MPDU_START_SENT_EVENT_ID                                    0x12

// Module ID : 0x3, Module : TXDMA, Event ID : 0x13, Event : EVENT_MSDU_START_SENT
#define TXDMA_EVENT_MSDU_START_SENT_USER_ID_LSB                                 0
#define TXDMA_EVENT_MSDU_START_SENT_USER_ID_MSB                                 1
#define TXDMA_EVENT_MSDU_START_SENT_USER_ID_MASK                                0x3
#define TXDMA_EVENT_MSDU_START_SENT_USER_ID_GET(x)                              (((x) & TXDMA_EVENT_MSDU_START_SENT_USER_ID_MASK) >> TXDMA_EVENT_MSDU_START_SENT_USER_ID_LSB)
#define TXDMA_EVENT_MSDU_START_SENT_USER_ID_SET(x)                              (((0 | (x)) << TXDMA_EVENT_MSDU_START_SENT_USER_ID_LSB) & TXDMA_EVENT_MSDU_START_SENT_USER_ID_MASK)
#define TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_LSB                                2
#define TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_MSB                                15
#define TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_MASK                               0xfffc
#define TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_GET(x)                             (((x) & TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_MASK) >> TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_LSB)
#define TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_SET(x)                             (((0 | (x)) << TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_LSB) & TXDMA_EVENT_MSDU_START_SENT_MSDU_LEN_MASK)
#define TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_LSB                              16
#define TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_MSB                              16
#define TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_MASK                             0x10000
#define TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_GET(x)                           (((x) & TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_MASK) >> TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_LSB)
#define TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_SET(x)                           (((0 | (x)) << TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_LSB) & TXDMA_EVENT_MSDU_START_SENT_FIRST_MSDU_MASK)
#define TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_LSB                               17
#define TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_MSB                               17
#define TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_MASK                              0x20000
#define TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_GET(x)                            (((x) & TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_MASK) >> TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_LSB)
#define TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_SET(x)                            (((0 | (x)) << TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_LSB) & TXDMA_EVENT_MSDU_START_SENT_LAST_MSDU_MASK)
#define TXDMA_EVENT_MSDU_START_SENT_RESERVED_LSB                                18
#define TXDMA_EVENT_MSDU_START_SENT_RESERVED_MSB                                19
#define TXDMA_EVENT_MSDU_START_SENT_RESERVED_MASK                               0xc0000
#define TXDMA_EVENT_MSDU_START_SENT_RESERVED_GET(x)                             (((x) & TXDMA_EVENT_MSDU_START_SENT_RESERVED_MASK) >> TXDMA_EVENT_MSDU_START_SENT_RESERVED_LSB)
#define TXDMA_EVENT_MSDU_START_SENT_RESERVED_SET(x)                             (((0 | (x)) << TXDMA_EVENT_MSDU_START_SENT_RESERVED_LSB) & TXDMA_EVENT_MSDU_START_SENT_RESERVED_MASK)
#define TXDMA_EVENT_MSDU_START_SENT_MODULE_ID                                   0x3
#define TXDMA_EVENT_MSDU_START_SENT_EVENT_ID                                    0x13

// Module ID : 0x3, Module : TXDMA, Event ID : 0x14, Event : EVENT_DATA_TAG_SENT
#define TXDMA_EVENT_DATA_TAG_SENT_USER_ID_LSB                                   0
#define TXDMA_EVENT_DATA_TAG_SENT_USER_ID_MSB                                   1
#define TXDMA_EVENT_DATA_TAG_SENT_USER_ID_MASK                                  0x3
#define TXDMA_EVENT_DATA_TAG_SENT_USER_ID_GET(x)                                (((x) & TXDMA_EVENT_DATA_TAG_SENT_USER_ID_MASK) >> TXDMA_EVENT_DATA_TAG_SENT_USER_ID_LSB)
#define TXDMA_EVENT_DATA_TAG_SENT_USER_ID_SET(x)                                (((0 | (x)) << TXDMA_EVENT_DATA_TAG_SENT_USER_ID_LSB) & TXDMA_EVENT_DATA_TAG_SENT_USER_ID_MASK)
#define TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_LSB                                  2
#define TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_MSB                                  15
#define TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_MASK                                 0xfffc
#define TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_GET(x)                               (((x) & TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_MASK) >> TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_LSB)
#define TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_SET(x)                               (((0 | (x)) << TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_LSB) & TXDMA_EVENT_DATA_TAG_SENT_MSDU_LEN_MASK)
#define TXDMA_EVENT_DATA_TAG_SENT_RESERVED_LSB                                  16
#define TXDMA_EVENT_DATA_TAG_SENT_RESERVED_MSB                                  19
#define TXDMA_EVENT_DATA_TAG_SENT_RESERVED_MASK                                 0xf0000
#define TXDMA_EVENT_DATA_TAG_SENT_RESERVED_GET(x)                               (((x) & TXDMA_EVENT_DATA_TAG_SENT_RESERVED_MASK) >> TXDMA_EVENT_DATA_TAG_SENT_RESERVED_LSB)
#define TXDMA_EVENT_DATA_TAG_SENT_RESERVED_SET(x)                               (((0 | (x)) << TXDMA_EVENT_DATA_TAG_SENT_RESERVED_LSB) & TXDMA_EVENT_DATA_TAG_SENT_RESERVED_MASK)
#define TXDMA_EVENT_DATA_TAG_SENT_MODULE_ID                                     0x3
#define TXDMA_EVENT_DATA_TAG_SENT_EVENT_ID                                      0x14

// Module ID : 0x3, Module : TXDMA, Event ID : 0x15, Event : EVENT_MSDU_END_SENT
#define TXDMA_EVENT_MSDU_END_SENT_USER_ID_LSB                                   0
#define TXDMA_EVENT_MSDU_END_SENT_USER_ID_MSB                                   1
#define TXDMA_EVENT_MSDU_END_SENT_USER_ID_MASK                                  0x3
#define TXDMA_EVENT_MSDU_END_SENT_USER_ID_GET(x)                                (((x) & TXDMA_EVENT_MSDU_END_SENT_USER_ID_MASK) >> TXDMA_EVENT_MSDU_END_SENT_USER_ID_LSB)
#define TXDMA_EVENT_MSDU_END_SENT_USER_ID_SET(x)                                (((0 | (x)) << TXDMA_EVENT_MSDU_END_SENT_USER_ID_LSB) & TXDMA_EVENT_MSDU_END_SENT_USER_ID_MASK)
#define TXDMA_EVENT_MSDU_END_SENT_RESERVED_LSB                                  2
#define TXDMA_EVENT_MSDU_END_SENT_RESERVED_MSB                                  19
#define TXDMA_EVENT_MSDU_END_SENT_RESERVED_MASK                                 0xffffc
#define TXDMA_EVENT_MSDU_END_SENT_RESERVED_GET(x)                               (((x) & TXDMA_EVENT_MSDU_END_SENT_RESERVED_MASK) >> TXDMA_EVENT_MSDU_END_SENT_RESERVED_LSB)
#define TXDMA_EVENT_MSDU_END_SENT_RESERVED_SET(x)                               (((0 | (x)) << TXDMA_EVENT_MSDU_END_SENT_RESERVED_LSB) & TXDMA_EVENT_MSDU_END_SENT_RESERVED_MASK)
#define TXDMA_EVENT_MSDU_END_SENT_MODULE_ID                                     0x3
#define TXDMA_EVENT_MSDU_END_SENT_EVENT_ID                                      0x15

// Module ID : 0x3, Module : TXDMA, Event ID : 0x16, Event : EVENT_MPDU_END_SENT
#define TXDMA_EVENT_MPDU_END_SENT_USER_ID_LSB                                   0
#define TXDMA_EVENT_MPDU_END_SENT_USER_ID_MSB                                   1
#define TXDMA_EVENT_MPDU_END_SENT_USER_ID_MASK                                  0x3
#define TXDMA_EVENT_MPDU_END_SENT_USER_ID_GET(x)                                (((x) & TXDMA_EVENT_MPDU_END_SENT_USER_ID_MASK) >> TXDMA_EVENT_MPDU_END_SENT_USER_ID_LSB)
#define TXDMA_EVENT_MPDU_END_SENT_USER_ID_SET(x)                                (((0 | (x)) << TXDMA_EVENT_MPDU_END_SENT_USER_ID_LSB) & TXDMA_EVENT_MPDU_END_SENT_USER_ID_MASK)
#define TXDMA_EVENT_MPDU_END_SENT_RESERVED_LSB                                  2
#define TXDMA_EVENT_MPDU_END_SENT_RESERVED_MSB                                  19
#define TXDMA_EVENT_MPDU_END_SENT_RESERVED_MASK                                 0xffffc
#define TXDMA_EVENT_MPDU_END_SENT_RESERVED_GET(x)                               (((x) & TXDMA_EVENT_MPDU_END_SENT_RESERVED_MASK) >> TXDMA_EVENT_MPDU_END_SENT_RESERVED_LSB)
#define TXDMA_EVENT_MPDU_END_SENT_RESERVED_SET(x)                               (((0 | (x)) << TXDMA_EVENT_MPDU_END_SENT_RESERVED_LSB) & TXDMA_EVENT_MPDU_END_SENT_RESERVED_MASK)
#define TXDMA_EVENT_MPDU_END_SENT_MODULE_ID                                     0x3
#define TXDMA_EVENT_MPDU_END_SENT_EVENT_ID                                      0x16

// Module ID : 0x3, Module : TXDMA, Event ID : 0x17, Event : EVENT_CTRL_STATE_CHANGE
#define TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_LSB                            0
#define TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_MSB                            2
#define TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_MASK                           0x7
#define TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_GET(x)                         (((x) & TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_MASK) >> TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_LSB)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_SET(x)                         (((0 | (x)) << TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_LSB) & TXDMA_EVENT_CTRL_STATE_CHANGE_PREV_STATE_MASK)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_LSB                                 3
#define TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_MSB                                 5
#define TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_MASK                                0x38
#define TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_GET(x)                              (((x) & TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_MASK) >> TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_LSB)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_SET(x)                              (((0 | (x)) << TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_LSB) & TXDMA_EVENT_CTRL_STATE_CHANGE_STATE_MASK)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_LSB                              6
#define TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_MSB                              19
#define TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_MASK                             0xfffc0
#define TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_GET(x)                           (((x) & TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_MASK) >> TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_LSB)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_SET(x)                           (((0 | (x)) << TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_LSB) & TXDMA_EVENT_CTRL_STATE_CHANGE_RESERVED_MASK)
#define TXDMA_EVENT_CTRL_STATE_CHANGE_MODULE_ID                                 0x3
#define TXDMA_EVENT_CTRL_STATE_CHANGE_EVENT_ID                                  0x17

// Module ID : 0x3, Module : TXDMA, Event ID : 0x18, Event : EVENT_DMA_PHASE_DONE
#define TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_LSB                                 0
#define TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_MSB                                 19
#define TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_MASK                                0xfffff
#define TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_GET(x)                              (((x) & TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_MASK) >> TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_LSB)
#define TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_SET(x)                              (((0 | (x)) << TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_LSB) & TXDMA_EVENT_DMA_PHASE_DONE_RESERVED_MASK)
#define TXDMA_EVENT_DMA_PHASE_DONE_MODULE_ID                                    0x3
#define TXDMA_EVENT_DMA_PHASE_DONE_EVENT_ID                                     0x18

// Module ID : 0x3, Module : TXDMA, Event ID : 0x19, Event : EVENT_TXDMA_IDLE
#define TXDMA_EVENT_TXDMA_IDLE_RESERVED_LSB                                     0
#define TXDMA_EVENT_TXDMA_IDLE_RESERVED_MSB                                     19
#define TXDMA_EVENT_TXDMA_IDLE_RESERVED_MASK                                    0xfffff
#define TXDMA_EVENT_TXDMA_IDLE_RESERVED_GET(x)                                  (((x) & TXDMA_EVENT_TXDMA_IDLE_RESERVED_MASK) >> TXDMA_EVENT_TXDMA_IDLE_RESERVED_LSB)
#define TXDMA_EVENT_TXDMA_IDLE_RESERVED_SET(x)                                  (((0 | (x)) << TXDMA_EVENT_TXDMA_IDLE_RESERVED_LSB) & TXDMA_EVENT_TXDMA_IDLE_RESERVED_MASK)
#define TXDMA_EVENT_TXDMA_IDLE_MODULE_ID                                        0x3
#define TXDMA_EVENT_TXDMA_IDLE_EVENT_ID                                         0x19

// Module ID : 0x4, Module : RXDMA, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                        0
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                        3
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                       0xf
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                     (((x) & RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                     (((0 | (x)) << RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                        4
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                        11
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                       0xff0
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                     (((x) & RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                     (((0 | (x)) << RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & RXDMA_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                           12
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                           19
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                          0xff000
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                        (((x) & RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                        (((0 | (x)) << RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & RXDMA_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                              0x4
#define RXDMA_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                               0x0

// Module ID : 0x4, Module : RXDMA, Event ID : 0x1, Event : EVENT_COLLISION
#define RXDMA_EVENT_COLLISION_RESERVED_LSB                                      0
#define RXDMA_EVENT_COLLISION_RESERVED_MSB                                      19
#define RXDMA_EVENT_COLLISION_RESERVED_MASK                                     0xfffff
#define RXDMA_EVENT_COLLISION_RESERVED_GET(x)                                   (((x) & RXDMA_EVENT_COLLISION_RESERVED_MASK) >> RXDMA_EVENT_COLLISION_RESERVED_LSB)
#define RXDMA_EVENT_COLLISION_RESERVED_SET(x)                                   (((0 | (x)) << RXDMA_EVENT_COLLISION_RESERVED_LSB) & RXDMA_EVENT_COLLISION_RESERVED_MASK)
#define RXDMA_EVENT_COLLISION_MODULE_ID                                         0x4
#define RXDMA_EVENT_COLLISION_EVENT_ID                                          0x1

// Module ID : 0x4, Module : RXDMA, Event ID : 0x2, Event : HW_ERR
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_LSB                         6
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_MSB                         6
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_MASK                        0x40
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_GET(x)                      (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_SET(x)                      (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_FRAMING_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_LSB                       5
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_MSB                       5
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_MASK                      0x20
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_GET(x)                    (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_SET(x)                    (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_TLV_TOO_SHORT_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_LSB                     4
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_MSB                     4
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_MASK                    0x10
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_GET(x)                  (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_SET(x)                  (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_SIG_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_LSB                      3
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_MSB                      3
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_MASK                     0x8
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_GET(x)                   (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_SET(x)                   (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_INVALID_TAG_ID_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_LSB                      2
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_MSB                      2
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_MASK                     0x4
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_GET(x)                   (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_SET(x)                   (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NULL_RING_MASK_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_LSB                  1
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_MSB                  1
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_MASK                 0x2
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_GET(x)               (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_SET(x)               (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_MULTIPLE_DATA_TLVS_P_MASK)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_LSB             0
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_MSB             0
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_MASK            0x1
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_GET(x)          (((x) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_MASK) >> RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_LSB)
#define RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_SET(x)          (((0 | (x)) << RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_LSB) & RXDMA_HW_ERR_RXDMA_MCMN_ERROR_NONPKT_TLV_PAST_BUF_END_P_MASK)
#define RXDMA_HW_ERR_MODULE_ID                                                  0x4
#define RXDMA_HW_ERR_EVENT_ID                                                   0x2

// Module ID : 0x4, Module : RXDMA, Event ID : 0x3, Event : WATCHDOG_TIMEOUT
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_LSB                                 0
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_MSB                                 3
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_MASK                                0xf
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_GET(x)                              (((x) & RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_MASK) >> RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_LSB)
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_SET(x)                              (((0 | (x)) << RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_LSB) & RXDMA_WATCHDOG_TIMEOUT_STATE_0_TO_3_MASK)
#define RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_LSB                      4
#define RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_MSB                      11
#define RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_MASK                     0xff0
#define RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_GET(x)                   (((x) & RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_MASK) >> RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_LSB)
#define RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_SET(x)                   (((0 | (x)) << RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_LSB) & RXDMA_WATCHDOG_TIMEOUT_RING_FETCH_STATE_0_TO_7_MASK)
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_LSB                                      12
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_MSB                                      12
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_MASK                                     0x1000
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_GET(x)                                   (((x) & RXDMA_WATCHDOG_TIMEOUT_STATE_0_MASK) >> RXDMA_WATCHDOG_TIMEOUT_STATE_0_LSB)
#define RXDMA_WATCHDOG_TIMEOUT_STATE_0_SET(x)                                   (((0 | (x)) << RXDMA_WATCHDOG_TIMEOUT_STATE_0_LSB) & RXDMA_WATCHDOG_TIMEOUT_STATE_0_MASK)
#define RXDMA_WATCHDOG_TIMEOUT_MODULE_ID                                        0x4
#define RXDMA_WATCHDOG_TIMEOUT_EVENT_ID                                         0x3

// Module ID : 0x4, Module : RXDMA, Event ID : 0x4, Event : TLV_IS_TYPE_UNKNOWN
#define RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_LSB                                     0
#define RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_MSB                                     4
#define RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_MASK                                    0x1f
#define RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_GET(x)                                  (((x) & RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_MASK) >> RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_LSB)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_SET(x)                                  (((0 | (x)) << RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_LSB) & RXDMA_TLV_IS_TYPE_UNKNOWN_STATE_MASK)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_LSB                                  5
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_MSB                                  8
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_MASK                                 0x1e0
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_GET(x)                               (((x) & RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_MASK) >> RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_SET(x)                               (((0 | (x)) << RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_LSB) & RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_LSB                             9
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_MSB                             12
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_MASK                            0x1e00
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_GET(x)                          (((x) & RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_SET(x)                          (((0 | (x)) << RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_TYPE_UNKNOWN_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_TYPE_UNKNOWN_MODULE_ID                                     0x4
#define RXDMA_TLV_IS_TYPE_UNKNOWN_EVENT_ID                                      0x4

// Module ID : 0x4, Module : RXDMA, Event ID : 0x5, Event : TLV_IS_PPDU_START
#define RXDMA_TLV_IS_PPDU_START_STATE_LSB                                       0
#define RXDMA_TLV_IS_PPDU_START_STATE_MSB                                       4
#define RXDMA_TLV_IS_PPDU_START_STATE_MASK                                      0x1f
#define RXDMA_TLV_IS_PPDU_START_STATE_GET(x)                                    (((x) & RXDMA_TLV_IS_PPDU_START_STATE_MASK) >> RXDMA_TLV_IS_PPDU_START_STATE_LSB)
#define RXDMA_TLV_IS_PPDU_START_STATE_SET(x)                                    (((0 | (x)) << RXDMA_TLV_IS_PPDU_START_STATE_LSB) & RXDMA_TLV_IS_PPDU_START_STATE_MASK)
#define RXDMA_TLV_IS_PPDU_START_TLV_TYPE_LSB                                    5
#define RXDMA_TLV_IS_PPDU_START_TLV_TYPE_MSB                                    8
#define RXDMA_TLV_IS_PPDU_START_TLV_TYPE_MASK                                   0x1e0
#define RXDMA_TLV_IS_PPDU_START_TLV_TYPE_GET(x)                                 (((x) & RXDMA_TLV_IS_PPDU_START_TLV_TYPE_MASK) >> RXDMA_TLV_IS_PPDU_START_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_PPDU_START_TLV_TYPE_SET(x)                                 (((0 | (x)) << RXDMA_TLV_IS_PPDU_START_TLV_TYPE_LSB) & RXDMA_TLV_IS_PPDU_START_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_LSB                               9
#define RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_MSB                               12
#define RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_MASK                              0x1e00
#define RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_GET(x)                            (((x) & RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_SET(x)                            (((0 | (x)) << RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_PPDU_START_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_PPDU_START_MODULE_ID                                       0x4
#define RXDMA_TLV_IS_PPDU_START_EVENT_ID                                        0x5

// Module ID : 0x4, Module : RXDMA, Event ID : 0x6, Event : TLV_IS_PPDU_END
#define RXDMA_TLV_IS_PPDU_END_STATE_LSB                                         0
#define RXDMA_TLV_IS_PPDU_END_STATE_MSB                                         4
#define RXDMA_TLV_IS_PPDU_END_STATE_MASK                                        0x1f
#define RXDMA_TLV_IS_PPDU_END_STATE_GET(x)                                      (((x) & RXDMA_TLV_IS_PPDU_END_STATE_MASK) >> RXDMA_TLV_IS_PPDU_END_STATE_LSB)
#define RXDMA_TLV_IS_PPDU_END_STATE_SET(x)                                      (((0 | (x)) << RXDMA_TLV_IS_PPDU_END_STATE_LSB) & RXDMA_TLV_IS_PPDU_END_STATE_MASK)
#define RXDMA_TLV_IS_PPDU_END_TLV_TYPE_LSB                                      5
#define RXDMA_TLV_IS_PPDU_END_TLV_TYPE_MSB                                      8
#define RXDMA_TLV_IS_PPDU_END_TLV_TYPE_MASK                                     0x1e0
#define RXDMA_TLV_IS_PPDU_END_TLV_TYPE_GET(x)                                   (((x) & RXDMA_TLV_IS_PPDU_END_TLV_TYPE_MASK) >> RXDMA_TLV_IS_PPDU_END_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_PPDU_END_TLV_TYPE_SET(x)                                   (((0 | (x)) << RXDMA_TLV_IS_PPDU_END_TLV_TYPE_LSB) & RXDMA_TLV_IS_PPDU_END_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_LSB                                 9
#define RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_MSB                                 12
#define RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_MASK                                0x1e00
#define RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_GET(x)                              (((x) & RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_SET(x)                              (((0 | (x)) << RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_PPDU_END_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_PPDU_END_MODULE_ID                                         0x4
#define RXDMA_TLV_IS_PPDU_END_EVENT_ID                                          0x6

// Module ID : 0x4, Module : RXDMA, Event ID : 0x7, Event : TLV_IS_MPDU_START
#define RXDMA_TLV_IS_MPDU_START_STATE_LSB                                       0
#define RXDMA_TLV_IS_MPDU_START_STATE_MSB                                       4
#define RXDMA_TLV_IS_MPDU_START_STATE_MASK                                      0x1f
#define RXDMA_TLV_IS_MPDU_START_STATE_GET(x)                                    (((x) & RXDMA_TLV_IS_MPDU_START_STATE_MASK) >> RXDMA_TLV_IS_MPDU_START_STATE_LSB)
#define RXDMA_TLV_IS_MPDU_START_STATE_SET(x)                                    (((0 | (x)) << RXDMA_TLV_IS_MPDU_START_STATE_LSB) & RXDMA_TLV_IS_MPDU_START_STATE_MASK)
#define RXDMA_TLV_IS_MPDU_START_TLV_TYPE_LSB                                    5
#define RXDMA_TLV_IS_MPDU_START_TLV_TYPE_MSB                                    8
#define RXDMA_TLV_IS_MPDU_START_TLV_TYPE_MASK                                   0x1e0
#define RXDMA_TLV_IS_MPDU_START_TLV_TYPE_GET(x)                                 (((x) & RXDMA_TLV_IS_MPDU_START_TLV_TYPE_MASK) >> RXDMA_TLV_IS_MPDU_START_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_MPDU_START_TLV_TYPE_SET(x)                                 (((0 | (x)) << RXDMA_TLV_IS_MPDU_START_TLV_TYPE_LSB) & RXDMA_TLV_IS_MPDU_START_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_LSB                               9
#define RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_MSB                               12
#define RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_MASK                              0x1e00
#define RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_GET(x)                            (((x) & RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_SET(x)                            (((0 | (x)) << RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_MPDU_START_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_MPDU_START_MODULE_ID                                       0x4
#define RXDMA_TLV_IS_MPDU_START_EVENT_ID                                        0x7

// Module ID : 0x4, Module : RXDMA, Event ID : 0x8, Event : TLV_IS_MPDU_END
#define RXDMA_TLV_IS_MPDU_END_STATE_LSB                                         0
#define RXDMA_TLV_IS_MPDU_END_STATE_MSB                                         4
#define RXDMA_TLV_IS_MPDU_END_STATE_MASK                                        0x1f
#define RXDMA_TLV_IS_MPDU_END_STATE_GET(x)                                      (((x) & RXDMA_TLV_IS_MPDU_END_STATE_MASK) >> RXDMA_TLV_IS_MPDU_END_STATE_LSB)
#define RXDMA_TLV_IS_MPDU_END_STATE_SET(x)                                      (((0 | (x)) << RXDMA_TLV_IS_MPDU_END_STATE_LSB) & RXDMA_TLV_IS_MPDU_END_STATE_MASK)
#define RXDMA_TLV_IS_MPDU_END_TLV_TYPE_LSB                                      5
#define RXDMA_TLV_IS_MPDU_END_TLV_TYPE_MSB                                      8
#define RXDMA_TLV_IS_MPDU_END_TLV_TYPE_MASK                                     0x1e0
#define RXDMA_TLV_IS_MPDU_END_TLV_TYPE_GET(x)                                   (((x) & RXDMA_TLV_IS_MPDU_END_TLV_TYPE_MASK) >> RXDMA_TLV_IS_MPDU_END_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_MPDU_END_TLV_TYPE_SET(x)                                   (((0 | (x)) << RXDMA_TLV_IS_MPDU_END_TLV_TYPE_LSB) & RXDMA_TLV_IS_MPDU_END_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_LSB                                 9
#define RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_MSB                                 12
#define RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_MASK                                0x1e00
#define RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_GET(x)                              (((x) & RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_SET(x)                              (((0 | (x)) << RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_MPDU_END_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_MPDU_END_MODULE_ID                                         0x4
#define RXDMA_TLV_IS_MPDU_END_EVENT_ID                                          0x8

// Module ID : 0x4, Module : RXDMA, Event ID : 0x9, Event : TLV_IS_MSDU_START
#define RXDMA_TLV_IS_MSDU_START_STATE_LSB                                       0
#define RXDMA_TLV_IS_MSDU_START_STATE_MSB                                       4
#define RXDMA_TLV_IS_MSDU_START_STATE_MASK                                      0x1f
#define RXDMA_TLV_IS_MSDU_START_STATE_GET(x)                                    (((x) & RXDMA_TLV_IS_MSDU_START_STATE_MASK) >> RXDMA_TLV_IS_MSDU_START_STATE_LSB)
#define RXDMA_TLV_IS_MSDU_START_STATE_SET(x)                                    (((0 | (x)) << RXDMA_TLV_IS_MSDU_START_STATE_LSB) & RXDMA_TLV_IS_MSDU_START_STATE_MASK)
#define RXDMA_TLV_IS_MSDU_START_TLV_TYPE_LSB                                    5
#define RXDMA_TLV_IS_MSDU_START_TLV_TYPE_MSB                                    8
#define RXDMA_TLV_IS_MSDU_START_TLV_TYPE_MASK                                   0x1e0
#define RXDMA_TLV_IS_MSDU_START_TLV_TYPE_GET(x)                                 (((x) & RXDMA_TLV_IS_MSDU_START_TLV_TYPE_MASK) >> RXDMA_TLV_IS_MSDU_START_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_MSDU_START_TLV_TYPE_SET(x)                                 (((0 | (x)) << RXDMA_TLV_IS_MSDU_START_TLV_TYPE_LSB) & RXDMA_TLV_IS_MSDU_START_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_LSB                               9
#define RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_MSB                               12
#define RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_MASK                              0x1e00
#define RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_GET(x)                            (((x) & RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_SET(x)                            (((0 | (x)) << RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_MSDU_START_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_MSDU_START_MODULE_ID                                       0x4
#define RXDMA_TLV_IS_MSDU_START_EVENT_ID                                        0x9

// Module ID : 0x4, Module : RXDMA, Event ID : 0xa, Event : TLV_IS_MSDU_END
#define RXDMA_TLV_IS_MSDU_END_STATE_LSB                                         0
#define RXDMA_TLV_IS_MSDU_END_STATE_MSB                                         4
#define RXDMA_TLV_IS_MSDU_END_STATE_MASK                                        0x1f
#define RXDMA_TLV_IS_MSDU_END_STATE_GET(x)                                      (((x) & RXDMA_TLV_IS_MSDU_END_STATE_MASK) >> RXDMA_TLV_IS_MSDU_END_STATE_LSB)
#define RXDMA_TLV_IS_MSDU_END_STATE_SET(x)                                      (((0 | (x)) << RXDMA_TLV_IS_MSDU_END_STATE_LSB) & RXDMA_TLV_IS_MSDU_END_STATE_MASK)
#define RXDMA_TLV_IS_MSDU_END_TLV_TYPE_LSB                                      5
#define RXDMA_TLV_IS_MSDU_END_TLV_TYPE_MSB                                      8
#define RXDMA_TLV_IS_MSDU_END_TLV_TYPE_MASK                                     0x1e0
#define RXDMA_TLV_IS_MSDU_END_TLV_TYPE_GET(x)                                   (((x) & RXDMA_TLV_IS_MSDU_END_TLV_TYPE_MASK) >> RXDMA_TLV_IS_MSDU_END_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_MSDU_END_TLV_TYPE_SET(x)                                   (((0 | (x)) << RXDMA_TLV_IS_MSDU_END_TLV_TYPE_LSB) & RXDMA_TLV_IS_MSDU_END_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_LSB                                 9
#define RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_MSB                                 12
#define RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_MASK                                0x1e00
#define RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_GET(x)                              (((x) & RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_SET(x)                              (((0 | (x)) << RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_MSDU_END_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_MSDU_END_MODULE_ID                                         0x4
#define RXDMA_TLV_IS_MSDU_END_EVENT_ID                                          0xa

// Module ID : 0x4, Module : RXDMA, Event ID : 0xb, Event : TLV_IS_RX_ATTENTION
#define RXDMA_TLV_IS_RX_ATTENTION_STATE_LSB                                     0
#define RXDMA_TLV_IS_RX_ATTENTION_STATE_MSB                                     4
#define RXDMA_TLV_IS_RX_ATTENTION_STATE_MASK                                    0x1f
#define RXDMA_TLV_IS_RX_ATTENTION_STATE_GET(x)                                  (((x) & RXDMA_TLV_IS_RX_ATTENTION_STATE_MASK) >> RXDMA_TLV_IS_RX_ATTENTION_STATE_LSB)
#define RXDMA_TLV_IS_RX_ATTENTION_STATE_SET(x)                                  (((0 | (x)) << RXDMA_TLV_IS_RX_ATTENTION_STATE_LSB) & RXDMA_TLV_IS_RX_ATTENTION_STATE_MASK)
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_LSB                                  5
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_MSB                                  8
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_MASK                                 0x1e0
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_GET(x)                               (((x) & RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_MASK) >> RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_SET(x)                               (((0 | (x)) << RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_LSB) & RXDMA_TLV_IS_RX_ATTENTION_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_LSB                             9
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_MSB                             12
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_MASK                            0x1e00
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_GET(x)                          (((x) & RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_SET(x)                          (((0 | (x)) << RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_RX_ATTENTION_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_RX_ATTENTION_MODULE_ID                                     0x4
#define RXDMA_TLV_IS_RX_ATTENTION_EVENT_ID                                      0xb

// Module ID : 0x4, Module : RXDMA, Event ID : 0xc, Event : TLV_IS_RX_HEADER
#define RXDMA_TLV_IS_RX_HEADER_STATE_LSB                                        0
#define RXDMA_TLV_IS_RX_HEADER_STATE_MSB                                        4
#define RXDMA_TLV_IS_RX_HEADER_STATE_MASK                                       0x1f
#define RXDMA_TLV_IS_RX_HEADER_STATE_GET(x)                                     (((x) & RXDMA_TLV_IS_RX_HEADER_STATE_MASK) >> RXDMA_TLV_IS_RX_HEADER_STATE_LSB)
#define RXDMA_TLV_IS_RX_HEADER_STATE_SET(x)                                     (((0 | (x)) << RXDMA_TLV_IS_RX_HEADER_STATE_LSB) & RXDMA_TLV_IS_RX_HEADER_STATE_MASK)
#define RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_LSB                                     5
#define RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_MSB                                     8
#define RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_MASK                                    0x1e0
#define RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_GET(x)                                  (((x) & RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_MASK) >> RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_SET(x)                                  (((0 | (x)) << RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_LSB) & RXDMA_TLV_IS_RX_HEADER_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_LSB                                9
#define RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_MSB                                12
#define RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_MASK                               0x1e00
#define RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_GET(x)                             (((x) & RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_SET(x)                             (((0 | (x)) << RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_RX_HEADER_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_RX_HEADER_MODULE_ID                                        0x4
#define RXDMA_TLV_IS_RX_HEADER_EVENT_ID                                         0xc

// Module ID : 0x4, Module : RXDMA, Event ID : 0xd, Event : TLV_IS_RX_PACKET
#define RXDMA_TLV_IS_RX_PACKET_STATE_LSB                                        0
#define RXDMA_TLV_IS_RX_PACKET_STATE_MSB                                        4
#define RXDMA_TLV_IS_RX_PACKET_STATE_MASK                                       0x1f
#define RXDMA_TLV_IS_RX_PACKET_STATE_GET(x)                                     (((x) & RXDMA_TLV_IS_RX_PACKET_STATE_MASK) >> RXDMA_TLV_IS_RX_PACKET_STATE_LSB)
#define RXDMA_TLV_IS_RX_PACKET_STATE_SET(x)                                     (((0 | (x)) << RXDMA_TLV_IS_RX_PACKET_STATE_LSB) & RXDMA_TLV_IS_RX_PACKET_STATE_MASK)
#define RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_LSB                                     5
#define RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_MSB                                     8
#define RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_MASK                                    0x1e0
#define RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_GET(x)                                  (((x) & RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_MASK) >> RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_SET(x)                                  (((0 | (x)) << RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_LSB) & RXDMA_TLV_IS_RX_PACKET_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_LSB                                9
#define RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_MSB                                12
#define RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_MASK                               0x1e00
#define RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_GET(x)                             (((x) & RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_SET(x)                             (((0 | (x)) << RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_RX_PACKET_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_RX_PACKET_MODULE_ID                                        0x4
#define RXDMA_TLV_IS_RX_PACKET_EVENT_ID                                         0xd

// Module ID : 0x4, Module : RXDMA, Event ID : 0xe, Event : TLV_IS_FRAGINFO
#define RXDMA_TLV_IS_FRAGINFO_STATE_LSB                                         0
#define RXDMA_TLV_IS_FRAGINFO_STATE_MSB                                         4
#define RXDMA_TLV_IS_FRAGINFO_STATE_MASK                                        0x1f
#define RXDMA_TLV_IS_FRAGINFO_STATE_GET(x)                                      (((x) & RXDMA_TLV_IS_FRAGINFO_STATE_MASK) >> RXDMA_TLV_IS_FRAGINFO_STATE_LSB)
#define RXDMA_TLV_IS_FRAGINFO_STATE_SET(x)                                      (((0 | (x)) << RXDMA_TLV_IS_FRAGINFO_STATE_LSB) & RXDMA_TLV_IS_FRAGINFO_STATE_MASK)
#define RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_LSB                                      5
#define RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_MSB                                      8
#define RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_MASK                                     0x1e0
#define RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_GET(x)                                   (((x) & RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_MASK) >> RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_LSB)
#define RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_SET(x)                                   (((0 | (x)) << RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_LSB) & RXDMA_TLV_IS_FRAGINFO_TLV_TYPE_MASK)
#define RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_LSB                                 9
#define RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_MSB                                 12
#define RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_MASK                                0x1e00
#define RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_GET(x)                              (((x) & RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_MASK) >> RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_LSB)
#define RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_SET(x)                              (((0 | (x)) << RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_LSB) & RXDMA_TLV_IS_FRAGINFO_TLV_RING_MASK_MASK)
#define RXDMA_TLV_IS_FRAGINFO_MODULE_ID                                         0x4
#define RXDMA_TLV_IS_FRAGINFO_EVENT_ID                                          0xe

// Module ID : 0x4, Module : RXDMA, Event ID : 0xf, Event : STATE_TLV_START
#define RXDMA_STATE_TLV_START_STATE_LSB                                         0
#define RXDMA_STATE_TLV_START_STATE_MSB                                         4
#define RXDMA_STATE_TLV_START_STATE_MASK                                        0x1f
#define RXDMA_STATE_TLV_START_STATE_GET(x)                                      (((x) & RXDMA_STATE_TLV_START_STATE_MASK) >> RXDMA_STATE_TLV_START_STATE_LSB)
#define RXDMA_STATE_TLV_START_STATE_SET(x)                                      (((0 | (x)) << RXDMA_STATE_TLV_START_STATE_LSB) & RXDMA_STATE_TLV_START_STATE_MASK)
#define RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_LSB                                 5
#define RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_MSB                                 8
#define RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_MASK                                0x1e0
#define RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_GET(x)                              (((x) & RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_MASK) >> RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_LSB)
#define RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_SET(x)                              (((0 | (x)) << RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_LSB) & RXDMA_STATE_TLV_START_TLV_TYPE_NEXT_MASK)
#define RXDMA_STATE_TLV_START_TLV_RING_MASK_LSB                                 9
#define RXDMA_STATE_TLV_START_TLV_RING_MASK_MSB                                 12
#define RXDMA_STATE_TLV_START_TLV_RING_MASK_MASK                                0x1e00
#define RXDMA_STATE_TLV_START_TLV_RING_MASK_GET(x)                              (((x) & RXDMA_STATE_TLV_START_TLV_RING_MASK_MASK) >> RXDMA_STATE_TLV_START_TLV_RING_MASK_LSB)
#define RXDMA_STATE_TLV_START_TLV_RING_MASK_SET(x)                              (((0 | (x)) << RXDMA_STATE_TLV_START_TLV_RING_MASK_LSB) & RXDMA_STATE_TLV_START_TLV_RING_MASK_MASK)
#define RXDMA_STATE_TLV_START_MODULE_ID                                         0x4
#define RXDMA_STATE_TLV_START_EVENT_ID                                          0xf

// Module ID : 0x4, Module : RXDMA, Event ID : 0x10, Event : RING_HW_IDX_OVERWRITE
#define RXDMA_RING_HW_IDX_OVERWRITE_STATE_LSB                                   0
#define RXDMA_RING_HW_IDX_OVERWRITE_STATE_MSB                                   3
#define RXDMA_RING_HW_IDX_OVERWRITE_STATE_MASK                                  0xf
#define RXDMA_RING_HW_IDX_OVERWRITE_STATE_GET(x)                                (((x) & RXDMA_RING_HW_IDX_OVERWRITE_STATE_MASK) >> RXDMA_RING_HW_IDX_OVERWRITE_STATE_LSB)
#define RXDMA_RING_HW_IDX_OVERWRITE_STATE_SET(x)                                (((0 | (x)) << RXDMA_RING_HW_IDX_OVERWRITE_STATE_LSB) & RXDMA_RING_HW_IDX_OVERWRITE_STATE_MASK)
#define RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_LSB                         4
#define RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_MSB                         7
#define RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_MASK                        0xf0
#define RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_GET(x)                      (((x) & RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_MASK) >> RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_LSB)
#define RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_SET(x)                      (((0 | (x)) << RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_LSB) & RXDMA_RING_HW_IDX_OVERWRITE_INTR_RING_LWML0_MASK)
#define RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_LSB                        8
#define RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_MSB                        15
#define RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_MASK                       0xff00
#define RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_GET(x)                     (((x) & RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_MASK) >> RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_LSB)
#define RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_SET(x)                     (((0 | (x)) << RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_LSB) & RXDMA_RING_HW_IDX_OVERWRITE_RING_FETCH_STATE_MASK)
#define RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_LSB                         16
#define RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_MSB                         19
#define RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_MASK                        0xf0000
#define RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_GET(x)                      (((x) & RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_MASK) >> RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_LSB)
#define RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_SET(x)                      (((0 | (x)) << RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_LSB) & RXDMA_RING_HW_IDX_OVERWRITE_MEM_REQ_PENDING_MASK)
#define RXDMA_RING_HW_IDX_OVERWRITE_MODULE_ID                                   0x4
#define RXDMA_RING_HW_IDX_OVERWRITE_EVENT_ID                                    0x10

// Module ID : 0x4, Module : RXDMA, Event ID : 0x11, Event : INTR_RING_LWM
#define RXDMA_INTR_RING_LWM_STATE_LSB                                           0
#define RXDMA_INTR_RING_LWM_STATE_MSB                                           3
#define RXDMA_INTR_RING_LWM_STATE_MASK                                          0xf
#define RXDMA_INTR_RING_LWM_STATE_GET(x)                                        (((x) & RXDMA_INTR_RING_LWM_STATE_MASK) >> RXDMA_INTR_RING_LWM_STATE_LSB)
#define RXDMA_INTR_RING_LWM_STATE_SET(x)                                        (((0 | (x)) << RXDMA_INTR_RING_LWM_STATE_LSB) & RXDMA_INTR_RING_LWM_STATE_MASK)
#define RXDMA_INTR_RING_LWM_INTR_RING_LWM_LSB                                   4
#define RXDMA_INTR_RING_LWM_INTR_RING_LWM_MSB                                   7
#define RXDMA_INTR_RING_LWM_INTR_RING_LWM_MASK                                  0xf0
#define RXDMA_INTR_RING_LWM_INTR_RING_LWM_GET(x)                                (((x) & RXDMA_INTR_RING_LWM_INTR_RING_LWM_MASK) >> RXDMA_INTR_RING_LWM_INTR_RING_LWM_LSB)
#define RXDMA_INTR_RING_LWM_INTR_RING_LWM_SET(x)                                (((0 | (x)) << RXDMA_INTR_RING_LWM_INTR_RING_LWM_LSB) & RXDMA_INTR_RING_LWM_INTR_RING_LWM_MASK)
#define RXDMA_INTR_RING_LWM_RING_FETCH_STATE_LSB                                8
#define RXDMA_INTR_RING_LWM_RING_FETCH_STATE_MSB                                15
#define RXDMA_INTR_RING_LWM_RING_FETCH_STATE_MASK                               0xff00
#define RXDMA_INTR_RING_LWM_RING_FETCH_STATE_GET(x)                             (((x) & RXDMA_INTR_RING_LWM_RING_FETCH_STATE_MASK) >> RXDMA_INTR_RING_LWM_RING_FETCH_STATE_LSB)
#define RXDMA_INTR_RING_LWM_RING_FETCH_STATE_SET(x)                             (((0 | (x)) << RXDMA_INTR_RING_LWM_RING_FETCH_STATE_LSB) & RXDMA_INTR_RING_LWM_RING_FETCH_STATE_MASK)
#define RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_LSB                                 16
#define RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_MSB                                 19
#define RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_MASK                                0xf0000
#define RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_GET(x)                              (((x) & RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_MASK) >> RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_LSB)
#define RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_SET(x)                              (((0 | (x)) << RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_LSB) & RXDMA_INTR_RING_LWM_MEM_REQ_PENDING_MASK)
#define RXDMA_INTR_RING_LWM_MODULE_ID                                           0x4
#define RXDMA_INTR_RING_LWM_EVENT_ID                                            0x11

// Module ID : 0x4, Module : RXDMA, Event ID : 0x12, Event : RING_STOP_ACK
#define RXDMA_RING_STOP_ACK_RING_FETCH_STATE_LSB                                0
#define RXDMA_RING_STOP_ACK_RING_FETCH_STATE_MSB                                7
#define RXDMA_RING_STOP_ACK_RING_FETCH_STATE_MASK                               0xff
#define RXDMA_RING_STOP_ACK_RING_FETCH_STATE_GET(x)                             (((x) & RXDMA_RING_STOP_ACK_RING_FETCH_STATE_MASK) >> RXDMA_RING_STOP_ACK_RING_FETCH_STATE_LSB)
#define RXDMA_RING_STOP_ACK_RING_FETCH_STATE_SET(x)                             (((0 | (x)) << RXDMA_RING_STOP_ACK_RING_FETCH_STATE_LSB) & RXDMA_RING_STOP_ACK_RING_FETCH_STATE_MASK)
#define RXDMA_RING_STOP_ACK_RING_ENABLE_LSB                                     8
#define RXDMA_RING_STOP_ACK_RING_ENABLE_MSB                                     11
#define RXDMA_RING_STOP_ACK_RING_ENABLE_MASK                                    0xf00
#define RXDMA_RING_STOP_ACK_RING_ENABLE_GET(x)                                  (((x) & RXDMA_RING_STOP_ACK_RING_ENABLE_MASK) >> RXDMA_RING_STOP_ACK_RING_ENABLE_LSB)
#define RXDMA_RING_STOP_ACK_RING_ENABLE_SET(x)                                  (((0 | (x)) << RXDMA_RING_STOP_ACK_RING_ENABLE_LSB) & RXDMA_RING_STOP_ACK_RING_ENABLE_MASK)
#define RXDMA_RING_STOP_ACK_MODULE_ID                                           0x4
#define RXDMA_RING_STOP_ACK_EVENT_ID                                            0x12

// Module ID : 0x5, Module : OLE, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                          0
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                          3
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                         0xf
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                       (((x) & OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                       (((0 | (x)) << OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & OLE_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                          4
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                          11
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                         0xff0
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                       (((x) & OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                       (((0 | (x)) << OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & OLE_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                             12
#define OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                             19
#define OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                            0xff000
#define OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                          (((x) & OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                          (((0 | (x)) << OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & OLE_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define OLE_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                                0x5
#define OLE_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                                 0x0

// Module ID : 0x5, Module : OLE, Event ID : 0x1, Event : EVENT_COLLISION
#define OLE_EVENT_COLLISION_RESERVED_LSB                                        0
#define OLE_EVENT_COLLISION_RESERVED_MSB                                        19
#define OLE_EVENT_COLLISION_RESERVED_MASK                                       0xfffff
#define OLE_EVENT_COLLISION_RESERVED_GET(x)                                     (((x) & OLE_EVENT_COLLISION_RESERVED_MASK) >> OLE_EVENT_COLLISION_RESERVED_LSB)
#define OLE_EVENT_COLLISION_RESERVED_SET(x)                                     (((0 | (x)) << OLE_EVENT_COLLISION_RESERVED_LSB) & OLE_EVENT_COLLISION_RESERVED_MASK)
#define OLE_EVENT_COLLISION_MODULE_ID                                           0x5
#define OLE_EVENT_COLLISION_EVENT_ID                                            0x1

// Module ID : 0x5, Module : OLE, Event ID : 0x2, Event : EVENT_ERROR
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_LSB                        0
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_MSB                        7
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_MASK                       0xff
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_GET(x)                     (((x) & OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_MASK) >> OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_LSB)
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_SET(x)                     (((0 | (x)) << OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_LSB) & OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_23_16_MASK)
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_LSB                        8
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_MSB                        13
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_MASK                       0x3f00
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_GET(x)                     (((x) & OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_MASK) >> OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_LSB)
#define OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_SET(x)                     (((0 | (x)) << OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_LSB) & OLE_EVENT_ERROR_CRYPTO_OLE_RX_TLV_DATA_31_26_MASK)
#define OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_LSB                        14
#define OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_MSB                        14
#define OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_MASK                       0x4000
#define OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_GET(x)                     (((x) & OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_MASK) >> OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_LSB)
#define OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_SET(x)                     (((0 | (x)) << OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_LSB) & OLE_EVENT_ERROR_OLE_TX_TLV_LENGTH_TOO_HIGH_P_MASK)
#define OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB                  15
#define OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_MSB                  15
#define OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK                 0x8000
#define OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_GET(x)               (((x) & OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK) >> OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB)
#define OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_SET(x)               (((0 | (x)) << OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB) & OLE_EVENT_ERROR_OLE_RX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK)
#define OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB                  16
#define OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_MSB                  16
#define OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK                 0x10000
#define OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_GET(x)               (((x) & OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK) >> OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB)
#define OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_SET(x)               (((0 | (x)) << OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_LSB) & OLE_EVENT_ERROR_OLE_TX_WATCH_DOG_TIMEOUT_ERR_INT_P_MASK)
#define OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_LSB                 17
#define OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_MSB                 17
#define OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_MASK                0x20000
#define OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_GET(x)              (((x) & OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_MASK) >> OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_LSB)
#define OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_SET(x)              (((0 | (x)) << OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_LSB) & OLE_EVENT_ERROR_OLE_TX_OUT_OF_ORDER_FES_SETUP_RECVD_MASK)
#define OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_LSB                      18
#define OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_MSB                      18
#define OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_MASK                     0x40000
#define OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_GET(x)                   (((x) & OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_MASK) >> OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_LSB)
#define OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_SET(x)                   (((0 | (x)) << OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_LSB) & OLE_EVENT_ERROR_OLE_TX_REQD_TLVS_NOT_RCVD_INTR_MASK)
#define OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_LSB                             19
#define OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_MSB                             19
#define OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_MASK                            0x80000
#define OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_GET(x)                          (((x) & OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_MASK) >> OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_LSB)
#define OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_SET(x)                          (((0 | (x)) << OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_LSB) & OLE_EVENT_ERROR_OLE_TX_TLV_ABORT_RCVD_P_MASK)
#define OLE_EVENT_ERROR_MODULE_ID                                               0x5
#define OLE_EVENT_ERROR_EVENT_ID                                                0x2

// Module ID : 0x5, Module : OLE, Event ID : 0x3, Event : TX_BAD_FRAME_RECVD
#define OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_LSB                        0
#define OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_MSB                        0
#define OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_MASK                       0x1
#define OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_GET(x)                     (((x) & OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_SET(x)                     (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_WEP_KEY_TYPE_ERROR_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_LSB                         1
#define OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_MSB                         1
#define OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_MASK                        0x2
#define OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_GET(x)                      (((x) & OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_SET(x)                      (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_AMSDU_FRAME_ERROR_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_LSB                           2
#define OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_MSB                           2
#define OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_MASK                          0x4
#define OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_GET(x)                        (((x) & OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_SET(x)                        (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_PN_BITMAP_ERROR_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_LSB                      3
#define OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_MSB                      3
#define OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_MASK                     0x8
#define OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_GET(x)                   (((x) & OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_SET(x)                   (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_SEQ_NUM_BITMAP_ERROR_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_LSB                       4
#define OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_MSB                       4
#define OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_MASK                      0x10
#define OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_GET(x)                    (((x) & OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_SET(x)                    (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_INCOMPLETE_VLAN_LLC_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_LSB                               5
#define OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_MSB                               5
#define OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_MASK                              0x20
#define OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_GET(x)                            (((x) & OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_SET(x)                            (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_UNKNOWN_LLC_MASK)
#define OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_LSB                             6
#define OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_MSB                             6
#define OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_MASK                            0x40
#define OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_GET(x)                          (((x) & OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_MASK) >> OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_LSB)
#define OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_SET(x)                          (((0 | (x)) << OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_LSB) & OLE_TX_BAD_FRAME_RECVD_TX_ILLEGAL_FRAME_MASK)
#define OLE_TX_BAD_FRAME_RECVD_MODULE_ID                                        0x5
#define OLE_TX_BAD_FRAME_RECVD_EVENT_ID                                         0x3

// Module ID : 0x5, Module : OLE, Event ID : 0x4, Event : TX_FES_SETUP_RECVD
#define OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_LSB                                 0
#define OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_MSB                                 5
#define OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_MASK                                0x3f
#define OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_GET(x)                              (((x) & OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_SET(x)                              (((0 | (x)) << OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_LSB) & OLE_TX_FES_SETUP_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_LSB                     6
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_MSB                     6
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_MASK                    0x40
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_GET(x)                  (((x) & OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_MASK) >> OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_LSB)
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_SET(x)                  (((0 | (x)) << OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_LSB) & OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_DONE_MASK)
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_LSB                    7
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_MSB                    7
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_MASK                   0x80
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_GET(x)                 (((x) & OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_MASK) >> OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_LSB)
#define OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_SET(x)                 (((0 | (x)) << OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_LSB) & OLE_TX_FES_SETUP_RECVD_TX_FES_SETUP_DECODE_VALID_MASK)
#define OLE_TX_FES_SETUP_RECVD_MODULE_ID                                        0x5
#define OLE_TX_FES_SETUP_RECVD_EVENT_ID                                         0x4

// Module ID : 0x5, Module : OLE, Event ID : 0x5, Event : TX_QUEUE_EXT_RECVD
#define OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_LSB                                 0
#define OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_MSB                                 5
#define OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_MASK                                0x3f
#define OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_GET(x)                              (((x) & OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_SET(x)                              (((0 | (x)) << OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_LSB) & OLE_TX_QUEUE_EXT_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_LSB                 6
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_MSB                 6
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_MASK                0x40
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_GET(x)              (((x) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_MASK) >> OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_LSB)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_SET(x)              (((0 | (x)) << OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_LSB) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER2_DECODE_VALID_MASK)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_LSB                 7
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_MSB                 7
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_MASK                0x80
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_GET(x)              (((x) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_MASK) >> OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_LSB)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_SET(x)              (((0 | (x)) << OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_LSB) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER1_DECODE_VALID_MASK)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_LSB                 8
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_MSB                 8
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_MASK                0x100
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_GET(x)              (((x) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_MASK) >> OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_LSB)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_SET(x)              (((0 | (x)) << OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_LSB) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_USER0_DECODE_VALID_MASK)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_LSB                        9
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_MSB                        9
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_MASK                       0x200
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_GET(x)                     (((x) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_MASK) >> OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_LSB)
#define OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_SET(x)                     (((0 | (x)) << OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_LSB) & OLE_TX_QUEUE_EXT_RECVD_QUEUE_EXT_DECODE_DONE_MASK)
#define OLE_TX_QUEUE_EXT_RECVD_MODULE_ID                                        0x5
#define OLE_TX_QUEUE_EXT_RECVD_EVENT_ID                                         0x5

// Module ID : 0x5, Module : OLE, Event ID : 0x6, Event : TX_PEER_ENTRY_RECVD
#define OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_LSB                                0
#define OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_MSB                                5
#define OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_MASK                               0x3f
#define OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_GET(x)                             (((x) & OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_SET(x)                             (((0 | (x)) << OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_LSB) & OLE_TX_PEER_ENTRY_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_LSB               6
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_MSB               6
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_MASK              0x40
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_GET(x)            (((x) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_MASK) >> OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_LSB)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_SET(x)            (((0 | (x)) << OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_LSB) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER2_DECODE_VALID_MASK)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_LSB               7
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_MSB               7
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_MASK              0x80
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_GET(x)            (((x) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_MASK) >> OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_LSB)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_SET(x)            (((0 | (x)) << OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_LSB) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER1_DECODE_VALID_MASK)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_LSB               8
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_MSB               8
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_MASK              0x100
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_GET(x)            (((x) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_MASK) >> OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_LSB)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_SET(x)            (((0 | (x)) << OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_LSB) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_USER0_DECODE_VALID_MASK)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_LSB                      9
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_MSB                      9
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_MASK                     0x200
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_GET(x)                   (((x) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_MASK) >> OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_LSB)
#define OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_SET(x)                   (((0 | (x)) << OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_LSB) & OLE_TX_PEER_ENTRY_RECVD_PEER_ENTRY_DECODE_DONE_MASK)
#define OLE_TX_PEER_ENTRY_RECVD_MODULE_ID                                       0x5
#define OLE_TX_PEER_ENTRY_RECVD_EVENT_ID                                        0x6

// Module ID : 0x5, Module : OLE, Event ID : 0x7, Event : TX_MPDU_START_RECVD
#define OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_LSB                                0
#define OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_MSB                                5
#define OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_MASK                               0x3f
#define OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_GET(x)                             (((x) & OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_SET(x)                             (((0 | (x)) << OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_LSB) & OLE_TX_MPDU_START_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_LSB            6
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_MSB            6
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_MASK           0x40
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_GET(x)         (((x) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_MASK) >> OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_LSB)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_LSB) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER2_DECODE_VALID_MASK)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_LSB            7
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_MSB            7
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_MASK           0x80
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_GET(x)         (((x) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_MASK) >> OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_LSB)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_LSB) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER1_DECODE_VALID_MASK)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_LSB            8
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_MSB            8
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_MASK           0x100
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_GET(x)         (((x) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_MASK) >> OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_LSB)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_LSB) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_USER0_DECODE_VALID_MASK)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_LSB                   9
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_MSB                   9
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_MASK                  0x200
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_GET(x)                (((x) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_MASK) >> OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_LSB)
#define OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_SET(x)                (((0 | (x)) << OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_LSB) & OLE_TX_MPDU_START_RECVD_TX_MPDU_START_DECODE_DONE_MASK)
#define OLE_TX_MPDU_START_RECVD_MODULE_ID                                       0x5
#define OLE_TX_MPDU_START_RECVD_EVENT_ID                                        0x7

// Module ID : 0x5, Module : OLE, Event ID : 0x8, Event : TX_MSDU_START_RECVD
#define OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_LSB                                0
#define OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_MSB                                5
#define OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_MASK                               0x3f
#define OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_GET(x)                             (((x) & OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_SET(x)                             (((0 | (x)) << OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_LSB) & OLE_TX_MSDU_START_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_LSB            6
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_MSB            6
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_MASK           0x40
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_GET(x)         (((x) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_MASK) >> OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_LSB)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_LSB) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER2_DECODE_VALID_MASK)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_LSB            7
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_MSB            7
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_MASK           0x80
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_GET(x)         (((x) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_MASK) >> OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_LSB)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_LSB) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER1_DECODE_VALID_MASK)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_LSB            8
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_MSB            8
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_MASK           0x100
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_GET(x)         (((x) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_MASK) >> OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_LSB)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_SET(x)         (((0 | (x)) << OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_LSB) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_USER0_DECODE_VALID_MASK)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_LSB                   9
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_MSB                   9
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_MASK                  0x200
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_GET(x)                (((x) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_MASK) >> OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_LSB)
#define OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_SET(x)                (((0 | (x)) << OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_LSB) & OLE_TX_MSDU_START_RECVD_TX_MSDU_START_DECODE_DONE_MASK)
#define OLE_TX_MSDU_START_RECVD_MODULE_ID                                       0x5
#define OLE_TX_MSDU_START_RECVD_EVENT_ID                                        0x8

// Module ID : 0x5, Module : OLE, Event ID : 0x9, Event : TX_MSDU_DATA_RECVD
#define OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_LSB                                 0
#define OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_MSB                                 5
#define OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_MASK                                0x3f
#define OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_GET(x)                              (((x) & OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_SET(x)                              (((0 | (x)) << OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_LSB) & OLE_TX_MSDU_DATA_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_LSB                   6
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_MSB                   6
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_MASK                  0x40
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_GET(x)                (((x) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_MASK) >> OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_LSB)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_SET(x)                (((0 | (x)) << OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_LSB) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER2_DECODE_VALID_MASK)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_LSB                   7
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_MSB                   7
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_MASK                  0x80
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_GET(x)                (((x) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_MASK) >> OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_LSB)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_SET(x)                (((0 | (x)) << OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_LSB) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER1_DECODE_VALID_MASK)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_LSB                   8
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_MSB                   8
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_MASK                  0x100
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_GET(x)                (((x) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_MASK) >> OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_LSB)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_SET(x)                (((0 | (x)) << OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_LSB) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_USER0_DECODE_VALID_MASK)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_LSB                         9
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_MSB                         9
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_MASK                        0x200
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_GET(x)                      (((x) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_MASK) >> OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_LSB)
#define OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_SET(x)                      (((0 | (x)) << OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_LSB) & OLE_TX_MSDU_DATA_RECVD_TX_DATA_DECODE_VALID_MASK)
#define OLE_TX_MSDU_DATA_RECVD_MODULE_ID                                        0x5
#define OLE_TX_MSDU_DATA_RECVD_EVENT_ID                                         0x9

// Module ID : 0x5, Module : OLE, Event ID : 0xa, Event : TX_MSDU_END_RECVD
#define OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_LSB                                  0
#define OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_MSB                                  5
#define OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_MASK                                 0x3f
#define OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_GET(x)                               (((x) & OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_SET(x)                               (((0 | (x)) << OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_LSB) & OLE_TX_MSDU_END_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_LSB                6
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_MSB                6
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_MASK               0x40
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_GET(x)             (((x) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_MASK) >> OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_LSB)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_LSB) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER2_DECODE_VALID_MASK)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_LSB                7
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_MSB                7
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_MASK               0x80
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_GET(x)             (((x) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_MASK) >> OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_LSB)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_LSB) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER1_DECODE_VALID_MASK)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_LSB                8
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_MSB                8
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_MASK               0x100
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_GET(x)             (((x) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_MASK) >> OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_LSB)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_LSB) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_USER0_DECODE_VALID_MASK)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_LSB                       9
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_MSB                       9
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_MASK                      0x200
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_GET(x)                    (((x) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_MASK) >> OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_LSB)
#define OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_SET(x)                    (((0 | (x)) << OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_LSB) & OLE_TX_MSDU_END_RECVD_TX_MSDU_END_DECODE_DONE_MASK)
#define OLE_TX_MSDU_END_RECVD_MODULE_ID                                         0x5
#define OLE_TX_MSDU_END_RECVD_EVENT_ID                                          0xa

// Module ID : 0x5, Module : OLE, Event ID : 0xb, Event : TX_MPDU_END_RECVD
#define OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_LSB                                  0
#define OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_MSB                                  5
#define OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_MASK                                 0x3f
#define OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_GET(x)                               (((x) & OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_MASK) >> OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_LSB)
#define OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_SET(x)                               (((0 | (x)) << OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_LSB) & OLE_TX_MPDU_END_RECVD_OLE_TX_STATE_MASK)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_LSB                6
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_MSB                6
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_MASK               0x40
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_GET(x)             (((x) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_MASK) >> OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_LSB)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_LSB) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER2_DECODE_VALID_MASK)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_LSB                7
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_MSB                7
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_MASK               0x80
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_GET(x)             (((x) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_MASK) >> OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_LSB)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_LSB) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER1_DECODE_VALID_MASK)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_LSB                8
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_MSB                8
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_MASK               0x100
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_GET(x)             (((x) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_MASK) >> OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_LSB)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_SET(x)             (((0 | (x)) << OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_LSB) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_USER0_DECODE_VALID_MASK)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_LSB                       9
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_MSB                       9
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_MASK                      0x200
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_GET(x)                    (((x) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_MASK) >> OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_LSB)
#define OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_SET(x)                    (((0 | (x)) << OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_LSB) & OLE_TX_MPDU_END_RECVD_TX_MPDU_END_DECODE_DONE_MASK)
#define OLE_TX_MPDU_END_RECVD_MODULE_ID                                         0x5
#define OLE_TX_MPDU_END_RECVD_EVENT_ID                                          0xb

// Module ID : 0x5, Module : OLE, Event ID : 0xc, Event : TX_BUFFER_CHAIN_MODE
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_LSB                    0
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_MSB                    0
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_MASK                   0x1
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_GET(x)                 (((x) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_MASK) >> OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_LSB)
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_SET(x)                 (((0 | (x)) << OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_LSB) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_LAST_MSDU_MASK)
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_LSB                   1
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_MSB                   1
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_MASK                  0x2
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_GET(x)                (((x) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_MASK) >> OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_LSB)
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_SET(x)                (((0 | (x)) << OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_LSB) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_FIRST_MSDU_MASK)
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_LSB                   2
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_MSB                   3
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_MASK                  0xc
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_GET(x)                (((x) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_MASK) >> OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_LSB)
#define OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_SET(x)                (((0 | (x)) << OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_LSB) & OLE_TX_BUFFER_CHAIN_MODE_TX_MSDU_START_ENCAP_TYPE_MASK)
#define OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_LSB                             4
#define OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_MSB                             4
#define OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_MASK                            0x10
#define OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_GET(x)                          (((x) & OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_MASK) >> OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_LSB)
#define OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_SET(x)                          (((0 | (x)) << OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_LSB) & OLE_TX_BUFFER_CHAIN_MODE_OLE_TAG_BYPASS_MASK)
#define OLE_TX_BUFFER_CHAIN_MODE_MODULE_ID                                      0x5
#define OLE_TX_BUFFER_CHAIN_MODE_EVENT_ID                                       0xc

// Module ID : 0x5, Module : OLE, Event ID : 0xd, Event : TX_L2_HEADER_PARSING_DONE
#define OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_LSB              0
#define OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_MSB              1
#define OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_MASK             0x3
#define OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_GET(x)           (((x) & OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_MASK) >> OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_LSB)
#define OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_SET(x)           (((0 | (x)) << OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_LSB) & OLE_TX_L2_HEADER_PARSING_DONE_TX_MSDU_START_ENCAP_TYPE_MASK)
#define OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_LSB                      2
#define OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_MSB                      5
#define OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_MASK                     0x3c
#define OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_GET(x)                   (((x) & OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_MASK) >> OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_LSB)
#define OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_SET(x)                   (((0 | (x)) << OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_LSB) & OLE_TX_L2_HEADER_PARSING_DONE_L3_PAYLOAD_VALID_MASK)
#define OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_LSB                   6
#define OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_MSB                   12
#define OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_MASK                  0x1fc0
#define OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_GET(x)                (((x) & OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_MASK) >> OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_LSB)
#define OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_SET(x)                (((0 | (x)) << OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_LSB) & OLE_TX_L2_HEADER_PARSING_DONE_WMAC_HDR_LEN_PARSER_MASK)
#define OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_LSB                  13
#define OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_MSB                  17
#define OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_MASK                 0x3e000
#define OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_GET(x)               (((x) & OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_MASK) >> OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_LSB)
#define OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_SET(x)               (((0 | (x)) << OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_LSB) & OLE_TX_L2_HEADER_PARSING_DONE_DOT11_LLC_HEADER_LEN_MASK)
#define OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_LSB                        18
#define OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_MSB                        18
#define OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_MASK                       0x40000
#define OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_GET(x)                     (((x) & OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_MASK) >> OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_LSB)
#define OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_SET(x)                     (((0 | (x)) << OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_LSB) & OLE_TX_L2_HEADER_PARSING_DONE_L2_PARSER_DONE_MASK)
#define OLE_TX_L2_HEADER_PARSING_DONE_MODULE_ID                                 0x5
#define OLE_TX_L2_HEADER_PARSING_DONE_EVENT_ID                                  0xd

// Module ID : 0x5, Module : OLE, Event ID : 0xe, Event : TX_ENCAPSULATION_DONE
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_LSB                          0
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_MSB                          0
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_MASK                         0x1
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_GET(x)                       (((x) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_MASK) >> OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_LSB)
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_SET(x)                       (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_LSB) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_IS_VALID_MASK)
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_LSB                        1
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_MSB                        1
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_MASK                       0x2
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_GET(x)                     (((x) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_MASK) >> OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_LSB)
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_SET(x)                     (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_LSB) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_D_IS_VALID_MASK)
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_LSB                       2
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_MSB                       2
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_MASK                      0x4
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_GET(x)                    (((x) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_MASK) >> OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_LSB)
#define OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_SET(x)                    (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_LSB) & OLE_TX_ENCAPSULATION_DONE_TX_DATA_2D_IS_VALID_MASK)
#define OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_LSB                         3
#define OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_MSB                         16
#define OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_MASK                        0x1fff8
#define OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_GET(x)                      (((x) & OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_MASK) >> OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_LSB)
#define OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_SET(x)                      (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_LSB) & OLE_TX_ENCAPSULATION_DONE_L3_PAYLOAD_LENGTH_MASK)
#define OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_LSB                                17
#define OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_MSB                                17
#define OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_MASK                               0x20000
#define OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_GET(x)                             (((x) & OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_MASK) >> OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_LSB)
#define OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_SET(x)                             (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_LSB) & OLE_TX_ENCAPSULATION_DONE_ENCAP_DONE_MASK)
#define OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_LSB                        18
#define OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_MSB                        18
#define OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_MASK                       0x40000
#define OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_GET(x)                     (((x) & OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_MASK) >> OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_LSB)
#define OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_SET(x)                     (((0 | (x)) << OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_LSB) & OLE_TX_ENCAPSULATION_DONE_RECVD_PAYLOAD_DONE_MASK)
#define OLE_TX_ENCAPSULATION_DONE_MODULE_ID                                     0x5
#define OLE_TX_ENCAPSULATION_DONE_EVENT_ID                                      0xe

// Module ID : 0x5, Module : OLE, Event ID : 0xf, Event : TX_DATA_FRAME_WRITTEN_TO_FIFO
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_LSB                  0
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_MSB                  1
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_MASK                 0x3
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_GET(x)               (((x) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_MASK) >> OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_LSB)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_SET(x)               (((0 | (x)) << OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_LSB) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_AMSDU_PAD_LENGTH_MASK)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_LSB                  2
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_MSB                  15
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_MASK                 0xfffc
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_GET(x)               (((x) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_MASK) >> OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_LSB)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_SET(x)               (((0 | (x)) << OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_LSB) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MSDU_DATA_LENGTH_MASK)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_LSB               16
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_MSB               16
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_MASK              0x10000
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_GET(x)            (((x) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_MASK) >> OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_LSB)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_SET(x)            (((0 | (x)) << OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_LSB) & OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_BYTE_ALIGNED_DONE_D_MASK)
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_MODULE_ID                             0x5
#define OLE_TX_DATA_FRAME_WRITTEN_TO_FIFO_EVENT_ID                              0xf

// Module ID : 0x5, Module : OLE, Event ID : 0x10, Event : TX_MPDU_HDR_LEN_OVERWRITTEN
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_LSB                        0
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_MSB                        6
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_MASK                       0x7f
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_GET(x)                     (((x) & OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_MASK) >> OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_LSB)
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_SET(x)                     (((0 | (x)) << OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_LSB) & OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MPDU_HDR_LEN_MASK)
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_LSB                7
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_MSB                7
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_MASK               0x80
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_GET(x)             (((x) & OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_MASK) >> OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_LSB)
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_SET(x)             (((0 | (x)) << OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_LSB) & OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_OVERWRITE_MPDU_START_MASK)
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_MODULE_ID                               0x5
#define OLE_TX_MPDU_HDR_LEN_OVERWRITTEN_EVENT_ID                                0x10

// Module ID : 0x5, Module : OLE, Event ID : 0x11, Event : TX_IP_CHECKSUM_OVERWRITTEN
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_LSB                          0
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_MSB                          15
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_MASK                         0xffff
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_GET(x)                       (((x) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_MASK) >> OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_LSB)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_SET(x)                       (((0 | (x)) << OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_LSB) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_IP_CHECKSUM_MASK)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_LSB       16
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_MSB       16
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_MASK      0x10000
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_GET(x)    (((x) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_MASK) >> OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_LSB)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_SET(x)    (((0 | (x)) << OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_LSB) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_TX_MSDU_START_IPV4_CHECKSUM_EN_MASK)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_LSB                           17
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_MSB                           17
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_MASK                          0x20000
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_GET(x)                        (((x) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_MASK) >> OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_LSB)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_SET(x)                        (((0 | (x)) << OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_LSB) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_IPV4_PROTO_MASK)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_LSB                  18
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_MSB                  18
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_MASK                 0x40000
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_GET(x)               (((x) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_MASK) >> OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_LSB)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_SET(x)               (((0 | (x)) << OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_LSB) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_OVERWRITE_IP_CHKSUM_MASK)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_LSB                 19
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_MSB                 19
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_MASK                0x80000
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_GET(x)              (((x) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_MASK) >> OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_LSB)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_SET(x)              (((0 | (x)) << OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_LSB) & OLE_TX_IP_CHECKSUM_OVERWRITTEN_L3_CHKSUM_REPLACE_EN_MASK)
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_MODULE_ID                                0x5
#define OLE_TX_IP_CHECKSUM_OVERWRITTEN_EVENT_ID                                 0x11

// Module ID : 0x5, Module : OLE, Event ID : 0x12, Event : TX_IP_TOT_LEN_OVERWRITTEN
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_LSB                0
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_MSB                15
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_MASK               0xffff
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_GET(x)             (((x) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_MASK) >> OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_LSB)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_SET(x)             (((0 | (x)) << OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_LSB) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_STAR_IP_LENGTH_MASK)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_LSB              16
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_MSB              16
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_MASK             0x10000
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_GET(x)           (((x) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_MASK) >> OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_LSB)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_SET(x)           (((0 | (x)) << OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_LSB) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TX_MSDU_START_TSO_ENABLE_MASK)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_LSB                                17
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_MSB                                17
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_MASK                               0x20000
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_GET(x)                             (((x) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_MASK) >> OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_LSB)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_SET(x)                             (((0 | (x)) << OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_LSB) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_TSO_EN_MASK)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_LSB                  18
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_MSB                  18
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_MASK                 0x40000
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_GET(x)               (((x) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_MASK) >> OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_LSB)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_SET(x)               (((0 | (x)) << OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_LSB) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_OVERWRITE_IP_TOT_LEN_MASK)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_LSB                 19
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_MSB                 19
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_MASK                0x80000
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_GET(x)              (((x) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_MASK) >> OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_LSB)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_SET(x)              (((0 | (x)) << OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_LSB) & OLE_TX_IP_TOT_LEN_OVERWRITTEN_IP_TOT_LEN_REPLACE_EN_MASK)
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_MODULE_ID                                 0x5
#define OLE_TX_IP_TOT_LEN_OVERWRITTEN_EVENT_ID                                  0x12

// Module ID : 0x5, Module : OLE, Event ID : 0x13, Event : TX_IP_IDENTIFICATION_OVERWRITTEN
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_LSB 0
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_MSB 15
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_MASK 0xffff
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_GET(x) (((x) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_MASK) >> OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_LSB)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_SET(x) (((0 | (x)) << OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_LSB) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_TX_MSDU_START_IP_IDENTIFICATION_MASK)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_LSB                     16
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_MSB                     16
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_MASK                    0x10000
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_GET(x)                  (((x) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_MASK) >> OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_LSB)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_SET(x)                  (((0 | (x)) << OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_LSB) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV6_PROTO_MASK)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_LSB                     17
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_MSB                     17
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_MASK                    0x20000
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_GET(x)                  (((x) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_MASK) >> OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_LSB)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_SET(x)                  (((0 | (x)) << OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_LSB) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IPV4_PROTO_MASK)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_LSB    18
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_MSB    18
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_MASK   0x40000
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_GET(x) (((x) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_MASK) >> OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_LSB)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_SET(x) (((0 | (x)) << OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_LSB) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_OVERWRITE_IP_IDENTIFICATION_MASK)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_LSB   19
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_MSB   19
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_MASK  0x80000
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_GET(x) (((x) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_MASK) >> OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_LSB)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_SET(x) (((0 | (x)) << OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_LSB) & OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_IP_IDENTIFICATION_REPLACE_EN_MASK)
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_MODULE_ID                          0x5
#define OLE_TX_IP_IDENTIFICATION_OVERWRITTEN_EVENT_ID                           0x13

// Module ID : 0x5, Module : OLE, Event ID : 0x14, Event : TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_LSB 0
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_MSB 15
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_MASK 0xffff
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_GET(x) (((x) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_SET(x) (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_LSB) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_15_0_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB             16
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_MSB             16
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK            0x10000
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_GET(x)          (((x) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_SET(x)          (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_LSB      17
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_MSB      17
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_MASK     0x20000
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_GET(x)   (((x) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_SET(x)   (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_LSB) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER1_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_LSB     18
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_MSB     18
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_MASK    0x40000
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_GET(x)  (((x) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_SET(x)  (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_LSB) & OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN1_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_MODULE_ID                          0x5
#define OLE_TX_TCP_SEQ_NUM_WORD1_OVERWRITTEN_EVENT_ID                           0x14

// Module ID : 0x5, Module : OLE, Event ID : 0x15, Event : TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_LSB 0
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_MSB 15
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_MASK 0xffff
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_GET(x) (((x) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_SET(x) (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_LSB) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TX_MSDU_START_TCP_SEQ_NUMBER_31_16_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB             16
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_MSB             16
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK            0x10000
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_GET(x)          (((x) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_SET(x)          (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_LSB) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_PROTO_EXTENDED_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_LSB      17
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_MSB      17
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_MASK     0x20000
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_GET(x)   (((x) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_SET(x)   (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_LSB) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_OVERWRITE_TCP_SEQ_NUMBER2_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_LSB     18
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_MSB     18
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_MASK    0x40000
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_GET(x)  (((x) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_MASK) >> OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_LSB)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_SET(x)  (((0 | (x)) << OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_LSB) & OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_TCP_SEQ_NUMBER_REPLACE_EN2_MASK)
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_MODULE_ID                          0x5
#define OLE_TX_TCP_SEQ_NUM_WORD2_OVERWRITTEN_EVENT_ID                           0x15

// Module ID : 0x5, Module : OLE, Event ID : 0x16, Event : TX_TCP_FLAGS_OVERWRITTEN
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_LSB                 0
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MSB                 8
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK                0x1ff
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_GET(x)              (((x) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK) >> OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_LSB)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_SET(x)              (((0 | (x)) << OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_LSB) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_LSB            9
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_MSB            17
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_MASK           0x3fe00
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_GET(x)         (((x) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_MASK) >> OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_LSB)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_SET(x)         (((0 | (x)) << OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_LSB) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TX_MSDU_START_TCP_FLAG_MASK_MASK)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_LSB                    18
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_MSB                    18
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_MASK                   0x40000
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_GET(x)                 (((x) & OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_MASK) >> OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_LSB)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_SET(x)                 (((0 | (x)) << OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_LSB) & OLE_TX_TCP_FLAGS_OVERWRITTEN_OVERWRITE_TCP_FLAGS_MASK)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_LSB                   19
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_MSB                   19
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_MASK                  0x80000
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_GET(x)                (((x) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_MASK) >> OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_LSB)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_SET(x)                (((0 | (x)) << OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_LSB) & OLE_TX_TCP_FLAGS_OVERWRITTEN_TCP_FLAGS_REPLACE_EN_MASK)
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_MODULE_ID                                  0x5
#define OLE_TX_TCP_FLAGS_OVERWRITTEN_EVENT_ID                                   0x16

// Module ID : 0x5, Module : OLE, Event ID : 0x17, Event : TX_L4_CHECKSUM_OVERWRITTEN
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_LSB                    0
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_MSB                    15
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_MASK                   0xffff
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_GET(x)                 (((x) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_MASK) >> OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_LSB)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_SET(x)                 (((0 | (x)) << OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_LSB) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_COMPUTED_CHECKSUM_MASK)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_LSB                         16
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_MSB                         16
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_MASK                        0x10000
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_GET(x)                      (((x) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_MASK) >> OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_LSB)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_SET(x)                      (((0 | (x)) << OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_LSB) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_EN_MASK)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_LSB           17
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_MSB           17
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_MASK          0x20000
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_GET(x)        (((x) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_MASK) >> OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_LSB)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_SET(x)        (((0 | (x)) << OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_LSB) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_CHECKSUM_COMPUTED_EXTENDED_MASK)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_LSB                  18
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_MSB                  18
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_MASK                 0x40000
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_GET(x)               (((x) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_MASK) >> OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_LSB)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_SET(x)               (((0 | (x)) << OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_LSB) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_OVERWRITE_L4_CHKSUM_MASK)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_LSB                 19
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_MSB                 19
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_MASK                0x80000
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_GET(x)              (((x) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_MASK) >> OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_LSB)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_SET(x)              (((0 | (x)) << OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_LSB) & OLE_TX_L4_CHECKSUM_OVERWRITTEN_L4_CHKSUM_REPLACE_EN_MASK)
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_MODULE_ID                                0x5
#define OLE_TX_L4_CHECKSUM_OVERWRITTEN_EVENT_ID                                 0x17

// Module ID : 0x5, Module : OLE, Event ID : 0x18, Event : TX_COMMAND_FIFO_WRITTEN
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_LSB                     0
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_MSB                     11
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_MASK                    0xfff
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_GET(x)                  (((x) & OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_MASK) >> OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_LSB)
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_SET(x)                  (((0 | (x)) << OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_LSB) & OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_DATA_MASK)
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_LSB                          12
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_MSB                          12
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_MASK                         0x1000
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_GET(x)                       (((x) & OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_MASK) >> OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_LSB)
#define OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_SET(x)                       (((0 | (x)) << OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_LSB) & OLE_TX_COMMAND_FIFO_WRITTEN_CMD_FIFO_WRITE_MASK)
#define OLE_TX_COMMAND_FIFO_WRITTEN_MODULE_ID                                   0x5
#define OLE_TX_COMMAND_FIFO_WRITTEN_EVENT_ID                                    0x18

// Module ID : 0x5, Module : OLE, Event ID : 0x19, Event : TX_SHORT_FRAME_RECVD
#define OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_LSB                       0
#define OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_MSB                       0
#define OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_MASK                      0x1
#define OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_GET(x)                    (((x) & OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_MASK) >> OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_LSB)
#define OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_SET(x)                    (((0 | (x)) << OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_LSB) & OLE_TX_SHORT_FRAME_RECVD_TX_DATA_DECODE_VALID_MASK)
#define OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_LSB                           1
#define OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_MSB                           1
#define OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_MASK                          0x2
#define OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_GET(x)                        (((x) & OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_MASK) >> OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_LSB)
#define OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_SET(x)                        (((0 | (x)) << OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_LSB) & OLE_TX_SHORT_FRAME_RECVD_L2_PARSER_DONE_D_MASK)
#define OLE_TX_SHORT_FRAME_RECVD_MODULE_ID                                      0x5
#define OLE_TX_SHORT_FRAME_RECVD_EVENT_ID                                       0x19

// Module ID : 0x5, Module : OLE, Event ID : 0x20, Event : RXOLE_EVENT_WMAC_PARSER_ERR
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_LSB                             0
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_MSB                             0
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_MASK                            0x1
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_GET(x)                          (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_VERSION_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_LSB                           1
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_MSB                           2
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_MASK                          0x6
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_GET(x)                        (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FRAMETYPE_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_LSB                             3
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_MSB                             6
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_MASK                            0x78
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_GET(x)                          (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_SUBTYPE_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_LSB                                7
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_MSB                                7
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_MASK                               0x80
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_GET(x)                             (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_SET(x)                             (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_TODS_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_LSB                              8
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_MSB                              8
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_MASK                             0x100
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_GET(x)                           (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_FROMDS_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_LSB                            9
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_MSB                            9
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_MASK                           0x200
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_GET(x)                         (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_SET(x)                         (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MOREFRAG_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_LSB                                 10
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_MSB                                 10
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_MASK                                0x400
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_GET(x)                              (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_SET(x)                              (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WEP_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_LSB                               11
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_MSB                               11
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_MASK                              0x800
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_GET(x)                            (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ORDER_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_LSB                         12
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_MSB                         12
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_MASK                        0x1000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_GET(x)                      (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_AMSDU_FRAME_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_LSB                              13
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_MSB                              13
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_MASK                             0x2000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_GET(x)                           (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_IV_LEN_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_LSB                             14
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_MSB                             14
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_MASK                            0x4000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_GET(x)                          (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ICV_LEN_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_LSB            15
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_MSB            15
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_MASK           0x8000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_GET(x)         (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_SET(x)         (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_INCOMPLETE_VLAN_LLC_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_LSB                    16
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_MSB                    16
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_MASK                   0x10000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_GET(x)                 (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_UNKNOWN_LLC_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_LSB                       17
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_MSB                       17
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_MASK                      0x20000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_GET(x)                    (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_INCOMPLETE_IV_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_LSB                       18
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_MSB                       18
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_MASK                      0x40000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_GET(x)                    (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_ILLEGAL_FRAME_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_LSB                   19
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_MSB                   19
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_MASK                  0x80000
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_GET(x)                (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_SET(x)                (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_ERR_WMAC_PARSER_ERROR_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_MODULE_ID                               0x5
#define OLE_RXOLE_EVENT_WMAC_PARSER_ERR_EVENT_ID                                0x20

// Module ID : 0x5, Module : OLE, Event ID : 0x21, Event : RXOLE_EVENT_ETH_PARSER_ERR
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_LSB                      0
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_MSB                      0
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_MASK                     0x1
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_GET(x)                   (((x) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_UNKNOWN_LLC_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_LSB                       1
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_MSB                       1
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_MASK                      0x2
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_GET(x)                    (((x) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_VLAN_LE_18_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_LSB                   2
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_MSB                   2
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_MASK                  0x4
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_GET(x)                (((x) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_SET(x)                (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_NON_VLAN_LE_14_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_LSB                          3
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_MSB                          3
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_MASK                         0x8
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_GET(x)                       (((x) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_SET(x)                       (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_VLAN_TAGGED_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_LSB                     4
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_MSB                     7
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_MASK                    0xf0
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_GET(x)                  (((x) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_SET(x)                  (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_ERR_ETH_PARSER_STATE_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_MODULE_ID                                0x5
#define OLE_RXOLE_EVENT_ETH_PARSER_ERR_EVENT_ID                                 0x21

// Module ID : 0x5, Module : OLE, Event ID : 0x22, Event : RXOLE_EVENT_MSDU_LEN_ERR
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_LSB                                 0
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_MSB                                 16
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_MASK                                0x1ffff
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_GET(x)                              (((x) & OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_MASK) >> OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_LSB)
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_SET(x)                              (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_LSB) & OLE_RXOLE_EVENT_MSDU_LEN_ERR_SF_LEN_MASK)
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_LSB                        17
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_MSB                        18
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_MASK                       0x60000
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_GET(x)                     (((x) & OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_MASK) >> OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_LSB)
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_LSB) & OLE_RXOLE_EVENT_MSDU_LEN_ERR_WMAC_HDR_IV_PAD_MASK)
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_MODULE_ID                                  0x5
#define OLE_RXOLE_EVENT_MSDU_LEN_ERR_EVENT_ID                                   0x22

// Module ID : 0x5, Module : OLE, Event ID : 0x23, Event : RXOLE_EVENT_PPDU_START_RCVD
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_LSB                          0
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_MSB                          4
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_MASK                         0x1f
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_GET(x)                       (((x) & OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_SET(x)                       (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_LSB                              5
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_MSB                              5
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_MASK                             0x20
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_GET(x)                           (((x) & OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_MASK) >> OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_LSB) & OLE_RXOLE_EVENT_PPDU_START_RCVD_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_LSB                               6
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_MSB                               6
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_MASK                              0x40
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_GET(x)                            (((x) & OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_MASK) >> OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_LSB) & OLE_RXOLE_EVENT_PPDU_START_RCVD_FULL1_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_LSB                               7
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_MSB                               11
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_MASK                              0xf80
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_GET(x)                            (((x) & OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_MASK) >> OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_LSB) & OLE_RXOLE_EVENT_PPDU_START_RCVD_STATE_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_MODULE_ID                               0x5
#define OLE_RXOLE_EVENT_PPDU_START_RCVD_EVENT_ID                                0x23

// Module ID : 0x5, Module : OLE, Event ID : 0x24, Event : RXOLE_EVENT_MPDU_PCU_START_RCVD
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_LSB      0
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_MSB      0
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_MASK     0x1
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_GET(x)   (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_SET(x)   (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DIRECTED_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_LSB   1
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_MSB   1
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_MASK  0x2
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MCAST_BCAST_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_LSB      2
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_MSB      2
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_MASK     0x4
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_GET(x)   (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_SET(x)   (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FRAGMENT_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_LSB    3
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_MSB    4
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_MASK   0x18
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_DECAP_TYPE_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB 5
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_MSB 5
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK 0x20
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_LSB     6
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_MSB     6
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_MASK    0x40
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_GET(x)  (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_NULL_DATA_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_LSB     7
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_MSB     7
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_MASK    0x80
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_GET(x)  (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_CTRL_TYPE_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_LSB     8
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_MSB     8
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_MASK    0x100
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_GET(x)  (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_MGMT_TYPE_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_LSB    9
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_MSB    9
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_MASK   0x200
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_FIRST_MPDU_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_LSB  10
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_MSB  11
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_MASK 0xc00
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_KEY_ID_OCTET_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_LSB 12
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_MSB 12
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_MASK 0x1000
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_STRIP_VLAN_DECAP_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_LSB 13
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_MSB 13
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_MASK 0x2000
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_RX_INSERT_VLAN_TAG_PADDING_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB  14
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_MSB  17
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK 0x3c000
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK) >> OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB) & OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK)
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_MODULE_ID                           0x5
#define OLE_RXOLE_EVENT_MPDU_PCU_START_RCVD_EVENT_ID                            0x24

// Module ID : 0x5, Module : OLE, Event ID : 0x25, Event : RXOLE_EVENT_MPDU_PKT_RCVD
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_LSB                       0
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_MSB                       13
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_MASK                      0x3fff
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_GET(x)                    (((x) & OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_MASK) >> OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_LSB)
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_LSB) & OLE_RXOLE_EVENT_MPDU_PKT_RCVD_PCU_OLE_RX_DATA_MASK)
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_MODULE_ID                                 0x5
#define OLE_RXOLE_EVENT_MPDU_PKT_RCVD_EVENT_ID                                  0x25

// Module ID : 0x5, Module : OLE, Event ID : 0x26, Event : RXOLE_EVENT_ATTENTION_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_LSB                   0
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_MSB                   4
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_MASK                  0x1f
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_GET(x)                (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_SET(x)                (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_LSB                       5
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_MSB                       5
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_MASK                      0x20
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_GET(x)                    (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_LSB                        6
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_MSB                        6
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_MASK                       0x40
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_GET(x)                     (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_LSB                        7
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_MSB                        7
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_MASK                       0x80
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_GET(x)                     (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_AMSDU_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_LSB   8
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_MSB   8
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_MASK  0x100
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MSDU_DONE_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_LSB     9
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_MSB     9
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_MASK    0x200
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_GET(x)  (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FCS_ERR_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_LSB 10
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_MSB 10
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_MASK 0x400
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DECRYPT_ERR_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_LSB 11
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_MSB 11
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_MASK 0x800
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TKIP_MIC_ERR_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_LSB 12
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_MSB 12
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_MASK 0x1000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_MPDU_LENGTH_ERR_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_LSB   13
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_MSB   13
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_MASK  0x2000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_LAST_MPDU_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_LSB    14
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_MSB    14
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_MASK   0x4000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_DIRECTED_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_LSB 15
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_MSB 15
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_MASK 0x8000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_ENCRYPT_REQUIRED_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_LSB 16
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_MSB 16
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_MASK 0x10000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_OTHER_MSDU_ERR_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_LSB  17
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_MSB  17
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_MASK 0x20000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_FIRST_MPDU_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_LSB 18
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_MSB 18
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_MASK 0x40000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_TCP_UDP_CHKSUM_FAIL_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_LSB 19
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_MSB 19
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_MASK 0x80000
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_GET(x) (((x) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_MASK) >> OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_LSB)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_LSB) & OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_RX_ATTENTION_NEW_IP_CHKSUM_FAIL_MASK)
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_MODULE_ID                        0x5
#define OLE_RXOLE_EVENT_ATTENTION_WR_BUF1_DONE_EVENT_ID                         0x26

// Module ID : 0x5, Module : OLE, Event ID : 0x27, Event : RXOLE_EVENT_L4_HDR_DONE
#define OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_LSB                              0
#define OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_MSB                              4
#define OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_MASK                             0x1f
#define OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_GET(x)                           (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB            5
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MSB            5
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK           0x20
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_GET(x)         (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_SET(x)         (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB            6
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MSB            6
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK           0x40
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_GET(x)         (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_SET(x)         (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_LSB                               7
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_MSB                               7
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_MASK                              0x80
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_GET(x)                            (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PROTO_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_LSB                               8
#define OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_MSB                               8
#define OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_MASK                              0x100
#define OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_GET(x)                            (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_UDP_PROTO_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_LSB                             9
#define OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_MSB                             9
#define OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_MASK                            0x200
#define OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_GET(x)                          (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_IP_FRAG_PKT_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_LSB                               10
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_MSB                               18
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_MASK                              0x7fc00
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_GET(x)                            (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_FLAGS_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_LSB                        19
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_MSB                        19
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_MASK                       0x80000
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_GET(x)                     (((x) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_MASK) >> OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_LSB)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_LSB) & OLE_RXOLE_EVENT_L4_HDR_DONE_TCP_PAYLOAD_ZERO_MASK)
#define OLE_RXOLE_EVENT_L4_HDR_DONE_MODULE_ID                                   0x5
#define OLE_RXOLE_EVENT_L4_HDR_DONE_EVENT_ID                                    0x27

// Module ID : 0x5, Module : OLE, Event ID : 0x28, Event : RXOLE_EVENT_WMAC_PARSER_DONE
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_LSB                            0
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_MSB                            1
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_MASK                           0x3
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_GET(x)                         (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_SET(x)                         (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_VERSION_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_LSB                          2
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_MSB                          3
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_MASK                         0xc
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_GET(x)                       (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_SET(x)                       (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FRAMETYPE_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_LSB                            4
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_MSB                            7
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_MASK                           0xf0
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_GET(x)                         (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_SET(x)                         (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_SUBTYPE_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_LSB                               8
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_MSB                               8
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_MASK                              0x100
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_GET(x)                            (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_SET(x)                            (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_TODS_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_LSB                             9
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_MSB                             9
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_MASK                            0x200
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_GET(x)                          (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_FROMDS_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_LSB                           10
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_MSB                           10
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_MASK                          0x400
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_GET(x)                        (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREFRAG_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_LSB                              11
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_MSB                              11
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_MASK                             0x800
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_GET(x)                           (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_RETRY_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_LSB                           12
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_MSB                           12
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_MASK                          0x1000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_GET(x)                        (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_POWERMGT_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_LSB                           13
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_MSB                           13
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_MASK                          0x2000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_GET(x)                        (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MOREDATA_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_LSB                                14
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_MSB                                14
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_MASK                               0x4000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_GET(x)                             (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_SET(x)                             (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WEP_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_LSB                              15
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_MSB                              15
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_MASK                             0x8000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_GET(x)                           (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ORDER_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_LSB                              16
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_MSB                              16
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_MASK                             0x10000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_GET(x)                           (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_AMSDU_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_LSB                             17
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_MSB                             17
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_MASK                            0x20000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_GET(x)                          (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_IV_LEN_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_LSB                            18
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_MSB                            18
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_MASK                           0x40000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_GET(x)                         (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_SET(x)                         (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_ICV_LEN_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_LSB                  19
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_MSB                  19
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_MASK                 0x80000
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_GET(x)               (((x) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_MASK) >> OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_LSB)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_SET(x)               (((0 | (x)) << OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_LSB) & OLE_RXOLE_EVENT_WMAC_PARSER_DONE_WMAC_PARSER_ERROR_MASK)
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_MODULE_ID                              0x5
#define OLE_RXOLE_EVENT_WMAC_PARSER_DONE_EVENT_ID                               0x28

// Module ID : 0x5, Module : OLE, Event ID : 0x29, Event : RXOLE_EVENT_DYN_DECAP_TURNED_OFF
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_LSB     0
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_MSB     0
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_MASK    0x1
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_GET(x)  (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DIRECTED_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_LSB  1
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_MSB  1
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_MASK 0x2
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MCAST_BCAST_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_LSB     2
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_MSB     2
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_MASK    0x4
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_GET(x)  (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_FRAGMENT_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_LSB   3
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_MSB   4
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_MASK  0x18
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_DECAP_TYPE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB 5
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_MSB 5
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK 0x20
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_PHY_DATA_TYPE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_LSB    6
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_MSB    6
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_MASK   0x40
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_NULL_DATA_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_LSB    7
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_MSB    7
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_MASK   0x80
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_CTRL_TYPE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_LSB    8
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_MSB    8
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_MASK   0x100
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_MGMT_TYPE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB 9
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_MSB 12
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK 0x1e00
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_RX_MPDU_PCU_START_ENCRYPT_TYPE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_LSB                     13
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_MSB                     13
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_MASK                    0x2000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_GET(x)                  (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_SET(x)                  (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_BYPASS_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_LSB     14
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_MSB     14
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_MASK    0x4000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_GET(x)  (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ENABLE_PE_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_LSB 15
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_MSB 15
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_MASK 0x8000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_GET(x) (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_OLE_DECAP_CONFIG_ONLY_DIRECTED_MCAST_BCAST_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_LSB           16
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_MSB           16
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_MASK          0x10000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_GET(x)        (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_SET(x)        (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_UNKNOWN_LLC_DECAP_EN_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_LSB                  17
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_MSB                  17
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_MASK                 0x20000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_GET(x)               (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_SET(x)               (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_ILLEGAL_FRAME_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_LSB              18
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_MSB              18
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_MASK             0x40000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_GET(x)           (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_SET(x)           (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WEP_SET_NO_CIPHER_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_LSB         19
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_MSB         19
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_MASK        0x80000
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_GET(x)      (((x) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_MASK) >> OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_LSB)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_SET(x)      (((0 | (x)) << OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_LSB) & OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_WMAC_L3_PAYLOAD_LENGTH_MASK)
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_MODULE_ID                          0x5
#define OLE_RXOLE_EVENT_DYN_DECAP_TURNED_OFF_EVENT_ID                           0x29

// Module ID : 0x5, Module : OLE, Event ID : 0x2a, Event : RXOLE_EVENT_ETH_PARSER_DONE
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_LSB                       0
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_MSB                       13
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_MASK                      0x3fff
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_GET(x)                    (((x) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_EACH_MSDU_LEN_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_LSB                    14
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_MSB                    14
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_MASK                   0x4000
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_GET(x)                 (((x) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_ERROR_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_LSB                         15
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_MSB                         15
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_MASK                        0x8000
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_GET(x)                      (((x) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_VLAN_TAGGED_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_LSB                    16
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_MSB                    19
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_MASK                   0xf0000
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_GET(x)                 (((x) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_MASK) >> OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_LSB)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_LSB) & OLE_RXOLE_EVENT_ETH_PARSER_DONE_ETH_PARSER_STATE_MASK)
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_MODULE_ID                               0x5
#define OLE_RXOLE_EVENT_ETH_PARSER_DONE_EVENT_ID                                0x2a

// Module ID : 0x5, Module : OLE, Event ID : 0x2b, Event : RXOLE_EVENT_HDR_WR_BUF0_DONE
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_LSB               0
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_MSB               7
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_MASK              0xff
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_GET(x)            (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_SET(x)            (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MIN_MSDU_LEN_HDR_LEN_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_LSB                    8
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_MSB                    9
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_MASK                   0x300
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_GET(x)                 (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_WMAC_HDR_IV_PAD_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_MODULE_ID                              0x5
#define OLE_RXOLE_EVENT_HDR_WR_BUF0_DONE_EVENT_ID                               0x2b

// Module ID : 0x5, Module : OLE, Event ID : 0x2c, Event : RXOLE_EVENT_PPDU_START_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB                  0
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_MSB                  4
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK                 0x1f
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_GET(x)               (((x) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_SET(x)               (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_LSB                      5
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_MSB                      5
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_MASK                     0x20
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_GET(x)                   (((x) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_LSB                       6
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_MSB                       6
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_MASK                      0x40
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_GET(x)                    (((x) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_LSB     8
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_MSB     11
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_MASK    0xf00
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_GET(x)  (((x) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_MASK) >> OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_LSB) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_RX_PPDU_START_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_LSB                       12
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_MSB                       16
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_MASK                      0x1f000
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_GET(x)                    (((x) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_LSB) & OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_MODULE_ID                       0x5
#define OLE_RXOLE_EVENT_PPDU_START_WR_BUF1_DONE_EVENT_ID                        0x2c

// Module ID : 0x5, Module : OLE, Event ID : 0x2d, Event : RXOLE_EVENT_HDR_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_LSB                         0
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_MSB                         4
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_MASK                        0x1f
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_GET(x)                      (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_LSB                             5
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_MSB                             5
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_MASK                            0x20
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_GET(x)                          (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_SET(x)                          (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_LSB                              6
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_MSB                              6
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_MASK                             0x40
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_GET(x)                           (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_SET(x)                           (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB        7
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB        7
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK       0x80
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x)     (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x)     (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_LSB                8
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_MSB                11
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_MASK               0xf00
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_GET(x)             (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_SET(x)             (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_RX_HEADER_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_LSB               12
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_MSB               19
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_MASK              0xff000
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_GET(x)            (((x) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_MASK) >> OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_LSB)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_SET(x)            (((0 | (x)) << OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_LSB) & OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MIN_MSDU_LEN_HDR_LEN_MASK)
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_MODULE_ID                              0x5
#define OLE_RXOLE_EVENT_HDR_WR_BUF1_DONE_EVENT_ID                               0x2d

// Module ID : 0x5, Module : OLE, Event ID : 0x2e, Event : RXOLE_EVENT_MPDU_START_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB                  0
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_MSB                  4
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK                 0x1f
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_GET(x)               (((x) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_SET(x)               (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_LSB                      5
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_MSB                      5
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_MASK                     0x20
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_GET(x)                   (((x) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_LSB                       6
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_MSB                       6
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_MASK                      0x40
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_GET(x)                    (((x) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_LSB     8
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_MSB     11
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_MASK    0xf00
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_GET(x)  (((x) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_MASK) >> OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_LSB) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_RX_MPDU_START_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_LSB                       12
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_MSB                       16
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_MASK                      0x1f000
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_GET(x)                    (((x) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_LSB) & OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_MODULE_ID                       0x5
#define OLE_RXOLE_EVENT_MPDU_START_WR_BUF1_DONE_EVENT_ID                        0x2e

// Module ID : 0x5, Module : OLE, Event ID : 0x2f, Event : RXOLE_EVENT_MSDU_START_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_LSB                  0
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_MSB                  4
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_MASK                 0x1f
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_GET(x)               (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_SET(x)               (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_LSB                      5
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_MSB                      5
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_MASK                     0x20
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_GET(x)                   (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_LSB                       6
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_MSB                       6
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_MASK                      0x40
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_GET(x)                    (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_LSB 7
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_MSB 7
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_MASK 0x80
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DA_IS_BCAST_MCAST_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_LSB     8
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_MSB     11
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_MASK    0xf00
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_GET(x)  (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB 12
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MSB 12
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK 0x1000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV4_PROTO_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB 13
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MSB 13
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK 0x2000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IPV6_PROTO_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_LSB 14
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_MSB 14
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_MASK 0x4000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_PROTO_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_LSB 15
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_MSB 15
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_MASK 0x8000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_UDP_PROTO_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_LSB   16
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_MSB   16
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_MASK  0x10000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_IP_FRAG_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_LSB 17
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_MSB 17
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_MASK 0x20000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_TCP_ONLY_ACK_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_LSB 18
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_MSB 19
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_MASK 0xc0000
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_MASK) >> OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_LSB)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_LSB) & OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_RX_MSDU_START_NEW_DECAP_FORMAT_MASK)
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_MODULE_ID                       0x5
#define OLE_RXOLE_EVENT_MSDU_START_WR_BUF1_DONE_EVENT_ID                        0x2f

// Module ID : 0x5, Module : OLE, Event ID : 0x30, Event : RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_LSB            0
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_MSB            4
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_MASK           0x1f
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_GET(x)         (((x) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_SET(x)         (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB  5
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MSB  5
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK 0x20
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_GET(x) (((x) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_LSB           6
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_MSB           14
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_MASK          0x7fc0
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_GET(x)        (((x) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_SET(x)        (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_LSB) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_ETH_HDR_LEN_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_LSB                 15
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_MSB                 19
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_MASK                0xf8000
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_GET(x)              (((x) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_SET(x)              (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_LSB) & OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_MODULE_ID                 0x5
#define OLE_RXOLE_EVENT_DECAP_TO_ETH_HDR_WR_BUF1_DONE_EVENT_ID                  0x30

// Module ID : 0x5, Module : OLE, Event ID : 0x31, Event : RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_LSB          0
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_MSB          4
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_MASK         0x1f
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_GET(x)       (((x) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_SET(x)       (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB 5
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MSB 5
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK 0x20
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_GET(x) (((x) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_LSB) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_TARGET_HEADER_PUSHED_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_LSB       6
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_MSB       12
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_MASK      0x1fc0
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_GET(x)    (((x) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_SET(x)    (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_LSB) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_NWIFI_HDR_LEN_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_LSB               13
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_MSB               17
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_MASK              0x3e000
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_GET(x)            (((x) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_SET(x)            (((0 | (x)) << OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_LSB) & OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_MODULE_ID               0x5
#define OLE_RXOLE_EVENT_DECAP_TO_NWIFI_HDR_WR_BUF1_DONE_EVENT_ID                0x31

// Module ID : 0x5, Module : OLE, Event ID : 0x32, Event : RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_LSB                 0
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_MSB                 4
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_MASK                0x1f
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_GET(x)              (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_SET(x)              (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_LSB                     5
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_MSB                     5
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_MASK                    0x20
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_GET(x)                  (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_SET(x)                  (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_LSB                      6
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_MSB                      6
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_MASK                     0x40
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_GET(x)                   (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB 7
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB 7
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK 0x80
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_LSB   8
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_MSB   11
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_MASK  0xf00
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_RX_MSDU_PACKET_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_LSB                      12
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_MSB                      16
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_MASK                     0x1f000
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_GET(x)                   (((x) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_SET(x)                   (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_LSB) & OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_MODULE_ID                      0x5
#define OLE_RXOLE_EVENT_MSDU_PACKET_WR_BUF1_DONE_EVENT_ID                       0x32

// Module ID : 0x5, Module : OLE, Event ID : 0x33, Event : RXOLE_EVENT_MSDU_END_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_LSB                    0
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_MSB                    4
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_MASK                   0x1f
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_GET(x)                 (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_LSB                        5
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_MSB                        5
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_MASK                       0x20
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_GET(x)                     (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_LSB                         6
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_MSB                         6
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_MASK                        0x40
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_GET(x)                      (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB   7
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB   7
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK  0x80
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_LSB         8
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_MSB         11
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_MASK        0xf00
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_GET(x)      (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_SET(x)      (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_LSB 12
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_MSB 12
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_MASK 0x1000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_MSDU_LIMIT_ERROR_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_LSB  13
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_MSB  13
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_MASK 0x2000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LRO_ELIGIBLE_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_LSB     14
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_MSB     14
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_MASK    0x4000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_GET(x)  (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_SET(x)  (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_LAST_MSDU_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_LSB    15
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_MSB    15
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_MASK   0x8000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_FIRST_MSDU_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_LSB 16
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_MSB 16
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_MASK 0x10000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_PRE_DELIM_ERR_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_LSB 17
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_MSB 19
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_MASK 0xe0000
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_GET(x) (((x) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_MASK) >> OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_LSB)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_LSB) & OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_RX_MSDU_END_NEW_L3_HEADER_PADDING_MASK)
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_MODULE_ID                         0x5
#define OLE_RXOLE_EVENT_MSDU_END_WR_BUF1_DONE_EVENT_ID                          0x33

// Module ID : 0x5, Module : OLE, Event ID : 0x34, Event : RXOLE_EVENT_TLV_TERM_RCVD
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_LSB                            0
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_MSB                            4
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_MASK                           0x1f
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_GET(x)                         (((x) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_SET(x)                         (((0 | (x)) << OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_LSB                                5
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_MSB                                5
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_MASK                               0x20
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_GET(x)                             (((x) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_MASK) >> OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_SET(x)                             (((0 | (x)) << OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_LSB) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_LSB                                 6
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_MSB                                 6
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_MASK                                0x40
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_GET(x)                              (((x) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_MASK) >> OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_LSB)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_SET(x)                              (((0 | (x)) << OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_LSB) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_FULL1_MASK)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_LSB                        7
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_MSB                        7
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_MASK                       0x80
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_GET(x)                     (((x) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_MASK) >> OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_LSB)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_LSB) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_RX_TLV_ABORT_P_MASK)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_LSB                                 8
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_MSB                                 12
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_MASK                                0x1f00
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_GET(x)                              (((x) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_MASK) >> OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_LSB)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_SET(x)                              (((0 | (x)) << OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_LSB) & OLE_RXOLE_EVENT_TLV_TERM_RCVD_STATE_MASK)
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_MODULE_ID                                 0x5
#define OLE_RXOLE_EVENT_TLV_TERM_RCVD_EVENT_ID                                  0x34

// Module ID : 0x5, Module : OLE, Event ID : 0x35, Event : RXOLE_EVENT_MPDU_END_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB                    0
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_MSB                    4
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK                   0x1f
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_GET(x)                 (((x) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_LSB                        5
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_MSB                        5
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_MASK                       0x20
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_GET(x)                     (((x) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_LSB                         6
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_MSB                         6
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_MASK                        0x40
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_GET(x)                      (((x) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB   7
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB   7
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK  0x80
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x) (((x) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_LSB         8
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_MSB         11
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_MASK        0xf00
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_GET(x)      (((x) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_MASK) >> OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_SET(x)      (((0 | (x)) << OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_LSB) & OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_RX_MPDU_END_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_MODULE_ID                         0x5
#define OLE_RXOLE_EVENT_MPDU_END_WR_BUF1_DONE_EVENT_ID                          0x35

// Module ID : 0x5, Module : OLE, Event ID : 0x36, Event : RXOLE_EVENT_PPDU_END_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB                    0
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_MSB                    4
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK                   0x1f
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_GET(x)                 (((x) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_SET(x)                 (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_LSB                        5
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_MSB                        5
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_MASK                       0x20
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_GET(x)                     (((x) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_LSB                         6
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_MSB                         6
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_MASK                        0x40
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_GET(x)                      (((x) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_SET(x)                      (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB   7
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB   7
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK  0x80
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x) (((x) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_LSB         8
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_MSB         11
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_MASK        0xf00
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_GET(x)      (((x) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_MASK) >> OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_SET(x)      (((0 | (x)) << OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_LSB) & OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_RX_PPDU_END_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_MODULE_ID                         0x5
#define OLE_RXOLE_EVENT_PPDU_END_WR_BUF1_DONE_EVENT_ID                          0x36

// Module ID : 0x5, Module : OLE, Event ID : 0x37, Event : RXOLE_EVENT_SA_SEARCH_DONE
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_LSB                           0
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_MSB                           4
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_MASK                          0x1f
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_GET(x)                        (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_LSB                        5
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_MSB                        5
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_MASK                       0x20
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_GET(x)                     (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_ILLEGAL_FRAME_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_LSB                        6
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_MSB                        6
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_MASK                       0x40
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_GET(x)                     (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_PHY_DATA_TYPE_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_LSB                           7
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_MSB                           7
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_MASK                          0x80
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_GET(x)                        (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_OLE_BYPASS_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_LSB                 8
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_MSB                 8
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_MASK                0x100
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_GET(x)              (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_SET(x)              (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_SA_ASE_APP_MATCH_RDY_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_LSB                                9
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_MSB                                13
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_MASK                               0x3e00
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_GET(x)                             (((x) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_SET(x)                             (((0 | (x)) << OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_LSB) & OLE_RXOLE_EVENT_SA_SEARCH_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_MODULE_ID                                0x5
#define OLE_RXOLE_EVENT_SA_SEARCH_DONE_EVENT_ID                                 0x37

// Module ID : 0x5, Module : OLE, Event ID : 0x38, Event : RXOLE_EVENT_DA_SEARCH_DONE
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_LSB                           0
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_MSB                           4
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_MASK                          0x1f
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_GET(x)                        (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_LSB                        5
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_MSB                        5
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_MASK                       0x20
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_GET(x)                     (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_ILLEGAL_FRAME_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_LSB                        6
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_MSB                        6
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_MASK                       0x40
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_GET(x)                     (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_PHY_DATA_TYPE_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_LSB                           7
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_MSB                           7
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_MASK                          0x80
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_GET(x)                        (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_SET(x)                        (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_OLE_BYPASS_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_LSB                 8
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_MSB                 8
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_MASK                0x100
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_GET(x)              (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_SET(x)              (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_DA_ASE_APP_MATCH_RDY_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_LSB                                9
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_MSB                                13
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_MASK                               0x3e00
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_GET(x)                             (((x) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_MASK) >> OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_LSB)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_SET(x)                             (((0 | (x)) << OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_LSB) & OLE_RXOLE_EVENT_DA_SEARCH_DONE_STATE_MASK)
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_MODULE_ID                                0x5
#define OLE_RXOLE_EVENT_DA_SEARCH_DONE_EVENT_ID                                 0x38

// Module ID : 0x5, Module : OLE, Event ID : 0x39, Event : RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_LSB                   0
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_MSB                   4
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_MASK                  0x1f
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_GET(x)                (((x) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_MASK) >> OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_LSB)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_SET(x)                (((0 | (x)) << OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_LSB) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_STATE_NEXT_MASK)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_LSB                       5
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_MSB                       5
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_MASK                      0x20
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_GET(x)                    (((x) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_MASK) >> OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_LSB)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_SET(x)                    (((0 | (x)) << OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_LSB) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EMPTY1_MASK)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_LSB                        6
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_MSB                        6
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_MASK                       0x40
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_GET(x)                     (((x) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_MASK) >> OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_LSB)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_SET(x)                     (((0 | (x)) << OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_LSB) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_FULL1_MASK)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB  7
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MSB  7
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK 0x80
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_GET(x) (((x) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK) >> OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_SET(x) (((0 | (x)) << OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_LSB) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_TLV_ABORT_TLV_WORD_ACCEPTED_MASK)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_LSB       8
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_MSB       11
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_MASK      0xf00
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_GET(x)    (((x) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_MASK) >> OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_LSB)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_SET(x)    (((0 | (x)) << OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_LSB) & OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_RX_FRAG_INFO_RING_MASK_MASK)
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_MODULE_ID                        0x5
#define OLE_RXOLE_EVENT_FRAG_INFO_WR_BUF1_DONE_EVENT_ID                         0x39

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                       0
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                       3
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                      0xf
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                    (((x) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                    (((0 | (x)) << CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                       4
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                       11
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                      0xff0
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                    (((x) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                    (((0 | (x)) << CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                          12
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                          19
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                         0xff000
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                       (((x) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                       (((0 | (x)) << CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & CRYPTO_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                             0x6
#define CRYPTO_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                              0x0

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x1, Event : EVENT_COLLISION
#define CRYPTO_EVENT_COLLISION_RESERVED_LSB                                     0
#define CRYPTO_EVENT_COLLISION_RESERVED_MSB                                     19
#define CRYPTO_EVENT_COLLISION_RESERVED_MASK                                    0xfffff
#define CRYPTO_EVENT_COLLISION_RESERVED_GET(x)                                  (((x) & CRYPTO_EVENT_COLLISION_RESERVED_MASK) >> CRYPTO_EVENT_COLLISION_RESERVED_LSB)
#define CRYPTO_EVENT_COLLISION_RESERVED_SET(x)                                  (((0 | (x)) << CRYPTO_EVENT_COLLISION_RESERVED_LSB) & CRYPTO_EVENT_COLLISION_RESERVED_MASK)
#define CRYPTO_EVENT_COLLISION_MODULE_ID                                        0x6
#define CRYPTO_EVENT_COLLISION_EVENT_ID                                         0x1

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x2, Event : HW_ERR
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_LSB                            0
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_MSB                            3
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_MASK                           0xf
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                         (((x) & CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                         (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_HW_ERR_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_LSB                                  4
#define CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_MSB                                  7
#define CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_MASK                                 0xf0
#define CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_GET(x)                               (((x) & CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_SET(x)                               (((0 | (x)) << CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_HW_ERR_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                        8
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                        8
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                       0x100
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)                     (((x) & CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)                     (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                         9
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                         9
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                        0x200
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                      (((x) & CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                      (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_HW_ERR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_LSB                                     10
#define CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_MSB                                     10
#define CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_MASK                                    0x400
#define CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_GET(x)                                  (((x) & CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_SET(x)                                  (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_HW_ERR_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_LSB                                     11
#define CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_MSB                                     11
#define CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_MASK                                    0x800
#define CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_GET(x)                                  (((x) & CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_SET(x)                                  (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_HW_ERR_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_LSB                                     12
#define CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_MSB                                     12
#define CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_MASK                                    0x1000
#define CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_GET(x)                                  (((x) & CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_SET(x)                                  (((0 | (x)) << CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_LSB) & CRYPTO_HW_ERR_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_LSB                                    13
#define CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_MSB                                    13
#define CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_MASK                                   0x2000
#define CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_GET(x)                                 (((x) & CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_SET(x)                                 (((0 | (x)) << CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_HW_ERR_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_HW_ERR_PKT_ENCR_ENABLED_LSB                                      14
#define CRYPTO_HW_ERR_PKT_ENCR_ENABLED_MSB                                      14
#define CRYPTO_HW_ERR_PKT_ENCR_ENABLED_MASK                                     0x4000
#define CRYPTO_HW_ERR_PKT_ENCR_ENABLED_GET(x)                                   (((x) & CRYPTO_HW_ERR_PKT_ENCR_ENABLED_MASK) >> CRYPTO_HW_ERR_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_HW_ERR_PKT_ENCR_ENABLED_SET(x)                                   (((0 | (x)) << CRYPTO_HW_ERR_PKT_ENCR_ENABLED_LSB) & CRYPTO_HW_ERR_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_HW_ERR_MIC_LENGTH_FAIL_LSB                                       15
#define CRYPTO_HW_ERR_MIC_LENGTH_FAIL_MSB                                       15
#define CRYPTO_HW_ERR_MIC_LENGTH_FAIL_MASK                                      0x8000
#define CRYPTO_HW_ERR_MIC_LENGTH_FAIL_GET(x)                                    (((x) & CRYPTO_HW_ERR_MIC_LENGTH_FAIL_MASK) >> CRYPTO_HW_ERR_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_HW_ERR_MIC_LENGTH_FAIL_SET(x)                                    (((0 | (x)) << CRYPTO_HW_ERR_MIC_LENGTH_FAIL_LSB) & CRYPTO_HW_ERR_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_HW_ERR_TX_TLV_START_LSB                                          16
#define CRYPTO_HW_ERR_TX_TLV_START_MSB                                          16
#define CRYPTO_HW_ERR_TX_TLV_START_MASK                                         0x10000
#define CRYPTO_HW_ERR_TX_TLV_START_GET(x)                                       (((x) & CRYPTO_HW_ERR_TX_TLV_START_MASK) >> CRYPTO_HW_ERR_TX_TLV_START_LSB)
#define CRYPTO_HW_ERR_TX_TLV_START_SET(x)                                       (((0 | (x)) << CRYPTO_HW_ERR_TX_TLV_START_LSB) & CRYPTO_HW_ERR_TX_TLV_START_MASK)
#define CRYPTO_HW_ERR_CRYPTO_TX_ABORT_LSB                                       17
#define CRYPTO_HW_ERR_CRYPTO_TX_ABORT_MSB                                       17
#define CRYPTO_HW_ERR_CRYPTO_TX_ABORT_MASK                                      0x20000
#define CRYPTO_HW_ERR_CRYPTO_TX_ABORT_GET(x)                                    (((x) & CRYPTO_HW_ERR_CRYPTO_TX_ABORT_MASK) >> CRYPTO_HW_ERR_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_HW_ERR_CRYPTO_TX_ABORT_SET(x)                                    (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_TX_ABORT_LSB) & CRYPTO_HW_ERR_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_HW_ERR_CRYPTO_RX_ABORT_LSB                                       18
#define CRYPTO_HW_ERR_CRYPTO_RX_ABORT_MSB                                       18
#define CRYPTO_HW_ERR_CRYPTO_RX_ABORT_MASK                                      0x40000
#define CRYPTO_HW_ERR_CRYPTO_RX_ABORT_GET(x)                                    (((x) & CRYPTO_HW_ERR_CRYPTO_RX_ABORT_MASK) >> CRYPTO_HW_ERR_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_HW_ERR_CRYPTO_RX_ABORT_SET(x)                                    (((0 | (x)) << CRYPTO_HW_ERR_CRYPTO_RX_ABORT_LSB) & CRYPTO_HW_ERR_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_HW_ERR_HDR_UNALIGNED_LSB                                         19
#define CRYPTO_HW_ERR_HDR_UNALIGNED_MSB                                         19
#define CRYPTO_HW_ERR_HDR_UNALIGNED_MASK                                        0x80000
#define CRYPTO_HW_ERR_HDR_UNALIGNED_GET(x)                                      (((x) & CRYPTO_HW_ERR_HDR_UNALIGNED_MASK) >> CRYPTO_HW_ERR_HDR_UNALIGNED_LSB)
#define CRYPTO_HW_ERR_HDR_UNALIGNED_SET(x)                                      (((0 | (x)) << CRYPTO_HW_ERR_HDR_UNALIGNED_LSB) & CRYPTO_HW_ERR_HDR_UNALIGNED_MASK)
#define CRYPTO_HW_ERR_MODULE_ID                                                 0x6
#define CRYPTO_HW_ERR_EVENT_ID                                                  0x2

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x3, Event : TX_FES_SETUP_TLV_START
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_LSB                          16
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_MSB                          16
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_MASK                         0x10000
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_GET(x)                       (((x) & CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_LSB                         19
#define CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_MSB                         19
#define CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_TX_FES_SETUP_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_FES_SETUP_TLV_START_MODULE_ID                                 0x6
#define CRYPTO_TX_FES_SETUP_TLV_START_EVENT_ID                                  0x3

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x4, Event : TX_DATA_USR0_TLV_START
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_LSB                          16
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_MSB                          16
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_MASK                         0x10000
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_GET(x)                       (((x) & CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_LSB                         19
#define CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_MSB                         19
#define CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_TX_DATA_USR0_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_DATA_USR0_TLV_START_MODULE_ID                                 0x6
#define CRYPTO_TX_DATA_USR0_TLV_START_EVENT_ID                                  0x4

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x5, Event : TX_DATA_USR1_TLV_START
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_LSB                          16
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_MSB                          16
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_MASK                         0x10000
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_GET(x)                       (((x) & CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_LSB                         19
#define CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_MSB                         19
#define CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_TX_DATA_USR1_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_DATA_USR1_TLV_START_MODULE_ID                                 0x6
#define CRYPTO_TX_DATA_USR1_TLV_START_EVENT_ID                                  0x5

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x6, Event : TX_DATA_USR2_TLV_START
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_LSB                          16
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_MSB                          16
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_MASK                         0x10000
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_GET(x)                       (((x) & CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_LSB                         19
#define CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_MSB                         19
#define CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_TX_DATA_USR2_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_DATA_USR2_TLV_START_MODULE_ID                                 0x6
#define CRYPTO_TX_DATA_USR2_TLV_START_EVENT_ID                                  0x6

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x7, Event : RX_MPDU_START_TLV_START
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB           0
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB           3
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK          0xf
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)        (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)        (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                 4
#define CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                 7
#define CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                0xf0
#define CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)              (((x) & CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)              (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_RX_MPDU_START_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB       8
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB       8
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK      0x100
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)    (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)    (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB        9
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB        9
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK       0x200
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)     (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)     (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_LSB                    10
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_MSB                    10
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_MASK                   0x400
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                 (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                 (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_LSB                    11
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_MSB                    11
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_MASK                   0x800
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                 (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                 (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_LSB                    12
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_MSB                    12
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_MASK                   0x1000
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_GET(x)                 (((x) & CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_LSB                   13
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_MSB                   13
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_MASK                  0x2000
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                (((x) & CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_RX_MPDU_START_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_LSB                     14
#define CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_MSB                     14
#define CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_MASK                    0x4000
#define CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_GET(x)                  (((x) & CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_SET(x)                  (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_RX_MPDU_START_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_LSB                      15
#define CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_MSB                      15
#define CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_MASK                     0x8000
#define CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_GET(x)                   (((x) & CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_SET(x)                   (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_RX_MPDU_START_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_LSB                         16
#define CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_MSB                         16
#define CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_MASK                        0x10000
#define CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_GET(x)                      (((x) & CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_SET(x)                      (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_LSB) & CRYPTO_RX_MPDU_START_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_LSB                      17
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_MSB                      17
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_MASK                     0x20000
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_GET(x)                   (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_SET(x)                   (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_LSB                      18
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_MSB                      18
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_MASK                     0x40000
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_GET(x)                   (((x) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_SET(x)                   (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_RX_MPDU_START_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_LSB                        19
#define CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_MSB                        19
#define CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_MASK                       0x80000
#define CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_GET(x)                     (((x) & CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_SET(x)                     (((0 | (x)) << CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_RX_MPDU_START_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_RX_MPDU_START_TLV_START_MODULE_ID                                0x6
#define CRYPTO_RX_MPDU_START_TLV_START_EVENT_ID                                 0x7

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x8, Event : RX_PACKET_TLV_START
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB               0
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB               3
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK              0xf
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)            (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)            (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB                     4
#define CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_MSB                     7
#define CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK                    0xf0
#define CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_GET(x)                  (((x) & CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_SET(x)                  (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_RX_PACKET_TLV_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB           8
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB           8
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK          0x100
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)        (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)        (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB            9
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB            9
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK           0x200
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)         (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)         (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_LSB                        10
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_MSB                        10
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_MASK                       0x400
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_GET(x)                     (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_SET(x)                     (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_LSB                        11
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_MSB                        11
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_MASK                       0x800
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_GET(x)                     (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_SET(x)                     (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_LSB                        12
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_MSB                        12
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_MASK                       0x1000
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_GET(x)                     (((x) & CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_SET(x)                     (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_RX_PACKET_TLV_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_LSB                       13
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_MSB                       13
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_MASK                      0x2000
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_GET(x)                    (((x) & CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_SET(x)                    (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_RX_PACKET_TLV_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_LSB                         14
#define CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_MSB                         14
#define CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_MASK                        0x4000
#define CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_GET(x)                      (((x) & CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_SET(x)                      (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_RX_PACKET_TLV_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_LSB                          15
#define CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_MSB                          15
#define CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_MASK                         0x8000
#define CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_GET(x)                       (((x) & CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_SET(x)                       (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_RX_PACKET_TLV_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_LSB                             16
#define CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_MSB                             16
#define CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_MASK                            0x10000
#define CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_GET(x)                          (((x) & CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_MASK) >> CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_LSB)
#define CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_SET(x)                          (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_LSB) & CRYPTO_RX_PACKET_TLV_START_TX_TLV_START_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_LSB                          17
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_MSB                          17
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_MASK                         0x20000
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_GET(x)                       (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_SET(x)                       (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_LSB                          18
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_MSB                          18
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_MASK                         0x40000
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_GET(x)                       (((x) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_SET(x)                       (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_RX_PACKET_TLV_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_LSB                            19
#define CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_MSB                            19
#define CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_MASK                           0x80000
#define CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_GET(x)                         (((x) & CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_MASK) >> CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_LSB)
#define CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_SET(x)                         (((0 | (x)) << CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_LSB) & CRYPTO_RX_PACKET_TLV_START_HDR_UNALIGNED_MASK)
#define CRYPTO_RX_PACKET_TLV_START_MODULE_ID                                    0x6
#define CRYPTO_RX_PACKET_TLV_START_EVENT_ID                                     0x8

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x9, Event : TX_FLUSH_TLV_REC
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_LSB                  0
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_MSB                  3
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_MASK                 0xf
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)               (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_LSB                        4
#define CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_MSB                        7
#define CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_MASK                       0xf0
#define CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_GET(x)                     (((x) & CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_SET(x)                     (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_FLUSH_TLV_REC_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB              8
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB              8
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK             0x100
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)           (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)           (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB               9
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB               9
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK              0x200
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)            (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)            (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_LSB                           10
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_MSB                           10
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_MASK                          0x400
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_GET(x)                        (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_LSB                           11
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_MSB                           11
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_MASK                          0x800
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_GET(x)                        (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_LSB                           12
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_MSB                           12
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_MASK                          0x1000
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_GET(x)                        (((x) & CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_LSB                          13
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_MSB                          13
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_MASK                         0x2000
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_GET(x)                       (((x) & CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_SET(x)                       (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_FLUSH_TLV_REC_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_LSB                            14
#define CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_MSB                            14
#define CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_MASK                           0x4000
#define CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_GET(x)                         (((x) & CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_SET(x)                         (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_FLUSH_TLV_REC_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_LSB                             15
#define CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_MSB                             15
#define CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_MASK                            0x8000
#define CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_GET(x)                          (((x) & CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_FLUSH_TLV_REC_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_LSB                                16
#define CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_MSB                                16
#define CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_MASK                               0x10000
#define CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_GET(x)                             (((x) & CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_SET(x)                             (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_LSB) & CRYPTO_TX_FLUSH_TLV_REC_TX_TLV_START_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_LSB                             17
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_MSB                             17
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_MASK                            0x20000
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_GET(x)                          (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_LSB                             18
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_MSB                             18
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_MASK                            0x40000
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_GET(x)                          (((x) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_FLUSH_TLV_REC_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_LSB                               19
#define CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_MSB                               19
#define CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_MASK                              0x80000
#define CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_GET(x)                            (((x) & CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_MASK) >> CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_SET(x)                            (((0 | (x)) << CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_LSB) & CRYPTO_TX_FLUSH_TLV_REC_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_FLUSH_TLV_REC_MODULE_ID                                       0x6
#define CRYPTO_TX_FLUSH_TLV_REC_EVENT_ID                                        0x9

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xa, Event : MIC_LENGTH_CHK_FAIL
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_LSB               0
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_MSB               3
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_MASK              0xf
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)            (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)            (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_LSB                     4
#define CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_MSB                     7
#define CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_MASK                    0xf0
#define CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_GET(x)                  (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_SET(x)                  (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB           8
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB           8
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK          0x100
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)        (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)        (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB            9
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB            9
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK           0x200
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)         (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)         (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_LSB                        10
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_MSB                        10
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_MASK                       0x400
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_GET(x)                     (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_SET(x)                     (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_LSB                        11
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_MSB                        11
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_MASK                       0x800
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_GET(x)                     (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_SET(x)                     (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_LSB                        12
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_MSB                        12
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_MASK                       0x1000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_GET(x)                     (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_SET(x)                     (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_LSB                       13
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_MSB                       13
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_MASK                      0x2000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_GET(x)                    (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_SET(x)                    (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_LSB                         14
#define CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_MSB                         14
#define CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_MASK                        0x4000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_GET(x)                      (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_SET(x)                      (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_LSB                          15
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_MSB                          15
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_MASK                         0x8000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_GET(x)                       (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_SET(x)                       (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_LSB                             16
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_MSB                             16
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_MASK                            0x10000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_GET(x)                          (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_SET(x)                          (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_TX_TLV_START_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_LSB                          17
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_MSB                          17
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_MASK                         0x20000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_GET(x)                       (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_SET(x)                       (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_LSB                          18
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_MSB                          18
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_MASK                         0x40000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_GET(x)                       (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_SET(x)                       (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_LSB                            19
#define CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_MSB                            19
#define CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_MASK                           0x80000
#define CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_GET(x)                         (((x) & CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_MASK) >> CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_LSB)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_SET(x)                         (((0 | (x)) << CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_LSB) & CRYPTO_MIC_LENGTH_CHK_FAIL_HDR_UNALIGNED_MASK)
#define CRYPTO_MIC_LENGTH_CHK_FAIL_MODULE_ID                                    0x6
#define CRYPTO_MIC_LENGTH_CHK_FAIL_EVENT_ID                                     0xa

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xb, Event : TX_TLV_OUT_OF_SEQUENCE
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB                          16
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MSB                          16
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK                         0x10000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_GET(x)                       (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB                         19
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MSB                         19
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK) >> CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB) & CRYPTO_TX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_MODULE_ID                                 0x6
#define CRYPTO_TX_TLV_OUT_OF_SEQUENCE_EVENT_ID                                  0xb

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xc, Event : RX_TLV_OUT_OF_SEQUENCE
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB            0
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MSB            3
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK           0xf
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)         (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)         (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB                  4
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MSB                  7
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK                 0xf0
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_GET(x)               (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB        8
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB        8
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK       0x100
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)     (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)     (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB         9
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB         9
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK        0x200
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)      (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)      (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB                     10
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MSB                     10
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK                    0x400
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_GET(x)                  (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB                     11
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MSB                     11
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK                    0x800
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_GET(x)                  (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_SET(x)                  (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB                     12
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MSB                     12
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK                    0x1000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_GET(x)                  (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_SET(x)                  (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB                    13
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MSB                    13
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK                   0x2000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_GET(x)                 (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_SET(x)                 (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB                      14
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MSB                      14
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK                     0x4000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_GET(x)                   (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_SET(x)                   (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB                       15
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MSB                       15
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK                      0x8000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_GET(x)                    (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_SET(x)                    (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB                          16
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MSB                          16
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK                         0x10000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_GET(x)                       (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_SET(x)                       (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_TX_TLV_START_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB                       17
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MSB                       17
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK                      0x20000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_GET(x)                    (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB                       18
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MSB                       18
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK                      0x40000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_GET(x)                    (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_SET(x)                    (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB                         19
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MSB                         19
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK                        0x80000
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_GET(x)                      (((x) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK) >> CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_SET(x)                      (((0 | (x)) << CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_LSB) & CRYPTO_RX_TLV_OUT_OF_SEQUENCE_HDR_UNALIGNED_MASK)
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_MODULE_ID                                 0x6
#define CRYPTO_RX_TLV_OUT_OF_SEQUENCE_EVENT_ID                                  0xc

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xd, Event : RX_MIC_ERROR
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_LSB                      0
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_MSB                      3
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_MASK                     0xf
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                   (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                   (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_LSB                            4
#define CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_MSB                            7
#define CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_MASK                           0xf0
#define CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_GET(x)                         (((x) & CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_SET(x)                         (((0 | (x)) << CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_RX_MIC_ERROR_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                  8
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                  8
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                 0x100
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)               (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)               (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                   9
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                   9
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                  0x200
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_LSB                               10
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_MSB                               10
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_MASK                              0x400
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_GET(x)                            (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_SET(x)                            (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_LSB                               11
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_MSB                               11
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_MASK                              0x800
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_GET(x)                            (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_SET(x)                            (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_LSB                               12
#define CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_MSB                               12
#define CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_MASK                              0x1000
#define CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_GET(x)                            (((x) & CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_SET(x)                            (((0 | (x)) << CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_LSB) & CRYPTO_RX_MIC_ERROR_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_LSB                              13
#define CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_MSB                              13
#define CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_MASK                             0x2000
#define CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_GET(x)                           (((x) & CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_SET(x)                           (((0 | (x)) << CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_RX_MIC_ERROR_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_LSB                                14
#define CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_MSB                                14
#define CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_MASK                               0x4000
#define CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_GET(x)                             (((x) & CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_MASK) >> CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_SET(x)                             (((0 | (x)) << CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_LSB) & CRYPTO_RX_MIC_ERROR_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_LSB                                 15
#define CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_MSB                                 15
#define CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_MASK                                0x8000
#define CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_GET(x)                              (((x) & CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_MASK) >> CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_SET(x)                              (((0 | (x)) << CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_LSB) & CRYPTO_RX_MIC_ERROR_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_RX_MIC_ERROR_TX_TLV_START_LSB                                    16
#define CRYPTO_RX_MIC_ERROR_TX_TLV_START_MSB                                    16
#define CRYPTO_RX_MIC_ERROR_TX_TLV_START_MASK                                   0x10000
#define CRYPTO_RX_MIC_ERROR_TX_TLV_START_GET(x)                                 (((x) & CRYPTO_RX_MIC_ERROR_TX_TLV_START_MASK) >> CRYPTO_RX_MIC_ERROR_TX_TLV_START_LSB)
#define CRYPTO_RX_MIC_ERROR_TX_TLV_START_SET(x)                                 (((0 | (x)) << CRYPTO_RX_MIC_ERROR_TX_TLV_START_LSB) & CRYPTO_RX_MIC_ERROR_TX_TLV_START_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_LSB                                 17
#define CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_MSB                                 17
#define CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_MASK                                0x20000
#define CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_GET(x)                              (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_SET(x)                              (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_LSB                                 18
#define CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_MSB                                 18
#define CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_MASK                                0x40000
#define CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_GET(x)                              (((x) & CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_MASK) >> CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_SET(x)                              (((0 | (x)) << CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_LSB) & CRYPTO_RX_MIC_ERROR_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_LSB                                   19
#define CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_MSB                                   19
#define CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_MASK                                  0x80000
#define CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_GET(x)                                (((x) & CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_MASK) >> CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_LSB)
#define CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_SET(x)                                (((0 | (x)) << CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_LSB) & CRYPTO_RX_MIC_ERROR_HDR_UNALIGNED_MASK)
#define CRYPTO_RX_MIC_ERROR_MODULE_ID                                           0x6
#define CRYPTO_RX_MIC_ERROR_EVENT_ID                                            0xd

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xe, Event : TX_ABORT
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB                          0
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MSB                          3
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK                         0xf
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                       (((x) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                       (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB                                4
#define CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_MSB                                7
#define CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK                               0xf0
#define CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_GET(x)                             (((x) & CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_SET(x)                             (((0 | (x)) << CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                      8
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                      8
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                     0x100
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)                   (((x) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)                   (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                       9
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                       9
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                      0x200
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                    (((x) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                    (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_LSB                                   10
#define CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_MSB                                   10
#define CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_MASK                                  0x400
#define CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_GET(x)                                (((x) & CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_ABORT_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_LSB                                   11
#define CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_MSB                                   11
#define CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_MASK                                  0x800
#define CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_GET(x)                                (((x) & CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_ABORT_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_LSB                                   12
#define CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_MSB                                   12
#define CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_MASK                                  0x1000
#define CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_GET(x)                                (((x) & CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_SET(x)                                (((0 | (x)) << CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_ABORT_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_LSB                                  13
#define CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_MSB                                  13
#define CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_MASK                                 0x2000
#define CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_GET(x)                               (((x) & CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_SET(x)                               (((0 | (x)) << CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_ABORT_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_LSB                                    14
#define CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_MSB                                    14
#define CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_MASK                                   0x4000
#define CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_GET(x)                                 (((x) & CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_SET(x)                                 (((0 | (x)) << CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_ABORT_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_LSB                                     15
#define CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_MSB                                     15
#define CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_MASK                                    0x8000
#define CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_GET(x)                                  (((x) & CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_SET(x)                                  (((0 | (x)) << CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_ABORT_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_ABORT_TX_TLV_START_LSB                                        16
#define CRYPTO_TX_ABORT_TX_TLV_START_MSB                                        16
#define CRYPTO_TX_ABORT_TX_TLV_START_MASK                                       0x10000
#define CRYPTO_TX_ABORT_TX_TLV_START_GET(x)                                     (((x) & CRYPTO_TX_ABORT_TX_TLV_START_MASK) >> CRYPTO_TX_ABORT_TX_TLV_START_LSB)
#define CRYPTO_TX_ABORT_TX_TLV_START_SET(x)                                     (((0 | (x)) << CRYPTO_TX_ABORT_TX_TLV_START_LSB) & CRYPTO_TX_ABORT_TX_TLV_START_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_LSB                                     17
#define CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_MSB                                     17
#define CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_MASK                                    0x20000
#define CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_GET(x)                                  (((x) & CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_ABORT_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_LSB                                     18
#define CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_MSB                                     18
#define CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_MASK                                    0x40000
#define CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_GET(x)                                  (((x) & CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_ABORT_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_ABORT_HDR_UNALIGNED_LSB                                       19
#define CRYPTO_TX_ABORT_HDR_UNALIGNED_MSB                                       19
#define CRYPTO_TX_ABORT_HDR_UNALIGNED_MASK                                      0x80000
#define CRYPTO_TX_ABORT_HDR_UNALIGNED_GET(x)                                    (((x) & CRYPTO_TX_ABORT_HDR_UNALIGNED_MASK) >> CRYPTO_TX_ABORT_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_ABORT_HDR_UNALIGNED_SET(x)                                    (((0 | (x)) << CRYPTO_TX_ABORT_HDR_UNALIGNED_LSB) & CRYPTO_TX_ABORT_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_ABORT_MODULE_ID                                               0x6
#define CRYPTO_TX_ABORT_EVENT_ID                                                0xe

// Module ID : 0x6, Module : CRYPTO, Event ID : 0xf, Event : RX_ABORT
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB                          0
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MSB                          3
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK                         0xf
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                       (((x) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                       (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB                                4
#define CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_MSB                                7
#define CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK                               0xf0
#define CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_GET(x)                             (((x) & CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_SET(x)                             (((0 | (x)) << CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_RX_ABORT_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                      8
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                      8
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                     0x100
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)                   (((x) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)                   (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                       9
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                       9
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                      0x200
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                    (((x) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                    (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_RX_ABORT_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_LSB                                   10
#define CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_MSB                                   10
#define CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_MASK                                  0x400
#define CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_GET(x)                                (((x) & CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_RX_ABORT_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_LSB                                   11
#define CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_MSB                                   11
#define CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_MASK                                  0x800
#define CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_GET(x)                                (((x) & CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_RX_ABORT_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_LSB                                   12
#define CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_MSB                                   12
#define CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_MASK                                  0x1000
#define CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_GET(x)                                (((x) & CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_SET(x)                                (((0 | (x)) << CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_LSB) & CRYPTO_RX_ABORT_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_LSB                                  13
#define CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_MSB                                  13
#define CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_MASK                                 0x2000
#define CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_GET(x)                               (((x) & CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_SET(x)                               (((0 | (x)) << CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_RX_ABORT_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_LSB                                    14
#define CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_MSB                                    14
#define CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_MASK                                   0x4000
#define CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_GET(x)                                 (((x) & CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_MASK) >> CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_SET(x)                                 (((0 | (x)) << CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_LSB) & CRYPTO_RX_ABORT_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_LSB                                     15
#define CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_MSB                                     15
#define CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_MASK                                    0x8000
#define CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_GET(x)                                  (((x) & CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_MASK) >> CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_SET(x)                                  (((0 | (x)) << CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_LSB) & CRYPTO_RX_ABORT_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_RX_ABORT_TX_TLV_START_LSB                                        16
#define CRYPTO_RX_ABORT_TX_TLV_START_MSB                                        16
#define CRYPTO_RX_ABORT_TX_TLV_START_MASK                                       0x10000
#define CRYPTO_RX_ABORT_TX_TLV_START_GET(x)                                     (((x) & CRYPTO_RX_ABORT_TX_TLV_START_MASK) >> CRYPTO_RX_ABORT_TX_TLV_START_LSB)
#define CRYPTO_RX_ABORT_TX_TLV_START_SET(x)                                     (((0 | (x)) << CRYPTO_RX_ABORT_TX_TLV_START_LSB) & CRYPTO_RX_ABORT_TX_TLV_START_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_LSB                                     17
#define CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_MSB                                     17
#define CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_MASK                                    0x20000
#define CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_GET(x)                                  (((x) & CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_MASK) >> CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_LSB) & CRYPTO_RX_ABORT_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_LSB                                     18
#define CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_MSB                                     18
#define CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_MASK                                    0x40000
#define CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_GET(x)                                  (((x) & CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_MASK) >> CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_LSB) & CRYPTO_RX_ABORT_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_RX_ABORT_HDR_UNALIGNED_LSB                                       19
#define CRYPTO_RX_ABORT_HDR_UNALIGNED_MSB                                       19
#define CRYPTO_RX_ABORT_HDR_UNALIGNED_MASK                                      0x80000
#define CRYPTO_RX_ABORT_HDR_UNALIGNED_GET(x)                                    (((x) & CRYPTO_RX_ABORT_HDR_UNALIGNED_MASK) >> CRYPTO_RX_ABORT_HDR_UNALIGNED_LSB)
#define CRYPTO_RX_ABORT_HDR_UNALIGNED_SET(x)                                    (((0 | (x)) << CRYPTO_RX_ABORT_HDR_UNALIGNED_LSB) & CRYPTO_RX_ABORT_HDR_UNALIGNED_MASK)
#define CRYPTO_RX_ABORT_MODULE_ID                                               0x6
#define CRYPTO_RX_ABORT_EVENT_ID                                                0xf

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x10, Event : TX_FLUSH_REQ_GEN
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_LSB                  0
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_MSB                  3
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_MASK                 0xf
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)               (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)               (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_LSB                        4
#define CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_MSB                        7
#define CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_MASK                       0xf0
#define CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_GET(x)                     (((x) & CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_SET(x)                     (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB              8
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB              8
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK             0x100
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)           (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)           (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB               9
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB               9
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK              0x200
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)            (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)            (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_LSB                           10
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_MSB                           10
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_MASK                          0x400
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_GET(x)                        (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_LSB                           11
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_MSB                           11
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_MASK                          0x800
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_GET(x)                        (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_LSB                           12
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_MSB                           12
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_MASK                          0x1000
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_GET(x)                        (((x) & CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_SET(x)                        (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_LSB                          13
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_MSB                          13
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_MASK                         0x2000
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_GET(x)                       (((x) & CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_SET(x)                       (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_LSB                            14
#define CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_MSB                            14
#define CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_MASK                           0x4000
#define CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_GET(x)                         (((x) & CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_SET(x)                         (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_LSB                             15
#define CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_MSB                             15
#define CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_MASK                            0x8000
#define CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_GET(x)                          (((x) & CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_LSB                                16
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_MSB                                16
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_MASK                               0x10000
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_GET(x)                             (((x) & CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_SET(x)                             (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_TX_TLV_START_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_LSB                             17
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_MSB                             17
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_MASK                            0x20000
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_GET(x)                          (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_LSB                             18
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_MSB                             18
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_MASK                            0x40000
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_GET(x)                          (((x) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_SET(x)                          (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_LSB                               19
#define CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_MSB                               19
#define CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_MASK                              0x80000
#define CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_GET(x)                            (((x) & CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_MASK) >> CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_LSB)
#define CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_SET(x)                            (((0 | (x)) << CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_LSB) & CRYPTO_TX_FLUSH_REQ_GEN_HDR_UNALIGNED_MASK)
#define CRYPTO_TX_FLUSH_REQ_GEN_MODULE_ID                                       0x6
#define CRYPTO_TX_FLUSH_REQ_GEN_EVENT_ID                                        0x10

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x11, Event : ENCR_START_USR0
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB                   0
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MSB                   3
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK                  0xf
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_LSB                         4
#define CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_MSB                         7
#define CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_MASK                        0xf0
#define CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_GET(x)                      (((x) & CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_SET(x)                      (((0 | (x)) << CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_START_USR0_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB               8
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB               8
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK              0x100
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)            (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)            (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                9
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                9
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK               0x200
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)             (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)             (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_LSB                            10
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_MSB                            10
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_MASK                           0x400
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_LSB                            11
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_MSB                            11
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_MASK                           0x800
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_LSB                            12
#define CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_MSB                            12
#define CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_MASK                           0x1000
#define CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_GET(x)                         (((x) & CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_START_USR0_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_LSB                           13
#define CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_MSB                           13
#define CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_MASK                          0x2000
#define CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_GET(x)                        (((x) & CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_START_USR0_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_LSB                             14
#define CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_MSB                             14
#define CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_MASK                            0x4000
#define CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_GET(x)                          (((x) & CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_START_USR0_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_LSB                              15
#define CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_MSB                              15
#define CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_MASK                             0x8000
#define CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_GET(x)                           (((x) & CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_START_USR0_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_START_USR0_TX_TLV_START_LSB                                 16
#define CRYPTO_ENCR_START_USR0_TX_TLV_START_MSB                                 16
#define CRYPTO_ENCR_START_USR0_TX_TLV_START_MASK                                0x10000
#define CRYPTO_ENCR_START_USR0_TX_TLV_START_GET(x)                              (((x) & CRYPTO_ENCR_START_USR0_TX_TLV_START_MASK) >> CRYPTO_ENCR_START_USR0_TX_TLV_START_LSB)
#define CRYPTO_ENCR_START_USR0_TX_TLV_START_SET(x)                              (((0 | (x)) << CRYPTO_ENCR_START_USR0_TX_TLV_START_LSB) & CRYPTO_ENCR_START_USR0_TX_TLV_START_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_LSB                              17
#define CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_MSB                              17
#define CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_MASK                             0x20000
#define CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_LSB                              18
#define CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_MSB                              18
#define CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_MASK                             0x40000
#define CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_START_USR0_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_LSB                                19
#define CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_MSB                                19
#define CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_MASK                               0x80000
#define CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_GET(x)                             (((x) & CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_START_USR0_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_START_USR0_MODULE_ID                                        0x6
#define CRYPTO_ENCR_START_USR0_EVENT_ID                                         0x11

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x12, Event : ENCR_START_USR1
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB                   0
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MSB                   3
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK                  0xf
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_LSB                         4
#define CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_MSB                         7
#define CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_MASK                        0xf0
#define CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_GET(x)                      (((x) & CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_SET(x)                      (((0 | (x)) << CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_START_USR1_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB               8
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB               8
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK              0x100
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)            (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)            (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                9
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                9
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK               0x200
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)             (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)             (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_LSB                            10
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_MSB                            10
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_MASK                           0x400
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_LSB                            11
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_MSB                            11
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_MASK                           0x800
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_LSB                            12
#define CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_MSB                            12
#define CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_MASK                           0x1000
#define CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_GET(x)                         (((x) & CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_START_USR1_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_LSB                           13
#define CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_MSB                           13
#define CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_MASK                          0x2000
#define CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_GET(x)                        (((x) & CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_START_USR1_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_LSB                             14
#define CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_MSB                             14
#define CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_MASK                            0x4000
#define CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_GET(x)                          (((x) & CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_START_USR1_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_LSB                              15
#define CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_MSB                              15
#define CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_MASK                             0x8000
#define CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_GET(x)                           (((x) & CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_START_USR1_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_START_USR1_TX_TLV_START_LSB                                 16
#define CRYPTO_ENCR_START_USR1_TX_TLV_START_MSB                                 16
#define CRYPTO_ENCR_START_USR1_TX_TLV_START_MASK                                0x10000
#define CRYPTO_ENCR_START_USR1_TX_TLV_START_GET(x)                              (((x) & CRYPTO_ENCR_START_USR1_TX_TLV_START_MASK) >> CRYPTO_ENCR_START_USR1_TX_TLV_START_LSB)
#define CRYPTO_ENCR_START_USR1_TX_TLV_START_SET(x)                              (((0 | (x)) << CRYPTO_ENCR_START_USR1_TX_TLV_START_LSB) & CRYPTO_ENCR_START_USR1_TX_TLV_START_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_LSB                              17
#define CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_MSB                              17
#define CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_MASK                             0x20000
#define CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_LSB                              18
#define CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_MSB                              18
#define CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_MASK                             0x40000
#define CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_START_USR1_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_LSB                                19
#define CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_MSB                                19
#define CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_MASK                               0x80000
#define CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_GET(x)                             (((x) & CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_START_USR1_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_START_USR1_MODULE_ID                                        0x6
#define CRYPTO_ENCR_START_USR1_EVENT_ID                                         0x12

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x13, Event : ENCR_START_USR2
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB                   0
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MSB                   3
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK                  0xf
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_LSB                         4
#define CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_MSB                         7
#define CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_MASK                        0xf0
#define CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_GET(x)                      (((x) & CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_SET(x)                      (((0 | (x)) << CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_START_USR2_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB               8
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB               8
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK              0x100
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)            (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)            (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                9
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                9
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK               0x200
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)             (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)             (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_LSB                            10
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_MSB                            10
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_MASK                           0x400
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_LSB                            11
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_MSB                            11
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_MASK                           0x800
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_GET(x)                         (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_LSB                            12
#define CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_MSB                            12
#define CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_MASK                           0x1000
#define CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_GET(x)                         (((x) & CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_SET(x)                         (((0 | (x)) << CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_START_USR2_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_LSB                           13
#define CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_MSB                           13
#define CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_MASK                          0x2000
#define CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_GET(x)                        (((x) & CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_START_USR2_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_LSB                             14
#define CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_MSB                             14
#define CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_MASK                            0x4000
#define CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_GET(x)                          (((x) & CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_START_USR2_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_LSB                              15
#define CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_MSB                              15
#define CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_MASK                             0x8000
#define CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_GET(x)                           (((x) & CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_START_USR2_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_START_USR2_TX_TLV_START_LSB                                 16
#define CRYPTO_ENCR_START_USR2_TX_TLV_START_MSB                                 16
#define CRYPTO_ENCR_START_USR2_TX_TLV_START_MASK                                0x10000
#define CRYPTO_ENCR_START_USR2_TX_TLV_START_GET(x)                              (((x) & CRYPTO_ENCR_START_USR2_TX_TLV_START_MASK) >> CRYPTO_ENCR_START_USR2_TX_TLV_START_LSB)
#define CRYPTO_ENCR_START_USR2_TX_TLV_START_SET(x)                              (((0 | (x)) << CRYPTO_ENCR_START_USR2_TX_TLV_START_LSB) & CRYPTO_ENCR_START_USR2_TX_TLV_START_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_LSB                              17
#define CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_MSB                              17
#define CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_MASK                             0x20000
#define CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_LSB                              18
#define CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_MSB                              18
#define CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_MASK                             0x40000
#define CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_GET(x)                           (((x) & CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_START_USR2_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_LSB                                19
#define CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_MSB                                19
#define CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_MASK                               0x80000
#define CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_GET(x)                             (((x) & CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_START_USR2_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_START_USR2_MODULE_ID                                        0x6
#define CRYPTO_ENCR_START_USR2_EVENT_ID                                         0x13

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x14, Event : ENCR_END_USR0
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB                     0
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MSB                     3
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK                    0xf
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                  (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                  (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_LSB                           4
#define CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_MSB                           7
#define CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_MASK                          0xf0
#define CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_GET(x)                        (((x) & CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_END_USR0_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                 8
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                 8
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                0x100
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)              (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)              (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                  9
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                  9
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                 0x200
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)               (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)               (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_LSB                              10
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_MSB                              10
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_MASK                             0x400
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_LSB                              11
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_MSB                              11
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_MASK                             0x800
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_LSB                              12
#define CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_MSB                              12
#define CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_MASK                             0x1000
#define CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_GET(x)                           (((x) & CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_END_USR0_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_LSB                             13
#define CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_MSB                             13
#define CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_MASK                            0x2000
#define CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_GET(x)                          (((x) & CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_END_USR0_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_LSB                               14
#define CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_MSB                               14
#define CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_MASK                              0x4000
#define CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_GET(x)                            (((x) & CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_SET(x)                            (((0 | (x)) << CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_END_USR0_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_LSB                                15
#define CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_MSB                                15
#define CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_MASK                               0x8000
#define CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_GET(x)                             (((x) & CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_END_USR0_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_END_USR0_TX_TLV_START_LSB                                   16
#define CRYPTO_ENCR_END_USR0_TX_TLV_START_MSB                                   16
#define CRYPTO_ENCR_END_USR0_TX_TLV_START_MASK                                  0x10000
#define CRYPTO_ENCR_END_USR0_TX_TLV_START_GET(x)                                (((x) & CRYPTO_ENCR_END_USR0_TX_TLV_START_MASK) >> CRYPTO_ENCR_END_USR0_TX_TLV_START_LSB)
#define CRYPTO_ENCR_END_USR0_TX_TLV_START_SET(x)                                (((0 | (x)) << CRYPTO_ENCR_END_USR0_TX_TLV_START_LSB) & CRYPTO_ENCR_END_USR0_TX_TLV_START_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_LSB                                17
#define CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_MSB                                17
#define CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_MASK                               0x20000
#define CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_LSB                                18
#define CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_MSB                                18
#define CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_MASK                               0x40000
#define CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_END_USR0_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_LSB                                  19
#define CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_MSB                                  19
#define CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_MASK                                 0x80000
#define CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_GET(x)                               (((x) & CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_SET(x)                               (((0 | (x)) << CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_END_USR0_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_END_USR0_MODULE_ID                                          0x6
#define CRYPTO_ENCR_END_USR0_EVENT_ID                                           0x14

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x15, Event : ENCR_END_USR1
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB                     0
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MSB                     3
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK                    0xf
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                  (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                  (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_LSB                           4
#define CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_MSB                           7
#define CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_MASK                          0xf0
#define CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_GET(x)                        (((x) & CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_END_USR1_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                 8
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                 8
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                0x100
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)              (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)              (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                  9
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                  9
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                 0x200
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)               (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)               (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_LSB                              10
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_MSB                              10
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_MASK                             0x400
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_LSB                              11
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_MSB                              11
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_MASK                             0x800
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_LSB                              12
#define CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_MSB                              12
#define CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_MASK                             0x1000
#define CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_GET(x)                           (((x) & CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_END_USR1_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_LSB                             13
#define CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_MSB                             13
#define CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_MASK                            0x2000
#define CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_GET(x)                          (((x) & CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_END_USR1_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_LSB                               14
#define CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_MSB                               14
#define CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_MASK                              0x4000
#define CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_GET(x)                            (((x) & CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_SET(x)                            (((0 | (x)) << CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_END_USR1_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_LSB                                15
#define CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_MSB                                15
#define CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_MASK                               0x8000
#define CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_GET(x)                             (((x) & CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_END_USR1_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_END_USR1_TX_TLV_START_LSB                                   16
#define CRYPTO_ENCR_END_USR1_TX_TLV_START_MSB                                   16
#define CRYPTO_ENCR_END_USR1_TX_TLV_START_MASK                                  0x10000
#define CRYPTO_ENCR_END_USR1_TX_TLV_START_GET(x)                                (((x) & CRYPTO_ENCR_END_USR1_TX_TLV_START_MASK) >> CRYPTO_ENCR_END_USR1_TX_TLV_START_LSB)
#define CRYPTO_ENCR_END_USR1_TX_TLV_START_SET(x)                                (((0 | (x)) << CRYPTO_ENCR_END_USR1_TX_TLV_START_LSB) & CRYPTO_ENCR_END_USR1_TX_TLV_START_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_LSB                                17
#define CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_MSB                                17
#define CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_MASK                               0x20000
#define CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_LSB                                18
#define CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_MSB                                18
#define CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_MASK                               0x40000
#define CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_END_USR1_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_LSB                                  19
#define CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_MSB                                  19
#define CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_MASK                                 0x80000
#define CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_GET(x)                               (((x) & CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_SET(x)                               (((0 | (x)) << CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_END_USR1_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_END_USR1_MODULE_ID                                          0x6
#define CRYPTO_ENCR_END_USR1_EVENT_ID                                           0x15

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x16, Event : ENCR_END_USR2
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB                     0
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MSB                     3
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK                    0xf
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                  (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                  (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_LSB                           4
#define CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_MSB                           7
#define CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_MASK                          0xf0
#define CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_GET(x)                        (((x) & CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_SET(x)                        (((0 | (x)) << CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_ENCR_END_USR2_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                 8
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                 8
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                0x100
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)              (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)              (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                  9
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                  9
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                 0x200
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)               (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)               (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_LSB                              10
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_MSB                              10
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_MASK                             0x400
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_LSB                              11
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_MSB                              11
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_MASK                             0x800
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_GET(x)                           (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_LSB                              12
#define CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_MSB                              12
#define CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_MASK                             0x1000
#define CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_GET(x)                           (((x) & CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_SET(x)                           (((0 | (x)) << CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_LSB) & CRYPTO_ENCR_END_USR2_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_LSB                             13
#define CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_MSB                             13
#define CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_MASK                            0x2000
#define CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_GET(x)                          (((x) & CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_SET(x)                          (((0 | (x)) << CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_ENCR_END_USR2_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_LSB                               14
#define CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_MSB                               14
#define CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_MASK                              0x4000
#define CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_GET(x)                            (((x) & CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_MASK) >> CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_SET(x)                            (((0 | (x)) << CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_LSB) & CRYPTO_ENCR_END_USR2_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_LSB                                15
#define CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_MSB                                15
#define CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_MASK                               0x8000
#define CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_GET(x)                             (((x) & CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_MASK) >> CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_LSB) & CRYPTO_ENCR_END_USR2_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_ENCR_END_USR2_TX_TLV_START_LSB                                   16
#define CRYPTO_ENCR_END_USR2_TX_TLV_START_MSB                                   16
#define CRYPTO_ENCR_END_USR2_TX_TLV_START_MASK                                  0x10000
#define CRYPTO_ENCR_END_USR2_TX_TLV_START_GET(x)                                (((x) & CRYPTO_ENCR_END_USR2_TX_TLV_START_MASK) >> CRYPTO_ENCR_END_USR2_TX_TLV_START_LSB)
#define CRYPTO_ENCR_END_USR2_TX_TLV_START_SET(x)                                (((0 | (x)) << CRYPTO_ENCR_END_USR2_TX_TLV_START_LSB) & CRYPTO_ENCR_END_USR2_TX_TLV_START_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_LSB                                17
#define CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_MSB                                17
#define CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_MASK                               0x20000
#define CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_LSB                                18
#define CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_MSB                                18
#define CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_MASK                               0x40000
#define CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_GET(x)                             (((x) & CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_MASK) >> CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_SET(x)                             (((0 | (x)) << CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_LSB) & CRYPTO_ENCR_END_USR2_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_LSB                                  19
#define CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_MSB                                  19
#define CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_MASK                                 0x80000
#define CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_GET(x)                               (((x) & CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_MASK) >> CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_LSB)
#define CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_SET(x)                               (((0 | (x)) << CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_LSB) & CRYPTO_ENCR_END_USR2_HDR_UNALIGNED_MASK)
#define CRYPTO_ENCR_END_USR2_MODULE_ID                                          0x6
#define CRYPTO_ENCR_END_USR2_EVENT_ID                                           0x16

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x17, Event : DECR_START
#define CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB                        0
#define CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_MSB                        3
#define CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK                       0xf
#define CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                     (((x) & CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                     (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_DECR_START_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_LSB                              4
#define CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_MSB                              7
#define CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_MASK                             0xf0
#define CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_GET(x)                           (((x) & CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_SET(x)                           (((0 | (x)) << CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_DECR_START_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                    8
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                    8
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                   0x100
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)                 (((x) & CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)                 (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_DECR_START_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                     9
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                     9
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                    0x200
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                  (((x) & CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                  (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_DECR_START_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_LSB                                 10
#define CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_MSB                                 10
#define CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_MASK                                0x400
#define CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_GET(x)                              (((x) & CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_SET(x)                              (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_DECR_START_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_LSB                                 11
#define CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_MSB                                 11
#define CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_MASK                                0x800
#define CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_GET(x)                              (((x) & CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_SET(x)                              (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_DECR_START_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_DECR_START_TX_DATA_LAST_MSDU_LSB                                 12
#define CRYPTO_DECR_START_TX_DATA_LAST_MSDU_MSB                                 12
#define CRYPTO_DECR_START_TX_DATA_LAST_MSDU_MASK                                0x1000
#define CRYPTO_DECR_START_TX_DATA_LAST_MSDU_GET(x)                              (((x) & CRYPTO_DECR_START_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_DECR_START_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_DECR_START_TX_DATA_LAST_MSDU_SET(x)                              (((0 | (x)) << CRYPTO_DECR_START_TX_DATA_LAST_MSDU_LSB) & CRYPTO_DECR_START_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_LSB                                13
#define CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_MSB                                13
#define CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_MASK                               0x2000
#define CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_GET(x)                             (((x) & CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_SET(x)                             (((0 | (x)) << CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_DECR_START_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_DECR_START_PKT_ENCR_ENABLED_LSB                                  14
#define CRYPTO_DECR_START_PKT_ENCR_ENABLED_MSB                                  14
#define CRYPTO_DECR_START_PKT_ENCR_ENABLED_MASK                                 0x4000
#define CRYPTO_DECR_START_PKT_ENCR_ENABLED_GET(x)                               (((x) & CRYPTO_DECR_START_PKT_ENCR_ENABLED_MASK) >> CRYPTO_DECR_START_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_DECR_START_PKT_ENCR_ENABLED_SET(x)                               (((0 | (x)) << CRYPTO_DECR_START_PKT_ENCR_ENABLED_LSB) & CRYPTO_DECR_START_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_DECR_START_MIC_LENGTH_FAIL_LSB                                   15
#define CRYPTO_DECR_START_MIC_LENGTH_FAIL_MSB                                   15
#define CRYPTO_DECR_START_MIC_LENGTH_FAIL_MASK                                  0x8000
#define CRYPTO_DECR_START_MIC_LENGTH_FAIL_GET(x)                                (((x) & CRYPTO_DECR_START_MIC_LENGTH_FAIL_MASK) >> CRYPTO_DECR_START_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_DECR_START_MIC_LENGTH_FAIL_SET(x)                                (((0 | (x)) << CRYPTO_DECR_START_MIC_LENGTH_FAIL_LSB) & CRYPTO_DECR_START_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_DECR_START_TX_TLV_START_LSB                                      16
#define CRYPTO_DECR_START_TX_TLV_START_MSB                                      16
#define CRYPTO_DECR_START_TX_TLV_START_MASK                                     0x10000
#define CRYPTO_DECR_START_TX_TLV_START_GET(x)                                   (((x) & CRYPTO_DECR_START_TX_TLV_START_MASK) >> CRYPTO_DECR_START_TX_TLV_START_LSB)
#define CRYPTO_DECR_START_TX_TLV_START_SET(x)                                   (((0 | (x)) << CRYPTO_DECR_START_TX_TLV_START_LSB) & CRYPTO_DECR_START_TX_TLV_START_MASK)
#define CRYPTO_DECR_START_CRYPTO_TX_ABORT_LSB                                   17
#define CRYPTO_DECR_START_CRYPTO_TX_ABORT_MSB                                   17
#define CRYPTO_DECR_START_CRYPTO_TX_ABORT_MASK                                  0x20000
#define CRYPTO_DECR_START_CRYPTO_TX_ABORT_GET(x)                                (((x) & CRYPTO_DECR_START_CRYPTO_TX_ABORT_MASK) >> CRYPTO_DECR_START_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_DECR_START_CRYPTO_TX_ABORT_SET(x)                                (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_TX_ABORT_LSB) & CRYPTO_DECR_START_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_DECR_START_CRYPTO_RX_ABORT_LSB                                   18
#define CRYPTO_DECR_START_CRYPTO_RX_ABORT_MSB                                   18
#define CRYPTO_DECR_START_CRYPTO_RX_ABORT_MASK                                  0x40000
#define CRYPTO_DECR_START_CRYPTO_RX_ABORT_GET(x)                                (((x) & CRYPTO_DECR_START_CRYPTO_RX_ABORT_MASK) >> CRYPTO_DECR_START_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_DECR_START_CRYPTO_RX_ABORT_SET(x)                                (((0 | (x)) << CRYPTO_DECR_START_CRYPTO_RX_ABORT_LSB) & CRYPTO_DECR_START_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_DECR_START_HDR_UNALIGNED_LSB                                     19
#define CRYPTO_DECR_START_HDR_UNALIGNED_MSB                                     19
#define CRYPTO_DECR_START_HDR_UNALIGNED_MASK                                    0x80000
#define CRYPTO_DECR_START_HDR_UNALIGNED_GET(x)                                  (((x) & CRYPTO_DECR_START_HDR_UNALIGNED_MASK) >> CRYPTO_DECR_START_HDR_UNALIGNED_LSB)
#define CRYPTO_DECR_START_HDR_UNALIGNED_SET(x)                                  (((0 | (x)) << CRYPTO_DECR_START_HDR_UNALIGNED_LSB) & CRYPTO_DECR_START_HDR_UNALIGNED_MASK)
#define CRYPTO_DECR_START_MODULE_ID                                             0x6
#define CRYPTO_DECR_START_EVENT_ID                                              0x17

// Module ID : 0x6, Module : CRYPTO, Event ID : 0x18, Event : DECR_END
#define CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_LSB                          0
#define CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_MSB                          3
#define CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_MASK                         0xf
#define CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_GET(x)                       (((x) & CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_MASK) >> CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_LSB)
#define CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_SET(x)                       (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_LSB) & CRYPTO_DECR_END_CRYPTO_CNTRL_STATES_3_TO_0_MASK)
#define CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_LSB                                4
#define CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_MSB                                7
#define CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_MASK                               0xf0
#define CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_GET(x)                             (((x) & CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_MASK) >> CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_LSB)
#define CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_SET(x)                             (((0 | (x)) << CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_LSB) & CRYPTO_DECR_END_KEY_TYPE_USRX_3_TO_0_MASK)
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB                      8
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MSB                      8
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK                     0x100
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_GET(x)                   (((x) & CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK) >> CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB)
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_SET(x)                   (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_LSB) & CRYPTO_DECR_END_CRYPTO_CNTRL_IN_RX_PACKET_DATA_MASK)
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB                       9
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_MSB                       9
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK                      0x200
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_GET(x)                    (((x) & CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK) >> CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB)
#define CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_SET(x)                    (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_LSB) & CRYPTO_DECR_END_CRYPTO_CNTRL_IN_TX_DATA_USERX_MASK)
#define CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_LSB                                   10
#define CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_MSB                                   10
#define CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_MASK                                  0x400
#define CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_GET(x)                                (((x) & CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_MASK) >> CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_LSB)
#define CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_LSB) & CRYPTO_DECR_END_CRYPTO_WEP_TXBUSY_MASK)
#define CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_LSB                                   11
#define CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_MSB                                   11
#define CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_MASK                                  0x800
#define CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_GET(x)                                (((x) & CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_MASK) >> CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_LSB)
#define CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_SET(x)                                (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_LSB) & CRYPTO_DECR_END_CRYPTO_WEP_RXBUSY_MASK)
#define CRYPTO_DECR_END_TX_DATA_LAST_MSDU_LSB                                   12
#define CRYPTO_DECR_END_TX_DATA_LAST_MSDU_MSB                                   12
#define CRYPTO_DECR_END_TX_DATA_LAST_MSDU_MASK                                  0x1000
#define CRYPTO_DECR_END_TX_DATA_LAST_MSDU_GET(x)                                (((x) & CRYPTO_DECR_END_TX_DATA_LAST_MSDU_MASK) >> CRYPTO_DECR_END_TX_DATA_LAST_MSDU_LSB)
#define CRYPTO_DECR_END_TX_DATA_LAST_MSDU_SET(x)                                (((0 | (x)) << CRYPTO_DECR_END_TX_DATA_LAST_MSDU_LSB) & CRYPTO_DECR_END_TX_DATA_LAST_MSDU_MASK)
#define CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_LSB                                  13
#define CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_MSB                                  13
#define CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_MASK                                 0x2000
#define CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_GET(x)                               (((x) & CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_MASK) >> CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_LSB)
#define CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_SET(x)                               (((0 | (x)) << CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_LSB) & CRYPTO_DECR_END_TX_DATA_FIRST_MSDU_MASK)
#define CRYPTO_DECR_END_PKT_ENCR_ENABLED_LSB                                    14
#define CRYPTO_DECR_END_PKT_ENCR_ENABLED_MSB                                    14
#define CRYPTO_DECR_END_PKT_ENCR_ENABLED_MASK                                   0x4000
#define CRYPTO_DECR_END_PKT_ENCR_ENABLED_GET(x)                                 (((x) & CRYPTO_DECR_END_PKT_ENCR_ENABLED_MASK) >> CRYPTO_DECR_END_PKT_ENCR_ENABLED_LSB)
#define CRYPTO_DECR_END_PKT_ENCR_ENABLED_SET(x)                                 (((0 | (x)) << CRYPTO_DECR_END_PKT_ENCR_ENABLED_LSB) & CRYPTO_DECR_END_PKT_ENCR_ENABLED_MASK)
#define CRYPTO_DECR_END_MIC_LENGTH_FAIL_LSB                                     15
#define CRYPTO_DECR_END_MIC_LENGTH_FAIL_MSB                                     15
#define CRYPTO_DECR_END_MIC_LENGTH_FAIL_MASK                                    0x8000
#define CRYPTO_DECR_END_MIC_LENGTH_FAIL_GET(x)                                  (((x) & CRYPTO_DECR_END_MIC_LENGTH_FAIL_MASK) >> CRYPTO_DECR_END_MIC_LENGTH_FAIL_LSB)
#define CRYPTO_DECR_END_MIC_LENGTH_FAIL_SET(x)                                  (((0 | (x)) << CRYPTO_DECR_END_MIC_LENGTH_FAIL_LSB) & CRYPTO_DECR_END_MIC_LENGTH_FAIL_MASK)
#define CRYPTO_DECR_END_TX_TLV_START_LSB                                        16
#define CRYPTO_DECR_END_TX_TLV_START_MSB                                        16
#define CRYPTO_DECR_END_TX_TLV_START_MASK                                       0x10000
#define CRYPTO_DECR_END_TX_TLV_START_GET(x)                                     (((x) & CRYPTO_DECR_END_TX_TLV_START_MASK) >> CRYPTO_DECR_END_TX_TLV_START_LSB)
#define CRYPTO_DECR_END_TX_TLV_START_SET(x)                                     (((0 | (x)) << CRYPTO_DECR_END_TX_TLV_START_LSB) & CRYPTO_DECR_END_TX_TLV_START_MASK)
#define CRYPTO_DECR_END_CRYPTO_TX_ABORT_LSB                                     17
#define CRYPTO_DECR_END_CRYPTO_TX_ABORT_MSB                                     17
#define CRYPTO_DECR_END_CRYPTO_TX_ABORT_MASK                                    0x20000
#define CRYPTO_DECR_END_CRYPTO_TX_ABORT_GET(x)                                  (((x) & CRYPTO_DECR_END_CRYPTO_TX_ABORT_MASK) >> CRYPTO_DECR_END_CRYPTO_TX_ABORT_LSB)
#define CRYPTO_DECR_END_CRYPTO_TX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_TX_ABORT_LSB) & CRYPTO_DECR_END_CRYPTO_TX_ABORT_MASK)
#define CRYPTO_DECR_END_CRYPTO_RX_ABORT_LSB                                     18
#define CRYPTO_DECR_END_CRYPTO_RX_ABORT_MSB                                     18
#define CRYPTO_DECR_END_CRYPTO_RX_ABORT_MASK                                    0x40000
#define CRYPTO_DECR_END_CRYPTO_RX_ABORT_GET(x)                                  (((x) & CRYPTO_DECR_END_CRYPTO_RX_ABORT_MASK) >> CRYPTO_DECR_END_CRYPTO_RX_ABORT_LSB)
#define CRYPTO_DECR_END_CRYPTO_RX_ABORT_SET(x)                                  (((0 | (x)) << CRYPTO_DECR_END_CRYPTO_RX_ABORT_LSB) & CRYPTO_DECR_END_CRYPTO_RX_ABORT_MASK)
#define CRYPTO_DECR_END_HDR_UNALIGNED_LSB                                       19
#define CRYPTO_DECR_END_HDR_UNALIGNED_MSB                                       19
#define CRYPTO_DECR_END_HDR_UNALIGNED_MASK                                      0x80000
#define CRYPTO_DECR_END_HDR_UNALIGNED_GET(x)                                    (((x) & CRYPTO_DECR_END_HDR_UNALIGNED_MASK) >> CRYPTO_DECR_END_HDR_UNALIGNED_LSB)
#define CRYPTO_DECR_END_HDR_UNALIGNED_SET(x)                                    (((0 | (x)) << CRYPTO_DECR_END_HDR_UNALIGNED_LSB) & CRYPTO_DECR_END_HDR_UNALIGNED_MASK)
#define CRYPTO_DECR_END_MODULE_ID                                               0x6
#define CRYPTO_DECR_END_EVENT_ID                                                0x18

// Module ID : 0x7, Module : TXPCU, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                        0
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                        3
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                       0xf
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                     (((x) & TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                     (((0 | (x)) << TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                        4
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                        11
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                       0xff0
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                     (((x) & TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                     (((0 | (x)) << TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & TXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                           12
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                           19
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                          0xff000
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                        (((x) & TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                        (((0 | (x)) << TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & TXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                              0x7
#define TXPCU_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                               0x0

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1, Event : EVENT_COLLISION
#define TXPCU_EVENT_COLLISION_RESERVED_LSB                                      0
#define TXPCU_EVENT_COLLISION_RESERVED_MSB                                      19
#define TXPCU_EVENT_COLLISION_RESERVED_MASK                                     0xfffff
#define TXPCU_EVENT_COLLISION_RESERVED_GET(x)                                   (((x) & TXPCU_EVENT_COLLISION_RESERVED_MASK) >> TXPCU_EVENT_COLLISION_RESERVED_LSB)
#define TXPCU_EVENT_COLLISION_RESERVED_SET(x)                                   (((0 | (x)) << TXPCU_EVENT_COLLISION_RESERVED_LSB) & TXPCU_EVENT_COLLISION_RESERVED_MASK)
#define TXPCU_EVENT_COLLISION_MODULE_ID                                         0x7
#define TXPCU_EVENT_COLLISION_EVENT_ID                                          0x1

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2, Event : TXPCU_EVENT_ERROR_INTERRUPT
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_LSB             0
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_MSB             0
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_MASK            0x1
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_GET(x)          (((x) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_MASK) >> TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_LSB)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_LSB) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_LT_MPDU_LEN_INTR_MASK)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_LSB             1
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_MSB             1
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_MASK            0x2
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_GET(x)          (((x) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_MASK) >> TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_LSB)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_LSB) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_RECD_GT_MPDU_LEN_INTR_MASK)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_LSB                 2
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_MSB                 2
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_MASK                0x4
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_GET(x)              (((x) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_MASK) >> TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_LSB)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_LSB) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_WDOG_TIMEOUT_INTR_MASK)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_LSB           3
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_MSB           3
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_MASK          0x8
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_GET(x)        (((x) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_MASK) >> TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_LSB)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_LSB) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_REQD_TLVS_NOT_RCVD_INTR_MASK)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_LSB                  4
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_MSB                  4
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_MASK                 0x10
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_GET(x)               (((x) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_MASK) >> TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_LSB)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_LSB) & TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_TLV_ABORT_RCVD_P_MASK)
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_MODULE_ID                             0x7
#define TXPCU_TXPCU_EVENT_ERROR_INTERRUPT_EVENT_ID                              0x2

// Module ID : 0x7, Module : TXPCU, Event ID : 0x3, Event : TXPCU_EVENT_RCV_FRAME
#define TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_LSB                         0
#define TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_MSB                         4
#define TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_MASK                        0x1f
#define TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_GET(x)                      (((x) & TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_SET(x)                      (((0 | (x)) << TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RCV_FRAME_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_LSB                                5
#define TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_MSB                                5
#define TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_MASK                               0x20
#define TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_GET(x)                             (((x) & TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_MASK) >> TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_LSB)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_SET(x)                             (((0 | (x)) << TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_LSB) & TXPCU_TXPCU_EVENT_RCV_FRAME_ACK_RESP_MASK)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_LSB                          6
#define TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_MSB                          6
#define TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_MASK                         0x40
#define TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_GET(x)                       (((x) & TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_MASK) >> TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_LSB)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_SET(x)                       (((0 | (x)) << TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_LSB) & TXPCU_TXPCU_EVENT_RCV_FRAME_BLOCK_ACK_RESP_MASK)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_LSB                                7
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_MSB                                7
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_MASK                               0x80
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_GET(x)                             (((x) & TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_MASK) >> TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_LSB)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_SET(x)                             (((0 | (x)) << TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_LSB) & TXPCU_TXPCU_EVENT_RCV_FRAME_CTS_RESP_MASK)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_LSB                                8
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_MSB                                8
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_MASK                               0x100
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_GET(x)                             (((x) & TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_MASK) >> TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_LSB)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_SET(x)                             (((0 | (x)) << TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_LSB) & TXPCU_TXPCU_EVENT_RCV_FRAME_CBF_RESP_MASK)
#define TXPCU_TXPCU_EVENT_RCV_FRAME_MODULE_ID                                   0x7
#define TXPCU_TXPCU_EVENT_RCV_FRAME_EVENT_ID                                    0x3

// Module ID : 0x7, Module : TXPCU, Event ID : 0x4, Event : TXPCU_EVENT_CV_FRAME_INVALID
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_LSB                 5
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_MSB                 5
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_MASK                0x20
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_GET(x)              (((x) & TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_MASK) >> TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_LSB)
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_LSB) & TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_CV_FRAME_INVALID_MASK)
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_CV_FRAME_INVALID_EVENT_ID                             0x4

// Module ID : 0x7, Module : TXPCU, Event ID : 0x5, Event : TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_LSB            0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_MSB            4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_MASK           0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_GET(x)         (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_SET(x)         (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_LSB  5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_MSB  5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_MASK 0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_RESP_FRAME_LENGTH_TIMEOUT_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_MODULE_ID                      0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_LEN_TIMEOUT_EVENT_ID                       0x5

// Module ID : 0x7, Module : TXPCU, Event ID : 0x6, Event : TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_LSB       0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_MSB       0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_MASK      0x1
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_GET(x)    (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_REQ_PDG_RESPONSE_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_LSB       1
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_MSB       2
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_MASK      0x6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_GET(x)    (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_TX_RESP_FRAME_BW_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_LSB           3
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_MSB           3
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_MASK          0x8
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_GET(x)        (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_SGI_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_LSB          4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_MSB          4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_MASK         0x10
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_GET(x)       (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_LDPC_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_LSB          5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_MSB          5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_MASK         0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_GET(x)       (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_STBC_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_LSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_MSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_MASK 0x40
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_SCRAMBLER_SEED_OVERRIDE_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_LSB      7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_MSB      10
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_MASK     0x780
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_GET(x)   (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_RATE_MCS_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_LSB           11
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_MSB           13
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_MASK          0x3800
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_GET(x)        (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_NSS_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_LSB      14
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_MSB      15
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_MASK     0xc000
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_GET(x)   (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_PDG_RESP_PKT_TYPE_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SENDING_PDG_REQ_EVENT_ID                   0x6

// Module ID : 0x7, Module : TXPCU, Event ID : 0x7, Event : TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_LSB           0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_MSB           4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_MASK          0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_GET(x)        (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_LSB      5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_MSB      5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_MASK     0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_GET(x)   (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_HWSCH_SIFS_EXPIRED_P_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_LSB      6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_MSB      6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_MASK     0x40
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_GET(x)   (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_SIFS_TIMEOUT_EXPIRED_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_MODULE_ID                     0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_SIFS_ELAPSED_EVENT_ID                      0x7

// Module ID : 0x7, Module : TXPCU, Event ID : 0x8, Event : TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_LSB    0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_MSB    4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_MASK   0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_LSB 5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_MSB 5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_MASK 0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_PPDU_TX_PHY_DESC_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_LSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_MODULE_ID              0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_TX_PHY_DESC_INVALID_EVENT_ID               0x8

// Module ID : 0x7, Module : TXPCU, Event ID : 0x9, Event : TXPCU_EVENT_RESP_FRAME_START
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_LSB        5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_MSB        6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_MASK       0x60
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_START_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_START_EVENT_ID                             0x9

// Module ID : 0x7, Module : TXPCU, Event ID : 0xa, Event : TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB       0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MSB       4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK      0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_GET(x)    (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB  5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MSB  5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK 0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_LSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_MODULE_ID                 0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_PREAMBLE_TIMEOUT_EVENT_ID                  0xa

// Module ID : 0x7, Module : TXPCU, Event ID : 0xb, Event : TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB          0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MSB          4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK         0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_LSB      5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_MSB      5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_MASK     0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_GET(x)   (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_SELF_GEN_FRAME_SENT_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_LSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB 8
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MSB 15
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK 0xff00
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB       16
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MSB       16
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK      0x10000
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_GET(x)    (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_MODULE_ID                    0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_STATUS_NOT_OK_EVENT_ID                     0xb

// Module ID : 0x7, Module : TXPCU, Event ID : 0xc, Event : TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB         0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MSB         4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK        0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_GET(x)      (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_SET(x)      (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_LSB     5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_MSB     5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_MASK    0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_GET(x)  (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_SELF_GEN_FRAME_SENT_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_LSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB        8
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MSB        8
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK       0x100
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_GET(x)     (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB  9
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MSB  10
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK 0x600
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_MODULE_ID                   0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_WAIT_CCA_CLEAR_EVENT_ID                    0xc

// Module ID : 0x7, Module : TXPCU, Event ID : 0xd, Event : TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB        0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MSB        4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK       0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_LSB 5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_MSB 6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_MASK 0x60
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_RESP_FRAME_TYPE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB     7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MSB     7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK    0x80
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_GET(x)  (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB 8
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MSB 15
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK 0xff00
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_RCVD_TX_PKT_END_EVENT_ID                   0xd

// Module ID : 0x7, Module : TXPCU, Event ID : 0xe, Event : TXPCU_EVENT_RESP_FRAME_END_ERROR
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_LSB              0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_MSB              4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_MASK             0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_GET(x)           (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_MODULE_ID                        0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_ERROR_EVENT_ID                         0xe

// Module ID : 0x7, Module : TXPCU, Event ID : 0xf, Event : TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_LSB         0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_MSB         4
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_MASK        0x1f
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_GET(x)      (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_SET(x)      (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_LSB 5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_MSB 5
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_MASK 0x20
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_RX_CLEAR_PRIMARY_RISING_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_LSB  6
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_MSB  7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_MODULE_ID                   0x7
#define TXPCU_TXPCU_EVENT_RESP_FRAME_END_SUCCESSFUL_EVENT_ID                    0xf

// Module ID : 0x7, Module : TXPCU, Event ID : 0x10, Event : TXPCU_EVENT_FES_SETUP_RCVD
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_LSB                    0
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_MSB                    4
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_MASK                   0x1f
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_GET(x)                 (((x) & TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_SET(x)                 (((0 | (x)) << TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB  5
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MSB  12
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK 0x1fe0
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_MODULE_ID                              0x7
#define TXPCU_TXPCU_EVENT_FES_SETUP_RCVD_EVENT_ID                               0x10

// Module ID : 0x7, Module : TXPCU, Event ID : 0x11, Event : TXPCU_EVENT_START_TX_RCVD
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_LSB                     0
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_MSB                     4
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_MASK                    0x1f
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_LSB                5
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_MSB                5
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_MASK               0x20
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_GET(x)             (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_SET(x)             (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_LSB 6
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_MASK 0xc0
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_FES_CONTROL_MODE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB 8
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MSB 9
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK 0x300
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_LSB                 10
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_MSB                 10
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_MASK                0x400
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_GET(x)              (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_TXBF_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_LSB            11
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_MSB            11
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_MASK           0x800
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_GET(x)         (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_SET(x)         (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_TX_FES_SETUP_S_NDP_FRAME_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_LSB                 12
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_MSB                 12
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_MASK                0x1000
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_GET(x)              (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_ALL_REQD_TLVS_VALID_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_LSB              13
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_MSB              13
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_MASK             0x2000
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_GET(x)           (((x) & TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_MASK) >> TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_LSB)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_LSB) & TXPCU_TXPCU_EVENT_START_TX_RCVD_NO_PPDU_ALLOW_BITS_SET_MASK)
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_MODULE_ID                               0x7
#define TXPCU_TXPCU_EVENT_START_TX_RCVD_EVENT_ID                                0x11

// Module ID : 0x7, Module : TXPCU, Event ID : 0x12, Event : TXPCU_EVENT_GEN_FLUSH_RE
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB    0
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MSB    7
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK   0xff
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_LSB              8
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_MSB              15
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_MASK             0xff00
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_GET(x)           (((x) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_MASK) >> TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_LSB)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_LSB) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_FLUSH_REQ_CODE_SAVED_MASK)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_LSB                  16
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_MSB                  16
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_MASK                 0x10000
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_GET(x)               (((x) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_MASK) >> TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_LSB)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_LSB) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_UPDATE_TX_FLUSH_REQ_MASK)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_LSB          17
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_MSB          17
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_MASK         0x20000
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_GET(x)       (((x) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_MASK) >> TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_LSB)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_LSB) & TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_TX_PHY_ERR_DURING_CV_XFER_P_MASK)
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_MODULE_ID                                0x7
#define TXPCU_TXPCU_EVENT_GEN_FLUSH_RE_EVENT_ID                                 0x12

// Module ID : 0x7, Module : TXPCU, Event ID : 0x13, Event : TXPCU_EVENT_PROT_FRAME_START
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_LSB                  5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_MSB                  5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_MASK                 0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_GET(x)               (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_RTS_PROT_NEEDED_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_LSB                  6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_MSB                  6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_MASK                 0x40
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_GET(x)               (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_CTS_PROT_NEEDED_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_LSB              7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_MSB              7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_MASK             0x80
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_GET(x)           (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_PROT_FRAME_BW_AVAIL_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_LSB                     8
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_MSB                     9
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_MASK                    0x300
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_START_TX_BW_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_START_EVENT_ID                             0x13

// Module ID : 0x7, Module : TXPCU, Event ID : 0x14, Event : TXPCU_EVENT_DATA_FRAME_START
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_LSB                     5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_MSB                     6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_MASK                    0x60
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_START_TX_BW_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_START_EVENT_ID                             0x14

// Module ID : 0x7, Module : TXPCU, Event ID : 0x15, Event : TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB       0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MSB       4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK      0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_GET(x)    (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_LSB    5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_MSB    5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_MASK   0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_GET(x) (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_D_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_MODULE_ID                 0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_PREAMBLE_TIMEOUT_EVENT_ID                  0x15

// Module ID : 0x7, Module : TXPCU, Event ID : 0x16, Event : TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB          0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MSB          4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK         0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_LSB           5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_MSB           5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_MASK          0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_GET(x)        (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_GEN_FRAME_SENT_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_LSB                 6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_MSB                 6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_MASK                0x40
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_GET(x)              (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_RESERVED_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB       7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MSB       7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK      0x80
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_GET(x)    (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB 8
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MSB 15
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK 0xff00
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_GET(x) (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_MODULE_ID                    0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_STATUS_NOT_OK_EVENT_ID                     0x16

// Module ID : 0x7, Module : TXPCU, Event ID : 0x17, Event : TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB         0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MSB         4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK        0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_GET(x)      (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_SET(x)      (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_LSB          5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_MSB          5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_MASK         0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_GET(x)       (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_GEN_FRAME_SENT_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB        6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MSB        6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK       0x40
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_GET(x)     (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB  7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MSB  8
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK 0x180
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_MODULE_ID                   0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_WAIT_CCA_CLEAR_EVENT_ID                    0x17

// Module ID : 0x7, Module : TXPCU, Event ID : 0x18, Event : TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB        0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MSB        4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK       0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB     5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MSB     5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK    0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_GET(x)  (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_LSB               6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_MSB               7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_MASK              0xc0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_GET(x)            (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_SET(x)            (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_RESERVED_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB 8
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MSB 15
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK 0xff00
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_GET(x) (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_RCVD_TX_PKT_END_EVENT_ID                   0x18

// Module ID : 0x7, Module : TXPCU, Event ID : 0x19, Event : TXPCU_EVENT_PROT_FRAME_END
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_LSB                    0
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_MSB                    4
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_MASK                   0x1f
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_GET(x)                 (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_SET(x)                 (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_LSB                    5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_MSB                    5
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_MASK                   0x20
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_GET(x)                 (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_SET(x)                 (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_RTS_PROT_NEEDED_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_LSB                   6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_MSB                   6
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_MASK                  0x40
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_GET(x)                (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_SET(x)                (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_LSB                 7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_MSB                 7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_MASK                0x80
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_GET(x)              (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB  8
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MSB  15
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK 0xff00
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_GET(x) (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_LSB             16
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_MSB             17
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_MASK            0x30000
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_GET(x)          (((x) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_PROT_FRAME_END_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_MODULE_ID                              0x7
#define TXPCU_TXPCU_EVENT_PROT_FRAME_END_EVENT_ID                               0x19

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1a, Event : TXPCU_EVENT_CTS_RESP_TIMEOUT
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_LSB                     5
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_MSB                     5
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_MASK                    0x20
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_RECEIVED_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_LSB              6
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_MSB              6
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_MASK             0x40
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_GET(x)           (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_CTS_TIMEOUT_EXPIRED_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_LSB      7
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_MSB      7
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_MASK     0x80
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_GET(x)   (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_RXPCU_TXPCU_INFO_S_RX_FRAME_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_CTS_RESP_TIMEOUT_EVENT_ID                             0x1a

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1b, Event : TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_LSB          0
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_MSB          4
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_MASK         0x1f
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_LSB             5
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_MSB             5
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_MASK            0x20
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_GET(x)          (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_CTS_RECEIVED_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_LSB         6
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_MSB         6
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_MASK        0x40
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_GET(x)      (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_SET(x)      (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_RX_RESP_S_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_MODULE_ID                    0x7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_WITH_ERROR_EVENT_ID                     0x1b

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1c, Event : TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_LSB        0
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_MSB        4
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_MASK       0x1f
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_LSB           6
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_MSB           6
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_MASK          0x40
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_GET(x)        (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_CTS_RECEIVED_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_LSB      7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_MSB      7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_MASK     0x80
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_GET(x)   (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_INDUCE_QUIET_COLL_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_LSB           7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_MSB           8
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_MASK          0x180
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_GET(x)        (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_TX_BW_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_BW_NOT_AVAIL_EVENT_ID                   0x1c

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1d, Event : TXPCU_EVENT_CTS_RESP_RCVD
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_LSB                     0
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_MSB                     4
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_MASK                    0x1f
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_LSB                        5
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_MSB                        5
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_MASK                       0x20
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_GET(x)                     (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_SET(x)                     (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_CTS_RECEIVED_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_LSB                        6
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_MSB                        7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_MASK                       0xc0
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_GET(x)                     (((x) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_SET(x)                     (((0 | (x)) << TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_TX_BW_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_MODULE_ID                               0x7
#define TXPCU_TXPCU_EVENT_CTS_RESP_RCVD_EVENT_ID                                0x1d

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1e, Event : TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB       0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MSB       4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK      0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_GET(x)    (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB  5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MSB  5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK 0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_PREAMBLE_TIMEOUT_DET_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_MODULE_ID                 0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_PREAMBLE_TIMEOUT_EVENT_ID                  0x1e

// Module ID : 0x7, Module : TXPCU, Event ID : 0x1f, Event : TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB          0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MSB          4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK         0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB       5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MSB       5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK      0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_GET(x)    (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_LSB                 6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_MSB                 7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_MASK                0xc0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_GET(x)              (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_RESERVED_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB 8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MSB 15
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK 0xff00
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_TRANSMIT_STATUS_S_TX_FRAME_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_MODULE_ID                    0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_NOT_OK_EVENT_ID                     0x1f

// Module ID : 0x7, Module : TXPCU, Event ID : 0x20, Event : TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_LSB     0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_MSB     4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_MASK    0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_GET(x)  (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_LSB     5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_MSB     5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_MASK    0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_GET(x)  (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_PHY_HEADER_SENT_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_LSB    6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_MSB    6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_MASK   0x40
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_LSB 7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_MSB 8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_MASK 0x180
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_LSB   9
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_MSB   9
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_MASK  0x200
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_SEND_EXPECT_CBF_P_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_MODULE_ID               0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_NDP_EVENT_ID                0x20

// Module ID : 0x7, Module : TXPCU, Event ID : 0x21, Event : TXPCU_EVENT_DATA_FRAME_DATA_XFER_START
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_LSB        0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_MSB        4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_MASK       0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_LSB 5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_MSB 5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_MASK 0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_TX_DMA_DATA_AVAIL_ALL_USERS_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_LSB  6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_MSB  6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_MASK 0x40
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MAX_DATA_TIME_EXPIRED_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_DATA_XFER_START_EVENT_ID                   0x21

// Module ID : 0x7, Module : TXPCU, Event ID : 0x22, Event : TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_LSB     0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_MSB     4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_MASK    0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_GET(x)  (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB 5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MSB 6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK 0x60
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_LSB 7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_MSB 7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_MASK 0x80
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_TX_DMA_DATA_AVAIL_ALL_USERS_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_LSB 8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_MSB 8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_MASK 0x100
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_0_TX_DMA_INTF_TX_DMA_RDY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_LSB 9
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_MSB 9
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_MASK 0x200
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_1_TX_DMA_INTF_TX_DMA_RDY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_LSB 10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_MSB 10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_MASK 0x400
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_USR_2_TX_DMA_INTF_TX_DMA_RDY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_MODULE_ID               0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_MAX_DATA_TIME_EVENT_ID                0x22

// Module ID : 0x7, Module : TXPCU, Event ID : 0x23, Event : TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB        0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MSB        4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK       0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB     5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MSB     5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK    0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_GET(x)  (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_SET(x)  (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TX_PKT_END_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_LSB               6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_MSB               7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_MASK              0xc0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_GET(x)            (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_SET(x)            (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_RESERVED_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB 8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MSB 15
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK 0xff00
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_TRANSMIT_STATUS_S_TX_FRAME_STATUS_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_MODULE_ID                  0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_TX_PKT_END_EVENT_ID                   0x23

// Module ID : 0x7, Module : TXPCU, Event ID : 0x24, Event : TXPCU_EVENT_DATA_FRAME_WAIT_CBF
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_LSB               0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_MSB               4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_MASK              0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_GET(x)            (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_SET(x)            (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_LSB              5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_MSB              5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_MASK             0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_GET(x)           (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_LSB        6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_MSB        7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_MASK       0xc0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_LSB             8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_MSB             8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_MASK            0x100
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_GET(x)          (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_SEND_EXPECT_CBF_P_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_MODULE_ID                         0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CBF_EVENT_ID                          0x24

// Module ID : 0x7, Module : TXPCU, Event ID : 0x25, Event : TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_LSB    0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_MSB    4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_MASK   0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB 5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MSB 6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK 0x60
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_LSB    7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_MSB    7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_MASK   0x80
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MUX_TX_DMA_DONE_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_LSB   8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_MSB   8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_MASK  0x100
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_LSB 9
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_MSB 10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_MASK 0x600
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_MODULE_ID              0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_CCA_CLEAR_DATA_EVENT_ID               0x25

// Module ID : 0x7, Module : TXPCU, Event ID : 0x26, Event : TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_LSB    0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_MSB    4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_MASK   0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB 5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MSB 6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK 0x60
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_LSB 7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_MSB 10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_MASK 0x780
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER0_C_3_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_LSB 11
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_MSB 14
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_MASK 0x7800
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER1_C_3_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_LSB 15
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_MSB 18
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_MASK 0x78000
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_TRANSMIT_RESULT_USER2_C_3_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_LSB 19
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_MSB 19
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_MASK 0x80000
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_FES_PHY_ERROR_STATUS_C_7_TO_0_UNI_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_MODULE_ID              0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_STATUS_UPDATE_START_EVENT_ID               0x26

// Module ID : 0x7, Module : TXPCU, Event ID : 0x27, Event : TXPCU_EVENT_DATA_FRAME_WAIT_ACK
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_LSB               0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_MSB               4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_MASK              0x1f
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_GET(x)            (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_SET(x)            (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_LSB              5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_MSB              5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_MASK             0x20
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_GET(x)           (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_RX_CLEAR_PRIMARY_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_LSB        6
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_MSB        7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_MASK       0xc0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_CCA_CLEAR_STATE_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_MODULE_ID                         0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_WAIT_ACK_EVENT_ID                          0x27

// Module ID : 0x7, Module : TXPCU, Event ID : 0x28, Event : TXPCU_EVENT_DATA_FRAME_END
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB 0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MSB 1
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK 0x3
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_NUMBER_OF_USERS_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_LSB              2
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_MSB              2
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_MASK             0x4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_GET(x)           (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_LSB              3
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_MSB              3
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_MASK             0x8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_GET(x)           (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER1_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_LSB              4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_MSB              4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_MASK             0x10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_GET(x)           (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_SET(x)           (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_FES_STATUS_SENT_USER2_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB  5
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MSB  12
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK 0x1fe0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_END_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_MODULE_ID                              0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_END_EVENT_ID                               0x28

// Module ID : 0x7, Module : TXPCU, Event ID : 0x29, Event : TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_LSB           0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_MSB           0
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_MASK          0x1
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_GET(x)        (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_TX_P_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_LSB           1
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_MSB           1
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_MASK          0x2
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_GET(x)        (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_FLUSH_DURING_RX_P_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_LSB          2
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_MSB          2
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_MASK         0x4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_GET(x)       (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_PKT_TX_IN_PROGRESS_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_LSB           3
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_MSB           3
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_MASK          0x8
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_GET(x)        (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_SET(x)        (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_CV_TX_IN_PROGRESS_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_LSB       4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_MSB       4
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_MASK      0x10
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_GET(x)    (((x) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_LSB) & TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_RX_FRAME_INFO_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_MODULE_ID                       0x7
#define TXPCU_TXPCU_EVENT_DATA_FRAME_RCVD_FLUSH_EVENT_ID                        0x29

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2a, Event : TXPCU_EVENT_SENT_MSG_TLV
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_LSB             0
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_MSB             7
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_MASK            0xff
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_GET(x)          (((x) & TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_SET(x)          (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_TAG_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_LSB        8
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_MSB        19
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_MASK       0xfff00
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MESSAGE_EVENT_PAYLOAD_11_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_MODULE_ID                                0x7
#define TXPCU_TXPCU_EVENT_SENT_MSG_TLV_EVENT_ID                                 0x2a

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2b, Event : TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_LSB          0
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_MSB          0
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_MASK         0x1
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_SEND_MPDU_LIMIT_0_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_LSB   1
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_MSB   1
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_MASK  0x2
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_GET(x) (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_UPDATE_MPDU_LIMIT_STATUS_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_LSB      2
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_MSB      6
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_MASK     0x7c
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_GET(x)   (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_LSB  7
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_MSB  7
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_MASK 0x80
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_GET(x) (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER0_6_TO_5_UNI_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_LSB      8
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_MSB      12
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_MASK     0x1f00
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_GET(x)   (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_LSB  13
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_MSB  13
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_MASK 0x2000
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_GET(x) (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER1_6_TO_5_UNI_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_LSB      14
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_MSB      18
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_MASK     0x7c000
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_GET(x)   (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_SET(x)   (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_LSB  19
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_MSB  19
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_MASK 0x80000
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_GET(x) (((x) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_MASK) >> TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_LSB)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_LSB) & TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_NUM_MPDU_USER2_6_TO_5_UNI_MASK)
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_MODULE_ID                      0x7
#define TXPCU_TXPCU_EVENT_SEND_MPDU_LIMIT_STATUS_EVENT_ID                       0x2b

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2c, Event : TXPCU_EVENT_CV_START_RCVD
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_LSB                     0
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_MSB                     4
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_MASK                    0x1f
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_GET(x)                  (((x) & TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_SET(x)                  (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_START_RCVD_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_LSB    5
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_MSB    7
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_MASK   0xe0
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_START_RCVD_CV_MEM_FETCH_REQUIRED_USR_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_MODULE_ID                               0x7
#define TXPCU_TXPCU_EVENT_CV_START_RCVD_EVENT_ID                                0x2c

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2d, Event : TXPCU_EVENT_CV_DATA_XFER_START
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_LSB                0
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_MSB                4
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_MASK               0x1f
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_GET(x)             (((x) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_SET(x)             (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_LSB        5
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_MSB        7
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_MASK       0xe0
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_GET(x)     (((x) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_SET(x)     (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_CV_DATA_XFER_USR_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_MODULE_ID                          0x7
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_START_EVENT_ID                           0x2d

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2e, Event : TXPCU_EVENT_CV_DATA_XFER_END
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_LSB                  0
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_MSB                  4
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_MASK                 0x1f
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_GET(x)               (((x) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_SET(x)               (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_LSB          5
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_MSB          7
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_MASK         0xe0
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_GET(x)       (((x) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_SET(x)       (((0 | (x)) << TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_CV_DATA_XFER_USR_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_MODULE_ID                            0x7
#define TXPCU_TXPCU_EVENT_CV_DATA_XFER_END_EVENT_ID                             0x2e

// Module ID : 0x7, Module : TXPCU, Event ID : 0x2f, Event : TXPCU_EVENT_SENT_BF_PARAMS
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_LSB                    0
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_MSB                    4
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_MASK                   0x1f
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_GET(x)                 (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_SET(x)                 (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_LSB 5
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_MSB 7
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_MASK 0xe0
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER0_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_LSB 8
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_MSB 10
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_MASK 0x700
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER1_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_LSB 11
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_MSB 13
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_MASK 0x3800
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_NUM_SS_USER2_2_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_LSB       14
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_MSB       14
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_MASK      0x4000
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_GET(x)    (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_SET(x)    (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_USE_STATIC_BW_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_LSB 15
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_MSB 16
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_MASK 0x18000
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_LSB) & TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_TX_FES_SETUP_S_STATIC_BANDWIDTH_1_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_MODULE_ID                              0x7
#define TXPCU_TXPCU_EVENT_SENT_BF_PARAMS_EVENT_ID                               0x2f

// Module ID : 0x7, Module : TXPCU, Event ID : 0x30, Event : TXPCU_EVENT_SVD_READY_RCVD
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_LSB                    0
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_MSB                    4
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_MASK                   0x1f
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_GET(x)                 (((x) & TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_SET(x)                 (((0 | (x)) << TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_SVD_READY_RCVD_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_MODULE_ID                              0x7
#define TXPCU_TXPCU_EVENT_SVD_READY_RCVD_EVENT_ID                               0x30

// Module ID : 0x7, Module : TXPCU, Event ID : 0x31, Event : TXPCU_EVENT_STATE_CHANGE
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB    0
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MSB    7
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK   0xff
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_GET(x) (((x) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK) >> TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_SET(x) (((0 | (x)) << TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_LSB) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_SCHEDULE_ID_7_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_LSB                 8
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_MSB                 8
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_MASK                0x100
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_GET(x)              (((x) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_MASK) >> TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_LSB)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_LSB) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_FES_SETUP_S_VALID_MASK)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_LSB                 9
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_MSB                 13
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_MASK                0x3e00
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_GET(x)              (((x) & TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_SET(x)              (((0 | (x)) << TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_STATE_CHANGE_NEXT_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_LSB                      14
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_MSB                      18
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_MASK                     0x7c000
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_GET(x)                   (((x) & TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_MASK) >> TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_LSB)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_SET(x)                   (((0 | (x)) << TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_LSB) & TXPCU_TXPCU_EVENT_STATE_CHANGE_STATE_TX_4_TO_0_MASK)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_LSB                        19
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_MSB                        19
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_MASK                       0x80000
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_GET(x)                     (((x) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_MASK) >> TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_LSB)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_SET(x)                     (((0 | (x)) << TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_LSB) & TXPCU_TXPCU_EVENT_STATE_CHANGE_TX_RESP_FRAME_MASK)
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_MODULE_ID                                0x7
#define TXPCU_TXPCU_EVENT_STATE_CHANGE_EVENT_ID                                 0x31

// Module ID : 0x8, Module : RXPCU, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                        0
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                        3
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                       0xf
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                     (((x) & RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                     (((0 | (x)) << RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                        4
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                        11
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                       0xff0
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                     (((x) & RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                     (((0 | (x)) << RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & RXPCU_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                           12
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                           19
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                          0xff000
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                        (((x) & RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                        (((0 | (x)) << RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & RXPCU_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                              0x8
#define RXPCU_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                               0x0

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1, Event : EVENT_COLLISION
#define RXPCU_EVENT_COLLISION_RESERVED_LSB                                      0
#define RXPCU_EVENT_COLLISION_RESERVED_MSB                                      19
#define RXPCU_EVENT_COLLISION_RESERVED_MASK                                     0xfffff
#define RXPCU_EVENT_COLLISION_RESERVED_GET(x)                                   (((x) & RXPCU_EVENT_COLLISION_RESERVED_MASK) >> RXPCU_EVENT_COLLISION_RESERVED_LSB)
#define RXPCU_EVENT_COLLISION_RESERVED_SET(x)                                   (((0 | (x)) << RXPCU_EVENT_COLLISION_RESERVED_LSB) & RXPCU_EVENT_COLLISION_RESERVED_MASK)
#define RXPCU_EVENT_COLLISION_MODULE_ID                                         0x8
#define RXPCU_EVENT_COLLISION_EVENT_ID                                          0x1

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2, Event : HW_ERR
#define RXPCU_HW_ERR_FIELD1_NAME_LSB                                            0
#define RXPCU_HW_ERR_FIELD1_NAME_MSB                                            3
#define RXPCU_HW_ERR_FIELD1_NAME_MASK                                           0xf
#define RXPCU_HW_ERR_FIELD1_NAME_GET(x)                                         (((x) & RXPCU_HW_ERR_FIELD1_NAME_MASK) >> RXPCU_HW_ERR_FIELD1_NAME_LSB)
#define RXPCU_HW_ERR_FIELD1_NAME_SET(x)                                         (((0 | (x)) << RXPCU_HW_ERR_FIELD1_NAME_LSB) & RXPCU_HW_ERR_FIELD1_NAME_MASK)
#define RXPCU_HW_ERR_FIELD2_NAME_LSB                                            4
#define RXPCU_HW_ERR_FIELD2_NAME_MSB                                            11
#define RXPCU_HW_ERR_FIELD2_NAME_MASK                                           0xff0
#define RXPCU_HW_ERR_FIELD2_NAME_GET(x)                                         (((x) & RXPCU_HW_ERR_FIELD2_NAME_MASK) >> RXPCU_HW_ERR_FIELD2_NAME_LSB)
#define RXPCU_HW_ERR_FIELD2_NAME_SET(x)                                         (((0 | (x)) << RXPCU_HW_ERR_FIELD2_NAME_LSB) & RXPCU_HW_ERR_FIELD2_NAME_MASK)
#define RXPCU_HW_ERR_RESERVED_LSB                                               12
#define RXPCU_HW_ERR_RESERVED_MSB                                               19
#define RXPCU_HW_ERR_RESERVED_MASK                                              0xff000
#define RXPCU_HW_ERR_RESERVED_GET(x)                                            (((x) & RXPCU_HW_ERR_RESERVED_MASK) >> RXPCU_HW_ERR_RESERVED_LSB)
#define RXPCU_HW_ERR_RESERVED_SET(x)                                            (((0 | (x)) << RXPCU_HW_ERR_RESERVED_LSB) & RXPCU_HW_ERR_RESERVED_MASK)
#define RXPCU_HW_ERR_MODULE_ID                                                  0x8
#define RXPCU_HW_ERR_EVENT_ID                                                   0x2

// Module ID : 0x8, Module : RXPCU, Event ID : 0x3, Event : EVENT_RXSM_STATE
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_LSB                                     0
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_MSB                                     4
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_MASK                                    0x1f
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_GET(x)                                  (((x) & RXPCU_EVENT_RXSM_STATE_RXSM_FSM_MASK) >> RXPCU_EVENT_RXSM_STATE_RXSM_FSM_LSB)
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_RXSM_FSM_LSB) & RXPCU_EVENT_RXSM_STATE_RXSM_FSM_MASK)
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_LSB                                5
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_MSB                                9
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_MASK                               0x3e0
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_GET(x)                             (((x) & RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_MASK) >> RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_LSB)
#define RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_LSB) & RXPCU_EVENT_RXSM_STATE_RXSM_FSM_NEXT_MASK)
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_LSB                                10
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_MSB                                11
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_MASK                               0xc00
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_GET(x)                             (((x) & RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_MASK) >> RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_LSB)
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_LSB) & RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_MASK)
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_LSB                           12
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_MSB                           13
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_MASK                          0x3000
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_GET(x)                        (((x) & RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_MASK) >> RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_LSB)
#define RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_LSB) & RXPCU_EVENT_RXSM_STATE_PAD_DELIM_FSM_NEXT_MASK)
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_LSB                                 14
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_MSB                                 15
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_MASK                                0xc000
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_GET(x)                              (((x) & RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_MASK) >> RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_LSB)
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_SET(x)                              (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_LSB) & RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_MASK)
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_LSB                            16
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_MSB                            17
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_MASK                           0x30000
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_GET(x)                         (((x) & RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_MASK) >> RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_LSB)
#define RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_SET(x)                         (((0 | (x)) << RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_LSB) & RXPCU_EVENT_RXSM_STATE_RX_FRAME_FSM_NEXT_MASK)
#define RXPCU_EVENT_RXSM_STATE_MODULE_ID                                        0x8
#define RXPCU_EVENT_RXSM_STATE_EVENT_ID                                         0x3

// Module ID : 0x8, Module : RXPCU, Event ID : 0x4, Event : EVENT_RXSM_WCF_A_WR
#define RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_LSB                                     0
#define RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_MSB                                     0
#define RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_MASK                                    0x1
#define RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_GET(x)                                  (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_RETRY_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_LSB                                   1
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_MSB                                   1
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_MASK                                  0x2
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_GET(x)                                (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_SET(x)                                (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_AGGR_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_LSB                             2
#define RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_MSB                             2
#define RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_MASK                            0x4
#define RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_GET(x)                          (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_SET(x)                          (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_PRE_DELIM_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_WEP_LSB                                       3
#define RXPCU_EVENT_RXSM_WCF_A_WR_WEP_MSB                                       3
#define RXPCU_EVENT_RXSM_WCF_A_WR_WEP_MASK                                      0x8
#define RXPCU_EVENT_RXSM_WCF_A_WR_WEP_GET(x)                                    (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_WEP_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_WEP_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_WEP_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_WEP_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_WEP_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_LSB                              4
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_MSB                              4
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_MASK                             0x10
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_GET(x)                           (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_MAC_PKT_RCVD_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_LSB                                5
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_MSB                                5
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_MASK                               0x20
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_GET(x)                             (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB                               6
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MSB                               6
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK                              0x40
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_LSB                                7
#define RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_MSB                                7
#define RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_MASK                               0x80
#define RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_GET(x)                             (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_FIRST_MPDU_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_LSB                                  8
#define RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_MSB                                  8
#define RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_MASK                                 0x100
#define RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_GET(x)                               (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_PWR_MGMT_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_LSB                          9
#define RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_MSB                          9
#define RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_MASK                         0x200
#define RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_GET(x)                       (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_SET(x)                       (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_H_CV_FILTER_PASS_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_LSB                                  10
#define RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_MSB                                  10
#define RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_MASK                                 0x400
#define RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_GET(x)                               (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_DIRECTED_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_LSB                11
#define RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_MSB                11
#define RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_MASK               0x800
#define RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_GET(x)             (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_DATA_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_LSB                         12
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_MSB                         12
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_MASK                        0x1000
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_GET(x)                      (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_SET(x)                      (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_MAC_AD1_GROUP_BIT_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_LSB                                    13
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_MSB                                    14
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_MASK                                   0x6000
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_GET(x)                                 (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_KEY_ID_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB                               15
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MSB                               15
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK                              0x8000
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_LSB                               16
#define RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_MSB                               16
#define RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_MASK                              0x10000
#define RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_GET(x)                            (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_FILTER_PASS_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_LSB                           17
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_MSB                           17
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_MASK                          0x20000
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_GET(x)                        (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_KEY_SEARCH_NEED_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_LSB                           18
#define RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_MSB                           18
#define RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_MASK                          0x40000
#define RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_GET(x)                        (((x) & RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_A_WR_PROXY_STA_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_A_WR_MODULE_ID                                     0x8
#define RXPCU_EVENT_RXSM_WCF_A_WR_EVENT_ID                                      0x4

// Module ID : 0x8, Module : RXPCU, Event ID : 0x5, Event : EVENT_RXSM_WCF_B_WR
#define RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_LSB                           0
#define RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_MSB                           0
#define RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_MASK                          0x1
#define RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_GET(x)                        (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_MPDU_LENGTH_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_LSB                            1
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_MSB                            1
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_MASK                           0x2
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_GET(x)                         (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_SET(x)                         (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_LSB                            2
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_MSB                            2
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_MASK                           0x4
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_GET(x)                         (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_SET(x)                         (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_POST_DELIM_CNT_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_LSB                                   3
#define RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_MSB                                   3
#define RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_MASK                                  0x8
#define RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_GET(x)                                (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_SET(x)                                (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_FCS_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_LSB                              4
#define RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_MSB                              4
#define RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_MASK                             0x10
#define RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_GET(x)                           (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_OVERFLOW_ERR_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_LSB                               5
#define RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_MSB                               5
#define RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_MASK                              0x20
#define RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_MASK) >> RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_LSB) & RXPCU_EVENT_RXSM_WCF_B_WR_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_RXSM_WCF_B_WR_MODULE_ID                                     0x8
#define RXPCU_EVENT_RXSM_WCF_B_WR_EVENT_ID                                      0x5

// Module ID : 0x8, Module : RXPCU, Event ID : 0x6, Event : EVENT_RXSM_WCF_C_WR
#define RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_LSB                        0
#define RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_MSB                        0
#define RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_MASK                       0x1
#define RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_GET(x)                     (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_SET(x)                     (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_ERROR_BT_COLLISION_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_LSB                     1
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_MSB                     1
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_MASK                    0x2
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_GET(x)                  (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_SET(x)                  (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_PHY_PPDU_END_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_LSB                          2
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_MSB                          2
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_MASK                         0x4
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_GET(x)                       (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_SET(x)                       (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_PKT_END_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_LSB                    3
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_MSB                    3
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_MASK                   0x8
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_GET(x)                 (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_SET(x)                 (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_TIMING_OFFSET_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_LSB                              4
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_MSB                              4
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_MASK                             0x10
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_GET(x)                           (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_RX_EVM_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_LSB                               5
#define RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_MSB                               5
#define RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_MASK                              0x20
#define RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_LSB                             6
#define RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_MSB                             6
#define RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_MASK                            0x40
#define RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_GET(x)                          (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_SET(x)                          (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_TLV_TERMINATE_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_LSB                       7
#define RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_MSB                       7
#define RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_MASK                      0x80
#define RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_GET(x)                    (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_SET(x)                    (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_BB_CAPTURED_CHANNEL_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_LSB                            8
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_MSB                            8
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_MASK                           0x100
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_GET(x)                         (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_SET(x)                         (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_VALID_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_LSB                                  9
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_MSB                                  12
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_MASK                                 0x1e00
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_GET(x)                               (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_PEER_IDX_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_LSB                         13
#define RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_MSB                         13
#define RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_MASK                        0x2000
#define RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_GET(x)                      (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_SET(x)                      (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_UNSUPPORTED_MU_NC_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_LSB                          14
#define RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_MSB                          14
#define RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_MASK                         0x4000
#define RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_GET(x)                       (((x) & RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_MASK) >> RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_LSB)
#define RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_SET(x)                       (((0 | (x)) << RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_LSB) & RXPCU_EVENT_RXSM_WCF_C_WR_OTP_TXBF_DISABLE_MASK)
#define RXPCU_EVENT_RXSM_WCF_C_WR_MODULE_ID                                     0x8
#define RXPCU_EVENT_RXSM_WCF_C_WR_EVENT_ID                                      0x6

// Module ID : 0x8, Module : RXPCU, Event ID : 0x7, Event : EVENT_RXSM_IS_DELIMITER
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_LSB                              0
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_MSB                              4
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_MASK                             0x1f
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_GET(x)                           (((x) & RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_MASK) >> RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_LSB)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_LSB) & RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_MASK)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_LSB                         5
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_MSB                         9
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_MASK                        0x3e0
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_GET(x)                      (((x) & RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_MASK) >> RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_LSB)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_SET(x)                      (((0 | (x)) << RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_LSB) & RXPCU_EVENT_RXSM_IS_DELIMITER_RXSM_FSM_NEXT_MASK)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_LSB                10
#define RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_MSB                10
#define RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_MASK               0x400
#define RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_GET(x)             (((x) & RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_MASK) >> RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_LSB)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_LSB) & RXPCU_EVENT_RXSM_IS_DELIMITER_TAG_IS_PKT_USER0_VALID_MASK)
#define RXPCU_EVENT_RXSM_IS_DELIMITER_MODULE_ID                                 0x8
#define RXPCU_EVENT_RXSM_IS_DELIMITER_EVENT_ID                                  0x7

// Module ID : 0x8, Module : RXPCU, Event ID : 0x8, Event : EVENT_RXSM_FRAME_DONE
#define RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_LSB                       0
#define RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_MSB                       0
#define RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_MASK                      0x1
#define RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_GET(x)                    (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_SET(x)                    (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_BA_CTRL_BA_POLICY_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_BAR_LSB                                     1
#define RXPCU_EVENT_RXSM_FRAME_DONE_BAR_MSB                                     1
#define RXPCU_EVENT_RXSM_FRAME_DONE_BAR_MASK                                    0x2
#define RXPCU_EVENT_RXSM_FRAME_DONE_BAR_GET(x)                                  (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_BAR_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_BAR_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_BAR_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_BAR_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_BAR_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_LSB                                 2
#define RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_MSB                                 2
#define RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_MASK                                0x4
#define RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_GET(x)                              (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_SET(x)                              (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_PS_POLL_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_LSB                 3
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_MSB                 3
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_MASK                0x8
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_GET(x)              (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_SET(x)              (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_RTS_N_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RTS_LSB                                     4
#define RXPCU_EVENT_RXSM_FRAME_DONE_RTS_MSB                                     4
#define RXPCU_EVENT_RXSM_FRAME_DONE_RTS_MASK                                    0x10
#define RXPCU_EVENT_RXSM_FRAME_DONE_RTS_GET(x)                                  (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_RTS_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_RTS_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RTS_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_RTS_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_RTS_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_LSB                               5
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_MSB                               5
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_MASK                              0x20
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_GET(x)                            (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_CTRL_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_LSB                                6
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_MSB                                6
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_MASK                               0x40
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_GET(x)                             (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_QOS_NULL_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_LSB                                7
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_MSB                                7
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_MASK                               0x80
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_GET(x)                             (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_SET(x)                             (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_QOS_DATA_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_LSB                               8
#define RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_MSB                               8
#define RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_MASK                              0x100
#define RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_NULL_DATA_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_LSB                              9
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_MSB                              10
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_MASK                             0x600
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_GET(x)                           (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_ACK_POLICY_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_LSB                               11
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_MSB                               11
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_MASK                              0x800
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_GET(x)                            (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_DATA_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_LSB                                  12
#define RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_MSB                                  12
#define RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_MASK                                 0x1000
#define RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_GET(x)                               (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_IS_QOS_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_LSB                           13
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_MSB                           13
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_MASK                          0x2000
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_GET(x)                        (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_ACTION_NO_ACK_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_LSB                               14
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_MSB                               14
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_MASK                              0x4000
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_GET(x)                            (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_SET(x)                            (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_TYPE_MGMT_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_LSB                     15
#define RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_MSB                     15
#define RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_MASK                    0x8000
#define RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_GET(x)                  (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_SET(x)                  (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_DETECT_OVERFLOW_REG_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_LSB                       16
#define RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_MSB                       16
#define RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_MASK                      0x10000
#define RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_GET(x)                    (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_SET(x)                    (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_FILTER_PASS_FINAL_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_LSB                           17
#define RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_MSB                           17
#define RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_MASK                          0x20000
#define RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_GET(x)                        (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_MPDU_FCS_PASS_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_LSB                       18
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MSB                       18
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MASK                      0x40000
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_GET(x)                    (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_SET(x)                    (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_LSB                19
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_MSB                19
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_MASK               0x80000
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_GET(x)             (((x) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_MASK) >> RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_LSB)
#define RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_SET(x)             (((0 | (x)) << RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_LSB) & RXPCU_EVENT_RXSM_FRAME_DONE_RESPONSE_REQUIRED_MPDU_P_MASK)
#define RXPCU_EVENT_RXSM_FRAME_DONE_MODULE_ID                                   0x8
#define RXPCU_EVENT_RXSM_FRAME_DONE_EVENT_ID                                    0x8

// Module ID : 0x8, Module : RXPCU, Event ID : 0x9, Event : EVENT_RXSM_RESP_REQ_MPDU
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_LSB                             0
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_MSB                             19
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_MASK                            0xfffff
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_GET(x)                          (((x) & RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_SET(x)                          (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_MPDU_RESERVED_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_MODULE_ID                                0x8
#define RXPCU_EVENT_RXSM_RESP_REQ_MPDU_EVENT_ID                                 0x9

// Module ID : 0x8, Module : RXPCU, Event ID : 0xa, Event : EVENT_RXSM_RESP_REQ
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_LSB         0
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_MSB         0
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_MASK        0x1
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_GET(x)      (((x) & RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_SET(x)      (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_QOSDATA_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_LSB             1
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_MSB             1
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_MASK            0x2
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_GET(x)          (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_SET(x)          (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_EXPLICIT_SIFS_RESP_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_LSB                            2
#define RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_MSB                            2
#define RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_MASK                           0x4
#define RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_GET(x)                         (((x) & RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_SET(x)                         (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_LATCH_PWR_MGMT_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_LSB             3
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_MSB             3
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_MASK            0x8
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_GET(x)          (((x) & RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_SET(x)          (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_QBOOST_EXPLICIT_SIFS_RESP_BAR_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_LSB                  4
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_MSB                  4
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_MASK                 0x10
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_GET(x)               (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_SET(x)               (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_BAR_SIFS_RESP_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_LSB          5
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_MSB          5
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_MASK         0x20
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_GET(x)       (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_SET(x)       (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_QBOOST_TRIGGER_BITMAP_BY_TID_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_LSB                                  6
#define RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_MSB                                  6
#define RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_MASK                                 0x40
#define RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_GET(x)                               (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PWR_MGMT_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_LSB                       7
#define RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_MSB                       7
#define RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_MASK                      0x80
#define RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_GET(x)                    (((x) & RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_SET(x)                    (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_RESPONSE_REQUIRED_P_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_BAR_LSB                                       8
#define RXPCU_EVENT_RXSM_RESP_REQ_BAR_MSB                                       8
#define RXPCU_EVENT_RXSM_RESP_REQ_BAR_MASK                                      0x100
#define RXPCU_EVENT_RXSM_RESP_REQ_BAR_GET(x)                                    (((x) & RXPCU_EVENT_RXSM_RESP_REQ_BAR_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_BAR_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_BAR_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_BAR_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_BAR_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_LSB                     9
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_MSB                     9
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_MASK                    0x200
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_GET(x)                  (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_SET(x)                  (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PTE_PS_POLL_SIFS_RESP_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_LSB                                   10
#define RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_MSB                                   10
#define RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_MASK                                  0x400
#define RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_GET(x)                                (((x) & RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_SET(x)                                (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_PS_POLL_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_LSB                                     11
#define RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_MSB                                     11
#define RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_MASK                                    0x800
#define RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_GET(x)                                  (((x) & RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_M_PKT_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_ACTION_LSB                                    12
#define RXPCU_EVENT_RXSM_RESP_REQ_ACTION_MSB                                    12
#define RXPCU_EVENT_RXSM_RESP_REQ_ACTION_MASK                                   0x1000
#define RXPCU_EVENT_RXSM_RESP_REQ_ACTION_GET(x)                                 (((x) & RXPCU_EVENT_RXSM_RESP_REQ_ACTION_MASK) >> RXPCU_EVENT_RXSM_RESP_REQ_ACTION_LSB)
#define RXPCU_EVENT_RXSM_RESP_REQ_ACTION_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_REQ_ACTION_LSB) & RXPCU_EVENT_RXSM_RESP_REQ_ACTION_MASK)
#define RXPCU_EVENT_RXSM_RESP_REQ_MODULE_ID                                     0x8
#define RXPCU_EVENT_RXSM_RESP_REQ_EVENT_ID                                      0xa

// Module ID : 0x8, Module : RXPCU, Event ID : 0xb, Event : EVENT_RXSM_RESP_RCV
#define RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_LSB                                  0
#define RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_MSB                                  19
#define RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_MASK                                 0xfffff
#define RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_GET(x)                               (((x) & RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_MASK) >> RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_LSB)
#define RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_SET(x)                               (((0 | (x)) << RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_LSB) & RXPCU_EVENT_RXSM_RESP_RCV_RESERVED_MASK)
#define RXPCU_EVENT_RXSM_RESP_RCV_MODULE_ID                                     0x8
#define RXPCU_EVENT_RXSM_RESP_RCV_EVENT_ID                                      0xb

// Module ID : 0x8, Module : RXPCU, Event ID : 0xc, Event : EVENT_RXSM_SEND_RX_FRAME_INFO
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_LSB                        0
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_MSB                        19
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_MASK                       0xfffff
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_GET(x)                     (((x) & RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_MASK) >> RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_LSB)
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_SET(x)                     (((0 | (x)) << RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_LSB) & RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_RESERVED_MASK)
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_MODULE_ID                           0x8
#define RXPCU_EVENT_RXSM_SEND_RX_FRAME_INFO_EVENT_ID                            0xc

// Module ID : 0x8, Module : RXPCU, Event ID : 0xd, Event : EVENT_RXSM_RX_PKT_END_DONE
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_LSB                           0
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_MSB                           19
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_MASK                          0xfffff
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_GET(x)                        (((x) & RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_MASK) >> RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_LSB)
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_SET(x)                        (((0 | (x)) << RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_LSB) & RXPCU_EVENT_RXSM_RX_PKT_END_DONE_RESERVED_MASK)
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_MODULE_ID                              0x8
#define RXPCU_EVENT_RXSM_RX_PKT_END_DONE_EVENT_ID                               0xd

// Module ID : 0x8, Module : RXPCU, Event ID : 0xe, Event : EVENT_RXSM_OVERFLOW_INT
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_LSB                              0
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_MSB                              19
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_MASK                             0xfffff
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_GET(x)                           (((x) & RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_MASK) >> RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_LSB)
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_SET(x)                           (((0 | (x)) << RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_LSB) & RXPCU_EVENT_RXSM_OVERFLOW_INT_RESERVED_MASK)
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_MODULE_ID                                 0x8
#define RXPCU_EVENT_RXSM_OVERFLOW_INT_EVENT_ID                                  0xe

// Module ID : 0x8, Module : RXPCU, Event ID : 0xf, Event : EVENT_DPSM_LAT_CMD_A
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_LSB                              0
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_MSB                              4
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_MASK                             0x1f
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_GET(x)                           (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_LSB                            5
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_MSB                            9
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_MASK                           0x3e0
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_GET(x)                         (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_SET(x)                         (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_PPDU_VALID_TL_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_LSB                                   10
#define RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_MSB                                   11
#define RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_MASK                                  0xc00
#define RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_GET(x)                                (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_SET(x)                                (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_KEY_ID_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_LSB                             12
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_MSB                             12
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_MASK                            0x1000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_GET(x)                          (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_DECRYPT_NEED_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_LSB                              13
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_MSB                              13
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_MASK                             0x2000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_GET(x)                           (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_LSB                               14
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_MSB                               14
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_MASK                              0x4000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_GET(x)                            (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_IS_PHY_ERR_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_LSB                                 15
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_MSB                                 15
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_MASK                                0x8000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_GET(x)                              (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_SET(x)                              (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_DIRECTED_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_LSB                              16
#define RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_MSB                              16
#define RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_MASK                             0x10000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_GET(x)                           (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_FILTER_PASS_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_LSB               17
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_MSB               17
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_MASK              0x20000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_GET(x)            (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_SET(x)            (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_DATA_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_LSB                          18
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_MSB                          18
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_MASK                         0x40000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_GET(x)                       (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_SET(x)                       (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_PROXY_STA_VALID_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_LSB                             19
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_MSB                             19
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_MASK                            0x80000
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_GET(x)                          (((x) & RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_MASK) >> RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_LSB)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_LSB) & RXPCU_EVENT_DPSM_LAT_CMD_A_MAC_PKT_RCVD_MASK)
#define RXPCU_EVENT_DPSM_LAT_CMD_A_MODULE_ID                                    0x8
#define RXPCU_EVENT_DPSM_LAT_CMD_A_EVENT_ID                                     0xf

// Module ID : 0x8, Module : RXPCU, Event ID : 0x10, Event : EVENT_DPSM_ASE_ARB
#define RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_LSB                                0
#define RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_MSB                                4
#define RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_MASK                               0x1f
#define RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_GET(x)                             (((x) & RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_SET(x)                             (((0 | (x)) << RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_ASE_ARB_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_LSB                            5
#define RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_MSB                            5
#define RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_MASK                           0x20
#define RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_GET(x)                         (((x) & RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_MASK) >> RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_LSB)
#define RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_SET(x)                         (((0 | (x)) << RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_LSB) & RXPCU_EVENT_DPSM_ASE_ARB_KEY_SEARCH_NEED_MASK)
#define RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_LSB                                6
#define RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_MSB                                19
#define RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_MASK                               0xfffc0
#define RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_GET(x)                             (((x) & RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_MASK) >> RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_LSB)
#define RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_SET(x)                             (((0 | (x)) << RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_LSB) & RXPCU_EVENT_DPSM_ASE_ARB_MPDU_LENGTH_MASK)
#define RXPCU_EVENT_DPSM_ASE_ARB_MODULE_ID                                      0x8
#define RXPCU_EVENT_DPSM_ASE_ARB_EVENT_ID                                       0x10

// Module ID : 0x8, Module : RXPCU, Event ID : 0x11, Event : EVENT_DPSM_AST_DONE
#define RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_LSB                               0
#define RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_MSB                               4
#define RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_MASK                              0x1f
#define RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_GET(x)                            (((x) & RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_AST_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_LSB                     5
#define RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_MSB                     6
#define RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_MASK                    0x60
#define RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_GET(x)                  (((x) & RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_SET(x)                  (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_LSB) & RXPCU_EVENT_DPSM_AST_DONE_ASE_DPSM_MATCH_STATUS_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_LSB                           7
#define RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_MSB                           7
#define RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_MASK                          0x80
#define RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_GET(x)                        (((x) & RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_SET(x)                        (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_LSB) & RXPCU_EVENT_DPSM_AST_DONE_AD1_MATCH_CHECK_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_LSB                        8
#define RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_MSB                        8
#define RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_MASK                       0x100
#define RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_GET(x)                     (((x) & RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_SET(x)                     (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_LSB) & RXPCU_EVENT_DPSM_AST_DONE_SET_NEW_PEER_ENTRY_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_LSB                             9
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_MSB                             9
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_MASK                            0x200
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_GET(x)                          (((x) & RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_LSB) & RXPCU_EVENT_DPSM_AST_DONE_SET_AST_FOUND_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_LSB                         10
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_MSB                         10
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_MASK                        0x400
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_GET(x)                      (((x) & RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_SET(x)                      (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_LSB) & RXPCU_EVENT_DPSM_AST_DONE_SET_AST_NOT_FOUND_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_LSB                             11
#define RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_MSB                             11
#define RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_MASK                            0x800
#define RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_GET(x)                          (((x) & RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_LSB) & RXPCU_EVENT_DPSM_AST_DONE_NEW_PKT_START_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_LSB                               12
#define RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_MSB                               12
#define RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_MASK                              0x1000
#define RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_GET(x)                            (((x) & RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_LSB) & RXPCU_EVENT_DPSM_AST_DONE_FILTER_PASS_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_LSB                               13
#define RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_MSB                               19
#define RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_MASK                              0xfe000
#define RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_GET(x)                            (((x) & RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_MASK) >> RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_LSB)
#define RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_LSB) & RXPCU_EVENT_DPSM_AST_DONE_PTE_PTR_6_0_MASK)
#define RXPCU_EVENT_DPSM_AST_DONE_MODULE_ID                                     0x8
#define RXPCU_EVENT_DPSM_AST_DONE_EVENT_ID                                      0x11

// Module ID : 0x8, Module : RXPCU, Event ID : 0x12, Event : EVENT_DPSM_PTE_DONE
#define RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_LSB                               0
#define RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_MSB                               4
#define RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_MASK                              0x1f
#define RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_GET(x)                            (((x) & RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_LSB                          5
#define RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_MSB                          5
#define RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_MASK                         0x20
#define RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_GET(x)                       (((x) & RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_SET(x)                       (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_PTE_FETCH_DONE_P_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_LSB                       6
#define RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_MSB                       6
#define RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_MASK                      0x40
#define RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_GET(x)                    (((x) & RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_SET(x)                    (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_AXI_DPSM_READ_VALID_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_PCNT_LSB                                      7
#define RXPCU_EVENT_DPSM_PTE_DONE_PCNT_MSB                                      11
#define RXPCU_EVENT_DPSM_PTE_DONE_PCNT_MASK                                     0xf80
#define RXPCU_EVENT_DPSM_PTE_DONE_PCNT_GET(x)                                   (((x) & RXPCU_EVENT_DPSM_PTE_DONE_PCNT_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_PCNT_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_PCNT_SET(x)                                   (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_PCNT_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_PCNT_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_LSB                             12
#define RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_MSB                             12
#define RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_MASK                            0x1000
#define RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_GET(x)                          (((x) & RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_NEW_PKT_START_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_LSB                               13
#define RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_MSB                               13
#define RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_MASK                              0x2000
#define RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_GET(x)                            (((x) & RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_SET(x)                            (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_FILTER_PASS_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_LSB                              14
#define RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_MSB                              19
#define RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_MASK                             0xfc000
#define RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_GET(x)                           (((x) & RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_MASK) >> RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_LSB)
#define RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_LSB) & RXPCU_EVENT_DPSM_PTE_DONE_PEER_IDX_5_0_MASK)
#define RXPCU_EVENT_DPSM_PTE_DONE_MODULE_ID                                     0x8
#define RXPCU_EVENT_DPSM_PTE_DONE_EVENT_ID                                      0x12

// Module ID : 0x8, Module : RXPCU, Event ID : 0x13, Event : EVENT_DPSM_UPDATE_PPDU_START_VALID
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_LSB                0
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_MSB                4
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_MASK               0x1f
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_GET(x)             (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_SET(x)             (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_LSB                 5
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_MSB                 6
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_MASK                0x60
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_GET(x)              (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_SET(x)              (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECAP_TYPE_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_LSB                  7
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_MSB                  7
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_MASK                 0x80
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_GET(x)               (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_SET(x)               (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_ENCRYPTED_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_LSB                      8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_MSB                      8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_MASK                     0x100
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_GET(x)                   (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_SET(x)                   (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_RETRY_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_LSB             9
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_MSB             9
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_MASK            0x200
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_GET(x)          (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_SET(x)          (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_NEW_PEER_ENTRY_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_LSB             10
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_MSB             10
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_MASK            0x400
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_GET(x)          (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_SET(x)          (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DECRYPT_NEEDED_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_LSB                 11
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_MSB                 11
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_MASK                0x800
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_GET(x)              (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_SET(x)              (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_FIRST_MPDU_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_LSB                        12
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_MSB                        15
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_MASK                       0xf000
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_GET(x)                     (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_SET(x)                     (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_TID_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_LSB           16
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_MSB           16
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_MASK          0x10000
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_GET(x)        (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_SET(x)        (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_TIMEOUT_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_LSB         17
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_MSB         17
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_MASK        0x20000
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_GET(x)      (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_SET(x)      (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PEER_IDX_NOT_FOUND_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_LSB              18
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_MSB              18
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_MASK             0x40000
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_GET(x)           (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_SET(x)           (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_PHY_DATA_TYPE_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_LSB                   19
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_MSB                   19
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_MASK                  0x80000
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_GET(x)                (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_SET(x)                (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_DIRECTED_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_MODULE_ID                      0x8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_START_VALID_EVENT_ID                       0x13

// Module ID : 0x8, Module : RXPCU, Event ID : 0x14, Event : EVENT_DPSM_UPDATE_MPDU_START_DONE
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_LSB                 0
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_MSB                 4
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_MASK                0x1f
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_GET(x)              (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_SET(x)              (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_LSB                 5
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_MSB                 18
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_MASK                0x7ffe0
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_GET(x)              (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_SET(x)              (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MPDU_LENGTH_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_LSB      19
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_MSB      19
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_MASK     0x80000
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_GET(x)   (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_SET(x)   (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_ASE_MATCH_STATUS_FOUND_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_MODULE_ID                       0x8
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_START_DONE_EVENT_ID                        0x14

// Module ID : 0x8, Module : RXPCU, Event ID : 0x15, Event : EVENT_DPSM_UPDATE_PTE_DONE
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_LSB                        0
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_MSB                        4
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_MASK                       0x1f
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_GET(x)                     (((x) & RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_SET(x)                     (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_LSB                             8
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_MSB                             15
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_MASK                            0xff00
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_GET(x)                          (((x) & RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_LSB) & RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_LENGTH_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_MODULE_ID                              0x8
#define RXPCU_EVENT_DPSM_UPDATE_PTE_DONE_EVENT_ID                               0x15

// Module ID : 0x8, Module : RXPCU, Event ID : 0x16, Event : EVENT_DPSM_POP_CMD_B
#define RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_LSB                              0
#define RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_MSB                              4
#define RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_MASK                             0x1f
#define RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_GET(x)                           (((x) & RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_POP_CMD_B_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_LSB                              5
#define RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_MSB                              5
#define RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_MASK                             0x20
#define RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_GET(x)                           (((x) & RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_SET(x)                           (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_LSB) & RXPCU_EVENT_DPSM_POP_CMD_B_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_LSB                             6
#define RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_MSB                             6
#define RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_MASK                            0x40
#define RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_GET(x)                          (((x) & RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_LSB) & RXPCU_EVENT_DPSM_POP_CMD_B_OVERFLOW_ERR_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_LSB                                  7
#define RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_MSB                                  7
#define RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_MASK                                 0x80
#define RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_GET(x)                               (((x) & RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_SET(x)                               (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_LSB) & RXPCU_EVENT_DPSM_POP_CMD_B_FCS_ERR_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_LSB                          8
#define RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_MSB                          8
#define RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_MASK                         0x100
#define RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_GET(x)                       (((x) & RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_SET(x)                       (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_LSB) & RXPCU_EVENT_DPSM_POP_CMD_B_MPDU_LENGTH_ERR_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_B_MODULE_ID                                    0x8
#define RXPCU_EVENT_DPSM_POP_CMD_B_EVENT_ID                                     0x16

// Module ID : 0x8, Module : RXPCU, Event ID : 0x17, Event : EVENT_DPSM_POP_CMD_AC
#define RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_LSB                             0
#define RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_MSB                             4
#define RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_MASK                            0x1f
#define RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_GET(x)                          (((x) & RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_SET(x)                          (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_POP_CMD_AC_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_LSB                                 5
#define RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_MSB                                 17
#define RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_MASK                                0x3ffe0
#define RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_GET(x)                              (((x) & RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_MASK) >> RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_LSB)
#define RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_SET(x)                              (((0 | (x)) << RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_LSB) & RXPCU_EVENT_DPSM_POP_CMD_AC_AST_IDX_MASK)
#define RXPCU_EVENT_DPSM_POP_CMD_AC_MODULE_ID                                   0x8
#define RXPCU_EVENT_DPSM_POP_CMD_AC_EVENT_ID                                    0x17

// Module ID : 0x8, Module : RXPCU, Event ID : 0x18, Event : EVENT_DPSM_CHECK_TLV_TERMINATE
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_LSB                    0
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_MSB                    4
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_MASK                   0x1f
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_GET(x)                 (((x) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_SET(x)                 (((0 | (x)) << RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_LSB                5
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_MSB                5
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_MASK               0x20
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_GET(x)             (((x) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_MASK) >> RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_LSB)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_SET(x)             (((0 | (x)) << RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_LSB) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MPDU_LENGTH_ERR_MASK)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_LSB                    6
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_MSB                    6
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_MASK                   0x40
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_GET(x)                 (((x) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_MASK) >> RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_LSB)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_SET(x)                 (((0 | (x)) << RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_LSB) & RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_IS_PHY_DATA_MASK)
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_MODULE_ID                          0x8
#define RXPCU_EVENT_DPSM_CHECK_TLV_TERMINATE_EVENT_ID                           0x18

// Module ID : 0x8, Module : RXPCU, Event ID : 0x19, Event : EVENT_DPSM_UPDATE_MPDU_END_DONE
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_LSB                   0
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_MSB                   4
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_MASK                  0x1f
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_GET(x)                (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_SET(x)                (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_LSB                       5
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_MSB                       7
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_MASK                      0xe0
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_GET(x)                    (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_SET(x)                    (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_WCF_CMD_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_LSB                8
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_MSB                19
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_MASK               0xfff00
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_GET(x)             (((x) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_MASK) >> RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_SET(x)             (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_LSB) & RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_BB_LENGTH_11_0_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_MODULE_ID                         0x8
#define RXPCU_EVENT_DPSM_UPDATE_MPDU_END_DONE_EVENT_ID                          0x19

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1a, Event : EVENT_DPSM_UPDATE_PPDU_END_DONE
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_LSB                   0
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_MSB                   4
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_MASK                  0x1f
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_GET(x)                (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_SET(x)                (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_DPSM_STATUS_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_LSB                5
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_MSB                5
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_MASK               0x20
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_GET(x)             (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_PEER_IDX_VALID_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_LSB                       6
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_MSB                       6
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_MASK                      0x40
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_GET(x)                    (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_SET(x)                    (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_DATA_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_LSB             7
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_MSB             7
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_MASK            0x80
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_GET(x)          (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_SET(x)          (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_UNSUPPORTED_MU_NC_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_LSB           8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_MSB           8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_MASK          0x100
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_GET(x)        (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_SET(x)        (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_BB_CAPTURED_CHANNEL_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_LSB        9
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_MSB        9
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_MASK       0x200
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_GET(x)     (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_SET(x)     (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_TIMING_OFFSET_VALID_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_LSB              10
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_MSB              10
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_MASK             0x400
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_GET(x)           (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_RX_PKT_END_VALID_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_LSB                 11
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_MSB                 11
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_MASK                0x800
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_GET(x)              (((x) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_MASK) >> RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_LSB)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_SET(x)              (((0 | (x)) << RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_LSB) & RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_TX_HT_VHT_ACK_MASK)
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_MODULE_ID                         0x8
#define RXPCU_EVENT_DPSM_UPDATE_PPDU_END_DONE_EVENT_ID                          0x1a

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1b, Event : EVENT_TRIC_READ_PPDU_START_VALID
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_LSB                          0
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_MSB                          3
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_MASK                         0xf
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_GET(x)                       (((x) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_MASK) >> RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_LSB)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_SET(x)                       (((0 | (x)) << RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_LSB) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_FSM_MASK)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_LSB                       4
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_MSB                       11
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_MASK                      0xff0
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_GET(x)                    (((x) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_MASK) >> RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_LSB)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_SET(x)                    (((0 | (x)) << RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_LSB) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_LENGTH_MASK)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_LSB                          12
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_MSB                          19
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_MASK                         0xff000
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_GET(x)                       (((x) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_MASK) >> RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_LSB)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_SET(x)                       (((0 | (x)) << RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_LSB) & RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_TAG_MASK)
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_MODULE_ID                        0x8
#define RXPCU_EVENT_TRIC_READ_PPDU_START_VALID_EVENT_ID                         0x1b

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1c, Event : EVENT_TRIC_XFER_MPDU_START
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_LSB                                0
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_MSB                                3
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_MASK                               0xf
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_GET(x)                             (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_START_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_LSB                             4
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_MSB                             11
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_MASK                            0xff0
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_GET(x)                          (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_SET(x)                          (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_START_LENGTH_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_LSB                                12
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_MSB                                19
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_MASK                               0xff000
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_GET(x)                             (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_START_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_MODULE_ID                              0x8
#define RXPCU_EVENT_TRIC_XFER_MPDU_START_EVENT_ID                               0x1c

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1d, Event : EVENT_TRIC_XFER_PTE
#define RXPCU_EVENT_TRIC_XFER_PTE_FSM_LSB                                       0
#define RXPCU_EVENT_TRIC_XFER_PTE_FSM_MSB                                       3
#define RXPCU_EVENT_TRIC_XFER_PTE_FSM_MASK                                      0xf
#define RXPCU_EVENT_TRIC_XFER_PTE_FSM_GET(x)                                    (((x) & RXPCU_EVENT_TRIC_XFER_PTE_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_PTE_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_PTE_FSM_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PTE_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_PTE_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_LSB                                    4
#define RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_MSB                                    11
#define RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_MASK                                   0xff0
#define RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_GET(x)                                 (((x) & RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_MASK) >> RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_LSB)
#define RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_LSB) & RXPCU_EVENT_TRIC_XFER_PTE_LENGTH_MASK)
#define RXPCU_EVENT_TRIC_XFER_PTE_TAG_LSB                                       12
#define RXPCU_EVENT_TRIC_XFER_PTE_TAG_MSB                                       19
#define RXPCU_EVENT_TRIC_XFER_PTE_TAG_MASK                                      0xff000
#define RXPCU_EVENT_TRIC_XFER_PTE_TAG_GET(x)                                    (((x) & RXPCU_EVENT_TRIC_XFER_PTE_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_PTE_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_PTE_TAG_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PTE_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_PTE_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_PTE_MODULE_ID                                     0x8
#define RXPCU_EVENT_TRIC_XFER_PTE_EVENT_ID                                      0x1d

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1e, Event : EVENT_TRIC_XFER_DATA_TLV
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_LSB                                  0
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_MSB                                  3
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_MASK                                 0xf
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_LSB                               4
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_MSB                               11
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_MASK                              0xff0
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_GET(x)                            (((x) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_MASK) >> RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_LSB)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_SET(x)                            (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_LSB) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_LENGTH_MASK)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_LSB                                  12
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_MSB                                  19
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_MASK                                 0xff000
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_DATA_TLV_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_MODULE_ID                                0x8
#define RXPCU_EVENT_TRIC_XFER_DATA_TLV_EVENT_ID                                 0x1e

// Module ID : 0x8, Module : RXPCU, Event ID : 0x1f, Event : EVENT_TRIC_XFER_MPDU_END
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_LSB                                  0
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_MSB                                  3
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_MASK                                 0xf
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_END_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_LSB                               4
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_MSB                               11
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_MASK                              0xff0
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_GET(x)                            (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_SET(x)                            (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_END_LENGTH_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_LSB                                  12
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_MSB                                  19
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_MASK                                 0xff000
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_MPDU_END_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_MODULE_ID                                0x8
#define RXPCU_EVENT_TRIC_XFER_MPDU_END_EVENT_ID                                 0x1f

// Module ID : 0x8, Module : RXPCU, Event ID : 0x20, Event : EVENT_TRIC_XFER_PPDU_END
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_LSB                                  0
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_MSB                                  3
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_MASK                                 0xf
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_LSB                         4
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_MSB                         4
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_MASK                        0x10
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_GET(x)                      (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_SET(x)                      (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_OVERFLOW_ERR_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_LSB                            5
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_MSB                            5
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_MASK                           0x20
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_GET(x)                         (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_SET(x)                         (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_LAST_MPDU_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_LSB                      6
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_MSB                      6
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_MASK                     0x40
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_GET(x)                   (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_SET(x)                   (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_MPDU_LENGTH_ERR_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_LSB                              7
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_MSB                              7
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_MASK                             0x80
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_GET(x)                           (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_SET(x)                           (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_FCS_ERR_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_LSB                                  12
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_MSB                                  19
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_MASK                                 0xff000
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_GET(x)                               (((x) & RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_SET(x)                               (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_PPDU_END_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_MODULE_ID                                0x8
#define RXPCU_EVENT_TRIC_XFER_PPDU_END_EVENT_ID                                 0x20

// Module ID : 0x8, Module : RXPCU, Event ID : 0x21, Event : EVENT_TRIC_XFER_TERMINATE
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_LSB                                 0
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_MSB                                 3
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_MASK                                0xf
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_GET(x)                              (((x) & RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_MASK) >> RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_LSB)
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_SET(x)                              (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_LSB) & RXPCU_EVENT_TRIC_XFER_TERMINATE_FSM_MASK)
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_LSB                                 12
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_MSB                                 19
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_MASK                                0xff000
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_GET(x)                              (((x) & RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_MASK) >> RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_LSB)
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_SET(x)                              (((0 | (x)) << RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_LSB) & RXPCU_EVENT_TRIC_XFER_TERMINATE_TAG_MASK)
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_MODULE_ID                               0x8
#define RXPCU_EVENT_TRIC_XFER_TERMINATE_EVENT_ID                                0x21

// Module ID : 0x8, Module : RXPCU, Event ID : 0x22, Event : EVENT_TRIC_ALL_DONE
#define RXPCU_EVENT_TRIC_ALL_DONE_FSM_LSB                                       0
#define RXPCU_EVENT_TRIC_ALL_DONE_FSM_MSB                                       3
#define RXPCU_EVENT_TRIC_ALL_DONE_FSM_MASK                                      0xf
#define RXPCU_EVENT_TRIC_ALL_DONE_FSM_GET(x)                                    (((x) & RXPCU_EVENT_TRIC_ALL_DONE_FSM_MASK) >> RXPCU_EVENT_TRIC_ALL_DONE_FSM_LSB)
#define RXPCU_EVENT_TRIC_ALL_DONE_FSM_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_TRIC_ALL_DONE_FSM_LSB) & RXPCU_EVENT_TRIC_ALL_DONE_FSM_MASK)
#define RXPCU_EVENT_TRIC_ALL_DONE_MODULE_ID                                     0x8
#define RXPCU_EVENT_TRIC_ALL_DONE_EVENT_ID                                      0x22

// Module ID : 0x8, Module : RXPCU, Event ID : 0x23, Event : EVENT_SEND_RX_FRAME_RESP_CBF
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_LSB                              0
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_MSB                              3
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_MASK                             0xf
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_GET(x)                           (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_SET(x)                           (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_FSM_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_LSB                     4
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_MSB                     7
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_MASK                    0xf0
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_GET(x)                  (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_SET(x)                  (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MESSAGE_TYPE_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_LSB                8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_MSB                8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_MASK               0x100
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_ANY_VALID_PENDING_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_LSB          9
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_MSB          9
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_MASK         0x200
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_GET(x)       (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_SET(x)       (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_FREEZE_CAPTURE_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_LSB            10
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_MSB            10
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_MASK           0x400
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_GET(x)         (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_SET(x)         (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_LSB               11
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_MSB               11
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_MASK              0x800
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_GET(x)            (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_SET(x)            (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NPD_NOT_RCVD_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_LSB              12
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_MSB              12
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_MASK             0x1000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_GET(x)           (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_OFFSET_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_LSB                13
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_MSB                13
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_MASK               0x2000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_NDP_TIMEOUT_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_LSB                 14
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_MSB                 14
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_MASK                0x4000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_GET(x)              (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_SET(x)              (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EXPECT_NDP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_LSB                15
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_MSB                15
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_MASK               0x8000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MAC_PHY_NAP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_LSB                 16
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_MSB                 16
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_MASK                0x10000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_GET(x)              (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_SET(x)              (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_PHY_ON_OFF_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_LSB                17
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_MSB                17
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_MASK               0x20000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_TX_CBF_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_LSB         18
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_MSB         18
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_MASK        0x40000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_GET(x)      (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_SET(x)      (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_RX_RESP_FRAME_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_LSB                        19
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_MSB                        19
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_MASK                       0x80000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_GET(x)                     (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_SET(x)                     (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_BLOCK_TLV_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_MODULE_ID                            0x8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_CBF_EVENT_ID                             0x23

// Module ID : 0x8, Module : RXPCU, Event ID : 0x24, Event : EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_LSB                      0
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_MSB                      3
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_MASK                     0xf
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_GET(x)                   (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_SET(x)                   (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_FSM_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_LSB             4
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_MSB             7
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_MASK            0xf0
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MESSAGE_TYPE_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_LSB        8
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_MSB        8
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_MASK       0x100
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_GET(x)     (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_SET(x)     (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_ANY_VALID_PENDING_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_LSB  9
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_MSB  9
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_MASK 0x200
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_GET(x) (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_SET(x) (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_FREEZE_CAPTURE_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_LSB    10
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_MSB    10
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_MASK   0x400
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_GET(x) (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_SET(x) (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_LSB       11
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_MSB       11
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_MASK      0x800
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_GET(x)    (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_SET(x)    (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NPD_NOT_RCVD_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_LSB      12
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_MSB      12
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_MASK     0x1000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_GET(x)   (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_SET(x)   (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_OFFSET_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_LSB        13
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_MSB        13
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_MASK       0x2000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_GET(x)     (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_SET(x)     (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_NDP_TIMEOUT_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_LSB         14
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_MSB         14
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_MASK        0x4000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_GET(x)      (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_SET(x)      (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EXPECT_NDP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_LSB        15
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_MSB        15
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_MASK       0x8000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_GET(x)     (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_SET(x)     (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MAC_PHY_NAP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_LSB         16
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_MSB         16
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_MASK        0x10000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_GET(x)      (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_SET(x)      (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_PHY_ON_OFF_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_LSB        17
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_MSB        17
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_MASK       0x20000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_GET(x)     (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_SET(x)     (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_TX_CBF_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_LSB 18
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_MSB 18
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_MASK 0x40000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_GET(x) (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_SET(x) (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_RX_RESP_FRAME_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_LSB                19
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_MSB                19
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_MASK               0x80000
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_BLOCK_TLV_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_MODULE_ID                    0x8
#define RXPCU_EVENT_SEND_RX_MESSAGE_PHY_ON_OFF_NAP_EVENT_ID                     0x24

// Module ID : 0x8, Module : RXPCU, Event ID : 0x25, Event : EVENT_SEND_RX_MESSAGE_TXBF
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_LSB                                0
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_MSB                                3
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_MASK                               0xf
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_GET(x)                             (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_SET(x)                             (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_FSM_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_LSB                       4
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_MSB                       7
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_MASK                      0xf0
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_GET(x)                    (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_SET(x)                    (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MESSAGE_TYPE_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_LSB                  8
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_MSB                  8
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_MASK                 0x100
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_GET(x)               (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_SET(x)               (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_ANY_VALID_PENDING_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_LSB            9
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_MSB            9
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_MASK           0x200
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_GET(x)         (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_SET(x)         (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_FREEZE_CAPTURE_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_LSB              10
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_MSB              10
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_MASK             0x400
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_GET(x)           (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_LSB                 11
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_MSB                 11
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_MASK                0x800
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_GET(x)              (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_SET(x)              (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NPD_NOT_RCVD_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_LSB                12
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_MSB                12
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_MASK               0x1000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_OFFSET_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_LSB                  13
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_MSB                  13
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_MASK                 0x2000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_GET(x)               (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_SET(x)               (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_NDP_TIMEOUT_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_LSB                   14
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_MSB                   14
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_MASK                  0x4000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_GET(x)                (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_SET(x)                (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EXPECT_NDP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_LSB                  15
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_MSB                  15
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_MASK                 0x8000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_GET(x)               (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_SET(x)               (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MAC_PHY_NAP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_LSB                   16
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_MSB                   16
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_MASK                  0x10000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_GET(x)                (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_SET(x)                (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_PHY_ON_OFF_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_LSB                  17
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_MSB                  17
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_MASK                 0x20000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_GET(x)               (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_SET(x)               (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_TX_CBF_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_LSB           18
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_MSB           18
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_MASK          0x40000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_GET(x)        (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_SET(x)        (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_RX_RESP_FRAME_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_LSB                          19
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_MSB                          19
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_MASK                         0x80000
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_GET(x)                       (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_SET(x)                       (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_BLOCK_TLV_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_MODULE_ID                              0x8
#define RXPCU_EVENT_SEND_RX_MESSAGE_TXBF_EVENT_ID                               0x25

// Module ID : 0x8, Module : RXPCU, Event ID : 0x26, Event : EVENT_SEND_RX_MESSAGE_RTT_IMPBF
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_LSB                           0
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_MSB                           3
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_MASK                          0xf
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_GET(x)                        (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_SET(x)                        (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_FSM_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_LSB                  4
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_MSB                  7
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_MASK                 0xf0
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_GET(x)               (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_SET(x)               (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MESSAGE_TYPE_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_LSB             8
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_MSB             8
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_MASK            0x100
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_ANY_VALID_PENDING_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_LSB       9
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_MSB       9
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_MASK      0x200
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_GET(x)    (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_SET(x)    (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_FREEZE_CAPTURE_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_LSB         10
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_MSB         10
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_MASK        0x400
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_GET(x)      (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_SET(x)      (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_LSB            11
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_MSB            11
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_MASK           0x800
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_GET(x)         (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_SET(x)         (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NPD_NOT_RCVD_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_LSB           12
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_MSB           12
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_MASK          0x1000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_GET(x)        (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_SET(x)        (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_OFFSET_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_LSB             13
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_MSB             13
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_MASK            0x2000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_NDP_TIMEOUT_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_LSB              14
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_MSB              14
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_MASK             0x4000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_GET(x)           (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EXPECT_NDP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_LSB             15
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_MSB             15
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_MASK            0x8000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MAC_PHY_NAP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_LSB              16
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_MSB              16
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_MASK             0x10000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_GET(x)           (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_PHY_ON_OFF_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_LSB             17
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_MSB             17
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_MASK            0x20000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_TX_CBF_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_LSB      18
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_MSB      18
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_MASK     0x40000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_GET(x)   (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_SET(x)   (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_RX_RESP_FRAME_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_LSB                     19
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_MSB                     19
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_MASK                    0x80000
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_GET(x)                  (((x) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_MASK) >> RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_LSB)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_SET(x)                  (((0 | (x)) << RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_LSB) & RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_BLOCK_TLV_MASK)
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_MODULE_ID                         0x8
#define RXPCU_EVENT_SEND_RX_MESSAGE_RTT_IMPBF_EVENT_ID                          0x26

// Module ID : 0x8, Module : RXPCU, Event ID : 0x27, Event : EVENT_SEND_RX_FRAME_RESP_DONE
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_LSB                             0
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_MSB                             3
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_MASK                            0xf
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_GET(x)                          (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_SET(x)                          (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_FSM_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_LSB                    4
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_MSB                    7
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_MASK                   0xf0
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_GET(x)                 (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_SET(x)                 (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MESSAGE_TYPE_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_LSB               8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_MSB               8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_MASK              0x100
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_GET(x)            (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_SET(x)            (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_ANY_VALID_PENDING_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_LSB         9
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_MSB         9
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_MASK        0x200
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_GET(x)      (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_SET(x)      (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_FREEZE_CAPTURE_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_LSB           10
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_MSB           10
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_MASK          0x400
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_GET(x)        (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_SET(x)        (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_REQ_IMPLICIT_FB_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_LSB              11
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_MSB              11
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_MASK             0x800
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_GET(x)           (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_SET(x)           (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NPD_NOT_RCVD_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_LSB             12
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_MSB             12
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_MASK            0x1000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_GET(x)          (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_SET(x)          (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_OFFSET_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_LSB               13
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_MSB               13
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_MASK              0x2000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_GET(x)            (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_SET(x)            (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_NDP_TIMEOUT_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_LSB                14
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_MSB                14
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_MASK               0x4000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EXPECT_NDP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_LSB               15
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_MSB               15
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_MASK              0x8000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_GET(x)            (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_SET(x)            (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MAC_PHY_NAP_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_LSB                16
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_MSB                16
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_MASK               0x10000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_GET(x)             (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_SET(x)             (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_PHY_ON_OFF_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_LSB               17
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_MSB               17
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_MASK              0x20000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_GET(x)            (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_SET(x)            (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_TX_CBF_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_LSB        18
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_MSB        18
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_MASK       0x40000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_GET(x)     (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_SET(x)     (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_RX_RESP_FRAME_INFO_VALID_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_LSB                       19
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_MSB                       19
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_MASK                      0x80000
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_GET(x)                    (((x) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_MASK) >> RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_LSB)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_SET(x)                    (((0 | (x)) << RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_LSB) & RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_BLOCK_TLV_MASK)
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_MODULE_ID                           0x8
#define RXPCU_EVENT_SEND_RX_FRAME_RESP_DONE_EVENT_ID                            0x27

// Module ID : 0x8, Module : RXPCU, Event ID : 0x28, Event : EVENT_TLVIN_RSSI_LEGACY
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_LSB                       0
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_MSB                       7
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_MASK                      0xff
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_GET(x)                    (((x) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_MASK) >> RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_LSB)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_SET(x)                    (((0 | (x)) << RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_LSB) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_PRI_CHAIN0_MASK)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_LSB                             8
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_MSB                             15
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_MASK                            0xff00
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_GET(x)                          (((x) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_MASK) >> RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_LSB)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_SET(x)                          (((0 | (x)) << RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_LSB) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_RSSI_COMB_MASK)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_LSB                             16
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_MSB                             17
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_MASK                            0x30000
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_GET(x)                          (((x) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_MASK) >> RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_LSB)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_SET(x)                          (((0 | (x)) << RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_LSB) & RXPCU_EVENT_TLVIN_RSSI_LEGACY_BANDWIDTH_MASK)
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_MODULE_ID                                 0x8
#define RXPCU_EVENT_TLVIN_RSSI_LEGACY_EVENT_ID                                  0x28

// Module ID : 0x8, Module : RXPCU, Event ID : 0x29, Event : EVENT_TLVIN_L_SIG_A
#define RXPCU_EVENT_TLVIN_L_SIG_A_RATE_LSB                                      0
#define RXPCU_EVENT_TLVIN_L_SIG_A_RATE_MSB                                      3
#define RXPCU_EVENT_TLVIN_L_SIG_A_RATE_MASK                                     0xf
#define RXPCU_EVENT_TLVIN_L_SIG_A_RATE_GET(x)                                   (((x) & RXPCU_EVENT_TLVIN_L_SIG_A_RATE_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_A_RATE_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_A_RATE_SET(x)                                   (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_A_RATE_LSB) & RXPCU_EVENT_TLVIN_L_SIG_A_RATE_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_LSB                               4
#define RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_MSB                               6
#define RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_MASK                              0x70
#define RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_GET(x)                            (((x) & RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_SET(x)                            (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_LSB) & RXPCU_EVENT_TLVIN_L_SIG_A_RX_PKT_TYPE_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_LSB                7
#define RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_MSB                7
#define RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_MASK               0x80
#define RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_GET(x)             (((x) & RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_SET(x)             (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_LSB) & RXPCU_EVENT_TLVIN_L_SIG_A_CAPTURED_IMPLICIT_SOUNDING_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_LSB                                    8
#define RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_MSB                                    19
#define RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_MASK                                   0xfff00
#define RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_GET(x)                                 (((x) & RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_LSB) & RXPCU_EVENT_TLVIN_L_SIG_A_LENGTH_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_A_MODULE_ID                                     0x8
#define RXPCU_EVENT_TLVIN_L_SIG_A_EVENT_ID                                      0x29

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2a, Event : EVENT_TLVIN_L_SIG_B
#define RXPCU_EVENT_TLVIN_L_SIG_B_RATE_LSB                                      0
#define RXPCU_EVENT_TLVIN_L_SIG_B_RATE_MSB                                      3
#define RXPCU_EVENT_TLVIN_L_SIG_B_RATE_MASK                                     0xf
#define RXPCU_EVENT_TLVIN_L_SIG_B_RATE_GET(x)                                   (((x) & RXPCU_EVENT_TLVIN_L_SIG_B_RATE_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_B_RATE_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_B_RATE_SET(x)                                   (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_B_RATE_LSB) & RXPCU_EVENT_TLVIN_L_SIG_B_RATE_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_LSB                                    4
#define RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_MSB                                    15
#define RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_MASK                                   0xfff0
#define RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_GET(x)                                 (((x) & RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_MASK) >> RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_LSB)
#define RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_LSB) & RXPCU_EVENT_TLVIN_L_SIG_B_LENGTH_MASK)
#define RXPCU_EVENT_TLVIN_L_SIG_B_MODULE_ID                                     0x8
#define RXPCU_EVENT_TLVIN_L_SIG_B_EVENT_ID                                      0x2a

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2b, Event : EVENT_TLVIN_HT_SIG
#define RXPCU_EVENT_TLVIN_HT_SIG_MCS_LSB                                        0
#define RXPCU_EVENT_TLVIN_HT_SIG_MCS_MSB                                        6
#define RXPCU_EVENT_TLVIN_HT_SIG_MCS_MASK                                       0x7f
#define RXPCU_EVENT_TLVIN_HT_SIG_MCS_GET(x)                                     (((x) & RXPCU_EVENT_TLVIN_HT_SIG_MCS_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_MCS_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_MCS_SET(x)                                     (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_MCS_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_MCS_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_CBW_LSB                                        7
#define RXPCU_EVENT_TLVIN_HT_SIG_CBW_MSB                                        7
#define RXPCU_EVENT_TLVIN_HT_SIG_CBW_MASK                                       0x80
#define RXPCU_EVENT_TLVIN_HT_SIG_CBW_GET(x)                                     (((x) & RXPCU_EVENT_TLVIN_HT_SIG_CBW_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_CBW_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_CBW_SET(x)                                     (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_CBW_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_CBW_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_LSB                                8
#define RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_MSB                                8
#define RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_MASK                               0x100
#define RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_GET(x)                             (((x) & RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_AGGREGATION_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_SGI_LSB                                        9
#define RXPCU_EVENT_TLVIN_HT_SIG_SGI_MSB                                        9
#define RXPCU_EVENT_TLVIN_HT_SIG_SGI_MASK                                       0x200
#define RXPCU_EVENT_TLVIN_HT_SIG_SGI_GET(x)                                     (((x) & RXPCU_EVENT_TLVIN_HT_SIG_SGI_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_SGI_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_SGI_SET(x)                                     (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_SGI_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_SGI_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_STBC_LSB                                       10
#define RXPCU_EVENT_TLVIN_HT_SIG_STBC_MSB                                       11
#define RXPCU_EVENT_TLVIN_HT_SIG_STBC_MASK                                      0xc00
#define RXPCU_EVENT_TLVIN_HT_SIG_STBC_GET(x)                                    (((x) & RXPCU_EVENT_TLVIN_HT_SIG_STBC_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_STBC_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_STBC_SET(x)                                    (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_STBC_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_STBC_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_LSB                                     12
#define RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_MSB                                     19
#define RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_MASK                                    0xff000
#define RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_GET(x)                                  (((x) & RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_MASK) >> RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_LSB)
#define RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_LSB) & RXPCU_EVENT_TLVIN_HT_SIG_LENGTH_MASK)
#define RXPCU_EVENT_TLVIN_HT_SIG_MODULE_ID                                      0x8
#define RXPCU_EVENT_TLVIN_HT_SIG_EVENT_ID                                       0x2b

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2c, Event : EVENT_TLVIN_VHT_SIG_A
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_LSB                                      0
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_MSB                                      1
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_MASK                                     0x3
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_GET(x)                                   (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_SET(x)                                   (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_A_BW_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_LSB                                     2
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_MSB                                     7
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_MASK                                    0xfc
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_GET(x)                                  (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_A_GID_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_LSB                                   8
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_MSB                                   19
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_MASK                                  0xfff00
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_GET(x)                                (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_SET(x)                                (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_A_N_STS_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_MODULE_ID                                   0x8
#define RXPCU_EVENT_TLVIN_VHT_SIG_A_EVENT_ID                                    0x2c

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2d, Event : EVENT_TLVIN_VHT_SIG_B
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_LSB                                     0
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_MSB                                     3
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_MASK                                    0xf
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_GET(x)                                  (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_MCS_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_LSB                                     4
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_MSB                                     5
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_MASK                                    0x30
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_GET(x)                                  (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_SET(x)                                  (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_SGI_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_LSB                                    6
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_MSB                                    6
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_MASK                                   0x40
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_GET(x)                                 (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_SET(x)                                 (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_STBC_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_LSB                                7
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_MSB                                7
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_MASK                               0x80
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_GET(x)                             (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU20_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_LSB                                8
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_MSB                                8
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_MASK                               0x100
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_GET(x)                             (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU40_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_LSB                                9
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_MSB                                9
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_MASK                               0x200
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_GET(x)                             (((x) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_MASK) >> RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_LSB)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_LSB) & RXPCU_EVENT_TLVIN_VHT_SIG_B_NDP_SU80_MASK)
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_MODULE_ID                                   0x8
#define RXPCU_EVENT_TLVIN_VHT_SIG_B_EVENT_ID                                    0x2d

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2e, Event : EVENT_TLVIN_SERVICE
#define RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_LSB                                0
#define RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_MSB                                15
#define RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_MASK                               0xffff
#define RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_GET(x)                             (((x) & RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_MASK) >> RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_LSB)
#define RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_SET(x)                             (((0 | (x)) << RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_LSB) & RXPCU_EVENT_TLVIN_SERVICE_RX_SERVICE_MASK)
#define RXPCU_EVENT_TLVIN_SERVICE_MODULE_ID                                     0x8
#define RXPCU_EVENT_TLVIN_SERVICE_EVENT_ID                                      0x2e

// Module ID : 0x8, Module : RXPCU, Event ID : 0x2f, Event : EVENT_TLVIN_RX_PKT_END
#define RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_LSB                              0
#define RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_MSB                              19
#define RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_MASK                             0xfffff
#define RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_GET(x)                           (((x) & RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_MASK) >> RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_LSB)
#define RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_SET(x)                           (((0 | (x)) << RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_LSB) & RXPCU_EVENT_TLVIN_RX_PKT_END_RX_PKT_ED_MASK)
#define RXPCU_EVENT_TLVIN_RX_PKT_END_MODULE_ID                                  0x8
#define RXPCU_EVENT_TLVIN_RX_PKT_END_EVENT_ID                                   0x2f

// Module ID : 0x8, Module : RXPCU, Event ID : 0x30, Event : EVENT_TLVIN_RX_PHY_PPDU_END
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_LSB                   0
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_MSB                   19
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_MASK                  0xfffff
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_GET(x)                (((x) & RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_MASK) >> RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_LSB)
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_SET(x)                (((0 | (x)) << RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_LSB) & RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_RX_PHY_PPDU_END_MASK)
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_MODULE_ID                             0x8
#define RXPCU_EVENT_TLVIN_RX_PHY_PPDU_END_EVENT_ID                              0x30

// Module ID : 0x8, Module : RXPCU, Event ID : 0x31, Event : EVENT_TLVIN_TLV_TERMINATE
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_LSB                            0
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_MSB                            19
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_MASK                           0xfffff
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_GET(x)                         (((x) & RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_MASK) >> RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_LSB)
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_SET(x)                         (((0 | (x)) << RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_LSB) & RXPCU_EVENT_TLVIN_TLV_TERMINATE_RESERVED_MASK)
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_MODULE_ID                               0x8
#define RXPCU_EVENT_TLVIN_TLV_TERMINATE_EVENT_ID                                0x31

// Module ID : 0x9, Module : SW, Event ID : 0x0, Event : HW_ERR_AND_EVENT_COLLISION
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB                           0
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MSB                           3
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK                          0xf
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_GET(x)                        (((x) & SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK) >> SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB)
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_SET(x)                        (((0 | (x)) << SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_LSB) & SW_HW_ERR_AND_EVENT_COLLISION_FIELD1_NAME_MASK)
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB                           4
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MSB                           11
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK                          0xff0
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_GET(x)                        (((x) & SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK) >> SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB)
#define SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_SET(x)                        (((0 | (x)) << SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_LSB) & SW_HW_ERR_AND_EVENT_COLLISION_FIELD2_NAME_MASK)
#define SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB                              12
#define SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_MSB                              19
#define SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK                             0xff000
#define SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_GET(x)                           (((x) & SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK) >> SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB)
#define SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_SET(x)                           (((0 | (x)) << SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_LSB) & SW_HW_ERR_AND_EVENT_COLLISION_RESERVED_MASK)
#define SW_HW_ERR_AND_EVENT_COLLISION_MODULE_ID                                 0x9
#define SW_HW_ERR_AND_EVENT_COLLISION_EVENT_ID                                  0x0

// Module ID : 0x9, Module : SW, Event ID : 0x1, Event : EVENT_COLLISION
#define SW_EVENT_COLLISION_RESERVED_LSB                                         0
#define SW_EVENT_COLLISION_RESERVED_MSB                                         19
#define SW_EVENT_COLLISION_RESERVED_MASK                                        0xfffff
#define SW_EVENT_COLLISION_RESERVED_GET(x)                                      (((x) & SW_EVENT_COLLISION_RESERVED_MASK) >> SW_EVENT_COLLISION_RESERVED_LSB)
#define SW_EVENT_COLLISION_RESERVED_SET(x)                                      (((0 | (x)) << SW_EVENT_COLLISION_RESERVED_LSB) & SW_EVENT_COLLISION_RESERVED_MASK)
#define SW_EVENT_COLLISION_MODULE_ID                                            0x9
#define SW_EVENT_COLLISION_EVENT_ID                                             0x1

// Module ID : 0x9, Module : SW, Event ID : 0x2, Event : HW_ERR
#define SW_HW_ERR_FIELD1_NAME_LSB                                               0
#define SW_HW_ERR_FIELD1_NAME_MSB                                               3
#define SW_HW_ERR_FIELD1_NAME_MASK                                              0xf
#define SW_HW_ERR_FIELD1_NAME_GET(x)                                            (((x) & SW_HW_ERR_FIELD1_NAME_MASK) >> SW_HW_ERR_FIELD1_NAME_LSB)
#define SW_HW_ERR_FIELD1_NAME_SET(x)                                            (((0 | (x)) << SW_HW_ERR_FIELD1_NAME_LSB) & SW_HW_ERR_FIELD1_NAME_MASK)
#define SW_HW_ERR_FIELD2_NAME_LSB                                               4
#define SW_HW_ERR_FIELD2_NAME_MSB                                               11
#define SW_HW_ERR_FIELD2_NAME_MASK                                              0xff0
#define SW_HW_ERR_FIELD2_NAME_GET(x)                                            (((x) & SW_HW_ERR_FIELD2_NAME_MASK) >> SW_HW_ERR_FIELD2_NAME_LSB)
#define SW_HW_ERR_FIELD2_NAME_SET(x)                                            (((0 | (x)) << SW_HW_ERR_FIELD2_NAME_LSB) & SW_HW_ERR_FIELD2_NAME_MASK)
#define SW_HW_ERR_RESERVED_LSB                                                  12
#define SW_HW_ERR_RESERVED_MSB                                                  19
#define SW_HW_ERR_RESERVED_MASK                                                 0xff000
#define SW_HW_ERR_RESERVED_GET(x)                                               (((x) & SW_HW_ERR_RESERVED_MASK) >> SW_HW_ERR_RESERVED_LSB)
#define SW_HW_ERR_RESERVED_SET(x)                                               (((0 | (x)) << SW_HW_ERR_RESERVED_LSB) & SW_HW_ERR_RESERVED_MASK)
#define SW_HW_ERR_MODULE_ID                                                     0x9
#define SW_HW_ERR_EVENT_ID                                                      0x2



#endif /* _BEELINER_EVENTS_H_ */
