{
    "BASE_DIR":"~/projects/ibuilder_project",
    "board":"artemis_pcie",
    "PROJECT_NAME":"example_project",
    "TEMPLATE":"wishbone_template.json",
    "SLAVES":{
      "gpio1":{
        "filename":"wb_gpio.v",
        "bind":{
          "gpio_out[1:0]":{
            "loc":"led[1:0]",
            "direction":"output"
          },
          "gpio_in[3:2]":{
            "loc":"button[1:0]",
            "direction":"input"
          }
        }
      },
      "lax":{
       "filename":"wb_logic_analyzer.v",
       "PARAMETERS":{
          "CAPTURE_DEPTH":"12"
        },
        "bind":{
          "i_phy_rx":{
            "loc":"S0",
            "direction":"input"
          },
          "o_phy_tx":{
            "loc":"S1",
            "direction":"output"
          }
        }
      }
    },
    "build_flags":{
         "xst":{
             "flags":{
                 "-define":"{DDR3_W0_CH DDR3_R0_CH DDR3_W2_CH DDR3_R2_CH}"
             },
             "-iobuf":"soft"
        }
    },
    "internal_bind":{
      "lax_i_la_clk":{
        "signal":"clk"
      },
      "lax_i_la_data":{
        "signal":"o_debug"
      },
      "lax_i_la_ext_trig":{
        "signal":"1'b0"
      },
      "i_dbg_sm_state":{
        "signal":"pcie_o_sm_state"
      }
    },

    "dependencies":[
      "logic_analyzer.v",
      "ppfifo_pcie_host_interface.v",
      "pcie_defines.v",
      "pcie_bram_s6.v",
      "axi_basic_tx_thrtl_ctl.v",
      "gtpa1_dual_wrapper_tile.v"
    ]
}
