Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/exam/x7seg.vhd" into library work
Parsing entity <x7seg>.
Parsing architecture <Behavioral> of entity <x7seg>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/exam/fsm.vhd" into library work
Parsing entity <fsm>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/exam/clkdiv.vhd" into library work
Parsing entity <clkdiv>.
Parsing architecture <clkdiv> of entity <clkdiv>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/exam/main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <clkdiv> (architecture <clkdiv>) from library <work>.

Elaborating entity <fsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <x7seg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/exam/main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/exam/clkdiv.vhd".
    Found 24-bit register for signal <q>.
    Found 24-bit adder for signal <q[23]_GND_6_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/exam/fsm.vhd".
    Found 4-bit register for signal <anodes>.
    Found 4-bit register for signal <SW>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | digit1                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit 4-to-1 multiplexer for signal <state[1]_data[15]_wide_mux_2_OUT> created at line 50.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

Synthesizing Unit <x7seg>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/exam/x7seg.vhd".
    Found 16x7-bit Read Only RAM for signal <sevenseg>
    Summary:
	inferred   1 RAM(s).
Unit <x7seg> synthesized.
RTL-Simplification CPUSTAT: 0.00 
RTL-BasicInf CPUSTAT: 0.09 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Registers                                            : 3
 24-bit register                                       : 1
 4-bit register                                        : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <x7seg>.
INFO:Xst:3048 - The small RAM <Mram_sevenseg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sw>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sevenseg>      |          |
    -----------------------------------------------------------------------
Unit <x7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm1/FSM_0> on signal <state[1:4]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 digit1 | 0001
 digit2 | 0010
 digit3 | 0100
 digit4 | 1000
--------------------
WARNING:Xst:2677 - Node <clkdiv1/q_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clkdiv1/q_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clkdiv1/q_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clkdiv1/q_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clkdiv1/q_23> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 73
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT4                        : 7
#      LUT6                        : 4
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 31
#      FD                          : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  18224     0%  
 Number of Slice LUTs:                   34  out of   9112     0%  
    Number used as Logic:                34  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:       5  out of     36    13%  
   Number with an unused LUT:             2  out of     36     5%  
   Number of fully used LUT-FF pairs:    29  out of     36    80%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 19    |
clkdiv1/q_18                       | NONE(fsm1/state_FSM_FFd4)| 12    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.078ns (Maximum Frequency: 481.325MHz)
   Minimum input arrival time before clock: 2.471ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.009ns (frequency: 497.797MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               2.009ns (Levels of Logic = 20)
  Source:            clkdiv1/q_0 (FF)
  Destination:       clkdiv1/q_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv1/q_0 to clkdiv1/q_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clkdiv1/q_0 (clkdiv1/q_0)
     INV:I->O              1   0.206   0.000  clkdiv1/Mcount_q_lut<0>_INV_0 (clkdiv1/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clkdiv1/Mcount_q_cy<0> (clkdiv1/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<1> (clkdiv1/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<2> (clkdiv1/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<3> (clkdiv1/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<4> (clkdiv1/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<5> (clkdiv1/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<6> (clkdiv1/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<7> (clkdiv1/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<8> (clkdiv1/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<9> (clkdiv1/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<10> (clkdiv1/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<11> (clkdiv1/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<12> (clkdiv1/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<13> (clkdiv1/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<14> (clkdiv1/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<15> (clkdiv1/Mcount_q_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  clkdiv1/Mcount_q_cy<16> (clkdiv1/Mcount_q_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  clkdiv1/Mcount_q_cy<17> (clkdiv1/Mcount_q_cy<17>)
     XORCY:CI->O           1   0.180   0.000  clkdiv1/Mcount_q_xor<18> (Result<18>)
     FD:D                      0.102          clkdiv1/q_18
    ----------------------------------------
    Total                      2.009ns (1.430ns logic, 0.579ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv1/q_18'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            fsm1/state_FSM_FFd1 (FF)
  Destination:       fsm1/anodes_3 (FF)
  Source Clock:      clkdiv1/q_18 rising
  Destination Clock: clkdiv1/q_18 rising

  Data Path: fsm1/state_FSM_FFd1 to fsm1/anodes_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  fsm1/state_FSM_FFd1 (fsm1/state_FSM_FFd1)
     INV:I->O              1   0.206   0.579  fsm1/state_state[1]_GND_8_o_wide_mux_1_OUT<3>1_INV_0 (fsm1/state[1]_GND_8_o_wide_mux_1_OUT<3>)
     FD:D                      0.102          fsm1/anodes_3
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv1/q_18'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              2.471ns (Levels of Logic = 2)
  Source:            switches<7> (PAD)
  Destination:       fsm1/SW_3 (FF)
  Destination Clock: clkdiv1/q_18 rising

  Data Path: switches<7> to fsm1/SW_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  switches_7_IBUF (switches_7_IBUF)
     LUT6:I0->O            1   0.203   0.000  fsm1/Mmux_state[1]_data[15]_wide_mux_2_OUT<3>1 (fsm1/state[1]_data[15]_wide_mux_2_OUT<3>)
     FD:D                      0.102          fsm1/SW_3
    ----------------------------------------
    Total                      2.471ns (1.527ns logic, 0.944ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv1/q_18'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            fsm1/SW_1 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      clkdiv1/q_18 rising

  Data Path: fsm1/SW_1 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  fsm1/SW_1 (fsm1/SW_1)
     LUT4:I0->O            1   0.203   0.579  x7seg1/Mram_sevenseg61 (sevenseg_6_OBUF)
     OBUF:I->O                 2.571          sevenseg_6_OBUF (sevenseg<6>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv1/q_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv1/q_18   |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.04 secs
 
--> 


Total memory usage is 363120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

