FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"VCC\G";
3"VCC\G";
4"GND\G";
5"VEE\G";
6"VEE\G";
7"UN$1$8MERGE$I14$H";
8"UN$1$8MERGE$I14$G";
9"UN$1$8MERGE$I14$E";
10"UN$1$8MERGE$I14$F";
11"VCC\G";
12"UN$1$74F164$I4$Q3";
13"UN$1$74F164$I4$Q7";
14"VCC\G";
15"CLK100_TTL";
16"CLK100_N";
17"CLK100_P";
18"DATA_RDY";
19"COUNT_DATA_ECL<0..7>";
20"UN$1$CHANGECLKS$I3$CHANGECLKP";
21"UN$1$CHANGECLKS$I3$CHANGECLKN";
22"UN$1$DEFAULTCLKSEL$I1$RESETECLP";
23"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
24"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
25"CLK_SEL";
26"UN$1$CHANGECLKS$I3$BCKPCLK3N";
27"UN$1$CHANGECLKS$I3$BCKPCLK3P";
28"UN$1$CHANGECLKS$I3$BCKPCLK2N";
29"UN$1$CHANGECLKS$I3$BCKPCLK2P";
30"UN$1$CHANGECLKS$I3$DEFAULTCLK2N";
31"UN$1$CHANGECLKS$I3$DEFAULTCLK2P";
32"TUB_CLK_IN";
33"UN$1$74F164$I4$Q0";
34"UN$1$74F164$I4$Q1";
35"GND\G";
36"UN$1$74F164$I4$Q4";
37"UN$1$74F164$I4$Q5";
38"UN$1$74F164$I4$Q6";
39"VCC\G";
40"RESET";
41"GND\G";
42"LE";
43"SR_CLK";
44"DATA";
45"UN$1$74F164$I4$Q2";
46"UN$1$8MERGE$I14$D";
47"UN$1$8MERGE$I14$C";
48"UN$1$8MERGE$I14$B";
49"UN$1$8MERGE$I14$A";
50"BCKP_USED";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"RESET_ECL_P"
VHDL_MODE"OUT"22;
"BCKP_CLK"
VHDL_MODE"OUT"23;
"DEFAULT_CLK"
VHDL_MODE"OUT"24;
"RESET"
VHDL_MODE"IN"40;
"CLK_SEL"
VHDL_MODE"IN"25;
"TUB_CLK_IN"
VHDL_MODE"IN"32;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
$LOCATION"C102"
CDS_LOCATION"C102"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
PART_NAME"CSMD0603";
"B<0>"
$PN"2"35;
"A<0>"
$PN"1"3;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
$LOCATION"C104"
CDS_LOCATION"C104"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
PART_NAME"CSMD0603";
"B<0>"
$PN"2"6;
"A<0>"
$PN"1"35;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
$LOCATION"C103"
CDS_LOCATION"C103"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"2;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
$LOCATION"C105"
CDS_LOCATION"C105"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"4;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
HDL_CONCAT"TRUE"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"49;
"B\NWC\NAC"48;
"C\NWC\NAC"47;
"D\NWC\NAC"46;
"E\NWC\NAC"9;
"F\NWC\NAC"10;
"G\NWC\NAC"8;
"H\NWC\NAC"7;
"Y\NWC\NAC"19;
%"INPORT"
"1","(-2200,2375)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
$LOCATION"C101"
CDS_LOCATION"C101"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"41;
%"OUTPORT"
"1","(3100,3125)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(3100,3050)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(3100,2900)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK3_N \B"
VHDL_MODE"OUT"26;
"BCKP_CLK3_P"
VHDL_MODE"OUT"27;
"BCKP_CLK2_N \B"
VHDL_MODE"OUT"28;
"BCKP_CLK2_P"
VHDL_MODE"OUT"29;
"DEFAULT_CLK2_N \B"
VHDL_MODE"OUT"30;
"DEFAULT_CLK2_P"
VHDL_MODE"OUT"31;
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"21;
"BCKP_CLK"
VHDL_MODE"IN"23;
"DEFAULT_CLK"
VHDL_MODE"IN"24;
"CLK_RESET_TTL"
VHDL_MODE"IN"40;
"CLK_RESET_ECL"
VHDL_MODE"IN"22;
"DATA_RDY"
VHDL_MODE"IN"18;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"19;
"CHANGE_CLK_P"
VHDL_MODE"OUT"20;
%"OUTPORT"
"1","(3100,2725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"50;
%"INPORT"
"1","(-4125,3175)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(-4125,3050)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-4125,2925)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_USED"
VHDL_MODE"OUT"50;
"CLK100_TTL"
VHDL_MODE"OUT"15;
"CLK100_N \B"
VHDL_MODE"OUT"16;
"CLK100_P"
VHDL_MODE"OUT"17;
"BCKP_CLK3_N \B"
VHDL_MODE"IN"26;
"BCKP_CLK3_P"
VHDL_MODE"IN"27;
"BCKP_CLK2_N \B"
VHDL_MODE"IN"28;
"BCKP_CLK2_P"
VHDL_MODE"IN"29;
"DEFAULT_CLK2_N \B"
VHDL_MODE"IN"30;
"DEFAULT_CLK2_P"
VHDL_MODE"IN"31;
"CHANGE_CLK_N \B"
VHDL_MODE"IN"21;
"CHANGE_CLK_P"
VHDL_MODE"IN"20;
%"74F164"
"2","(-3300,1200)","0","misc","I4";
;
$LOCATION"U66"
CDS_LOCATION"U66"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"14;
"GND"
$PN"7"41;
"Q7"
$PN"13"13;
"Q6"
$PN"12"38;
"Q5"
$PN"11"37;
"Q4"
$PN"10"36;
"Q3"
$PN"6"12;
"Q2"
$PN"5"45;
"Q1"
$PN"4"34;
"Q0"
$PN"3"33;
"CP"
$PN"8"43;
"DSB"
$PN"2"44;
"MR* \B"
$PN"9"39;
"DSA"
$PN"1"42;
%"INPORT"
"1","(-4100,1275)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-4100,1125)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-4100,1200)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
$LOCATION"U68"
CDS_LOCATION"U68"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"11;
"GND"
$PN"20"35;
"VCC"
$PN"12"3;
"VEE"
$PN"10"6;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"46;
"C_OUT"
$PN"19"47;
"B_OUT"
$PN"2"48;
"A_OUT"
$PN"3"49;
"D_IN"
$PN"14"12;
"C_IN"
$PN"13"45;
"B_IN"
$PN"9"34;
"A_IN"
$PN"7"33;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
$LOCATION"U67"
CDS_LOCATION"U67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"
$PN"8"1;
"GND"
$PN"20"4;
"VCC"
$PN"12"2;
"VEE"
$PN"10"5;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"7;
"C_OUT"
$PN"19"8;
"B_OUT"
$PN"2"10;
"A_OUT"
$PN"3"9;
"D_IN"
$PN"14"13;
"C_IN"
$PN"13"38;
"B_IN"
$PN"9"37;
"A_IN"
$PN"7"36;
END.
