Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'MW_RD' [C:/Users/sarab/Desktop/Task3CAProject - Copy/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v:70]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ALUOp' [C:/Users/sarab/Desktop/Task3CAProject - Copy/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:97]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
