// Seed: 2198638558
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire module_0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    output wand id_10,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output wand id_15
);
  uwire id_17 = ~id_11 == id_5;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
