Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,27
design__inferred_latch__count,0
design__instance__count,29963
design__instance__area,243415
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,15
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,236
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.011453013867139816
power__switching__total,0.005924329627305269
power__leakage__total,2.7885457143383974E-7
power__total,0.017377622425556183
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.44717183999154453
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3578026587399701
timing__hold__ws__corner:nom_tt_025C_1v80,0.30088543619387115
timing__setup__ws__corner:nom_tt_025C_1v80,4.301740418969316
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.300885
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.556719
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,842
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,236
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5581046893712462
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.39948109839696005
timing__hold__ws__corner:nom_ss_100C_1v60,0.8091803012234992
timing__setup__ws__corner:nom_ss_100C_1v60,3.218631674508357
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.809180
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.628863
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,236
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3715358958983808
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3345131211156765
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10715451051986305
timing__setup__ws__corner:nom_ff_n40C_1v95,4.7340817050894515
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107155
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.043132
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1159
design__max_fanout_violation__count,236
design__max_cap_violation__count,8
clock__skew__worst_hold,-0.3659569140195526
clock__skew__worst_setup,0.32004885758602647
timing__hold__ws,0.10474110764067719
timing__setup__ws,3.0216026092018176
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104741
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.218792
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 511.36
design__core__bbox,2.76 2.72 679.88 508.64
design__io,45
design__die__area,349075
design__core__area,342569
design__instance__count__stdcell,29963
design__instance__area__stdcell,243415
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.710558
design__instance__utilization__stdcell,0.710558
design__instance__count__class:buffer,11
design__instance__count__class:inverter,373
design__instance__count__class:sequential_cell,3392
design__instance__count__class:multi_input_combinational_cell,16420
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,18063
design__instance__count__class:tap_cell,4888
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,796254
design__violations,0
design__instance__count__class:timing_repair_buffer,3838
design__instance__count__class:clock_buffer,358
design__instance__count__class:clock_inverter,249
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1872
antenna__violating__nets,103
antenna__violating__pins,141
route__antenna_violation__count,103
antenna_diodes_count,434
design__instance__count__class:antenna_cell,434
route__net,24391
route__net__special,2
route__drc_errors__iter:1,23499
route__wirelength__iter:1,957906
route__drc_errors__iter:2,14888
route__wirelength__iter:2,950848
route__drc_errors__iter:3,14174
route__wirelength__iter:3,948780
route__drc_errors__iter:4,3485
route__wirelength__iter:4,947524
route__drc_errors__iter:5,873
route__wirelength__iter:5,947643
route__drc_errors__iter:6,282
route__wirelength__iter:6,947705
route__drc_errors__iter:7,130
route__wirelength__iter:7,947634
route__drc_errors__iter:8,86
route__wirelength__iter:8,947614
route__drc_errors__iter:9,62
route__wirelength__iter:9,947607
route__drc_errors__iter:10,53
route__wirelength__iter:10,947634
route__drc_errors__iter:11,48
route__wirelength__iter:11,947623
route__drc_errors__iter:12,10
route__wirelength__iter:12,947611
route__drc_errors__iter:13,0
route__wirelength__iter:13,947611
route__drc_errors,0
route__wirelength,947611
route__vias,201553
route__vias__singlecut,201553
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,1158.08
timing__unannotated_net__count__corner:nom_tt_025C_1v80,277
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,277
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,277
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,236
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.43114366075402577
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.34036838200199643
timing__hold__ws__corner:min_tt_025C_1v80,0.2954609973644415
timing__setup__ws__corner:min_tt_025C_1v80,4.365691043353211
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.295461
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.552766
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,277
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,573
design__max_fanout_violation__count__corner:min_ss_100C_1v60,236
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5216938140258698
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.37762591344989715
timing__hold__ws__corner:min_ss_100C_1v60,0.7997072119756652
timing__setup__ws__corner:min_ss_100C_1v60,3.318368784790921
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.799707
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.857936
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,277
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,236
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.36652856787109955
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.32004885758602647
timing__hold__ws__corner:min_ff_n40C_1v95,0.10474110764067719
timing__setup__ws__corner:min_ff_n40C_1v95,4.786628118241864
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104741
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.046242
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,277
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,57
design__max_fanout_violation__count__corner:max_tt_025C_1v80,236
design__max_cap_violation__count__corner:max_tt_025C_1v80,7
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4466638019211078
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.37939560900120006
timing__hold__ws__corner:max_tt_025C_1v80,0.3073659191941912
timing__setup__ws__corner:max_tt_025C_1v80,4.213475909658485
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.307366
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.545866
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,277
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1159
design__max_fanout_violation__count__corner:max_ss_100C_1v60,236
design__max_cap_violation__count__corner:max_ss_100C_1v60,8
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.593260790618704
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.42921464819418337
timing__hold__ws__corner:max_ss_100C_1v60,0.8202587730103443
timing__setup__ws__corner:max_ss_100C_1v60,3.0216026092018176
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.820259
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.218792
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,277
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,236
design__max_cap_violation__count__corner:max_ff_n40C_1v95,7
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3659569140195526
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.35570777885555765
timing__hold__ws__corner:max_ff_n40C_1v95,0.10709067269414166
timing__setup__ws__corner:max_ff_n40C_1v95,4.6588467735641235
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.107091
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.030961
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,277
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,277
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000116056
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118906
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000148841
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118906
design_powergrid__voltage__worst,0.000118906
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.000118906
design_powergrid__drop__worst__net:VPWR,0.000116056
design_powergrid__voltage__worst__net:VGND,0.000118906
design_powergrid__drop__worst__net:VGND,0.000118906
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001380000000000000001079865363795562416271422989666461944580078125
ir__drop__worst,0.00011600000000000000068001160258290838100947439670562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
