verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/ec67/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f805/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

verilog fifo_generator_v13_2_8 --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/ec67/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f805/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/66be/hdl/verilog" \
"../../../../../../FSRCNN-accelerater-main/design_1/ipshared/c97d/simulation/fifo_generator_vlog_beh.v" \
"../../../../../../FSRCNN-accelerater-main/design_1/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/ec67/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f805/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/ec67/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f805/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/ec67/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f805/hdl" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../../FSRCNN-accelerater-main/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_AxiMappingLayer_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ip/design_1_AxiMappingLayer_0_0/src/line_buffer/sim/line_buffer.v" \
"../../../bd/design_1/ipshared/9b67/src/Axi4ConvCore.v" \
"../../../bd/design_1/ipshared/9b67/src/AxiToBramDistributor.v" \
"../../../bd/design_1/ipshared/9b67/src/PE.v" \
"../../../bd/design_1/ipshared/9b67/src/PE_Array.v" \
"../../../bd/design_1/ipshared/9b67/src/rom_weights.v" \
"../../../bd/design_1/ipshared/9b67/src/AxiMappingLayerTop.v" \
"../../../bd/design_1/ip/design_1_AxiMappingLayer_0_0/sim/design_1_AxiMappingLayer_0_0.v" \
"../../../bd/design_1/ip/design_1_Shrinking_Layer_0_0/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ipshared/2cd7/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" \
"../../../bd/design_1/ipshared/2cd7/Shrinking_Layer.srcs/sources_1/new/Convolution.v" \
"../../../bd/design_1/ipshared/2cd7/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" \
"../../../bd/design_1/ipshared/2cd7/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" \
"../../../bd/design_1/ipshared/2cd7/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" \
"../../../bd/design_1/ip/design_1_Shrinking_Layer_0_0/sim/design_1_Shrinking_Layer_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_Expanding_Layer_0_0/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ipshared/1337/Expanding_Layer.srcs/sources_1/imports/sources_1/new/Adder_Tree.v" \
"../../../bd/design_1/ipshared/1337/Expanding_Layer.srcs/sources_1/imports/sources_1/new/Convolution.v" \
"../../../bd/design_1/ipshared/1337/Expanding_Layer.srcs/sources_1/imports/sources_1/new/Multiplier_DSP.v" \
"../../../bd/design_1/ipshared/1337/Expanding_Layer.srcs/sources_1/new/Expanding_Layer.v" \
"../../../bd/design_1/ip/design_1_Expanding_Layer_0_0/sim/design_1_Expanding_Layer_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
