// Seed: 4235279110
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7,
    output tri id_8,
    input wire id_9,
    output wor id_10,
    output tri id_11,
    input supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    output supply0 id_15
);
  assign id_7 = 1;
  assign id_15 = 1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd80
) (
    output tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 _id_13,
    input supply1 id_14,
    input supply1 id_15,
    output tri0 id_16,
    output wor id_17,
    input tri1 id_18,
    output tri1 id_19
);
  assign id_4 = -1;
  logic id_21;
  ;
  wire [1 'b0 : -1] id_22;
  wire ["" : id_13] id_23;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_4,
      id_15,
      id_2,
      id_18,
      id_4,
      id_19,
      id_14,
      id_9,
      id_8,
      id_10,
      id_15,
      id_3,
      id_16
  );
  assign id_17 = 1;
  assign id_17 = -1;
endmodule
