@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CL113 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":74:0:74:5|Feedback mux created for signal STATUS[15:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":74:0:74:5|All reachable assignments to STATUS[15:3] assign 0, register removed by optimization
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":49:2:49:3|Latch generated from always block for signal DOUT[15:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":59:0:59:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
@W: CG1273 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":58:10:58:16|An input port (port CPU_DIN) is the target of an assignment - please check if this is intentional
@W: CG1273 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":91:10:91:16|An input port (port WR_GPIO) is the target of an assignment - please check if this is intentional
@W: CG1273 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":90:10:90:16|An input port (port RD_GPIO) is the target of an assignment - please check if this is intentional
@W: CG1273 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":92:12:92:20|An input port (port ADDR_GPIO) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":42:12:42:18|Removing wire CPU_DIN, as there is no assignment to it.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":84:6:84:8|*Input RDN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":85:7:85:10|*Input WR0N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":86:7:86:10|*Input WR1N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":91:10:91:16|*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":92:10:92:16|*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":93:12:93:20|*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":42:12:42:18|*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":42:12:42:18|*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":125:7:125:14|*Input WR0N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":126:7:126:14|*Input WR1N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":91:10:91:16|*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":92:10:92:16|*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":93:12:93:20|*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":144:8:144:12|*Input INTS7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":49:2:49:3|Pruning register bits 15 to 9 of DOUT[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":11:14:11:16|Input port bits 15 to 8 of DIN[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":11:14:11:24|Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":17:14:17:24|Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":17:14:17:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":41:14:41:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":261:0:261:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.

