$date
	Thu Jul 31 12:24:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! eq $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 1 ! eq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
b1111 $
b1111 #
b1111 "
1!
$end
#10
0!
b1 #
b1 %
b0 "
b0 $
#20
b1101 #
b1101 %
b1 "
b1 $
#30
1!
b1 #
b1 %
#40
0!
b111 #
b111 %
#50
