<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1812' ll='1814' type='bool llvm::SelectionDAG::isKnownNeverSNaN(llvm::SDValue Op, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1811'>/// \returns true if \p Op is known to never be a signaling NaN.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4183' u='c' c='_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4185' u='c' c='_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6767' u='c' c='_ZNK4llvm14TargetLowering21expandFMINNUM_FMAXNUMEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6771' u='c' c='_ZNK4llvm14TargetLowering21expandFMINNUM_FMAXNUMEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9524' u='c' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9756' u='c' c='_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_'/>
