

================================================================
== Vivado HLS Report for 'operator_double_div6'
================================================================
* Date:           Fri Aug  3 14:40:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    29.069|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_123              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_130              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_136              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_142              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_148              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_154              |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_11_i_i_lut_div3_chunk_fu_160  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_12_i_i_lut_div3_chunk_fu_166  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 27.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div6_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:6866]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6544->test.cpp:6878]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6545->test.cpp:6878]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6546->test.cpp:6878]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6547->test.cpp:6878]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:6883]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)" [test.cpp:6884]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%p_cast_cast = select i1 %tmp, i11 2, i11 3" [test.cpp:6884]   --->   Operation 14 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:6886]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %p_cast_cast, %new_exp_V" [test.cpp:6887]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %p_cast_cast" [test.cpp:6890]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6570->test.cpp:6911]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_1, %tmp_2" [test.cpp:6570->test.cpp:6911]   --->   Operation 19 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6570->test.cpp:6911]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:6891]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:6892]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %p_cast_cast, %new_exp_V" [test.cpp:6895]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 1, i11 2" [test.cpp:6884]   --->   Operation 24 'select' 'shift_V_cast_cast' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.32ns)   --->   "%tmp_7 = icmp ult i11 %new_exp_V, 3" [test.cpp:6896]   --->   Operation 25 'icmp' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V = sub i11 2, %new_exp_V" [test.cpp:6897]   --->   Operation 26 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -2, %new_exp_V" [test.cpp:6899]   --->   Operation 27 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_4, true" [test.cpp:6892]   --->   Operation 28 'xor' 'sel_tmp' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp2 = and i1 %tmp_5, %sel_tmp" [test.cpp:6895]   --->   Operation 29 'and' 'sel_tmp2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp2, i11 %shift_V_cast_cast, i11 %shift_V_1" [test.cpp:6895]   --->   Operation 30 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:6892]   --->   Operation 31 'or' 'sel_tmp6_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [test.cpp:6892]   --->   Operation 32 'xor' 'sel_tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_7, %sel_tmp6" [test.cpp:6896]   --->   Operation 33 'and' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp7, i11 %shift_V, i11 %shift_V_2" [test.cpp:6896]   --->   Operation 34 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_4, i11 1, i11 %shift_V_3" [test.cpp:6892]   --->   Operation 35 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:6903]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_6" [test.cpp:6892]   --->   Operation 37 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%p_1_cast = zext i53 %xf_V_1 to i56" [test.cpp:6892]   --->   Operation 38 'zext' 'p_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i11 %shift_V_4 to i56" [test.cpp:6905]   --->   Operation 39 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i11 %shift_V_4 to i53" [test.cpp:6905]   --->   Operation 40 'zext' 'tmp_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V = lshr i53 %xf_V_1, %tmp_3_cast" [test.cpp:6905]   --->   Operation 41 'lshr' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_cast = zext i53 %r_V to i56" [test.cpp:6905]   --->   Operation 42 'zext' 'r_V_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_1 = shl i56 %p_1_cast, %tmp_3" [test.cpp:6907]   --->   Operation 43 'shl' 'r_V_1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_3 = select i1 %tmp_7, i56 %r_V_cast, i56 %r_V_1" [test.cpp:6904]   --->   Operation 44 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V = add i56 1, %xf_V_3" [test.cpp:6908]   --->   Operation 45 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 52, i32 55) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 46 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_i_i, i2 0) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 47 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i4, i2 } %call_ret_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 48 'extractvalue' 'r_V_ret_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 48, i32 51) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 49 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.50ns)   --->   "%call_ret_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_1_i_i, i2 %r_V_ret_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 50 'call' 'call_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 51 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 52 'extractvalue' 'r_V_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 44, i32 47) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 53 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.50ns)   --->   "%call_ret_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_2_i_i, i2 %r_V_ret_1_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 54 'call' 'call_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 55 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 56 'extractvalue' 'r_V_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 40, i32 43) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 57 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (3.50ns)   --->   "%call_ret_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_3_i_i, i2 %r_V_ret_2_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 58 'call' 'call_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 59 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 60 'extractvalue' 'r_V_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 36, i32 39) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 61 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.50ns)   --->   "%call_ret_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_4_i_i, i2 %r_V_ret_3_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 62 'call' 'call_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 63 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 64 'extractvalue' 'r_V_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 32, i32 35) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 65 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.50ns)   --->   "%call_ret_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_5_i_i, i2 %r_V_ret_4_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 66 'call' 'call_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 67 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 68 'extractvalue' 'r_V_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 28, i32 31) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 69 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 24, i32 27) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 70 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 20, i32 23) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 71 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 16, i32 19) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 72 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_6 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 12, i32 15) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 73 'partselect' 'p_Result_16_i_i_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 8, i32 11) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 74 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 4, i32 7) nounwind" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 75 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i56 %xf_V to i4" [test.cpp:6853->test.cpp:6862->test.cpp:6909]   --->   Operation 76 'trunc' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.0>
ST_2 : Operation 77 [1/1] (3.50ns)   --->   "%call_ret_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_6_i_i, i2 %r_V_ret_5_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 77 'call' 'call_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 78 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 79 'extractvalue' 'r_V_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.50ns)   --->   "%call_ret_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_7_i_i, i2 %r_V_ret_6_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 80 'call' 'call_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 81 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 82 'extractvalue' 'r_V_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.50ns)   --->   "%call_ret_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_8_i_i, i2 %r_V_ret_7_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 83 'call' 'call_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 84 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 85 'extractvalue' 'r_V_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.50ns)   --->   "%call_ret_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_9_i_i, i2 %r_V_ret_8_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 86 'call' 'call_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 87 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 88 'extractvalue' 'r_V_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.50ns)   --->   "%call_ret_i_i_7 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_i_i_6, i2 %r_V_ret_9_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 89 'call' 'call_ret_i_i_7' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i4, i2 } %call_ret_i_i_7, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 90 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_8 = extractvalue { i4, i2 } %call_ret_i_i_7, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 91 'extractvalue' 'r_V_ret_i_i_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.50ns)   --->   "%call_ret_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_10_i_i, i2 %r_V_ret_i_i_8) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 92 'call' 'call_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 93 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 94 'extractvalue' 'r_V_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (3.50ns)   --->   "%call_ret_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_11_i_i, i2 %r_V_ret_10_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 95 'call' 'call_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 96 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 1" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 97 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (3.50ns)   --->   "%call_ret_12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_10, i2 %r_V_ret_11_i_i) nounwind" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 98 'call' 'call_ret_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 0" [test.cpp:6854->test.cpp:6862->test.cpp:6909]   --->   Operation 99 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V_0_1_i_i, i4 %q_chunk_V_0_2_i_i, i4 %q_chunk_V_0_3_i_i, i4 %q_chunk_V_0_4_i_i, i4 %q_chunk_V_0_5_i_i, i4 %q_chunk_V_0_6_i_i, i4 %q_chunk_V_0_7_i_i, i4 %q_chunk_V_0_8_i_i, i4 %q_chunk_V_0_9_i_i, i4 %q_chunk_V_0_i_i, i4 %q_chunk_V_0_10_i_i, i4 %q_chunk_V_0_11_i_i, i4 %q_chunk_V_0_12_i_i)" [test.cpp:6909]   --->   Operation 100 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:6910]   --->   Operation 101 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 102 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6571->test.cpp:6911]   --->   Operation 103 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6572->test.cpp:6911]   --->   Operation 104 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:6912]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap   ) [ 000]
StgValue_4         (specbitsmap   ) [ 000]
StgValue_5         (spectopmodule ) [ 000]
in_read            (read          ) [ 000]
StgValue_7         (speclatency   ) [ 000]
p_Val2_s           (bitcast       ) [ 000]
p_Repl2_2          (bitselect     ) [ 001]
new_exp_V          (partselect    ) [ 000]
new_mant_V         (trunc         ) [ 011]
xf_V_5_cast        (zext          ) [ 000]
tmp                (bitselect     ) [ 000]
p_cast_cast        (select        ) [ 000]
tmp_1              (icmp          ) [ 011]
tmp_2              (icmp          ) [ 000]
new_exp_V_1        (sub           ) [ 000]
p_new_exp_V_1      (select        ) [ 000]
tmp_8              (or            ) [ 000]
p_Repl2_1          (select        ) [ 001]
StgValue_21        (br            ) [ 011]
tmp_4              (icmp          ) [ 000]
tmp_5              (icmp          ) [ 000]
shift_V_cast_cast  (select        ) [ 000]
tmp_7              (icmp          ) [ 000]
shift_V            (sub           ) [ 000]
shift_V_1          (add           ) [ 000]
sel_tmp            (xor           ) [ 000]
sel_tmp2           (and           ) [ 000]
shift_V_2          (select        ) [ 000]
sel_tmp6_demorgan  (or            ) [ 000]
sel_tmp6           (xor           ) [ 000]
sel_tmp7           (and           ) [ 000]
shift_V_3          (select        ) [ 000]
shift_V_4          (select        ) [ 000]
tmp_6              (bitconcatenate) [ 000]
xf_V_1             (select        ) [ 000]
p_1_cast           (zext          ) [ 000]
tmp_3              (zext          ) [ 000]
tmp_3_cast         (zext          ) [ 000]
r_V                (lshr          ) [ 000]
r_V_cast           (zext          ) [ 000]
r_V_1              (shl           ) [ 000]
xf_V_3             (select        ) [ 000]
xf_V               (add           ) [ 000]
p_Result_16_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_16_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
q_chunk_V_0_1_i_i  (extractvalue  ) [ 001]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_16_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 001]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_16_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_16_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_16_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 001]
p_Result_16_6_i_i  (partselect    ) [ 001]
p_Result_16_7_i_i  (partselect    ) [ 001]
p_Result_16_8_i_i  (partselect    ) [ 001]
p_Result_16_9_i_i  (partselect    ) [ 001]
p_Result_16_i_i_6  (partselect    ) [ 001]
p_Result_16_10_i_i (partselect    ) [ 001]
p_Result_16_11_i_i (partselect    ) [ 001]
tmp_10             (trunc         ) [ 001]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 000]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 000]
r_V_ret_7_i_i      (extractvalue  ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_7     (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 000]
r_V_ret_i_i_8      (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
new_mant_V_1       (bitconcatenate) [ 000]
StgValue_101       (br            ) [ 000]
p_Repl2_s          (phi           ) [ 001]
p_Result_s         (bitconcatenate) [ 000]
out                (bitcast       ) [ 000]
StgValue_105       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div6_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_Repl2_s_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="116" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Repl2_s_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="52" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="52" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_lut_div3_chunk_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="0" index="2" bw="2" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_lut_div3_chunk_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_lut_div3_chunk_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_lut_div3_chunk_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_lut_div3_chunk_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_i_i_7/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_lut_div3_chunk_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="call_ret_11_i_i_lut_div3_chunk_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="1"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="call_ret_12_i_i_lut_div3_chunk_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="1"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1_i_i/1 q_chunk_V_0_7_i_i/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_i_i_8/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Repl2_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="new_exp_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="new_mant_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xf_V_5_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="52" slack="0"/>
<pin id="250" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_cast_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="new_exp_V_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_new_exp_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_8_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Repl2_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="0" index="2" bw="11" slack="0"/>
<pin id="304" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="11" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shift_V_cast_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shift_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shift_V_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sel_tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sel_tmp2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shift_V_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="0" index="2" bw="11" slack="0"/>
<pin id="362" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sel_tmp6_demorgan_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sel_tmp6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sel_tmp7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shift_V_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="0" index="2" bw="11" slack="0"/>
<pin id="388" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shift_V_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="53" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="52" slack="0"/>
<pin id="404" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xf_V_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="52" slack="0"/>
<pin id="411" dir="0" index="2" bw="53" slack="0"/>
<pin id="412" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_1_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="53" slack="0"/>
<pin id="418" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_cast/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="r_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="53" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="53" slack="0"/>
<pin id="436" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="53" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xf_V_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="53" slack="0"/>
<pin id="447" dir="0" index="2" bw="56" slack="0"/>
<pin id="448" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xf_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="56" slack="0"/>
<pin id="455" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_16_i_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="56" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_Result_16_1_i_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="56" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1_i_i/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_16_2_i_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="56" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2_i_i/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_16_3_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="56" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3_i_i/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_16_4_i_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="56" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="0" index="3" bw="7" slack="0"/>
<pin id="507" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_4_i_i/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Result_16_5_i_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="56" slack="0"/>
<pin id="516" dir="0" index="2" bw="7" slack="0"/>
<pin id="517" dir="0" index="3" bw="7" slack="0"/>
<pin id="518" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_5_i_i/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_16_6_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="56" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_6_i_i/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Result_16_7_i_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="56" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_7_i_i/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_16_8_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="56" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_8_i_i/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_16_9_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="56" slack="0"/>
<pin id="557" dir="0" index="2" bw="6" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_9_i_i/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Result_16_i_i_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="56" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="5" slack="0"/>
<pin id="569" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i_6/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Result_16_10_i_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="56" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_10_i_i/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_16_11_i_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="56" slack="0"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="0" index="3" bw="4" slack="0"/>
<pin id="589" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_11_i_i/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_10_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="56" slack="0"/>
<pin id="596" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="q_chunk_V_0_6_i_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="q_chunk_V_0_11_i_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_V_ret_11_i_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="q_chunk_V_0_12_i_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="new_mant_V_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="52" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="1"/>
<pin id="618" dir="0" index="2" bw="4" slack="1"/>
<pin id="619" dir="0" index="3" bw="4" slack="1"/>
<pin id="620" dir="0" index="4" bw="4" slack="1"/>
<pin id="621" dir="0" index="5" bw="4" slack="1"/>
<pin id="622" dir="0" index="6" bw="4" slack="0"/>
<pin id="623" dir="0" index="7" bw="4" slack="0"/>
<pin id="624" dir="0" index="8" bw="4" slack="0"/>
<pin id="625" dir="0" index="9" bw="4" slack="0"/>
<pin id="626" dir="0" index="10" bw="4" slack="0"/>
<pin id="627" dir="0" index="11" bw="4" slack="0"/>
<pin id="628" dir="0" index="12" bw="4" slack="0"/>
<pin id="629" dir="0" index="13" bw="4" slack="0"/>
<pin id="630" dir="1" index="14" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="1"/>
<pin id="644" dir="0" index="2" bw="11" slack="1"/>
<pin id="645" dir="0" index="3" bw="52" slack="0"/>
<pin id="646" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="out_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="p_Repl2_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="new_mant_V_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="52" slack="1"/>
<pin id="660" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="p_Repl2_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="1"/>
<pin id="669" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="q_chunk_V_0_1_i_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_1_i_i "/>
</bind>
</comp>

<comp id="677" class="1005" name="q_chunk_V_0_2_i_i_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2_i_i "/>
</bind>
</comp>

<comp id="682" class="1005" name="q_chunk_V_0_3_i_i_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="687" class="1005" name="q_chunk_V_0_4_i_i_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="692" class="1005" name="q_chunk_V_0_5_i_i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="697" class="1005" name="r_V_ret_5_i_i_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="1"/>
<pin id="699" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_5_i_i "/>
</bind>
</comp>

<comp id="702" class="1005" name="p_Result_16_6_i_i_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_6_i_i "/>
</bind>
</comp>

<comp id="707" class="1005" name="p_Result_16_7_i_i_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_7_i_i "/>
</bind>
</comp>

<comp id="712" class="1005" name="p_Result_16_8_i_i_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_8_i_i "/>
</bind>
</comp>

<comp id="717" class="1005" name="p_Result_16_9_i_i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_9_i_i "/>
</bind>
</comp>

<comp id="722" class="1005" name="p_Result_16_i_i_6_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i_6 "/>
</bind>
</comp>

<comp id="727" class="1005" name="p_Result_16_10_i_i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_10_i_i "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_Result_16_11_i_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_11_i_i "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_10_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="1"/>
<pin id="739" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="123" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="180"><net_src comp="130" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="130" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="189"><net_src comp="136" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="136" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="198"><net_src comp="142" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="142" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="207"><net_src comp="148" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="148" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="216"><net_src comp="154" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="154" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="225"><net_src comp="108" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="222" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="222" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="234" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="260" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="234" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="234" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="260" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="268" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="268" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="274" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="286" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="280" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="234" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="260" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="234" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="252" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="234" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="234" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="234" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="308" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="314" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="320" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="340" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="308" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="314" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="328" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="334" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="358" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="308" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="244" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="308" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="248" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="400" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="392" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="392" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="408" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="416" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="420" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="328" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="468"><net_src comp="458" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="58" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="479"><net_src comp="469" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="452" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="60" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="490"><net_src comp="480" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="452" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="501"><net_src comp="491" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="452" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="512"><net_src comp="502" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="452" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="523"><net_src comp="513" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="530"><net_src comp="50" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="452" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="452" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="550"><net_src comp="50" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="452" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="452" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="452" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="452" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="96" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="50" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="452" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="100" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="102" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="452" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="123" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="160" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="160" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="614"><net_src comp="166" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="631"><net_src comp="104" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="632"><net_src comp="598" pin="1"/><net_sink comp="615" pin=6"/></net>

<net id="633"><net_src comp="177" pin="1"/><net_sink comp="615" pin=7"/></net>

<net id="634"><net_src comp="186" pin="1"/><net_sink comp="615" pin=8"/></net>

<net id="635"><net_src comp="195" pin="1"/><net_sink comp="615" pin=9"/></net>

<net id="636"><net_src comp="204" pin="1"/><net_sink comp="615" pin=10"/></net>

<net id="637"><net_src comp="213" pin="1"/><net_sink comp="615" pin=11"/></net>

<net id="638"><net_src comp="602" pin="1"/><net_sink comp="615" pin=12"/></net>

<net id="639"><net_src comp="611" pin="1"/><net_sink comp="615" pin=13"/></net>

<net id="640"><net_src comp="615" pin="14"/><net_sink comp="117" pin=0"/></net>

<net id="647"><net_src comp="106" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="117" pin="4"/><net_sink comp="641" pin=3"/></net>

<net id="652"><net_src comp="641" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="226" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="661"><net_src comp="244" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="666"><net_src comp="268" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="300" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="675"><net_src comp="177" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="680"><net_src comp="186" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="685"><net_src comp="195" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="615" pin=3"/></net>

<net id="690"><net_src comp="204" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="615" pin=4"/></net>

<net id="695"><net_src comp="213" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="615" pin=5"/></net>

<net id="700"><net_src comp="217" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="705"><net_src comp="524" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="710"><net_src comp="534" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="715"><net_src comp="544" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="720"><net_src comp="554" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="725"><net_src comp="564" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="730"><net_src comp="574" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="735"><net_src comp="584" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="740"><net_src comp="594" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div6 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 1
		p_cast_cast : 2
		tmp_1 : 2
		tmp_2 : 3
		new_exp_V_1 : 3
		p_new_exp_V_1 : 3
		tmp_8 : 4
		p_Repl2_1 : 4
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 3
		shift_V_cast_cast : 2
		tmp_7 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp : 3
		sel_tmp2 : 4
		shift_V_2 : 4
		sel_tmp6_demorgan : 4
		sel_tmp6 : 4
		sel_tmp7 : 4
		shift_V_3 : 4
		shift_V_4 : 5
		tmp_6 : 2
		xf_V_1 : 3
		p_1_cast : 4
		tmp_3 : 6
		tmp_3_cast : 6
		r_V : 7
		r_V_cast : 8
		r_V_1 : 7
		xf_V_3 : 9
		xf_V : 10
		p_Result_16_i_i : 11
		call_ret_i_i : 12
		r_V_ret_i_i : 13
		p_Result_16_1_i_i : 11
		call_ret_1_i_i : 14
		q_chunk_V_0_1_i_i : 15
		r_V_ret_1_i_i : 15
		p_Result_16_2_i_i : 11
		call_ret_2_i_i : 16
		q_chunk_V_0_2_i_i : 17
		r_V_ret_2_i_i : 17
		p_Result_16_3_i_i : 11
		call_ret_3_i_i : 18
		q_chunk_V_0_3_i_i : 19
		r_V_ret_3_i_i : 19
		p_Result_16_4_i_i : 11
		call_ret_4_i_i : 20
		q_chunk_V_0_4_i_i : 21
		r_V_ret_4_i_i : 21
		p_Result_16_5_i_i : 11
		call_ret_5_i_i : 22
		q_chunk_V_0_5_i_i : 23
		r_V_ret_5_i_i : 23
		p_Result_16_6_i_i : 11
		p_Result_16_7_i_i : 11
		p_Result_16_8_i_i : 11
		p_Result_16_9_i_i : 11
		p_Result_16_i_i_6 : 11
		p_Result_16_10_i_i : 11
		p_Result_16_11_i_i : 11
		tmp_10 : 11
	State 2
		q_chunk_V_0_6_i_i : 1
		r_V_ret_6_i_i : 1
		call_ret_7_i_i : 2
		q_chunk_V_0_7_i_i : 3
		r_V_ret_7_i_i : 3
		call_ret_8_i_i : 4
		q_chunk_V_0_8_i_i : 5
		r_V_ret_8_i_i : 5
		call_ret_9_i_i : 6
		q_chunk_V_0_9_i_i : 7
		r_V_ret_9_i_i : 7
		call_ret_i_i_7 : 8
		q_chunk_V_0_i_i : 9
		r_V_ret_i_i_8 : 9
		call_ret_10_i_i : 10
		q_chunk_V_0_10_i_i : 11
		r_V_ret_10_i_i : 11
		call_ret_11_i_i : 12
		q_chunk_V_0_11_i_i : 13
		r_V_ret_11_i_i : 13
		call_ret_12_i_i : 14
		q_chunk_V_0_12_i_i : 15
		new_mant_V_1 : 16
		p_Repl2_s : 17
		p_Result_s : 18
		out : 19
		StgValue_105 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |       grp_lut_div3_chunk_fu_123       |    0    |   1638  |
|          |       grp_lut_div3_chunk_fu_130       |    0    |   1638  |
|          |       grp_lut_div3_chunk_fu_136       |    0    |   1638  |
|   call   |       grp_lut_div3_chunk_fu_142       |    0    |   1638  |
|          |       grp_lut_div3_chunk_fu_148       |    0    |   1638  |
|          |       grp_lut_div3_chunk_fu_154       |    0    |   1638  |
|          | call_ret_11_i_i_lut_div3_chunk_fu_160 |    0    |   1638  |
|          | call_ret_12_i_i_lut_div3_chunk_fu_166 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|          |           p_cast_cast_fu_260          |    0    |    3    |
|          |          p_new_exp_V_1_fu_286         |    0    |    2    |
|          |            p_Repl2_1_fu_300           |    0    |    11   |
|          |        shift_V_cast_cast_fu_320       |    0    |    3    |
|  select  |            shift_V_2_fu_358           |    0    |    11   |
|          |            shift_V_3_fu_384           |    0    |    11   |
|          |            shift_V_4_fu_392           |    0    |    11   |
|          |             xf_V_1_fu_408             |    0    |    53   |
|          |             xf_V_3_fu_444             |    0    |    56   |
|----------|---------------------------------------|---------|---------|
|   lshr   |               r_V_fu_428              |    0    |   160   |
|----------|---------------------------------------|---------|---------|
|    shl   |              r_V_1_fu_438             |    0    |   160   |
|----------|---------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_340           |    0    |    18   |
|          |              xf_V_fu_452              |    0    |    63   |
|----------|---------------------------------------|---------|---------|
|          |              tmp_1_fu_268             |    0    |    13   |
|          |              tmp_2_fu_274             |    0    |    13   |
|   icmp   |              tmp_4_fu_308             |    0    |    13   |
|          |              tmp_5_fu_314             |    0    |    13   |
|          |              tmp_7_fu_328             |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_280          |    0    |    18   |
|          |             shift_V_fu_334            |    0    |    18   |
|----------|---------------------------------------|---------|---------|
|    or    |              tmp_8_fu_294             |    0    |    6    |
|          |        sel_tmp6_demorgan_fu_366       |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    xor   |             sel_tmp_fu_346            |    0    |    6    |
|          |            sel_tmp6_fu_372            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    and   |            sel_tmp2_fu_352            |    0    |    6    |
|          |            sel_tmp7_fu_378            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|   read   |          in_read_read_fu_108          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_172              |    0    |    0    |
|          |               grp_fu_177              |    0    |    0    |
|          |               grp_fu_181              |    0    |    0    |
|          |               grp_fu_186              |    0    |    0    |
|          |               grp_fu_190              |    0    |    0    |
|          |               grp_fu_195              |    0    |    0    |
|          |               grp_fu_199              |    0    |    0    |
|extractvalue|               grp_fu_204              |    0    |    0    |
|          |               grp_fu_208              |    0    |    0    |
|          |               grp_fu_213              |    0    |    0    |
|          |               grp_fu_217              |    0    |    0    |
|          |        q_chunk_V_0_6_i_i_fu_598       |    0    |    0    |
|          |       q_chunk_V_0_11_i_i_fu_602       |    0    |    0    |
|          |         r_V_ret_11_i_i_fu_606         |    0    |    0    |
|          |       q_chunk_V_0_12_i_i_fu_611       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_226           |    0    |    0    |
|          |               tmp_fu_252              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            new_exp_V_fu_234           |    0    |    0    |
|          |         p_Result_16_i_i_fu_458        |    0    |    0    |
|          |        p_Result_16_1_i_i_fu_469       |    0    |    0    |
|          |        p_Result_16_2_i_i_fu_480       |    0    |    0    |
|          |        p_Result_16_3_i_i_fu_491       |    0    |    0    |
|          |        p_Result_16_4_i_i_fu_502       |    0    |    0    |
|partselect|        p_Result_16_5_i_i_fu_513       |    0    |    0    |
|          |        p_Result_16_6_i_i_fu_524       |    0    |    0    |
|          |        p_Result_16_7_i_i_fu_534       |    0    |    0    |
|          |        p_Result_16_8_i_i_fu_544       |    0    |    0    |
|          |        p_Result_16_9_i_i_fu_554       |    0    |    0    |
|          |        p_Result_16_i_i_6_fu_564       |    0    |    0    |
|          |       p_Result_16_10_i_i_fu_574       |    0    |    0    |
|          |       p_Result_16_11_i_i_fu_584       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           new_mant_V_fu_244           |    0    |    0    |
|          |             tmp_10_fu_594             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           xf_V_5_cast_fu_248          |    0    |    0    |
|          |            p_1_cast_fu_416            |    0    |    0    |
|   zext   |              tmp_3_fu_420             |    0    |    0    |
|          |           tmp_3_cast_fu_424           |    0    |    0    |
|          |            r_V_cast_fu_434            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_6_fu_400             |    0    |    0    |
|bitconcatenate|          new_mant_V_1_fu_615          |    0    |    0    |
|          |           p_Result_s_fu_641           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |  13803  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    new_mant_V_reg_658    |   52   |
|     p_Repl2_1_reg_667    |   11   |
|     p_Repl2_2_reg_653    |    1   |
|     p_Repl2_s_reg_114    |   52   |
|p_Result_16_10_i_i_reg_727|    4   |
|p_Result_16_11_i_i_reg_732|    4   |
| p_Result_16_6_i_i_reg_702|    4   |
| p_Result_16_7_i_i_reg_707|    4   |
| p_Result_16_8_i_i_reg_712|    4   |
| p_Result_16_9_i_i_reg_717|    4   |
| p_Result_16_i_i_6_reg_722|    4   |
| q_chunk_V_0_1_i_i_reg_672|    4   |
| q_chunk_V_0_2_i_i_reg_677|    4   |
| q_chunk_V_0_3_i_i_reg_682|    4   |
| q_chunk_V_0_4_i_i_reg_687|    4   |
| q_chunk_V_0_5_i_i_reg_692|    4   |
|   r_V_ret_5_i_i_reg_697  |    2   |
|      tmp_10_reg_737      |    4   |
|       tmp_1_reg_663      |    1   |
+--------------------------+--------+
|           Total          |   171  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_123 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_123 |  p2  |   2  |   2  |    4   ||    9    |
| grp_lut_div3_chunk_fu_130 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_136 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_142 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_148 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_154 |  p1  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   52   ||  7.427  ||    63   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13803 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   63   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   171  |  13866 |
+-----------+--------+--------+--------+
