============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:27:20 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                       Type               Fanout Load Slew Delay Arrival   
                                  (Domain)                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R 
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R 
write_if_we              in port                           2  2.0    0    +0     500 R 
g210__3680/A2                                                             +0     500   
g210__3680/Z             AN2D0BWP16P90(timing)             3  2.9   40   +48     548 R 
async_fifo_i_fifomem_inst/wclken 
  g721__8246/A1                                                           +0     548   
  g721__8246/ZN          INR3D0BWP16P90(timing)            2  2.0   78   +81     629 R 
  g716__1617/A1                                                           +0     629   
  g716__1617/ZN          INR2D0BWP16P90(timing)            2  2.1   54   +75     704 R 
  g715/I                                                                  +0     704   
  g715/ZN                INVSKND0P75BWP16P90(timing)       1  1.2   20   +30     734 F 
  g710__4319/A1                                                           +0     734   
  g710__4319/ZN          NR2D0BWP16P90(timing)             1  1.2   44   +33     767 R 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     767   
    RC_CGIC_INST/CP      setup                                       0   +68     835 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R 
---------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1165ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

