#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000016c4200 .scope module, "TestBench" "TestBench" 2 4;
 .timescale 0 0;
v0000000001754d50_0 .var "CLK", 0 0;
v0000000001754a30_0 .var "RST", 0 0;
v00000000017559d0_0 .var/i "count", 31 0;
S_00000000008d4be0 .scope module, "cpu" "Simple_Single_CPU" 2 15, 3 2 0, S_00000000016c4200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_00000000017e1ef0 .functor AND 1, v0000000001749830_0, v0000000001749a10_0, C4<1>, C4<1>;
v0000000001752f50_0 .net "ALUCtrl", 3 0, v00000000016a3620_0;  1 drivers
v00000000017534f0_0 .net "ALUOp", 2 0, v000000000174a2d0_0;  1 drivers
v0000000001752d70_0 .net "ALUSrc", 0 0, v0000000001748ed0_0;  1 drivers
v00000000017536d0_0 .net "ALUoutput", 31 0, v00000000016a1fa0_0;  1 drivers
v0000000001753770_0 .net "RS", 31 0, L_00000000017c8ff0;  1 drivers
v00000000017516f0_0 .net "RT", 31 0, L_00000000017c9060;  1 drivers
v0000000001751830_0 .net "RegDout", 4 0, v000000000174ae10_0;  1 drivers
v00000000017539f0_0 .net "RegDst", 0 0, v0000000001749fb0_0;  1 drivers
v0000000001751970_0 .net "RegWrite", 0 0, v0000000001748c50_0;  1 drivers
v00000000017538b0_0 .var "Reg_current_program", 31 0;
v00000000017513d0_0 .net "RtALU", 31 0, v000000000174a730_0;  1 drivers
v00000000017533b0_0 .net "SignExtend", 31 0, v0000000001752af0_0;  1 drivers
v00000000017524b0_0 .net "ZeroExtend", 31 0, L_00000000017cf320;  1 drivers
L_000000000176b490 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001752690_0 .net/2u *"_s22", 26 0, L_000000000176b490;  1 drivers
v0000000001751a10_0 .net *"_s25", 4 0, L_00000000017cdf20;  1 drivers
v0000000001752ff0_0 .net "address_after_adder", 31 0, L_00000000017cc300;  1 drivers
v0000000001752910_0 .net "branch", 0 0, v0000000001749830_0;  1 drivers
v0000000001751ab0_0 .net "branch_judge", 0 0, v0000000001749a10_0;  1 drivers
v0000000001752a50_0 .net "clk_i", 0 0, v0000000001754d50_0;  1 drivers
v0000000001752cd0_0 .net "current_program", 31 0, v000000000174aff0_0;  1 drivers
v0000000001751290_0 .net "extend", 31 0, v000000000174acd0_0;  1 drivers
v0000000001751bf0_0 .net "extend_choose", 0 0, v00000000017482f0_0;  1 drivers
v0000000001753090_0 .net "extend_shift_two", 31 0, L_00000000017cdc00;  1 drivers
v0000000001753130_0 .net "instruction", 31 0, v00000000017491f0_0;  1 drivers
v0000000001751c90_0 .net "next_address", 31 0, L_0000000001758270;  1 drivers
v0000000001753310_0 .net "now_address", 31 0, v00000000017522d0_0;  1 drivers
v0000000001753450_0 .net "result", 31 0, v0000000001749d30_0;  1 drivers
v0000000001755750_0 .net "rst_i", 0 0, v0000000001754a30_0;  1 drivers
v0000000001755ed0_0 .net "shamt", 31 0, v0000000001753590_0;  1 drivers
v0000000001753f90_0 .net "shifter_out", 31 0, v0000000001752870_0;  1 drivers
v0000000001755390_0 .net "zero", 0 0, v00000000016a38a0_0;  1 drivers
E_00000000016c7f00 .event edge, v000000000174aff0_0;
L_00000000017ce7e0 .part v00000000017491f0_0, 21, 5;
L_00000000017ce600 .part v00000000017491f0_0, 16, 5;
L_00000000017ce420 .part v00000000017491f0_0, 26, 6;
L_00000000017ce2e0 .part v00000000017491f0_0, 0, 6;
L_00000000017cece0 .part v00000000017491f0_0, 0, 16;
L_00000000017ce4c0 .part v00000000017491f0_0, 0, 16;
L_00000000017cf640 .reduce/nor v00000000016a38a0_0;
L_00000000017cf3c0 .part v000000000174a2d0_0, 0, 1;
L_00000000017ceec0 .part v00000000016a3620_0, 3, 1;
L_00000000017cdf20 .part v00000000017491f0_0, 6, 5;
L_00000000017cef60 .concat [ 5 27 0 0], L_00000000017cdf20, L_000000000176b490;
L_00000000017cee20 .part v00000000016a3620_0, 0, 1;
L_00000000017cea60 .part v00000000017491f0_0, 16, 5;
L_00000000017ced80 .part v00000000017491f0_0, 11, 5;
S_000000000092ed10 .scope module, "AC" "ALU_Ctrl" 3 91, 4 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000016a3620_0 .var "ALUCtrl_o", 3 0;
v00000000016a2fe0_0 .net "ALUOp_i", 2 0, v000000000174a2d0_0;  alias, 1 drivers
v00000000016a31c0_0 .net "funct_i", 5 0, L_00000000017ce2e0;  1 drivers
E_00000000016c80c0 .event edge, v00000000016a2fe0_0, v00000000016a31c0_0;
S_00000000008b21f0 .scope module, "ALU_unit" "ALU" 3 108, 5 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /INPUT 3 "ALUOp_i";
    .port_info 4 /OUTPUT 32 "result_o";
    .port_info 5 /OUTPUT 1 "zero_o";
v00000000016a3d00_0 .net "ALUOp_i", 2 0, v000000000174a2d0_0;  alias, 1 drivers
v00000000016a1f00_0 .net "ctrl_i", 3 0, v00000000016a3620_0;  alias, 1 drivers
v00000000016a1fa0_0 .var "result_o", 31 0;
v00000000016a1780_0 .net "src1_i", 31 0, L_00000000017c8ff0;  alias, 1 drivers
v00000000016a2a40_0 .net "src2_i", 31 0, v000000000174a730_0;  alias, 1 drivers
v00000000016a38a0_0 .var "zero_o", 0 0;
E_00000000016c7240/0 .event edge, v00000000016a3620_0, v00000000016a1780_0, v00000000016a2a40_0, v00000000016a1fa0_0;
E_00000000016c7240/1 .event edge, v00000000016a2fe0_0;
E_00000000016c7240 .event/or E_00000000016c7240/0, E_00000000016c7240/1;
S_00000000008b2380 .scope module, "Adder1" "Adder" 3 51, 6 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_000000000176b298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000173a240_0 .net/2s *"_s228", 0 0, L_000000000176b298;  1 drivers
v000000000173a380_0 .net "carry", 32 0, L_00000000017577d0;  1 drivers
v000000000173a420_0 .net "src1_i", 31 0, v00000000017522d0_0;  alias, 1 drivers
L_000000000176b2e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000173b1e0_0 .net "src2_i", 31 0, L_000000000176b2e0;  1 drivers
v000000000173af60_0 .net "sum_o", 31 0, L_0000000001758270;  alias, 1 drivers
L_00000000017552f0 .part v00000000017522d0_0, 0, 1;
L_0000000001755070 .part L_000000000176b2e0, 0, 1;
L_0000000001755430 .part L_00000000017577d0, 0, 1;
L_0000000001753a90 .part v00000000017522d0_0, 1, 1;
L_0000000001754fd0 .part L_000000000176b2e0, 1, 1;
L_0000000001756010 .part L_00000000017577d0, 1, 1;
L_0000000001754f30 .part v00000000017522d0_0, 2, 1;
L_0000000001755610 .part L_000000000176b2e0, 2, 1;
L_00000000017554d0 .part L_00000000017577d0, 2, 1;
L_0000000001755570 .part v00000000017522d0_0, 3, 1;
L_00000000017557f0 .part L_000000000176b2e0, 3, 1;
L_0000000001754210 .part L_00000000017577d0, 3, 1;
L_0000000001755890 .part v00000000017522d0_0, 4, 1;
L_0000000001755a70 .part L_000000000176b2e0, 4, 1;
L_0000000001753ef0 .part L_00000000017577d0, 4, 1;
L_0000000001754ad0 .part v00000000017522d0_0, 5, 1;
L_0000000001753b30 .part L_000000000176b2e0, 5, 1;
L_00000000017545d0 .part L_00000000017577d0, 5, 1;
L_00000000017547b0 .part v00000000017522d0_0, 6, 1;
L_00000000017561f0 .part L_000000000176b2e0, 6, 1;
L_0000000001754c10 .part L_00000000017577d0, 6, 1;
L_0000000001753bd0 .part v00000000017522d0_0, 7, 1;
L_00000000017560b0 .part L_000000000176b2e0, 7, 1;
L_0000000001754990 .part L_00000000017577d0, 7, 1;
L_0000000001754b70 .part v00000000017522d0_0, 8, 1;
L_0000000001754cb0 .part L_000000000176b2e0, 8, 1;
L_0000000001753c70 .part L_00000000017577d0, 8, 1;
L_0000000001754850 .part v00000000017522d0_0, 9, 1;
L_0000000001755cf0 .part L_000000000176b2e0, 9, 1;
L_00000000017556b0 .part L_00000000017577d0, 9, 1;
L_0000000001755930 .part v00000000017522d0_0, 10, 1;
L_0000000001756150 .part L_000000000176b2e0, 10, 1;
L_0000000001755b10 .part L_00000000017577d0, 10, 1;
L_0000000001754df0 .part v00000000017522d0_0, 11, 1;
L_0000000001754e90 .part L_000000000176b2e0, 11, 1;
L_0000000001753d10 .part L_00000000017577d0, 11, 1;
L_0000000001755d90 .part v00000000017522d0_0, 12, 1;
L_0000000001755bb0 .part L_000000000176b2e0, 12, 1;
L_0000000001755c50 .part L_00000000017577d0, 12, 1;
L_0000000001753e50 .part v00000000017522d0_0, 13, 1;
L_0000000001755f70 .part L_000000000176b2e0, 13, 1;
L_0000000001755e30 .part L_00000000017577d0, 13, 1;
L_0000000001755110 .part v00000000017522d0_0, 14, 1;
L_00000000017551b0 .part L_000000000176b2e0, 14, 1;
L_0000000001753db0 .part L_00000000017577d0, 14, 1;
L_0000000001754030 .part v00000000017522d0_0, 15, 1;
L_00000000017548f0 .part L_000000000176b2e0, 15, 1;
L_00000000017540d0 .part L_00000000017577d0, 15, 1;
L_0000000001755250 .part v00000000017522d0_0, 16, 1;
L_0000000001754170 .part L_000000000176b2e0, 16, 1;
L_00000000017542b0 .part L_00000000017577d0, 16, 1;
L_0000000001754350 .part v00000000017522d0_0, 17, 1;
L_00000000017543f0 .part L_000000000176b2e0, 17, 1;
L_0000000001754490 .part L_00000000017577d0, 17, 1;
L_0000000001754530 .part v00000000017522d0_0, 18, 1;
L_0000000001754670 .part L_000000000176b2e0, 18, 1;
L_0000000001754710 .part L_00000000017577d0, 18, 1;
L_0000000001757370 .part v00000000017522d0_0, 19, 1;
L_0000000001758810 .part L_000000000176b2e0, 19, 1;
L_0000000001756510 .part L_00000000017577d0, 19, 1;
L_0000000001757410 .part v00000000017522d0_0, 20, 1;
L_0000000001758630 .part L_000000000176b2e0, 20, 1;
L_00000000017568d0 .part L_00000000017577d0, 20, 1;
L_00000000017572d0 .part v00000000017522d0_0, 21, 1;
L_00000000017584f0 .part L_000000000176b2e0, 21, 1;
L_00000000017588b0 .part L_00000000017577d0, 21, 1;
L_0000000001757b90 .part v00000000017522d0_0, 22, 1;
L_0000000001757c30 .part L_000000000176b2e0, 22, 1;
L_0000000001757730 .part L_00000000017577d0, 22, 1;
L_0000000001757e10 .part v00000000017522d0_0, 23, 1;
L_0000000001757a50 .part L_000000000176b2e0, 23, 1;
L_0000000001756f10 .part L_00000000017577d0, 23, 1;
L_0000000001756330 .part v00000000017522d0_0, 24, 1;
L_00000000017575f0 .part L_000000000176b2e0, 24, 1;
L_0000000001757550 .part L_00000000017577d0, 24, 1;
L_0000000001757eb0 .part v00000000017522d0_0, 25, 1;
L_0000000001757f50 .part L_000000000176b2e0, 25, 1;
L_00000000017574b0 .part L_00000000017577d0, 25, 1;
L_00000000017586d0 .part v00000000017522d0_0, 26, 1;
L_0000000001757cd0 .part L_000000000176b2e0, 26, 1;
L_0000000001757ff0 .part L_00000000017577d0, 26, 1;
L_0000000001756470 .part v00000000017522d0_0, 27, 1;
L_0000000001757910 .part L_000000000176b2e0, 27, 1;
L_0000000001757af0 .part L_00000000017577d0, 27, 1;
L_00000000017579b0 .part v00000000017522d0_0, 28, 1;
L_00000000017565b0 .part L_000000000176b2e0, 28, 1;
L_00000000017563d0 .part L_00000000017577d0, 28, 1;
L_0000000001757d70 .part v00000000017522d0_0, 29, 1;
L_0000000001758090 .part L_000000000176b2e0, 29, 1;
L_0000000001758130 .part L_00000000017577d0, 29, 1;
L_0000000001756fb0 .part v00000000017522d0_0, 30, 1;
L_0000000001757690 .part L_000000000176b2e0, 30, 1;
L_00000000017581d0 .part L_00000000017577d0, 30, 1;
L_0000000001756c90 .part v00000000017522d0_0, 31, 1;
L_0000000001758590 .part L_000000000176b2e0, 31, 1;
L_0000000001756650 .part L_00000000017577d0, 31, 1;
LS_0000000001758270_0_0 .concat8 [ 1 1 1 1], L_00000000016a5860, L_00000000016a5e80, L_00000000016a74d0, L_000000000175c0a0;
LS_0000000001758270_0_4 .concat8 [ 1 1 1 1], L_000000000175ba10, L_000000000175c030, L_000000000175cce0, L_000000000175b8c0;
LS_0000000001758270_0_8 .concat8 [ 1 1 1 1], L_000000000175cc00, L_000000000175baf0, L_000000000175b4d0, L_000000000175bb60;
LS_0000000001758270_0_12 .concat8 [ 1 1 1 1], L_000000000175d060, L_00000000017682a0, L_0000000001768000, L_0000000001767740;
LS_0000000001758270_0_16 .concat8 [ 1 1 1 1], L_0000000001768e70, L_0000000001767580, L_00000000017681c0, L_0000000001767820;
LS_0000000001758270_0_20 .concat8 [ 1 1 1 1], L_00000000017679e0, L_0000000001767f20, L_0000000001769b20, L_000000000176a4c0;
LS_0000000001758270_0_24 .concat8 [ 1 1 1 1], L_00000000017693b0, L_000000000176a530, L_0000000001769a40, L_0000000001769960;
LS_0000000001758270_0_28 .concat8 [ 1 1 1 1], L_000000000176a0d0, L_000000000176a7d0, L_0000000001769500, L_000000000176ae60;
LS_0000000001758270_1_0 .concat8 [ 4 4 4 4], LS_0000000001758270_0_0, LS_0000000001758270_0_4, LS_0000000001758270_0_8, LS_0000000001758270_0_12;
LS_0000000001758270_1_4 .concat8 [ 4 4 4 4], LS_0000000001758270_0_16, LS_0000000001758270_0_20, LS_0000000001758270_0_24, LS_0000000001758270_0_28;
L_0000000001758270 .concat8 [ 16 16 0 0], LS_0000000001758270_1_0, LS_0000000001758270_1_4;
LS_00000000017577d0_0_0 .concat8 [ 1 1 1 1], L_000000000176b298, L_00000000016a7230, L_00000000016a73f0, L_000000000175bf50;
LS_00000000017577d0_0_4 .concat8 [ 1 1 1 1], L_000000000175b770, L_000000000175c960, L_000000000175b5b0, L_000000000175be00;
LS_00000000017577d0_0_8 .concat8 [ 1 1 1 1], L_000000000175c1f0, L_000000000175cc70, L_000000000175b2a0, L_000000000175b930;
LS_00000000017577d0_0_12 .concat8 [ 1 1 1 1], L_000000000175cf10, L_0000000001768af0, L_0000000001767660, L_00000000017680e0;
LS_00000000017577d0_0_16 .concat8 [ 1 1 1 1], L_0000000001768d20, L_0000000001767970, L_00000000017675f0, L_00000000017672e0;
LS_00000000017577d0_0_20 .concat8 [ 1 1 1 1], L_00000000017683f0, L_0000000001768a10, L_0000000001769810, L_00000000017695e0;
LS_00000000017577d0_0_24 .concat8 [ 1 1 1 1], L_000000000176aa00, L_0000000001769180, L_00000000017690a0, L_000000000176a610;
LS_00000000017577d0_0_28 .concat8 [ 1 1 1 1], L_0000000001769490, L_000000000176a6f0, L_0000000001769650, L_000000000176a370;
LS_00000000017577d0_0_32 .concat8 [ 1 0 0 0], L_000000000176aed0;
LS_00000000017577d0_1_0 .concat8 [ 4 4 4 4], LS_00000000017577d0_0_0, LS_00000000017577d0_0_4, LS_00000000017577d0_0_8, LS_00000000017577d0_0_12;
LS_00000000017577d0_1_4 .concat8 [ 4 4 4 4], LS_00000000017577d0_0_16, LS_00000000017577d0_0_20, LS_00000000017577d0_0_24, LS_00000000017577d0_0_28;
LS_00000000017577d0_1_8 .concat8 [ 1 0 0 0], LS_00000000017577d0_0_32;
L_00000000017577d0 .concat8 [ 16 16 1 0], LS_00000000017577d0_1_0, LS_00000000017577d0_1_4, LS_00000000017577d0_1_8;
S_0000000000893970 .scope generate, "gen_loop[0]" "gen_loop[0]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7840 .param/l "k" 0 6 20, +C4<00>;
S_0000000000893b00 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000000893970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000016a6f90 .functor XOR 1, L_00000000017552f0, L_0000000001755070, C4<0>, C4<0>;
L_00000000016a5860 .functor XOR 1, L_00000000016a6f90, L_0000000001755430, C4<0>, C4<0>;
L_00000000016a7000 .functor AND 1, L_00000000017552f0, L_0000000001755070, C4<1>, C4<1>;
L_00000000016a7070 .functor AND 1, L_00000000017552f0, L_0000000001755430, C4<1>, C4<1>;
L_00000000016a7310 .functor OR 1, L_00000000016a7000, L_00000000016a7070, C4<0>, C4<0>;
L_00000000016a58d0 .functor AND 1, L_0000000001755070, L_0000000001755430, C4<1>, C4<1>;
L_00000000016a7230 .functor OR 1, L_00000000016a7310, L_00000000016a58d0, C4<0>, C4<0>;
v00000000016a1820_0 .net *"_s0", 0 0, L_00000000016a6f90;  1 drivers
v00000000016a3940_0 .net *"_s10", 0 0, L_00000000016a58d0;  1 drivers
v00000000016a39e0_0 .net *"_s4", 0 0, L_00000000016a7000;  1 drivers
v00000000016a3b20_0 .net *"_s6", 0 0, L_00000000016a7070;  1 drivers
v00000000016a3c60_0 .net *"_s8", 0 0, L_00000000016a7310;  1 drivers
v00000000016a3bc0_0 .net "cin", 0 0, L_0000000001755430;  1 drivers
v00000000016a18c0_0 .net "cout", 0 0, L_00000000016a7230;  1 drivers
v00000000016a1960_0 .net "sum", 0 0, L_00000000016a5860;  1 drivers
v00000000016a1a00_0 .net "x", 0 0, L_00000000017552f0;  1 drivers
v00000000016a1be0_0 .net "y", 0 0, L_0000000001755070;  1 drivers
S_0000000000891460 .scope generate, "gen_loop[1]" "gen_loop[1]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c8080 .param/l "k" 0 6 20, +C4<01>;
S_00000000008915f0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000000891460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000016a5780 .functor XOR 1, L_0000000001753a90, L_0000000001754fd0, C4<0>, C4<0>;
L_00000000016a5e80 .functor XOR 1, L_00000000016a5780, L_0000000001756010, C4<0>, C4<0>;
L_00000000016a7460 .functor AND 1, L_0000000001753a90, L_0000000001754fd0, C4<1>, C4<1>;
L_00000000016a7380 .functor AND 1, L_0000000001753a90, L_0000000001756010, C4<1>, C4<1>;
L_00000000016a7690 .functor OR 1, L_00000000016a7460, L_00000000016a7380, C4<0>, C4<0>;
L_00000000016a75b0 .functor AND 1, L_0000000001754fd0, L_0000000001756010, C4<1>, C4<1>;
L_00000000016a73f0 .functor OR 1, L_00000000016a7690, L_00000000016a75b0, C4<0>, C4<0>;
v00000000016a1c80_0 .net *"_s0", 0 0, L_00000000016a5780;  1 drivers
v00000000016a1d20_0 .net *"_s10", 0 0, L_00000000016a75b0;  1 drivers
v00000000016a1dc0_0 .net *"_s4", 0 0, L_00000000016a7460;  1 drivers
v00000000016a4a20_0 .net *"_s6", 0 0, L_00000000016a7380;  1 drivers
v00000000016a42a0_0 .net *"_s8", 0 0, L_00000000016a7690;  1 drivers
v00000000016a4fc0_0 .net "cin", 0 0, L_0000000001756010;  1 drivers
v00000000016a4340_0 .net "cout", 0 0, L_00000000016a73f0;  1 drivers
v00000000016a5060_0 .net "sum", 0 0, L_00000000016a5e80;  1 drivers
v00000000016a4980_0 .net "x", 0 0, L_0000000001753a90;  1 drivers
v0000000001672ac0_0 .net "y", 0 0, L_0000000001754fd0;  1 drivers
S_000000000088e6c0 .scope generate, "gen_loop[2]" "gen_loop[2]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7d80 .param/l "k" 0 6 20, +C4<010>;
S_000000000088e850 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000088e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000016a7620 .functor XOR 1, L_0000000001754f30, L_0000000001755610, C4<0>, C4<0>;
L_00000000016a74d0 .functor XOR 1, L_00000000016a7620, L_00000000017554d0, C4<0>, C4<0>;
L_00000000016a7540 .functor AND 1, L_0000000001754f30, L_0000000001755610, C4<1>, C4<1>;
L_000000000175c880 .functor AND 1, L_0000000001754f30, L_00000000017554d0, C4<1>, C4<1>;
L_000000000175c570 .functor OR 1, L_00000000016a7540, L_000000000175c880, C4<0>, C4<0>;
L_000000000175cab0 .functor AND 1, L_0000000001755610, L_00000000017554d0, C4<1>, C4<1>;
L_000000000175bf50 .functor OR 1, L_000000000175c570, L_000000000175cab0, C4<0>, C4<0>;
v0000000001672340_0 .net *"_s0", 0 0, L_00000000016a7620;  1 drivers
v0000000001672d40_0 .net *"_s10", 0 0, L_000000000175cab0;  1 drivers
v0000000001672de0_0 .net *"_s4", 0 0, L_00000000016a7540;  1 drivers
v0000000001672f20_0 .net *"_s6", 0 0, L_000000000175c880;  1 drivers
v0000000001671b20_0 .net *"_s8", 0 0, L_000000000175c570;  1 drivers
v00000000016731a0_0 .net "cin", 0 0, L_00000000017554d0;  1 drivers
v0000000001673920_0 .net "cout", 0 0, L_000000000175bf50;  1 drivers
v0000000001671620_0 .net "sum", 0 0, L_00000000016a74d0;  1 drivers
v0000000001671ee0_0 .net "x", 0 0, L_0000000001754f30;  1 drivers
v00000000016720c0_0 .net "y", 0 0, L_0000000001755610;  1 drivers
S_000000000088c050 .scope generate, "gen_loop[3]" "gen_loop[3]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7fc0 .param/l "k" 0 6 20, +C4<011>;
S_000000000088c1e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000088c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175c9d0 .functor XOR 1, L_0000000001755570, L_00000000017557f0, C4<0>, C4<0>;
L_000000000175c0a0 .functor XOR 1, L_000000000175c9d0, L_0000000001754210, C4<0>, C4<0>;
L_000000000175c650 .functor AND 1, L_0000000001755570, L_00000000017557f0, C4<1>, C4<1>;
L_000000000175b310 .functor AND 1, L_0000000001755570, L_0000000001754210, C4<1>, C4<1>;
L_000000000175be70 .functor OR 1, L_000000000175c650, L_000000000175b310, C4<0>, C4<0>;
L_000000000175c730 .functor AND 1, L_00000000017557f0, L_0000000001754210, C4<1>, C4<1>;
L_000000000175b770 .functor OR 1, L_000000000175be70, L_000000000175c730, C4<0>, C4<0>;
v0000000001672160_0 .net *"_s0", 0 0, L_000000000175c9d0;  1 drivers
v0000000001674780_0 .net *"_s10", 0 0, L_000000000175c730;  1 drivers
v0000000001674b40_0 .net *"_s4", 0 0, L_000000000175c650;  1 drivers
v0000000001674c80_0 .net *"_s6", 0 0, L_000000000175b310;  1 drivers
v0000000001674e60_0 .net *"_s8", 0 0, L_000000000175be70;  1 drivers
v0000000001673b00_0 .net "cin", 0 0, L_0000000001754210;  1 drivers
v0000000001673c40_0 .net "cout", 0 0, L_000000000175b770;  1 drivers
v00000000016827b0_0 .net "sum", 0 0, L_000000000175c0a0;  1 drivers
v0000000001682a30_0 .net "x", 0 0, L_0000000001755570;  1 drivers
v00000000016828f0_0 .net "y", 0 0, L_00000000017557f0;  1 drivers
S_000000000088baf0 .scope generate, "gen_loop[4]" "gen_loop[4]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7880 .param/l "k" 0 6 20, +C4<0100>;
S_000000000088bc80 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000088baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175b700 .functor XOR 1, L_0000000001755890, L_0000000001755a70, C4<0>, C4<0>;
L_000000000175ba10 .functor XOR 1, L_000000000175b700, L_0000000001753ef0, C4<0>, C4<0>;
L_000000000175c8f0 .functor AND 1, L_0000000001755890, L_0000000001755a70, C4<1>, C4<1>;
L_000000000175bee0 .functor AND 1, L_0000000001755890, L_0000000001753ef0, C4<1>, C4<1>;
L_000000000175c420 .functor OR 1, L_000000000175c8f0, L_000000000175bee0, C4<0>, C4<0>;
L_000000000175bfc0 .functor AND 1, L_0000000001755a70, L_0000000001753ef0, C4<1>, C4<1>;
L_000000000175c960 .functor OR 1, L_000000000175c420, L_000000000175bfc0, C4<0>, C4<0>;
v0000000001683070_0 .net *"_s0", 0 0, L_000000000175b700;  1 drivers
v0000000001682e90_0 .net *"_s10", 0 0, L_000000000175bfc0;  1 drivers
v0000000001681c70_0 .net *"_s4", 0 0, L_000000000175c8f0;  1 drivers
v00000000016809b0_0 .net *"_s6", 0 0, L_000000000175bee0;  1 drivers
v0000000001680af0_0 .net *"_s8", 0 0, L_000000000175c420;  1 drivers
v000000000167f790_0 .net "cin", 0 0, L_0000000001753ef0;  1 drivers
v0000000001680190_0 .net "cout", 0 0, L_000000000175c960;  1 drivers
v000000000167fdd0_0 .net "sum", 0 0, L_000000000175ba10;  1 drivers
v0000000001681630_0 .net "x", 0 0, L_0000000001755890;  1 drivers
v0000000001681a90_0 .net "y", 0 0, L_0000000001755a70;  1 drivers
S_000000000087e9c0 .scope generate, "gen_loop[5]" "gen_loop[5]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7480 .param/l "k" 0 6 20, +C4<0101>;
S_000000000087eb50 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000087e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175c500 .functor XOR 1, L_0000000001754ad0, L_0000000001753b30, C4<0>, C4<0>;
L_000000000175c030 .functor XOR 1, L_000000000175c500, L_00000000017545d0, C4<0>, C4<0>;
L_000000000175b540 .functor AND 1, L_0000000001754ad0, L_0000000001753b30, C4<1>, C4<1>;
L_000000000175c5e0 .functor AND 1, L_0000000001754ad0, L_00000000017545d0, C4<1>, C4<1>;
L_000000000175c6c0 .functor OR 1, L_000000000175b540, L_000000000175c5e0, C4<0>, C4<0>;
L_000000000175c110 .functor AND 1, L_0000000001753b30, L_00000000017545d0, C4<1>, C4<1>;
L_000000000175b5b0 .functor OR 1, L_000000000175c6c0, L_000000000175c110, C4<0>, C4<0>;
v0000000001680690_0 .net *"_s0", 0 0, L_000000000175c500;  1 drivers
v000000000167f830_0 .net *"_s10", 0 0, L_000000000175c110;  1 drivers
v0000000001680ff0_0 .net *"_s4", 0 0, L_000000000175b540;  1 drivers
v0000000001648ba0_0 .net *"_s6", 0 0, L_000000000175c5e0;  1 drivers
v00000000016486a0_0 .net *"_s8", 0 0, L_000000000175c6c0;  1 drivers
v00000000016491e0_0 .net "cin", 0 0, L_00000000017545d0;  1 drivers
v0000000001648600_0 .net "cout", 0 0, L_000000000175b5b0;  1 drivers
v0000000001647de0_0 .net "sum", 0 0, L_000000000175c030;  1 drivers
v0000000001648240_0 .net "x", 0 0, L_0000000001754ad0;  1 drivers
v0000000001645720_0 .net "y", 0 0, L_0000000001753b30;  1 drivers
S_000000000171ee20 .scope generate, "gen_loop[6]" "gen_loop[6]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7f80 .param/l "k" 0 6 20, +C4<0110>;
S_000000000171e330 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000171ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175c2d0 .functor XOR 1, L_00000000017547b0, L_00000000017561f0, C4<0>, C4<0>;
L_000000000175cce0 .functor XOR 1, L_000000000175c2d0, L_0000000001754c10, C4<0>, C4<0>;
L_000000000175b380 .functor AND 1, L_00000000017547b0, L_00000000017561f0, C4<1>, C4<1>;
L_000000000175c7a0 .functor AND 1, L_00000000017547b0, L_0000000001754c10, C4<1>, C4<1>;
L_000000000175c260 .functor OR 1, L_000000000175b380, L_000000000175c7a0, C4<0>, C4<0>;
L_000000000175c810 .functor AND 1, L_00000000017561f0, L_0000000001754c10, C4<1>, C4<1>;
L_000000000175be00 .functor OR 1, L_000000000175c260, L_000000000175c810, C4<0>, C4<0>;
v00000000016464e0_0 .net *"_s0", 0 0, L_000000000175c2d0;  1 drivers
v0000000001646e40_0 .net *"_s10", 0 0, L_000000000175c810;  1 drivers
v00000000016472a0_0 .net *"_s4", 0 0, L_000000000175b380;  1 drivers
v0000000001647840_0 .net *"_s6", 0 0, L_000000000175c7a0;  1 drivers
v00000000016478e0_0 .net *"_s8", 0 0, L_000000000175c260;  1 drivers
v000000000090ee20_0 .net "cin", 0 0, L_0000000001754c10;  1 drivers
v000000000090fe60_0 .net "cout", 0 0, L_000000000175be00;  1 drivers
v0000000001623670_0 .net "sum", 0 0, L_000000000175cce0;  1 drivers
v00000000016242f0_0 .net "x", 0 0, L_00000000017547b0;  1 drivers
v00000000009248e0_0 .net "y", 0 0, L_00000000017561f0;  1 drivers
S_000000000171efb0 .scope generate, "gen_loop[7]" "gen_loop[7]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7580 .param/l "k" 0 6 20, +C4<0111>;
S_000000000171ec90 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000171efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175cb90 .functor XOR 1, L_0000000001753bd0, L_00000000017560b0, C4<0>, C4<0>;
L_000000000175b8c0 .functor XOR 1, L_000000000175cb90, L_0000000001754990, C4<0>, C4<0>;
L_000000000175bc40 .functor AND 1, L_0000000001753bd0, L_00000000017560b0, C4<1>, C4<1>;
L_000000000175c180 .functor AND 1, L_0000000001753bd0, L_0000000001754990, C4<1>, C4<1>;
L_000000000175c490 .functor OR 1, L_000000000175bc40, L_000000000175c180, C4<0>, C4<0>;
L_000000000175ba80 .functor AND 1, L_00000000017560b0, L_0000000001754990, C4<1>, C4<1>;
L_000000000175c1f0 .functor OR 1, L_000000000175c490, L_000000000175ba80, C4<0>, C4<0>;
v0000000000924980_0 .net *"_s0", 0 0, L_000000000175cb90;  1 drivers
v00000000016199e0_0 .net *"_s10", 0 0, L_000000000175ba80;  1 drivers
v000000000091b120_0 .net *"_s4", 0 0, L_000000000175bc40;  1 drivers
v0000000001620d30_0 .net *"_s6", 0 0, L_000000000175c180;  1 drivers
v00000000016382c0_0 .net *"_s8", 0 0, L_000000000175c490;  1 drivers
v0000000001721270_0 .net "cin", 0 0, L_0000000001754990;  1 drivers
v0000000001722850_0 .net "cout", 0 0, L_000000000175c1f0;  1 drivers
v0000000001723430_0 .net "sum", 0 0, L_000000000175b8c0;  1 drivers
v0000000001721450_0 .net "x", 0 0, L_0000000001753bd0;  1 drivers
v0000000001723750_0 .net "y", 0 0, L_00000000017560b0;  1 drivers
S_000000000171e1a0 .scope generate, "gen_loop[8]" "gen_loop[8]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c8000 .param/l "k" 0 6 20, +C4<01000>;
S_000000000171e4c0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000171e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175c340 .functor XOR 1, L_0000000001754b70, L_0000000001754cb0, C4<0>, C4<0>;
L_000000000175cc00 .functor XOR 1, L_000000000175c340, L_0000000001753c70, C4<0>, C4<0>;
L_000000000175ca40 .functor AND 1, L_0000000001754b70, L_0000000001754cb0, C4<1>, C4<1>;
L_000000000175c3b0 .functor AND 1, L_0000000001754b70, L_0000000001753c70, C4<1>, C4<1>;
L_000000000175b3f0 .functor OR 1, L_000000000175ca40, L_000000000175c3b0, C4<0>, C4<0>;
L_000000000175cb20 .functor AND 1, L_0000000001754cb0, L_0000000001753c70, C4<1>, C4<1>;
L_000000000175cc70 .functor OR 1, L_000000000175b3f0, L_000000000175cb20, C4<0>, C4<0>;
v0000000001722710_0 .net *"_s0", 0 0, L_000000000175c340;  1 drivers
v0000000001722350_0 .net *"_s10", 0 0, L_000000000175cb20;  1 drivers
v00000000017231b0_0 .net *"_s4", 0 0, L_000000000175ca40;  1 drivers
v0000000001721bd0_0 .net *"_s6", 0 0, L_000000000175c3b0;  1 drivers
v00000000017234d0_0 .net *"_s8", 0 0, L_000000000175b3f0;  1 drivers
v0000000001723570_0 .net "cin", 0 0, L_0000000001753c70;  1 drivers
v0000000001721810_0 .net "cout", 0 0, L_000000000175cc70;  1 drivers
v0000000001721a90_0 .net "sum", 0 0, L_000000000175cc00;  1 drivers
v0000000001721b30_0 .net "x", 0 0, L_0000000001754b70;  1 drivers
v00000000017228f0_0 .net "y", 0 0, L_0000000001754cb0;  1 drivers
S_000000000171e650 .scope generate, "gen_loop[9]" "gen_loop[9]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7380 .param/l "k" 0 6 20, +C4<01001>;
S_000000000171e7e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000171e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175cd50 .functor XOR 1, L_0000000001754850, L_0000000001755cf0, C4<0>, C4<0>;
L_000000000175baf0 .functor XOR 1, L_000000000175cd50, L_00000000017556b0, C4<0>, C4<0>;
L_000000000175b460 .functor AND 1, L_0000000001754850, L_0000000001755cf0, C4<1>, C4<1>;
L_000000000175bbd0 .functor AND 1, L_0000000001754850, L_00000000017556b0, C4<1>, C4<1>;
L_000000000175cdc0 .functor OR 1, L_000000000175b460, L_000000000175bbd0, C4<0>, C4<0>;
L_000000000175bd20 .functor AND 1, L_0000000001755cf0, L_00000000017556b0, C4<1>, C4<1>;
L_000000000175b2a0 .functor OR 1, L_000000000175cdc0, L_000000000175bd20, C4<0>, C4<0>;
v0000000001721c70_0 .net *"_s0", 0 0, L_000000000175cd50;  1 drivers
v0000000001722670_0 .net *"_s10", 0 0, L_000000000175bd20;  1 drivers
v00000000017227b0_0 .net *"_s4", 0 0, L_000000000175b460;  1 drivers
v0000000001721310_0 .net *"_s6", 0 0, L_000000000175bbd0;  1 drivers
v00000000017237f0_0 .net *"_s8", 0 0, L_000000000175cdc0;  1 drivers
v0000000001721d10_0 .net "cin", 0 0, L_00000000017556b0;  1 drivers
v0000000001722990_0 .net "cout", 0 0, L_000000000175b2a0;  1 drivers
v0000000001722a30_0 .net "sum", 0 0, L_000000000175baf0;  1 drivers
v0000000001721e50_0 .net "x", 0 0, L_0000000001754850;  1 drivers
v0000000001721db0_0 .net "y", 0 0, L_0000000001755cf0;  1 drivers
S_000000000171e970 .scope generate, "gen_loop[10]" "gen_loop[10]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7c00 .param/l "k" 0 6 20, +C4<01010>;
S_000000000171eb00 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000171e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175ce30 .functor XOR 1, L_0000000001755930, L_0000000001756150, C4<0>, C4<0>;
L_000000000175b4d0 .functor XOR 1, L_000000000175ce30, L_0000000001755b10, C4<0>, C4<0>;
L_000000000175b7e0 .functor AND 1, L_0000000001755930, L_0000000001756150, C4<1>, C4<1>;
L_000000000175b620 .functor AND 1, L_0000000001755930, L_0000000001755b10, C4<1>, C4<1>;
L_000000000175b690 .functor OR 1, L_000000000175b7e0, L_000000000175b620, C4<0>, C4<0>;
L_000000000175b850 .functor AND 1, L_0000000001756150, L_0000000001755b10, C4<1>, C4<1>;
L_000000000175b930 .functor OR 1, L_000000000175b690, L_000000000175b850, C4<0>, C4<0>;
v0000000001721ef0_0 .net *"_s0", 0 0, L_000000000175ce30;  1 drivers
v0000000001723250_0 .net *"_s10", 0 0, L_000000000175b850;  1 drivers
v0000000001723610_0 .net *"_s4", 0 0, L_000000000175b7e0;  1 drivers
v00000000017232f0_0 .net *"_s6", 0 0, L_000000000175b620;  1 drivers
v00000000017236b0_0 .net *"_s8", 0 0, L_000000000175b690;  1 drivers
v00000000017222b0_0 .net "cin", 0 0, L_0000000001755b10;  1 drivers
v00000000017213b0_0 .net "cout", 0 0, L_000000000175b930;  1 drivers
v0000000001722530_0 .net "sum", 0 0, L_000000000175b4d0;  1 drivers
v0000000001722490_0 .net "x", 0 0, L_0000000001755930;  1 drivers
v00000000017220d0_0 .net "y", 0 0, L_0000000001756150;  1 drivers
S_000000000172c7c0 .scope generate, "gen_loop[11]" "gen_loop[11]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7d40 .param/l "k" 0 6 20, +C4<01011>;
S_000000000172c310 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172c7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175b9a0 .functor XOR 1, L_0000000001754df0, L_0000000001754e90, C4<0>, C4<0>;
L_000000000175bb60 .functor XOR 1, L_000000000175b9a0, L_0000000001753d10, C4<0>, C4<0>;
L_000000000175bcb0 .functor AND 1, L_0000000001754df0, L_0000000001754e90, C4<1>, C4<1>;
L_000000000175bd90 .functor AND 1, L_0000000001754df0, L_0000000001753d10, C4<1>, C4<1>;
L_000000000175cea0 .functor OR 1, L_000000000175bcb0, L_000000000175bd90, C4<0>, C4<0>;
L_000000000175d140 .functor AND 1, L_0000000001754e90, L_0000000001753d10, C4<1>, C4<1>;
L_000000000175cf10 .functor OR 1, L_000000000175cea0, L_000000000175d140, C4<0>, C4<0>;
v0000000001721f90_0 .net *"_s0", 0 0, L_000000000175b9a0;  1 drivers
v0000000001723890_0 .net *"_s10", 0 0, L_000000000175d140;  1 drivers
v0000000001722ad0_0 .net *"_s4", 0 0, L_000000000175bcb0;  1 drivers
v0000000001722b70_0 .net *"_s6", 0 0, L_000000000175bd90;  1 drivers
v0000000001722c10_0 .net *"_s8", 0 0, L_000000000175cea0;  1 drivers
v0000000001723930_0 .net "cin", 0 0, L_0000000001753d10;  1 drivers
v0000000001721630_0 .net "cout", 0 0, L_000000000175cf10;  1 drivers
v00000000017211d0_0 .net "sum", 0 0, L_000000000175bb60;  1 drivers
v0000000001721590_0 .net "x", 0 0, L_0000000001754df0;  1 drivers
v00000000017214f0_0 .net "y", 0 0, L_0000000001754e90;  1 drivers
S_000000000172be60 .scope generate, "gen_loop[12]" "gen_loop[12]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7800 .param/l "k" 0 6 20, +C4<01100>;
S_000000000172cc70 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000175d0d0 .functor XOR 1, L_0000000001755d90, L_0000000001755bb0, C4<0>, C4<0>;
L_000000000175d060 .functor XOR 1, L_000000000175d0d0, L_0000000001755c50, C4<0>, C4<0>;
L_000000000175cf80 .functor AND 1, L_0000000001755d90, L_0000000001755bb0, C4<1>, C4<1>;
L_000000000175d1b0 .functor AND 1, L_0000000001755d90, L_0000000001755c50, C4<1>, C4<1>;
L_000000000175cff0 .functor OR 1, L_000000000175cf80, L_000000000175d1b0, C4<0>, C4<0>;
L_0000000001768230 .functor AND 1, L_0000000001755bb0, L_0000000001755c50, C4<1>, C4<1>;
L_0000000001768af0 .functor OR 1, L_000000000175cff0, L_0000000001768230, C4<0>, C4<0>;
v0000000001722df0_0 .net *"_s0", 0 0, L_000000000175d0d0;  1 drivers
v00000000017216d0_0 .net *"_s10", 0 0, L_0000000001768230;  1 drivers
v0000000001721770_0 .net *"_s4", 0 0, L_000000000175cf80;  1 drivers
v00000000017218b0_0 .net *"_s6", 0 0, L_000000000175d1b0;  1 drivers
v0000000001723390_0 .net *"_s8", 0 0, L_000000000175cff0;  1 drivers
v0000000001721950_0 .net "cin", 0 0, L_0000000001755c50;  1 drivers
v0000000001722d50_0 .net "cout", 0 0, L_0000000001768af0;  1 drivers
v00000000017219f0_0 .net "sum", 0 0, L_000000000175d060;  1 drivers
v0000000001722030_0 .net "x", 0 0, L_0000000001755d90;  1 drivers
v0000000001723070_0 .net "y", 0 0, L_0000000001755bb0;  1 drivers
S_000000000172b9b0 .scope generate, "gen_loop[13]" "gen_loop[13]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c75c0 .param/l "k" 0 6 20, +C4<01101>;
S_000000000172b690 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001767f90 .functor XOR 1, L_0000000001753e50, L_0000000001755f70, C4<0>, C4<0>;
L_00000000017682a0 .functor XOR 1, L_0000000001767f90, L_0000000001755e30, C4<0>, C4<0>;
L_0000000001767350 .functor AND 1, L_0000000001753e50, L_0000000001755f70, C4<1>, C4<1>;
L_0000000001768b60 .functor AND 1, L_0000000001753e50, L_0000000001755e30, C4<1>, C4<1>;
L_0000000001768690 .functor OR 1, L_0000000001767350, L_0000000001768b60, C4<0>, C4<0>;
L_0000000001768700 .functor AND 1, L_0000000001755f70, L_0000000001755e30, C4<1>, C4<1>;
L_0000000001767660 .functor OR 1, L_0000000001768690, L_0000000001768700, C4<0>, C4<0>;
v0000000001722170_0 .net *"_s0", 0 0, L_0000000001767f90;  1 drivers
v0000000001722210_0 .net *"_s10", 0 0, L_0000000001768700;  1 drivers
v00000000017223f0_0 .net *"_s4", 0 0, L_0000000001767350;  1 drivers
v00000000017225d0_0 .net *"_s6", 0 0, L_0000000001768b60;  1 drivers
v0000000001722cb0_0 .net *"_s8", 0 0, L_0000000001768690;  1 drivers
v0000000001722e90_0 .net "cin", 0 0, L_0000000001755e30;  1 drivers
v0000000001722f30_0 .net "cout", 0 0, L_0000000001767660;  1 drivers
v0000000001722fd0_0 .net "sum", 0 0, L_00000000017682a0;  1 drivers
v0000000001723110_0 .net "x", 0 0, L_0000000001753e50;  1 drivers
v00000000017248d0_0 .net "y", 0 0, L_0000000001755f70;  1 drivers
S_000000000172b370 .scope generate, "gen_loop[14]" "gen_loop[14]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7640 .param/l "k" 0 6 20, +C4<01110>;
S_000000000172cae0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768620 .functor XOR 1, L_0000000001755110, L_00000000017551b0, C4<0>, C4<0>;
L_0000000001768000 .functor XOR 1, L_0000000001768620, L_0000000001753db0, C4<0>, C4<0>;
L_00000000017673c0 .functor AND 1, L_0000000001755110, L_00000000017551b0, C4<1>, C4<1>;
L_0000000001768310 .functor AND 1, L_0000000001755110, L_0000000001753db0, C4<1>, C4<1>;
L_0000000001768070 .functor OR 1, L_00000000017673c0, L_0000000001768310, C4<0>, C4<0>;
L_0000000001768bd0 .functor AND 1, L_00000000017551b0, L_0000000001753db0, C4<1>, C4<1>;
L_00000000017680e0 .functor OR 1, L_0000000001768070, L_0000000001768bd0, C4<0>, C4<0>;
v0000000001723cf0_0 .net *"_s0", 0 0, L_0000000001768620;  1 drivers
v0000000001724970_0 .net *"_s10", 0 0, L_0000000001768bd0;  1 drivers
v0000000001724fb0_0 .net *"_s4", 0 0, L_00000000017673c0;  1 drivers
v0000000001724d30_0 .net *"_s6", 0 0, L_0000000001768310;  1 drivers
v0000000001724c90_0 .net *"_s8", 0 0, L_0000000001768070;  1 drivers
v0000000001724a10_0 .net "cin", 0 0, L_0000000001753db0;  1 drivers
v0000000001724330_0 .net "cout", 0 0, L_00000000017680e0;  1 drivers
v00000000017257d0_0 .net "sum", 0 0, L_0000000001768000;  1 drivers
v0000000001723a70_0 .net "x", 0 0, L_0000000001755110;  1 drivers
v0000000001725730_0 .net "y", 0 0, L_00000000017551b0;  1 drivers
S_000000000172c4a0 .scope generate, "gen_loop[15]" "gen_loop[15]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7600 .param/l "k" 0 6 20, +C4<01111>;
S_000000000172cf90 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768c40 .functor XOR 1, L_0000000001754030, L_00000000017548f0, C4<0>, C4<0>;
L_0000000001767740 .functor XOR 1, L_0000000001768c40, L_00000000017540d0, C4<0>, C4<0>;
L_0000000001767a50 .functor AND 1, L_0000000001754030, L_00000000017548f0, C4<1>, C4<1>;
L_0000000001768930 .functor AND 1, L_0000000001754030, L_00000000017540d0, C4<1>, C4<1>;
L_0000000001768cb0 .functor OR 1, L_0000000001767a50, L_0000000001768930, C4<0>, C4<0>;
L_0000000001768460 .functor AND 1, L_00000000017548f0, L_00000000017540d0, C4<1>, C4<1>;
L_0000000001768d20 .functor OR 1, L_0000000001768cb0, L_0000000001768460, C4<0>, C4<0>;
v0000000001725c30_0 .net *"_s0", 0 0, L_0000000001768c40;  1 drivers
v0000000001724790_0 .net *"_s10", 0 0, L_0000000001768460;  1 drivers
v0000000001724ab0_0 .net *"_s4", 0 0, L_0000000001767a50;  1 drivers
v0000000001725f50_0 .net *"_s6", 0 0, L_0000000001768930;  1 drivers
v0000000001723d90_0 .net *"_s8", 0 0, L_0000000001768cb0;  1 drivers
v0000000001723c50_0 .net "cin", 0 0, L_00000000017540d0;  1 drivers
v0000000001726090_0 .net "cout", 0 0, L_0000000001768d20;  1 drivers
v0000000001724b50_0 .net "sum", 0 0, L_0000000001767740;  1 drivers
v0000000001724290_0 .net "x", 0 0, L_0000000001754030;  1 drivers
v00000000017241f0_0 .net "y", 0 0, L_00000000017548f0;  1 drivers
S_000000000172ce00 .scope generate, "gen_loop[16]" "gen_loop[16]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c71c0 .param/l "k" 0 6 20, +C4<010000>;
S_000000000172bff0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172ce00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768e00 .functor XOR 1, L_0000000001755250, L_0000000001754170, C4<0>, C4<0>;
L_0000000001768e70 .functor XOR 1, L_0000000001768e00, L_00000000017542b0, C4<0>, C4<0>;
L_0000000001768770 .functor AND 1, L_0000000001755250, L_0000000001754170, C4<1>, C4<1>;
L_0000000001767c10 .functor AND 1, L_0000000001755250, L_00000000017542b0, C4<1>, C4<1>;
L_0000000001767ba0 .functor OR 1, L_0000000001768770, L_0000000001767c10, C4<0>, C4<0>;
L_00000000017677b0 .functor AND 1, L_0000000001754170, L_00000000017542b0, C4<1>, C4<1>;
L_0000000001767970 .functor OR 1, L_0000000001767ba0, L_00000000017677b0, C4<0>, C4<0>;
v0000000001723ed0_0 .net *"_s0", 0 0, L_0000000001768e00;  1 drivers
v0000000001724e70_0 .net *"_s10", 0 0, L_00000000017677b0;  1 drivers
v0000000001725550_0 .net *"_s4", 0 0, L_0000000001768770;  1 drivers
v0000000001725410_0 .net *"_s6", 0 0, L_0000000001767c10;  1 drivers
v00000000017255f0_0 .net *"_s8", 0 0, L_0000000001767ba0;  1 drivers
v0000000001725eb0_0 .net "cin", 0 0, L_00000000017542b0;  1 drivers
v0000000001723e30_0 .net "cout", 0 0, L_0000000001767970;  1 drivers
v00000000017254b0_0 .net "sum", 0 0, L_0000000001768e70;  1 drivers
v00000000017259b0_0 .net "x", 0 0, L_0000000001755250;  1 drivers
v0000000001725690_0 .net "y", 0 0, L_0000000001754170;  1 drivers
S_000000000172c180 .scope generate, "gen_loop[17]" "gen_loop[17]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c78c0 .param/l "k" 0 6 20, +C4<010001>;
S_000000000172c630 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768380 .functor XOR 1, L_0000000001754350, L_00000000017543f0, C4<0>, C4<0>;
L_0000000001767580 .functor XOR 1, L_0000000001768380, L_0000000001754490, C4<0>, C4<0>;
L_0000000001767430 .functor AND 1, L_0000000001754350, L_00000000017543f0, C4<1>, C4<1>;
L_00000000017687e0 .functor AND 1, L_0000000001754350, L_0000000001754490, C4<1>, C4<1>;
L_0000000001768850 .functor OR 1, L_0000000001767430, L_00000000017687e0, C4<0>, C4<0>;
L_0000000001767cf0 .functor AND 1, L_00000000017543f0, L_0000000001754490, C4<1>, C4<1>;
L_00000000017675f0 .functor OR 1, L_0000000001768850, L_0000000001767cf0, C4<0>, C4<0>;
v00000000017243d0_0 .net *"_s0", 0 0, L_0000000001768380;  1 drivers
v0000000001725cd0_0 .net *"_s10", 0 0, L_0000000001767cf0;  1 drivers
v0000000001724bf0_0 .net *"_s4", 0 0, L_0000000001767430;  1 drivers
v0000000001725870_0 .net *"_s6", 0 0, L_00000000017687e0;  1 drivers
v00000000017246f0_0 .net *"_s8", 0 0, L_0000000001768850;  1 drivers
v0000000001725d70_0 .net "cin", 0 0, L_0000000001754490;  1 drivers
v0000000001724f10_0 .net "cout", 0 0, L_00000000017675f0;  1 drivers
v0000000001725910_0 .net "sum", 0 0, L_0000000001767580;  1 drivers
v0000000001724470_0 .net "x", 0 0, L_0000000001754350;  1 drivers
v0000000001725050_0 .net "y", 0 0, L_00000000017543f0;  1 drivers
S_000000000172bb40 .scope generate, "gen_loop[18]" "gen_loop[18]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7280 .param/l "k" 0 6 20, +C4<010010>;
S_000000000172b1e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172bb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768d90 .functor XOR 1, L_0000000001754530, L_0000000001754670, C4<0>, C4<0>;
L_00000000017681c0 .functor XOR 1, L_0000000001768d90, L_0000000001754710, C4<0>, C4<0>;
L_0000000001767d60 .functor AND 1, L_0000000001754530, L_0000000001754670, C4<1>, C4<1>;
L_00000000017674a0 .functor AND 1, L_0000000001754530, L_0000000001754710, C4<1>, C4<1>;
L_0000000001767e40 .functor OR 1, L_0000000001767d60, L_00000000017674a0, C4<0>, C4<0>;
L_00000000017676d0 .functor AND 1, L_0000000001754670, L_0000000001754710, C4<1>, C4<1>;
L_00000000017672e0 .functor OR 1, L_0000000001767e40, L_00000000017676d0, C4<0>, C4<0>;
v00000000017250f0_0 .net *"_s0", 0 0, L_0000000001768d90;  1 drivers
v0000000001725190_0 .net *"_s10", 0 0, L_00000000017676d0;  1 drivers
v0000000001723f70_0 .net *"_s4", 0 0, L_0000000001767d60;  1 drivers
v0000000001724830_0 .net *"_s6", 0 0, L_00000000017674a0;  1 drivers
v0000000001725a50_0 .net *"_s8", 0 0, L_0000000001767e40;  1 drivers
v0000000001724010_0 .net "cin", 0 0, L_0000000001754710;  1 drivers
v0000000001723b10_0 .net "cout", 0 0, L_00000000017672e0;  1 drivers
v00000000017252d0_0 .net "sum", 0 0, L_00000000017681c0;  1 drivers
v0000000001725370_0 .net "x", 0 0, L_0000000001754530;  1 drivers
v0000000001724510_0 .net "y", 0 0, L_0000000001754670;  1 drivers
S_000000000172c950 .scope generate, "gen_loop[19]" "gen_loop[19]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c72c0 .param/l "k" 0 6 20, +C4<010011>;
S_000000000172bcd0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001767510 .functor XOR 1, L_0000000001757370, L_0000000001758810, C4<0>, C4<0>;
L_0000000001767820 .functor XOR 1, L_0000000001767510, L_0000000001756510, C4<0>, C4<0>;
L_0000000001767890 .functor AND 1, L_0000000001757370, L_0000000001758810, C4<1>, C4<1>;
L_0000000001767900 .functor AND 1, L_0000000001757370, L_0000000001756510, C4<1>, C4<1>;
L_0000000001767c80 .functor OR 1, L_0000000001767890, L_0000000001767900, C4<0>, C4<0>;
L_0000000001767dd0 .functor AND 1, L_0000000001758810, L_0000000001756510, C4<1>, C4<1>;
L_00000000017683f0 .functor OR 1, L_0000000001767c80, L_0000000001767dd0, C4<0>, C4<0>;
v00000000017240b0_0 .net *"_s0", 0 0, L_0000000001767510;  1 drivers
v0000000001725af0_0 .net *"_s10", 0 0, L_0000000001767dd0;  1 drivers
v00000000017245b0_0 .net *"_s4", 0 0, L_0000000001767890;  1 drivers
v0000000001724dd0_0 .net *"_s6", 0 0, L_0000000001767900;  1 drivers
v0000000001725230_0 .net *"_s8", 0 0, L_0000000001767c80;  1 drivers
v0000000001725b90_0 .net "cin", 0 0, L_0000000001756510;  1 drivers
v0000000001725e10_0 .net "cout", 0 0, L_00000000017683f0;  1 drivers
v0000000001725ff0_0 .net "sum", 0 0, L_0000000001767820;  1 drivers
v0000000001726130_0 .net "x", 0 0, L_0000000001757370;  1 drivers
v0000000001724650_0 .net "y", 0 0, L_0000000001758810;  1 drivers
S_000000000172b500 .scope generate, "gen_loop[20]" "gen_loop[20]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7cc0 .param/l "k" 0 6 20, +C4<010100>;
S_000000000172b820 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000172b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017688c0 .functor XOR 1, L_0000000001757410, L_0000000001758630, C4<0>, C4<0>;
L_00000000017679e0 .functor XOR 1, L_00000000017688c0, L_00000000017568d0, C4<0>, C4<0>;
L_00000000017689a0 .functor AND 1, L_0000000001757410, L_0000000001758630, C4<1>, C4<1>;
L_00000000017684d0 .functor AND 1, L_0000000001757410, L_00000000017568d0, C4<1>, C4<1>;
L_0000000001767ac0 .functor OR 1, L_00000000017689a0, L_00000000017684d0, C4<0>, C4<0>;
L_0000000001767b30 .functor AND 1, L_0000000001758630, L_00000000017568d0, C4<1>, C4<1>;
L_0000000001768a10 .functor OR 1, L_0000000001767ac0, L_0000000001767b30, C4<0>, C4<0>;
v00000000017239d0_0 .net *"_s0", 0 0, L_00000000017688c0;  1 drivers
v0000000001723bb0_0 .net *"_s10", 0 0, L_0000000001767b30;  1 drivers
v0000000001724150_0 .net *"_s4", 0 0, L_00000000017689a0;  1 drivers
v00000000017263b0_0 .net *"_s6", 0 0, L_00000000017684d0;  1 drivers
v0000000001726ef0_0 .net *"_s8", 0 0, L_0000000001767ac0;  1 drivers
v0000000001728930_0 .net "cin", 0 0, L_00000000017568d0;  1 drivers
v0000000001727350_0 .net "cout", 0 0, L_0000000001768a10;  1 drivers
v0000000001728570_0 .net "sum", 0 0, L_00000000017679e0;  1 drivers
v0000000001726810_0 .net "x", 0 0, L_0000000001757410;  1 drivers
v0000000001727670_0 .net "y", 0 0, L_0000000001758630;  1 drivers
S_0000000001735520 .scope generate, "gen_loop[21]" "gen_loop[21]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7dc0 .param/l "k" 0 6 20, +C4<010101>;
S_0000000001735390 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001735520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001767eb0 .functor XOR 1, L_00000000017572d0, L_00000000017584f0, C4<0>, C4<0>;
L_0000000001767f20 .functor XOR 1, L_0000000001767eb0, L_00000000017588b0, C4<0>, C4<0>;
L_0000000001768150 .functor AND 1, L_00000000017572d0, L_00000000017584f0, C4<1>, C4<1>;
L_0000000001768540 .functor AND 1, L_00000000017572d0, L_00000000017588b0, C4<1>, C4<1>;
L_00000000017685b0 .functor OR 1, L_0000000001768150, L_0000000001768540, C4<0>, C4<0>;
L_0000000001768a80 .functor AND 1, L_00000000017584f0, L_00000000017588b0, C4<1>, C4<1>;
L_0000000001769810 .functor OR 1, L_00000000017685b0, L_0000000001768a80, C4<0>, C4<0>;
v0000000001727b70_0 .net *"_s0", 0 0, L_0000000001767eb0;  1 drivers
v0000000001727170_0 .net *"_s10", 0 0, L_0000000001768a80;  1 drivers
v0000000001727710_0 .net *"_s4", 0 0, L_0000000001768150;  1 drivers
v00000000017277b0_0 .net *"_s6", 0 0, L_0000000001768540;  1 drivers
v0000000001726f90_0 .net *"_s8", 0 0, L_00000000017685b0;  1 drivers
v0000000001728750_0 .net "cin", 0 0, L_00000000017588b0;  1 drivers
v0000000001726270_0 .net "cout", 0 0, L_0000000001769810;  1 drivers
v00000000017273f0_0 .net "sum", 0 0, L_0000000001767f20;  1 drivers
v00000000017278f0_0 .net "x", 0 0, L_00000000017572d0;  1 drivers
v0000000001726e50_0 .net "y", 0 0, L_00000000017584f0;  1 drivers
S_00000000017356b0 .scope generate, "gen_loop[22]" "gen_loop[22]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7300 .param/l "k" 0 6 20, +C4<010110>;
S_0000000001736b00 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017356b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001769c70 .functor XOR 1, L_0000000001757b90, L_0000000001757c30, C4<0>, C4<0>;
L_0000000001769b20 .functor XOR 1, L_0000000001769c70, L_0000000001757730, C4<0>, C4<0>;
L_000000000176a840 .functor AND 1, L_0000000001757b90, L_0000000001757c30, C4<1>, C4<1>;
L_0000000001769340 .functor AND 1, L_0000000001757b90, L_0000000001757730, C4<1>, C4<1>;
L_00000000017692d0 .functor OR 1, L_000000000176a840, L_0000000001769340, C4<0>, C4<0>;
L_0000000001769030 .functor AND 1, L_0000000001757c30, L_0000000001757730, C4<1>, C4<1>;
L_00000000017695e0 .functor OR 1, L_00000000017692d0, L_0000000001769030, C4<0>, C4<0>;
v0000000001727cb0_0 .net *"_s0", 0 0, L_0000000001769c70;  1 drivers
v0000000001727030_0 .net *"_s10", 0 0, L_0000000001769030;  1 drivers
v0000000001727ad0_0 .net *"_s4", 0 0, L_000000000176a840;  1 drivers
v00000000017270d0_0 .net *"_s6", 0 0, L_0000000001769340;  1 drivers
v0000000001727850_0 .net *"_s8", 0 0, L_00000000017692d0;  1 drivers
v0000000001726950_0 .net "cin", 0 0, L_0000000001757730;  1 drivers
v0000000001727210_0 .net "cout", 0 0, L_00000000017695e0;  1 drivers
v00000000017272b0_0 .net "sum", 0 0, L_0000000001769b20;  1 drivers
v0000000001726310_0 .net "x", 0 0, L_0000000001757b90;  1 drivers
v0000000001726450_0 .net "y", 0 0, L_0000000001757c30;  1 drivers
S_0000000001736970 .scope generate, "gen_loop[23]" "gen_loop[23]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c73c0 .param/l "k" 0 6 20, +C4<010111>;
S_0000000001736e20 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001736970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176a920 .functor XOR 1, L_0000000001757e10, L_0000000001757a50, C4<0>, C4<0>;
L_000000000176a4c0 .functor XOR 1, L_000000000176a920, L_0000000001756f10, C4<0>, C4<0>;
L_000000000176a3e0 .functor AND 1, L_0000000001757e10, L_0000000001757a50, C4<1>, C4<1>;
L_00000000017697a0 .functor AND 1, L_0000000001757e10, L_0000000001756f10, C4<1>, C4<1>;
L_00000000017699d0 .functor OR 1, L_000000000176a3e0, L_00000000017697a0, C4<0>, C4<0>;
L_0000000001769d50 .functor AND 1, L_0000000001757a50, L_0000000001756f10, C4<1>, C4<1>;
L_000000000176aa00 .functor OR 1, L_00000000017699d0, L_0000000001769d50, C4<0>, C4<0>;
v00000000017264f0_0 .net *"_s0", 0 0, L_000000000176a920;  1 drivers
v0000000001726590_0 .net *"_s10", 0 0, L_0000000001769d50;  1 drivers
v0000000001727490_0 .net *"_s4", 0 0, L_000000000176a3e0;  1 drivers
v0000000001726630_0 .net *"_s6", 0 0, L_00000000017697a0;  1 drivers
v0000000001727990_0 .net *"_s8", 0 0, L_00000000017699d0;  1 drivers
v0000000001727a30_0 .net "cin", 0 0, L_0000000001756f10;  1 drivers
v0000000001727c10_0 .net "cout", 0 0, L_000000000176aa00;  1 drivers
v00000000017287f0_0 .net "sum", 0 0, L_000000000176a4c0;  1 drivers
v0000000001727530_0 .net "x", 0 0, L_0000000001757e10;  1 drivers
v0000000001728890_0 .net "y", 0 0, L_0000000001757a50;  1 drivers
S_0000000001736330 .scope generate, "gen_loop[24]" "gen_loop[24]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c74c0 .param/l "k" 0 6 20, +C4<011000>;
S_0000000001735200 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001736330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001769880 .functor XOR 1, L_0000000001756330, L_00000000017575f0, C4<0>, C4<0>;
L_00000000017693b0 .functor XOR 1, L_0000000001769880, L_0000000001757550, C4<0>, C4<0>;
L_0000000001769c00 .functor AND 1, L_0000000001756330, L_00000000017575f0, C4<1>, C4<1>;
L_0000000001769420 .functor AND 1, L_0000000001756330, L_0000000001757550, C4<1>, C4<1>;
L_0000000001769ff0 .functor OR 1, L_0000000001769c00, L_0000000001769420, C4<0>, C4<0>;
L_000000000176a8b0 .functor AND 1, L_00000000017575f0, L_0000000001757550, C4<1>, C4<1>;
L_0000000001769180 .functor OR 1, L_0000000001769ff0, L_000000000176a8b0, C4<0>, C4<0>;
v0000000001728430_0 .net *"_s0", 0 0, L_0000000001769880;  1 drivers
v0000000001727d50_0 .net *"_s10", 0 0, L_000000000176a8b0;  1 drivers
v0000000001727fd0_0 .net *"_s4", 0 0, L_0000000001769c00;  1 drivers
v00000000017275d0_0 .net *"_s6", 0 0, L_0000000001769420;  1 drivers
v00000000017266d0_0 .net *"_s8", 0 0, L_0000000001769ff0;  1 drivers
v0000000001726770_0 .net "cin", 0 0, L_0000000001757550;  1 drivers
v00000000017281b0_0 .net "cout", 0 0, L_0000000001769180;  1 drivers
v0000000001727df0_0 .net "sum", 0 0, L_00000000017693b0;  1 drivers
v00000000017268b0_0 .net "x", 0 0, L_0000000001756330;  1 drivers
v00000000017269f0_0 .net "y", 0 0, L_00000000017575f0;  1 drivers
S_00000000017359d0 .scope generate, "gen_loop[25]" "gen_loop[25]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7900 .param/l "k" 0 6 20, +C4<011001>;
S_0000000001735840 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017359d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176a450 .functor XOR 1, L_0000000001757eb0, L_0000000001757f50, C4<0>, C4<0>;
L_000000000176a530 .functor XOR 1, L_000000000176a450, L_00000000017574b0, C4<0>, C4<0>;
L_0000000001769b90 .functor AND 1, L_0000000001757eb0, L_0000000001757f50, C4<1>, C4<1>;
L_0000000001768fc0 .functor AND 1, L_0000000001757eb0, L_00000000017574b0, C4<1>, C4<1>;
L_0000000001768f50 .functor OR 1, L_0000000001769b90, L_0000000001768fc0, C4<0>, C4<0>;
L_00000000017698f0 .functor AND 1, L_0000000001757f50, L_00000000017574b0, C4<1>, C4<1>;
L_00000000017690a0 .functor OR 1, L_0000000001768f50, L_00000000017698f0, C4<0>, C4<0>;
v0000000001726c70_0 .net *"_s0", 0 0, L_000000000176a450;  1 drivers
v00000000017261d0_0 .net *"_s10", 0 0, L_00000000017698f0;  1 drivers
v0000000001727e90_0 .net *"_s4", 0 0, L_0000000001769b90;  1 drivers
v0000000001727f30_0 .net *"_s6", 0 0, L_0000000001768fc0;  1 drivers
v0000000001728070_0 .net *"_s8", 0 0, L_0000000001768f50;  1 drivers
v00000000017284d0_0 .net "cin", 0 0, L_00000000017574b0;  1 drivers
v0000000001726a90_0 .net "cout", 0 0, L_00000000017690a0;  1 drivers
v0000000001726b30_0 .net "sum", 0 0, L_000000000176a530;  1 drivers
v0000000001726bd0_0 .net "x", 0 0, L_0000000001757eb0;  1 drivers
v0000000001726d10_0 .net "y", 0 0, L_0000000001757f50;  1 drivers
S_00000000017367e0 .scope generate, "gen_loop[26]" "gen_loop[26]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7940 .param/l "k" 0 6 20, +C4<011010>;
S_0000000001735b60 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017367e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001769e30 .functor XOR 1, L_00000000017586d0, L_0000000001757cd0, C4<0>, C4<0>;
L_0000000001769a40 .functor XOR 1, L_0000000001769e30, L_0000000001757ff0, C4<0>, C4<0>;
L_0000000001769260 .functor AND 1, L_00000000017586d0, L_0000000001757cd0, C4<1>, C4<1>;
L_000000000176a760 .functor AND 1, L_00000000017586d0, L_0000000001757ff0, C4<1>, C4<1>;
L_000000000176a5a0 .functor OR 1, L_0000000001769260, L_000000000176a760, C4<0>, C4<0>;
L_0000000001769ce0 .functor AND 1, L_0000000001757cd0, L_0000000001757ff0, C4<1>, C4<1>;
L_000000000176a610 .functor OR 1, L_000000000176a5a0, L_0000000001769ce0, C4<0>, C4<0>;
v0000000001728110_0 .net *"_s0", 0 0, L_0000000001769e30;  1 drivers
v0000000001728610_0 .net *"_s10", 0 0, L_0000000001769ce0;  1 drivers
v0000000001726db0_0 .net *"_s4", 0 0, L_0000000001769260;  1 drivers
v0000000001728250_0 .net *"_s6", 0 0, L_000000000176a760;  1 drivers
v00000000017282f0_0 .net *"_s8", 0 0, L_000000000176a5a0;  1 drivers
v0000000001728390_0 .net "cin", 0 0, L_0000000001757ff0;  1 drivers
v00000000017286b0_0 .net "cout", 0 0, L_000000000176a610;  1 drivers
v0000000001728a70_0 .net "sum", 0 0, L_0000000001769a40;  1 drivers
v00000000017289d0_0 .net "x", 0 0, L_00000000017586d0;  1 drivers
v00000000017290b0_0 .net "y", 0 0, L_0000000001757cd0;  1 drivers
S_00000000017364c0 .scope generate, "gen_loop[27]" "gen_loop[27]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7680 .param/l "k" 0 6 20, +C4<011011>;
S_00000000017361a0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017364c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176a680 .functor XOR 1, L_0000000001756470, L_0000000001757910, C4<0>, C4<0>;
L_0000000001769960 .functor XOR 1, L_000000000176a680, L_0000000001757af0, C4<0>, C4<0>;
L_0000000001769ab0 .functor AND 1, L_0000000001756470, L_0000000001757910, C4<1>, C4<1>;
L_0000000001769dc0 .functor AND 1, L_0000000001756470, L_0000000001757af0, C4<1>, C4<1>;
L_0000000001769110 .functor OR 1, L_0000000001769ab0, L_0000000001769dc0, C4<0>, C4<0>;
L_00000000017691f0 .functor AND 1, L_0000000001757910, L_0000000001757af0, C4<1>, C4<1>;
L_0000000001769490 .functor OR 1, L_0000000001769110, L_00000000017691f0, C4<0>, C4<0>;
v0000000001728cf0_0 .net *"_s0", 0 0, L_000000000176a680;  1 drivers
v0000000001728b10_0 .net *"_s10", 0 0, L_00000000017691f0;  1 drivers
v0000000001728bb0_0 .net *"_s4", 0 0, L_0000000001769ab0;  1 drivers
v0000000001728d90_0 .net *"_s6", 0 0, L_0000000001769dc0;  1 drivers
v0000000001728e30_0 .net *"_s8", 0 0, L_0000000001769110;  1 drivers
v0000000001728c50_0 .net "cin", 0 0, L_0000000001757af0;  1 drivers
v0000000001728ed0_0 .net "cout", 0 0, L_0000000001769490;  1 drivers
v0000000001728f70_0 .net "sum", 0 0, L_0000000001769960;  1 drivers
v0000000001729010_0 .net "x", 0 0, L_0000000001756470;  1 drivers
v000000000173a1a0_0 .net "y", 0 0, L_0000000001757910;  1 drivers
S_0000000001735cf0 .scope generate, "gen_loop[28]" "gen_loop[28]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7980 .param/l "k" 0 6 20, +C4<011100>;
S_0000000001736010 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001735cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176a060 .functor XOR 1, L_00000000017579b0, L_00000000017565b0, C4<0>, C4<0>;
L_000000000176a0d0 .functor XOR 1, L_000000000176a060, L_00000000017563d0, C4<0>, C4<0>;
L_0000000001769ea0 .functor AND 1, L_00000000017579b0, L_00000000017565b0, C4<1>, C4<1>;
L_0000000001769f10 .functor AND 1, L_00000000017579b0, L_00000000017563d0, C4<1>, C4<1>;
L_0000000001769570 .functor OR 1, L_0000000001769ea0, L_0000000001769f10, C4<0>, C4<0>;
L_0000000001769f80 .functor AND 1, L_00000000017565b0, L_00000000017563d0, C4<1>, C4<1>;
L_000000000176a6f0 .functor OR 1, L_0000000001769570, L_0000000001769f80, C4<0>, C4<0>;
v000000000173c180_0 .net *"_s0", 0 0, L_000000000176a060;  1 drivers
v000000000173bdc0_0 .net *"_s10", 0 0, L_0000000001769f80;  1 drivers
v000000000173b320_0 .net *"_s4", 0 0, L_0000000001769ea0;  1 drivers
v000000000173a2e0_0 .net *"_s6", 0 0, L_0000000001769f10;  1 drivers
v000000000173a7e0_0 .net *"_s8", 0 0, L_0000000001769570;  1 drivers
v000000000173b960_0 .net "cin", 0 0, L_00000000017563d0;  1 drivers
v000000000173ba00_0 .net "cout", 0 0, L_000000000176a6f0;  1 drivers
v000000000173a740_0 .net "sum", 0 0, L_000000000176a0d0;  1 drivers
v000000000173baa0_0 .net "x", 0 0, L_00000000017579b0;  1 drivers
v0000000001739f20_0 .net "y", 0 0, L_00000000017565b0;  1 drivers
S_0000000001736c90 .scope generate, "gen_loop[29]" "gen_loop[29]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7c40 .param/l "k" 0 6 20, +C4<011101>;
S_0000000001736fb0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001736c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176a140 .functor XOR 1, L_0000000001757d70, L_0000000001758090, C4<0>, C4<0>;
L_000000000176a7d0 .functor XOR 1, L_000000000176a140, L_0000000001758130, C4<0>, C4<0>;
L_000000000176a990 .functor AND 1, L_0000000001757d70, L_0000000001758090, C4<1>, C4<1>;
L_000000000176a1b0 .functor AND 1, L_0000000001757d70, L_0000000001758130, C4<1>, C4<1>;
L_000000000176aa70 .functor OR 1, L_000000000176a990, L_000000000176a1b0, C4<0>, C4<0>;
L_000000000176a220 .functor AND 1, L_0000000001758090, L_0000000001758130, C4<1>, C4<1>;
L_0000000001769650 .functor OR 1, L_000000000176aa70, L_000000000176a220, C4<0>, C4<0>;
v0000000001739ac0_0 .net *"_s0", 0 0, L_000000000176a140;  1 drivers
v000000000173a4c0_0 .net *"_s10", 0 0, L_000000000176a220;  1 drivers
v000000000173b140_0 .net *"_s4", 0 0, L_000000000176a990;  1 drivers
v000000000173a6a0_0 .net *"_s6", 0 0, L_000000000176a1b0;  1 drivers
v000000000173a880_0 .net *"_s8", 0 0, L_000000000176aa70;  1 drivers
v0000000001739d40_0 .net "cin", 0 0, L_0000000001758130;  1 drivers
v000000000173a920_0 .net "cout", 0 0, L_0000000001769650;  1 drivers
v0000000001739a20_0 .net "sum", 0 0, L_000000000176a7d0;  1 drivers
v0000000001739b60_0 .net "x", 0 0, L_0000000001757d70;  1 drivers
v000000000173b500_0 .net "y", 0 0, L_0000000001758090;  1 drivers
S_0000000001735e80 .scope generate, "gen_loop[30]" "gen_loop[30]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7b00 .param/l "k" 0 6 20, +C4<011110>;
S_0000000001736650 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001735e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000000001768ee0 .functor XOR 1, L_0000000001756fb0, L_0000000001757690, C4<0>, C4<0>;
L_0000000001769500 .functor XOR 1, L_0000000001768ee0, L_00000000017581d0, C4<0>, C4<0>;
L_00000000017696c0 .functor AND 1, L_0000000001756fb0, L_0000000001757690, C4<1>, C4<1>;
L_000000000176a290 .functor AND 1, L_0000000001756fb0, L_00000000017581d0, C4<1>, C4<1>;
L_0000000001769730 .functor OR 1, L_00000000017696c0, L_000000000176a290, C4<0>, C4<0>;
L_000000000176a300 .functor AND 1, L_0000000001757690, L_00000000017581d0, C4<1>, C4<1>;
L_000000000176a370 .functor OR 1, L_0000000001769730, L_000000000176a300, C4<0>, C4<0>;
v000000000173bb40_0 .net *"_s0", 0 0, L_0000000001768ee0;  1 drivers
v000000000173ace0_0 .net *"_s10", 0 0, L_000000000176a300;  1 drivers
v0000000001739c00_0 .net *"_s4", 0 0, L_00000000017696c0;  1 drivers
v0000000001739ca0_0 .net *"_s6", 0 0, L_000000000176a290;  1 drivers
v000000000173bbe0_0 .net *"_s8", 0 0, L_0000000001769730;  1 drivers
v000000000173a560_0 .net "cin", 0 0, L_00000000017581d0;  1 drivers
v000000000173aba0_0 .net "cout", 0 0, L_000000000176a370;  1 drivers
v0000000001739de0_0 .net "sum", 0 0, L_0000000001769500;  1 drivers
v000000000173c0e0_0 .net "x", 0 0, L_0000000001756fb0;  1 drivers
v000000000173a9c0_0 .net "y", 0 0, L_0000000001757690;  1 drivers
S_000000000173f6d0 .scope generate, "gen_loop[31]" "gen_loop[31]" 6 20, 6 20 0, S_00000000008b2380;
 .timescale 0 0;
P_00000000016c7a40 .param/l "k" 0 6 20, +C4<011111>;
S_00000000017404e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000173f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176ad80 .functor XOR 1, L_0000000001756c90, L_0000000001758590, C4<0>, C4<0>;
L_000000000176ae60 .functor XOR 1, L_000000000176ad80, L_0000000001756650, C4<0>, C4<0>;
L_000000000176adf0 .functor AND 1, L_0000000001756c90, L_0000000001758590, C4<1>, C4<1>;
L_000000000176b170 .functor AND 1, L_0000000001756c90, L_0000000001756650, C4<1>, C4<1>;
L_000000000176abc0 .functor OR 1, L_000000000176adf0, L_000000000176b170, C4<0>, C4<0>;
L_000000000176ac30 .functor AND 1, L_0000000001758590, L_0000000001756650, C4<1>, C4<1>;
L_000000000176aed0 .functor OR 1, L_000000000176abc0, L_000000000176ac30, C4<0>, C4<0>;
v000000000173b0a0_0 .net *"_s0", 0 0, L_000000000176ad80;  1 drivers
v000000000173bf00_0 .net *"_s10", 0 0, L_000000000176ac30;  1 drivers
v000000000173ab00_0 .net *"_s4", 0 0, L_000000000176adf0;  1 drivers
v0000000001739e80_0 .net *"_s6", 0 0, L_000000000176b170;  1 drivers
v0000000001739fc0_0 .net *"_s8", 0 0, L_000000000176abc0;  1 drivers
v000000000173b820_0 .net "cin", 0 0, L_0000000001756650;  1 drivers
v000000000173a600_0 .net "cout", 0 0, L_000000000176aed0;  1 drivers
v000000000173ac40_0 .net "sum", 0 0, L_000000000176ae60;  1 drivers
v000000000173a060_0 .net "x", 0 0, L_0000000001756c90;  1 drivers
v000000000173a100_0 .net "y", 0 0, L_0000000001758590;  1 drivers
S_000000000173f860 .scope module, "Adder2" "Adder" 3 57, 6 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_000000000176b328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001749790_0 .net/2s *"_s228", 0 0, L_000000000176b328;  1 drivers
v0000000001748b10_0 .net "carry", 32 0, L_00000000017cc120;  1 drivers
v0000000001748bb0_0 .net "src1_i", 31 0, L_0000000001758270;  alias, 1 drivers
v0000000001748e30_0 .net "src2_i", 31 0, L_00000000017cdc00;  alias, 1 drivers
v000000000174a230_0 .net "sum_o", 31 0, L_00000000017cc300;  alias, 1 drivers
L_0000000001757870 .part L_0000000001758270, 0, 1;
L_0000000001758310 .part L_00000000017cdc00, 0, 1;
L_00000000017566f0 .part L_00000000017cc120, 0, 1;
L_00000000017583b0 .part L_0000000001758270, 1, 1;
L_0000000001758770 .part L_00000000017cdc00, 1, 1;
L_0000000001758450 .part L_00000000017cc120, 1, 1;
L_0000000001757050 .part L_0000000001758270, 2, 1;
L_00000000017570f0 .part L_00000000017cdc00, 2, 1;
L_0000000001758950 .part L_00000000017cc120, 2, 1;
L_00000000017589f0 .part L_0000000001758270, 3, 1;
L_0000000001756290 .part L_00000000017cdc00, 3, 1;
L_0000000001756790 .part L_00000000017cc120, 3, 1;
L_0000000001756830 .part L_0000000001758270, 4, 1;
L_0000000001756970 .part L_00000000017cdc00, 4, 1;
L_0000000001756a10 .part L_00000000017cc120, 4, 1;
L_0000000001756ab0 .part L_0000000001758270, 5, 1;
L_0000000001756b50 .part L_00000000017cdc00, 5, 1;
L_0000000001756bf0 .part L_00000000017cc120, 5, 1;
L_0000000001756dd0 .part L_0000000001758270, 6, 1;
L_0000000001756d30 .part L_00000000017cdc00, 6, 1;
L_0000000001756e70 .part L_00000000017cc120, 6, 1;
L_0000000001757190 .part L_0000000001758270, 7, 1;
L_0000000001757230 .part L_00000000017cdc00, 7, 1;
L_0000000001758db0 .part L_00000000017cc120, 7, 1;
L_0000000001758c70 .part L_0000000001758270, 8, 1;
L_00000000017590d0 .part L_00000000017cdc00, 8, 1;
L_0000000001758b30 .part L_00000000017cc120, 8, 1;
L_0000000001759170 .part L_0000000001758270, 9, 1;
L_0000000001758f90 .part L_00000000017cdc00, 9, 1;
L_0000000001758a90 .part L_00000000017cc120, 9, 1;
L_0000000001758bd0 .part L_0000000001758270, 10, 1;
L_0000000001758e50 .part L_00000000017cdc00, 10, 1;
L_0000000001758d10 .part L_00000000017cc120, 10, 1;
L_0000000001758ef0 .part L_0000000001758270, 11, 1;
L_0000000001759030 .part L_00000000017cdc00, 11, 1;
L_00000000017cd160 .part L_00000000017cc120, 11, 1;
L_00000000017ccd00 .part L_0000000001758270, 12, 1;
L_00000000017cb9a0 .part L_00000000017cdc00, 12, 1;
L_00000000017cd200 .part L_00000000017cc120, 12, 1;
L_00000000017cc4e0 .part L_0000000001758270, 13, 1;
L_00000000017cd2a0 .part L_00000000017cdc00, 13, 1;
L_00000000017ccb20 .part L_00000000017cc120, 13, 1;
L_00000000017cc3a0 .part L_0000000001758270, 14, 1;
L_00000000017cba40 .part L_00000000017cdc00, 14, 1;
L_00000000017cb400 .part L_00000000017cc120, 14, 1;
L_00000000017cd340 .part L_0000000001758270, 15, 1;
L_00000000017cda20 .part L_00000000017cdc00, 15, 1;
L_00000000017cc800 .part L_00000000017cc120, 15, 1;
L_00000000017cc8a0 .part L_0000000001758270, 16, 1;
L_00000000017cc6c0 .part L_00000000017cdc00, 16, 1;
L_00000000017cb900 .part L_00000000017cc120, 16, 1;
L_00000000017cd3e0 .part L_0000000001758270, 17, 1;
L_00000000017cd700 .part L_00000000017cdc00, 17, 1;
L_00000000017cc080 .part L_00000000017cc120, 17, 1;
L_00000000017cc580 .part L_0000000001758270, 18, 1;
L_00000000017cb540 .part L_00000000017cdc00, 18, 1;
L_00000000017cc760 .part L_00000000017cc120, 18, 1;
L_00000000017cb5e0 .part L_0000000001758270, 19, 1;
L_00000000017cd0c0 .part L_00000000017cdc00, 19, 1;
L_00000000017cbb80 .part L_00000000017cc120, 19, 1;
L_00000000017cbae0 .part L_0000000001758270, 20, 1;
L_00000000017cbc20 .part L_00000000017cdc00, 20, 1;
L_00000000017cbcc0 .part L_00000000017cc120, 20, 1;
L_00000000017cb720 .part L_0000000001758270, 21, 1;
L_00000000017ccc60 .part L_00000000017cdc00, 21, 1;
L_00000000017ccda0 .part L_00000000017cc120, 21, 1;
L_00000000017cc260 .part L_0000000001758270, 22, 1;
L_00000000017cca80 .part L_00000000017cdc00, 22, 1;
L_00000000017cb680 .part L_00000000017cc120, 22, 1;
L_00000000017cc940 .part L_0000000001758270, 23, 1;
L_00000000017cbd60 .part L_00000000017cdc00, 23, 1;
L_00000000017cc620 .part L_00000000017cc120, 23, 1;
L_00000000017ccf80 .part L_0000000001758270, 24, 1;
L_00000000017ccee0 .part L_00000000017cdc00, 24, 1;
L_00000000017cc9e0 .part L_00000000017cc120, 24, 1;
L_00000000017cd7a0 .part L_0000000001758270, 25, 1;
L_00000000017cce40 .part L_00000000017cdc00, 25, 1;
L_00000000017cd020 .part L_00000000017cc120, 25, 1;
L_00000000017cc440 .part L_0000000001758270, 26, 1;
L_00000000017cd480 .part L_00000000017cdc00, 26, 1;
L_00000000017cd840 .part L_00000000017cc120, 26, 1;
L_00000000017cbe00 .part L_0000000001758270, 27, 1;
L_00000000017cd520 .part L_00000000017cdc00, 27, 1;
L_00000000017cbea0 .part L_00000000017cc120, 27, 1;
L_00000000017cdac0 .part L_0000000001758270, 28, 1;
L_00000000017ccbc0 .part L_00000000017cdc00, 28, 1;
L_00000000017cbf40 .part L_00000000017cc120, 28, 1;
L_00000000017cb7c0 .part L_0000000001758270, 29, 1;
L_00000000017cd5c0 .part L_00000000017cdc00, 29, 1;
L_00000000017cbfe0 .part L_00000000017cc120, 29, 1;
L_00000000017cb860 .part L_0000000001758270, 30, 1;
L_00000000017cd8e0 .part L_00000000017cdc00, 30, 1;
L_00000000017cd660 .part L_00000000017cc120, 30, 1;
L_00000000017cd980 .part L_0000000001758270, 31, 1;
L_00000000017cb360 .part L_00000000017cdc00, 31, 1;
L_00000000017cb4a0 .part L_00000000017cc120, 31, 1;
LS_00000000017cc300_0_0 .concat8 [ 1 1 1 1], L_000000000176afb0, L_000000000176ab50, L_00000000017c3690, L_00000000017c41f0;
LS_00000000017cc300_0_4 .concat8 [ 1 1 1 1], L_00000000017c4260, L_00000000017c3850, L_00000000017c3d20, L_00000000017c40a0;
LS_00000000017cc300_0_8 .concat8 [ 1 1 1 1], L_00000000017c4340, L_00000000017c4dc0, L_00000000017c3310, L_00000000017c5ed0;
LS_00000000017cc300_0_12 .concat8 [ 1 1 1 1], L_00000000017c6100, L_00000000017c5c30, L_00000000017c4ff0, L_00000000017c6790;
LS_00000000017cc300_0_16 .concat8 [ 1 1 1 1], L_00000000017c5a00, L_00000000017c6480, L_00000000017c68e0, L_00000000017c5450;
LS_00000000017cc300_0_20 .concat8 [ 1 1 1 1], L_00000000017c6fe0, L_00000000017c6bf0, L_00000000017c8260, L_00000000017c7bd0;
LS_00000000017cc300_0_24 .concat8 [ 1 1 1 1], L_00000000017c8a40, L_00000000017c7e70, L_00000000017c8030, L_00000000017c8110;
LS_00000000017cc300_0_28 .concat8 [ 1 1 1 1], L_00000000017c7620, L_00000000017c8b20, L_00000000017c8dc0, L_00000000017c7af0;
LS_00000000017cc300_1_0 .concat8 [ 4 4 4 4], LS_00000000017cc300_0_0, LS_00000000017cc300_0_4, LS_00000000017cc300_0_8, LS_00000000017cc300_0_12;
LS_00000000017cc300_1_4 .concat8 [ 4 4 4 4], LS_00000000017cc300_0_16, LS_00000000017cc300_0_20, LS_00000000017cc300_0_24, LS_00000000017cc300_0_28;
L_00000000017cc300 .concat8 [ 16 16 0 0], LS_00000000017cc300_1_0, LS_00000000017cc300_1_4;
LS_00000000017cc120_0_0 .concat8 [ 1 1 1 1], L_000000000176b328, L_000000000176b090, L_00000000017c3e70, L_00000000017c3930;
LS_00000000017cc120_0_4 .concat8 [ 1 1 1 1], L_00000000017c4c00, L_00000000017c4500, L_00000000017c48f0, L_00000000017c46c0;
LS_00000000017cc120_0_8 .concat8 [ 1 1 1 1], L_00000000017c3e00, L_00000000017c45e0, L_00000000017c4e30, L_00000000017c63a0;
LS_00000000017cc120_0_12 .concat8 [ 1 1 1 1], L_00000000017c5530, L_00000000017c57d0, L_00000000017c5d10, L_00000000017c5e60;
LS_00000000017cc120_0_16 .concat8 [ 1 1 1 1], L_00000000017c61e0, L_00000000017c64f0, L_00000000017c6720, L_00000000017c5370;
LS_00000000017cc120_0_20 .concat8 [ 1 1 1 1], L_00000000017c6cd0, L_00000000017c7210, L_00000000017c7050, L_00000000017c7f50;
LS_00000000017cc120_0_24 .concat8 [ 1 1 1 1], L_00000000017c7ee0, L_00000000017c74d0, L_00000000017c89d0, L_00000000017c8ab0;
LS_00000000017cc120_0_28 .concat8 [ 1 1 1 1], L_00000000017c81f0, L_00000000017c7930, L_00000000017c7770, L_00000000017c79a0;
LS_00000000017cc120_0_32 .concat8 [ 1 0 0 0], L_00000000017c90d0;
LS_00000000017cc120_1_0 .concat8 [ 4 4 4 4], LS_00000000017cc120_0_0, LS_00000000017cc120_0_4, LS_00000000017cc120_0_8, LS_00000000017cc120_0_12;
LS_00000000017cc120_1_4 .concat8 [ 4 4 4 4], LS_00000000017cc120_0_16, LS_00000000017cc120_0_20, LS_00000000017cc120_0_24, LS_00000000017cc120_0_28;
LS_00000000017cc120_1_8 .concat8 [ 1 0 0 0], LS_00000000017cc120_0_32;
L_00000000017cc120 .concat8 [ 16 16 1 0], LS_00000000017cc120_1_0, LS_00000000017cc120_1_4, LS_00000000017cc120_1_8;
S_000000000173f9f0 .scope generate, "gen_loop[0]" "gen_loop[0]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7500 .param/l "k" 0 6 20, +C4<00>;
S_000000000173fb80 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000173f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176af40 .functor XOR 1, L_0000000001757870, L_0000000001758310, C4<0>, C4<0>;
L_000000000176afb0 .functor XOR 1, L_000000000176af40, L_00000000017566f0, C4<0>, C4<0>;
L_000000000176ad10 .functor AND 1, L_0000000001757870, L_0000000001758310, C4<1>, C4<1>;
L_000000000176b020 .functor AND 1, L_0000000001757870, L_00000000017566f0, C4<1>, C4<1>;
L_000000000176aae0 .functor OR 1, L_000000000176ad10, L_000000000176b020, C4<0>, C4<0>;
L_000000000176b1e0 .functor AND 1, L_0000000001758310, L_00000000017566f0, C4<1>, C4<1>;
L_000000000176b090 .functor OR 1, L_000000000176aae0, L_000000000176b1e0, C4<0>, C4<0>;
v000000000173aa60_0 .net *"_s0", 0 0, L_000000000176af40;  1 drivers
v000000000173bc80_0 .net *"_s10", 0 0, L_000000000176b1e0;  1 drivers
v000000000173b5a0_0 .net *"_s4", 0 0, L_000000000176ad10;  1 drivers
v000000000173bd20_0 .net *"_s6", 0 0, L_000000000176b020;  1 drivers
v000000000173ad80_0 .net *"_s8", 0 0, L_000000000176aae0;  1 drivers
v000000000173b6e0_0 .net "cin", 0 0, L_00000000017566f0;  1 drivers
v000000000173ae20_0 .net "cout", 0 0, L_000000000176b090;  1 drivers
v000000000173aec0_0 .net "sum", 0 0, L_000000000176afb0;  1 drivers
v000000000173be60_0 .net "x", 0 0, L_0000000001757870;  1 drivers
v000000000173b000_0 .net "y", 0 0, L_0000000001758310;  1 drivers
S_0000000001740b20 .scope generate, "gen_loop[1]" "gen_loop[1]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7540 .param/l "k" 0 6 20, +C4<01>;
S_0000000001740cb0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001740b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000000000176aca0 .functor XOR 1, L_00000000017583b0, L_0000000001758770, C4<0>, C4<0>;
L_000000000176ab50 .functor XOR 1, L_000000000176aca0, L_0000000001758450, C4<0>, C4<0>;
L_000000000176b100 .functor AND 1, L_00000000017583b0, L_0000000001758770, C4<1>, C4<1>;
L_00000000017c3f50 .functor AND 1, L_00000000017583b0, L_0000000001758450, C4<1>, C4<1>;
L_00000000017c4880 .functor OR 1, L_000000000176b100, L_00000000017c3f50, C4<0>, C4<0>;
L_00000000017c4030 .functor AND 1, L_0000000001758770, L_0000000001758450, C4<1>, C4<1>;
L_00000000017c3e70 .functor OR 1, L_00000000017c4880, L_00000000017c4030, C4<0>, C4<0>;
v000000000173b780_0 .net *"_s0", 0 0, L_000000000176aca0;  1 drivers
v000000000173b280_0 .net *"_s10", 0 0, L_00000000017c4030;  1 drivers
v000000000173b3c0_0 .net *"_s4", 0 0, L_000000000176b100;  1 drivers
v000000000173b460_0 .net *"_s6", 0 0, L_00000000017c3f50;  1 drivers
v000000000173bfa0_0 .net *"_s8", 0 0, L_00000000017c4880;  1 drivers
v000000000173c040_0 .net "cin", 0 0, L_0000000001758450;  1 drivers
v000000000173b640_0 .net "cout", 0 0, L_00000000017c3e70;  1 drivers
v000000000173b8c0_0 .net "sum", 0 0, L_000000000176ab50;  1 drivers
v000000000173e3e0_0 .net "x", 0 0, L_00000000017583b0;  1 drivers
v000000000173c7c0_0 .net "y", 0 0, L_0000000001758770;  1 drivers
S_00000000017401c0 .scope generate, "gen_loop[2]" "gen_loop[2]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c76c0 .param/l "k" 0 6 20, +C4<010>;
S_000000000173fd10 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017401c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c3c40 .functor XOR 1, L_0000000001757050, L_00000000017570f0, C4<0>, C4<0>;
L_00000000017c3690 .functor XOR 1, L_00000000017c3c40, L_0000000001758950, C4<0>, C4<0>;
L_00000000017c3700 .functor AND 1, L_0000000001757050, L_00000000017570f0, C4<1>, C4<1>;
L_00000000017c3460 .functor AND 1, L_0000000001757050, L_0000000001758950, C4<1>, C4<1>;
L_00000000017c4ea0 .functor OR 1, L_00000000017c3700, L_00000000017c3460, C4<0>, C4<0>;
L_00000000017c3770 .functor AND 1, L_00000000017570f0, L_0000000001758950, C4<1>, C4<1>;
L_00000000017c3930 .functor OR 1, L_00000000017c4ea0, L_00000000017c3770, C4<0>, C4<0>;
v000000000173d9e0_0 .net *"_s0", 0 0, L_00000000017c3c40;  1 drivers
v000000000173e200_0 .net *"_s10", 0 0, L_00000000017c3770;  1 drivers
v000000000173cc20_0 .net *"_s4", 0 0, L_00000000017c3700;  1 drivers
v000000000173d3a0_0 .net *"_s6", 0 0, L_00000000017c3460;  1 drivers
v000000000173e5c0_0 .net *"_s8", 0 0, L_00000000017c4ea0;  1 drivers
v000000000173db20_0 .net "cin", 0 0, L_0000000001758950;  1 drivers
v000000000173d6c0_0 .net "cout", 0 0, L_00000000017c3930;  1 drivers
v000000000173e7a0_0 .net "sum", 0 0, L_00000000017c3690;  1 drivers
v000000000173d4e0_0 .net "x", 0 0, L_0000000001757050;  1 drivers
v000000000173cfe0_0 .net "y", 0 0, L_00000000017570f0;  1 drivers
S_000000000173f540 .scope generate, "gen_loop[3]" "gen_loop[3]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7b40 .param/l "k" 0 6 20, +C4<011>;
S_0000000001740350 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000173f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c35b0 .functor XOR 1, L_00000000017589f0, L_0000000001756290, C4<0>, C4<0>;
L_00000000017c41f0 .functor XOR 1, L_00000000017c35b0, L_0000000001756790, C4<0>, C4<0>;
L_00000000017c4180 .functor AND 1, L_00000000017589f0, L_0000000001756290, C4<1>, C4<1>;
L_00000000017c3fc0 .functor AND 1, L_00000000017589f0, L_0000000001756790, C4<1>, C4<1>;
L_00000000017c4d50 .functor OR 1, L_00000000017c4180, L_00000000017c3fc0, C4<0>, C4<0>;
L_00000000017c3bd0 .functor AND 1, L_0000000001756290, L_0000000001756790, C4<1>, C4<1>;
L_00000000017c4c00 .functor OR 1, L_00000000017c4d50, L_00000000017c3bd0, C4<0>, C4<0>;
v000000000173e160_0 .net *"_s0", 0 0, L_00000000017c35b0;  1 drivers
v000000000173d760_0 .net *"_s10", 0 0, L_00000000017c3bd0;  1 drivers
v000000000173c2c0_0 .net *"_s4", 0 0, L_00000000017c4180;  1 drivers
v000000000173c360_0 .net *"_s6", 0 0, L_00000000017c3fc0;  1 drivers
v000000000173ccc0_0 .net *"_s8", 0 0, L_00000000017c4d50;  1 drivers
v000000000173d940_0 .net "cin", 0 0, L_0000000001756790;  1 drivers
v000000000173c4a0_0 .net "cout", 0 0, L_00000000017c4c00;  1 drivers
v000000000173e2a0_0 .net "sum", 0 0, L_00000000017c41f0;  1 drivers
v000000000173cb80_0 .net "x", 0 0, L_00000000017589f0;  1 drivers
v000000000173dbc0_0 .net "y", 0 0, L_0000000001756290;  1 drivers
S_0000000001740030 .scope generate, "gen_loop[4]" "gen_loop[4]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7700 .param/l "k" 0 6 20, +C4<0100>;
S_0000000001740990 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001740030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c37e0 .functor XOR 1, L_0000000001756830, L_0000000001756970, C4<0>, C4<0>;
L_00000000017c4260 .functor XOR 1, L_00000000017c37e0, L_0000000001756a10, C4<0>, C4<0>;
L_00000000017c3620 .functor AND 1, L_0000000001756830, L_0000000001756970, C4<1>, C4<1>;
L_00000000017c3380 .functor AND 1, L_0000000001756830, L_0000000001756a10, C4<1>, C4<1>;
L_00000000017c4ab0 .functor OR 1, L_00000000017c3620, L_00000000017c3380, C4<0>, C4<0>;
L_00000000017c3cb0 .functor AND 1, L_0000000001756970, L_0000000001756a10, C4<1>, C4<1>;
L_00000000017c4500 .functor OR 1, L_00000000017c4ab0, L_00000000017c3cb0, C4<0>, C4<0>;
v000000000173dc60_0 .net *"_s0", 0 0, L_00000000017c37e0;  1 drivers
v000000000173d580_0 .net *"_s10", 0 0, L_00000000017c3cb0;  1 drivers
v000000000173dda0_0 .net *"_s4", 0 0, L_00000000017c3620;  1 drivers
v000000000173e8e0_0 .net *"_s6", 0 0, L_00000000017c3380;  1 drivers
v000000000173d800_0 .net *"_s8", 0 0, L_00000000017c4ab0;  1 drivers
v000000000173c400_0 .net "cin", 0 0, L_0000000001756a10;  1 drivers
v000000000173e840_0 .net "cout", 0 0, L_00000000017c4500;  1 drivers
v000000000173c540_0 .net "sum", 0 0, L_00000000017c4260;  1 drivers
v000000000173d440_0 .net "x", 0 0, L_0000000001756830;  1 drivers
v000000000173da80_0 .net "y", 0 0, L_0000000001756970;  1 drivers
S_0000000001740670 .scope generate, "gen_loop[5]" "gen_loop[5]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7740 .param/l "k" 0 6 20, +C4<0101>;
S_000000000173fea0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001740670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c4c70 .functor XOR 1, L_0000000001756ab0, L_0000000001756b50, C4<0>, C4<0>;
L_00000000017c3850 .functor XOR 1, L_00000000017c4c70, L_0000000001756bf0, C4<0>, C4<0>;
L_00000000017c4420 .functor AND 1, L_0000000001756ab0, L_0000000001756b50, C4<1>, C4<1>;
L_00000000017c3ee0 .functor AND 1, L_0000000001756ab0, L_0000000001756bf0, C4<1>, C4<1>;
L_00000000017c34d0 .functor OR 1, L_00000000017c4420, L_00000000017c3ee0, C4<0>, C4<0>;
L_00000000017c39a0 .functor AND 1, L_0000000001756b50, L_0000000001756bf0, C4<1>, C4<1>;
L_00000000017c48f0 .functor OR 1, L_00000000017c34d0, L_00000000017c39a0, C4<0>, C4<0>;
v000000000173e480_0 .net *"_s0", 0 0, L_00000000017c4c70;  1 drivers
v000000000173d8a0_0 .net *"_s10", 0 0, L_00000000017c39a0;  1 drivers
v000000000173dd00_0 .net *"_s4", 0 0, L_00000000017c4420;  1 drivers
v000000000173e340_0 .net *"_s6", 0 0, L_00000000017c3ee0;  1 drivers
v000000000173d080_0 .net *"_s8", 0 0, L_00000000017c34d0;  1 drivers
v000000000173c5e0_0 .net "cin", 0 0, L_0000000001756bf0;  1 drivers
v000000000173c9a0_0 .net "cout", 0 0, L_00000000017c48f0;  1 drivers
v000000000173d120_0 .net "sum", 0 0, L_00000000017c3850;  1 drivers
v000000000173d300_0 .net "x", 0 0, L_0000000001756ab0;  1 drivers
v000000000173c220_0 .net "y", 0 0, L_0000000001756b50;  1 drivers
S_0000000001740800 .scope generate, "gen_loop[6]" "gen_loop[6]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7780 .param/l "k" 0 6 20, +C4<0110>;
S_0000000001740e40 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001740800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c33f0 .functor XOR 1, L_0000000001756dd0, L_0000000001756d30, C4<0>, C4<0>;
L_00000000017c3d20 .functor XOR 1, L_00000000017c33f0, L_0000000001756e70, C4<0>, C4<0>;
L_00000000017c3d90 .functor AND 1, L_0000000001756dd0, L_0000000001756d30, C4<1>, C4<1>;
L_00000000017c4650 .functor AND 1, L_0000000001756dd0, L_0000000001756e70, C4<1>, C4<1>;
L_00000000017c3540 .functor OR 1, L_00000000017c3d90, L_00000000017c4650, C4<0>, C4<0>;
L_00000000017c3a10 .functor AND 1, L_0000000001756d30, L_0000000001756e70, C4<1>, C4<1>;
L_00000000017c46c0 .functor OR 1, L_00000000017c3540, L_00000000017c3a10, C4<0>, C4<0>;
v000000000173d1c0_0 .net *"_s0", 0 0, L_00000000017c33f0;  1 drivers
v000000000173de40_0 .net *"_s10", 0 0, L_00000000017c3a10;  1 drivers
v000000000173cd60_0 .net *"_s4", 0 0, L_00000000017c3d90;  1 drivers
v000000000173c680_0 .net *"_s6", 0 0, L_00000000017c4650;  1 drivers
v000000000173c720_0 .net *"_s8", 0 0, L_00000000017c3540;  1 drivers
v000000000173cf40_0 .net "cin", 0 0, L_0000000001756e70;  1 drivers
v000000000173dee0_0 .net "cout", 0 0, L_00000000017c46c0;  1 drivers
v000000000173df80_0 .net "sum", 0 0, L_00000000017c3d20;  1 drivers
v000000000173e980_0 .net "x", 0 0, L_0000000001756dd0;  1 drivers
v000000000173c860_0 .net "y", 0 0, L_0000000001756d30;  1 drivers
S_0000000001740fd0 .scope generate, "gen_loop[7]" "gen_loop[7]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c79c0 .param/l "k" 0 6 20, +C4<0111>;
S_000000000173f220 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001740fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c38c0 .functor XOR 1, L_0000000001757190, L_0000000001757230, C4<0>, C4<0>;
L_00000000017c40a0 .functor XOR 1, L_00000000017c38c0, L_0000000001758db0, C4<0>, C4<0>;
L_00000000017c3a80 .functor AND 1, L_0000000001757190, L_0000000001757230, C4<1>, C4<1>;
L_00000000017c3af0 .functor AND 1, L_0000000001757190, L_0000000001758db0, C4<1>, C4<1>;
L_00000000017c3b60 .functor OR 1, L_00000000017c3a80, L_00000000017c3af0, C4<0>, C4<0>;
L_00000000017c4110 .functor AND 1, L_0000000001757230, L_0000000001758db0, C4<1>, C4<1>;
L_00000000017c3e00 .functor OR 1, L_00000000017c3b60, L_00000000017c4110, C4<0>, C4<0>;
v000000000173e020_0 .net *"_s0", 0 0, L_00000000017c38c0;  1 drivers
v000000000173e520_0 .net *"_s10", 0 0, L_00000000017c4110;  1 drivers
v000000000173e0c0_0 .net *"_s4", 0 0, L_00000000017c3a80;  1 drivers
v000000000173c900_0 .net *"_s6", 0 0, L_00000000017c3af0;  1 drivers
v000000000173d620_0 .net *"_s8", 0 0, L_00000000017c3b60;  1 drivers
v000000000173e660_0 .net "cin", 0 0, L_0000000001758db0;  1 drivers
v000000000173ca40_0 .net "cout", 0 0, L_00000000017c3e00;  1 drivers
v000000000173e700_0 .net "sum", 0 0, L_00000000017c40a0;  1 drivers
v000000000173cae0_0 .net "x", 0 0, L_0000000001757190;  1 drivers
v000000000173ce00_0 .net "y", 0 0, L_0000000001757230;  1 drivers
S_000000000173f3b0 .scope generate, "gen_loop[8]" "gen_loop[8]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7c80 .param/l "k" 0 6 20, +C4<01000>;
S_0000000001741230 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000173f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c42d0 .functor XOR 1, L_0000000001758c70, L_00000000017590d0, C4<0>, C4<0>;
L_00000000017c4340 .functor XOR 1, L_00000000017c42d0, L_0000000001758b30, C4<0>, C4<0>;
L_00000000017c43b0 .functor AND 1, L_0000000001758c70, L_00000000017590d0, C4<1>, C4<1>;
L_00000000017c4ce0 .functor AND 1, L_0000000001758c70, L_0000000001758b30, C4<1>, C4<1>;
L_00000000017c4490 .functor OR 1, L_00000000017c43b0, L_00000000017c4ce0, C4<0>, C4<0>;
L_00000000017c4570 .functor AND 1, L_00000000017590d0, L_0000000001758b30, C4<1>, C4<1>;
L_00000000017c45e0 .functor OR 1, L_00000000017c4490, L_00000000017c4570, C4<0>, C4<0>;
v000000000173cea0_0 .net *"_s0", 0 0, L_00000000017c42d0;  1 drivers
v000000000173d260_0 .net *"_s10", 0 0, L_00000000017c4570;  1 drivers
v000000000173ed40_0 .net *"_s4", 0 0, L_00000000017c43b0;  1 drivers
v000000000173eca0_0 .net *"_s6", 0 0, L_00000000017c4ce0;  1 drivers
v000000000173f060_0 .net *"_s8", 0 0, L_00000000017c4490;  1 drivers
v000000000173eb60_0 .net "cin", 0 0, L_0000000001758b30;  1 drivers
v000000000173ec00_0 .net "cout", 0 0, L_00000000017c45e0;  1 drivers
v000000000173f100_0 .net "sum", 0 0, L_00000000017c4340;  1 drivers
v000000000173eac0_0 .net "x", 0 0, L_0000000001758c70;  1 drivers
v000000000173ede0_0 .net "y", 0 0, L_00000000017590d0;  1 drivers
S_00000000017413c0 .scope generate, "gen_loop[9]" "gen_loop[9]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7a00 .param/l "k" 0 6 20, +C4<01001>;
S_00000000017424f0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_00000000017413c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c4730 .functor XOR 1, L_0000000001759170, L_0000000001758f90, C4<0>, C4<0>;
L_00000000017c4dc0 .functor XOR 1, L_00000000017c4730, L_0000000001758a90, C4<0>, C4<0>;
L_00000000017c4960 .functor AND 1, L_0000000001759170, L_0000000001758f90, C4<1>, C4<1>;
L_00000000017c4810 .functor AND 1, L_0000000001759170, L_0000000001758a90, C4<1>, C4<1>;
L_00000000017c47a0 .functor OR 1, L_00000000017c4960, L_00000000017c4810, C4<0>, C4<0>;
L_00000000017c49d0 .functor AND 1, L_0000000001758f90, L_0000000001758a90, C4<1>, C4<1>;
L_00000000017c4e30 .functor OR 1, L_00000000017c47a0, L_00000000017c49d0, C4<0>, C4<0>;
v000000000173ee80_0 .net *"_s0", 0 0, L_00000000017c4730;  1 drivers
v000000000173ef20_0 .net *"_s10", 0 0, L_00000000017c49d0;  1 drivers
v000000000173ea20_0 .net *"_s4", 0 0, L_00000000017c4960;  1 drivers
v000000000173efc0_0 .net *"_s6", 0 0, L_00000000017c4810;  1 drivers
v0000000001737860_0 .net *"_s8", 0 0, L_00000000017c47a0;  1 drivers
v00000000017386c0_0 .net "cin", 0 0, L_0000000001758a90;  1 drivers
v00000000017397a0_0 .net "cout", 0 0, L_00000000017c4e30;  1 drivers
v00000000017384e0_0 .net "sum", 0 0, L_00000000017c4dc0;  1 drivers
v0000000001739160_0 .net "x", 0 0, L_0000000001759170;  1 drivers
v0000000001739020_0 .net "y", 0 0, L_0000000001758f90;  1 drivers
S_0000000001742680 .scope generate, "gen_loop[10]" "gen_loop[10]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7ac0 .param/l "k" 0 6 20, +C4<01010>;
S_0000000001741550 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c4a40 .functor XOR 1, L_0000000001758bd0, L_0000000001758e50, C4<0>, C4<0>;
L_00000000017c3310 .functor XOR 1, L_00000000017c4a40, L_0000000001758d10, C4<0>, C4<0>;
L_00000000017c4b20 .functor AND 1, L_0000000001758bd0, L_0000000001758e50, C4<1>, C4<1>;
L_00000000017c4b90 .functor AND 1, L_0000000001758bd0, L_0000000001758d10, C4<1>, C4<1>;
L_00000000017c6aa0 .functor OR 1, L_00000000017c4b20, L_00000000017c4b90, C4<0>, C4<0>;
L_00000000017c6950 .functor AND 1, L_0000000001758e50, L_0000000001758d10, C4<1>, C4<1>;
L_00000000017c63a0 .functor OR 1, L_00000000017c6aa0, L_00000000017c6950, C4<0>, C4<0>;
v00000000017372c0_0 .net *"_s0", 0 0, L_00000000017c4a40;  1 drivers
v0000000001737360_0 .net *"_s10", 0 0, L_00000000017c6950;  1 drivers
v0000000001738760_0 .net *"_s4", 0 0, L_00000000017c4b20;  1 drivers
v00000000017374a0_0 .net *"_s6", 0 0, L_00000000017c4b90;  1 drivers
v0000000001739200_0 .net *"_s8", 0 0, L_00000000017c6aa0;  1 drivers
v00000000017395c0_0 .net "cin", 0 0, L_0000000001758d10;  1 drivers
v0000000001738bc0_0 .net "cout", 0 0, L_00000000017c63a0;  1 drivers
v0000000001737900_0 .net "sum", 0 0, L_00000000017c3310;  1 drivers
v00000000017390c0_0 .net "x", 0 0, L_0000000001758bd0;  1 drivers
v00000000017379a0_0 .net "y", 0 0, L_0000000001758e50;  1 drivers
S_0000000001741870 .scope generate, "gen_loop[11]" "gen_loop[11]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7bc0 .param/l "k" 0 6 20, +C4<01011>;
S_0000000001742fe0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001741870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c62c0 .functor XOR 1, L_0000000001758ef0, L_0000000001759030, C4<0>, C4<0>;
L_00000000017c5ed0 .functor XOR 1, L_00000000017c62c0, L_00000000017cd160, C4<0>, C4<0>;
L_00000000017c6250 .functor AND 1, L_0000000001758ef0, L_0000000001759030, C4<1>, C4<1>;
L_00000000017c5df0 .functor AND 1, L_0000000001758ef0, L_00000000017cd160, C4<1>, C4<1>;
L_00000000017c6090 .functor OR 1, L_00000000017c6250, L_00000000017c5df0, C4<0>, C4<0>;
L_00000000017c6800 .functor AND 1, L_0000000001759030, L_00000000017cd160, C4<1>, C4<1>;
L_00000000017c5530 .functor OR 1, L_00000000017c6090, L_00000000017c6800, C4<0>, C4<0>;
v0000000001737540_0 .net *"_s0", 0 0, L_00000000017c62c0;  1 drivers
v0000000001738120_0 .net *"_s10", 0 0, L_00000000017c6800;  1 drivers
v0000000001738800_0 .net *"_s4", 0 0, L_00000000017c6250;  1 drivers
v0000000001738580_0 .net *"_s6", 0 0, L_00000000017c5df0;  1 drivers
v0000000001738620_0 .net *"_s8", 0 0, L_00000000017c6090;  1 drivers
v00000000017381c0_0 .net "cin", 0 0, L_00000000017cd160;  1 drivers
v0000000001737b80_0 .net "cout", 0 0, L_00000000017c5530;  1 drivers
v00000000017392a0_0 .net "sum", 0 0, L_00000000017c5ed0;  1 drivers
v0000000001737400_0 .net "x", 0 0, L_0000000001758ef0;  1 drivers
v0000000001738f80_0 .net "y", 0 0, L_0000000001759030;  1 drivers
S_0000000001742e50 .scope generate, "gen_loop[12]" "gen_loop[12]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7d00 .param/l "k" 0 6 20, +C4<01100>;
S_00000000017416e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c5140 .functor XOR 1, L_00000000017ccd00, L_00000000017cb9a0, C4<0>, C4<0>;
L_00000000017c6100 .functor XOR 1, L_00000000017c5140, L_00000000017cd200, C4<0>, C4<0>;
L_00000000017c5680 .functor AND 1, L_00000000017ccd00, L_00000000017cb9a0, C4<1>, C4<1>;
L_00000000017c5990 .functor AND 1, L_00000000017ccd00, L_00000000017cd200, C4<1>, C4<1>;
L_00000000017c6a30 .functor OR 1, L_00000000017c5680, L_00000000017c5990, C4<0>, C4<0>;
L_00000000017c6330 .functor AND 1, L_00000000017cb9a0, L_00000000017cd200, C4<1>, C4<1>;
L_00000000017c57d0 .functor OR 1, L_00000000017c6a30, L_00000000017c6330, C4<0>, C4<0>;
v0000000001737f40_0 .net *"_s0", 0 0, L_00000000017c5140;  1 drivers
v00000000017388a0_0 .net *"_s10", 0 0, L_00000000017c6330;  1 drivers
v0000000001739480_0 .net *"_s4", 0 0, L_00000000017c5680;  1 drivers
v0000000001737a40_0 .net *"_s6", 0 0, L_00000000017c5990;  1 drivers
v0000000001739340_0 .net *"_s8", 0 0, L_00000000017c6a30;  1 drivers
v00000000017375e0_0 .net "cin", 0 0, L_00000000017cd200;  1 drivers
v0000000001738300_0 .net "cout", 0 0, L_00000000017c57d0;  1 drivers
v0000000001738940_0 .net "sum", 0 0, L_00000000017c6100;  1 drivers
v0000000001738260_0 .net "x", 0 0, L_00000000017ccd00;  1 drivers
v00000000017383a0_0 .net "y", 0 0, L_00000000017cb9a0;  1 drivers
S_0000000001741d20 .scope generate, "gen_loop[13]" "gen_loop[13]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7e40 .param/l "k" 0 6 20, +C4<01101>;
S_0000000001741b90 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001741d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c4f10 .functor XOR 1, L_00000000017cc4e0, L_00000000017cd2a0, C4<0>, C4<0>;
L_00000000017c5c30 .functor XOR 1, L_00000000017c4f10, L_00000000017ccb20, C4<0>, C4<0>;
L_00000000017c58b0 .functor AND 1, L_00000000017cc4e0, L_00000000017cd2a0, C4<1>, C4<1>;
L_00000000017c5ca0 .functor AND 1, L_00000000017cc4e0, L_00000000017ccb20, C4<1>, C4<1>;
L_00000000017c51b0 .functor OR 1, L_00000000017c58b0, L_00000000017c5ca0, C4<0>, C4<0>;
L_00000000017c4f80 .functor AND 1, L_00000000017cd2a0, L_00000000017ccb20, C4<1>, C4<1>;
L_00000000017c5d10 .functor OR 1, L_00000000017c51b0, L_00000000017c4f80, C4<0>, C4<0>;
v0000000001738440_0 .net *"_s0", 0 0, L_00000000017c4f10;  1 drivers
v00000000017393e0_0 .net *"_s10", 0 0, L_00000000017c4f80;  1 drivers
v00000000017377c0_0 .net *"_s4", 0 0, L_00000000017c58b0;  1 drivers
v0000000001739660_0 .net *"_s6", 0 0, L_00000000017c5ca0;  1 drivers
v0000000001738c60_0 .net *"_s8", 0 0, L_00000000017c51b0;  1 drivers
v0000000001739520_0 .net "cin", 0 0, L_00000000017ccb20;  1 drivers
v0000000001739700_0 .net "cout", 0 0, L_00000000017c5d10;  1 drivers
v0000000001737680_0 .net "sum", 0 0, L_00000000017c5c30;  1 drivers
v00000000017389e0_0 .net "x", 0 0, L_00000000017cc4e0;  1 drivers
v0000000001737720_0 .net "y", 0 0, L_00000000017cd2a0;  1 drivers
S_0000000001742810 .scope generate, "gen_loop[14]" "gen_loop[14]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c7e80 .param/l "k" 0 6 20, +C4<01110>;
S_0000000001742b30 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c5f40 .functor XOR 1, L_00000000017cc3a0, L_00000000017cba40, C4<0>, C4<0>;
L_00000000017c4ff0 .functor XOR 1, L_00000000017c5f40, L_00000000017cb400, C4<0>, C4<0>;
L_00000000017c55a0 .functor AND 1, L_00000000017cc3a0, L_00000000017cba40, C4<1>, C4<1>;
L_00000000017c5840 .functor AND 1, L_00000000017cc3a0, L_00000000017cb400, C4<1>, C4<1>;
L_00000000017c5920 .functor OR 1, L_00000000017c55a0, L_00000000017c5840, C4<0>, C4<0>;
L_00000000017c6410 .functor AND 1, L_00000000017cba40, L_00000000017cb400, C4<1>, C4<1>;
L_00000000017c5e60 .functor OR 1, L_00000000017c5920, L_00000000017c6410, C4<0>, C4<0>;
v0000000001739840_0 .net *"_s0", 0 0, L_00000000017c5f40;  1 drivers
v0000000001737ae0_0 .net *"_s10", 0 0, L_00000000017c6410;  1 drivers
v0000000001737c20_0 .net *"_s4", 0 0, L_00000000017c55a0;  1 drivers
v0000000001738d00_0 .net *"_s6", 0 0, L_00000000017c5840;  1 drivers
v0000000001738e40_0 .net *"_s8", 0 0, L_00000000017c5920;  1 drivers
v00000000017398e0_0 .net "cin", 0 0, L_00000000017cb400;  1 drivers
v0000000001737cc0_0 .net "cout", 0 0, L_00000000017c5e60;  1 drivers
v0000000001737d60_0 .net "sum", 0 0, L_00000000017c4ff0;  1 drivers
v0000000001737e00_0 .net "x", 0 0, L_00000000017cc3a0;  1 drivers
v0000000001737ea0_0 .net "y", 0 0, L_00000000017cba40;  1 drivers
S_0000000001741eb0 .scope generate, "gen_loop[15]" "gen_loop[15]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8b40 .param/l "k" 0 6 20, +C4<01111>;
S_00000000017429a0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001741eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c5290 .functor XOR 1, L_00000000017cd340, L_00000000017cda20, C4<0>, C4<0>;
L_00000000017c6790 .functor XOR 1, L_00000000017c5290, L_00000000017cc800, C4<0>, C4<0>;
L_00000000017c5220 .functor AND 1, L_00000000017cd340, L_00000000017cda20, C4<1>, C4<1>;
L_00000000017c5d80 .functor AND 1, L_00000000017cd340, L_00000000017cc800, C4<1>, C4<1>;
L_00000000017c5fb0 .functor OR 1, L_00000000017c5220, L_00000000017c5d80, C4<0>, C4<0>;
L_00000000017c6170 .functor AND 1, L_00000000017cda20, L_00000000017cc800, C4<1>, C4<1>;
L_00000000017c61e0 .functor OR 1, L_00000000017c5fb0, L_00000000017c6170, C4<0>, C4<0>;
v0000000001738b20_0 .net *"_s0", 0 0, L_00000000017c5290;  1 drivers
v0000000001739980_0 .net *"_s10", 0 0, L_00000000017c6170;  1 drivers
v0000000001737fe0_0 .net *"_s4", 0 0, L_00000000017c5220;  1 drivers
v0000000001737220_0 .net *"_s6", 0 0, L_00000000017c5d80;  1 drivers
v0000000001738080_0 .net *"_s8", 0 0, L_00000000017c5fb0;  1 drivers
v0000000001738a80_0 .net "cin", 0 0, L_00000000017cc800;  1 drivers
v0000000001738da0_0 .net "cout", 0 0, L_00000000017c61e0;  1 drivers
v0000000001738ee0_0 .net "sum", 0 0, L_00000000017c6790;  1 drivers
v0000000001744150_0 .net "x", 0 0, L_00000000017cd340;  1 drivers
v0000000001744470_0 .net "y", 0 0, L_00000000017cda20;  1 drivers
S_0000000001742cc0 .scope generate, "gen_loop[16]" "gen_loop[16]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8480 .param/l "k" 0 6 20, +C4<010000>;
S_0000000001741a00 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c5b50 .functor XOR 1, L_00000000017cc8a0, L_00000000017cc6c0, C4<0>, C4<0>;
L_00000000017c5a00 .functor XOR 1, L_00000000017c5b50, L_00000000017cb900, C4<0>, C4<0>;
L_00000000017c6560 .functor AND 1, L_00000000017cc8a0, L_00000000017cc6c0, C4<1>, C4<1>;
L_00000000017c5a70 .functor AND 1, L_00000000017cc8a0, L_00000000017cb900, C4<1>, C4<1>;
L_00000000017c5060 .functor OR 1, L_00000000017c6560, L_00000000017c5a70, C4<0>, C4<0>;
L_00000000017c6020 .functor AND 1, L_00000000017cc6c0, L_00000000017cb900, C4<1>, C4<1>;
L_00000000017c64f0 .functor OR 1, L_00000000017c5060, L_00000000017c6020, C4<0>, C4<0>;
v0000000001744d30_0 .net *"_s0", 0 0, L_00000000017c5b50;  1 drivers
v0000000001745050_0 .net *"_s10", 0 0, L_00000000017c6020;  1 drivers
v00000000017443d0_0 .net *"_s4", 0 0, L_00000000017c6560;  1 drivers
v0000000001744510_0 .net *"_s6", 0 0, L_00000000017c5a70;  1 drivers
v0000000001743750_0 .net *"_s8", 0 0, L_00000000017c5060;  1 drivers
v00000000017459b0_0 .net "cin", 0 0, L_00000000017cb900;  1 drivers
v00000000017437f0_0 .net "cout", 0 0, L_00000000017c64f0;  1 drivers
v0000000001744dd0_0 .net "sum", 0 0, L_00000000017c5a00;  1 drivers
v0000000001743890_0 .net "x", 0 0, L_00000000017cc8a0;  1 drivers
v0000000001744e70_0 .net "y", 0 0, L_00000000017cc6c0;  1 drivers
S_0000000001742040 .scope generate, "gen_loop[17]" "gen_loop[17]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8280 .param/l "k" 0 6 20, +C4<010001>;
S_00000000017421d0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c5ae0 .functor XOR 1, L_00000000017cd3e0, L_00000000017cd700, C4<0>, C4<0>;
L_00000000017c6480 .functor XOR 1, L_00000000017c5ae0, L_00000000017cc080, C4<0>, C4<0>;
L_00000000017c66b0 .functor AND 1, L_00000000017cd3e0, L_00000000017cd700, C4<1>, C4<1>;
L_00000000017c65d0 .functor AND 1, L_00000000017cd3e0, L_00000000017cc080, C4<1>, C4<1>;
L_00000000017c6640 .functor OR 1, L_00000000017c66b0, L_00000000017c65d0, C4<0>, C4<0>;
L_00000000017c50d0 .functor AND 1, L_00000000017cd700, L_00000000017cc080, C4<1>, C4<1>;
L_00000000017c6720 .functor OR 1, L_00000000017c6640, L_00000000017c50d0, C4<0>, C4<0>;
v0000000001744650_0 .net *"_s0", 0 0, L_00000000017c5ae0;  1 drivers
v0000000001744330_0 .net *"_s10", 0 0, L_00000000017c50d0;  1 drivers
v0000000001744290_0 .net *"_s4", 0 0, L_00000000017c66b0;  1 drivers
v0000000001744fb0_0 .net *"_s6", 0 0, L_00000000017c65d0;  1 drivers
v0000000001743a70_0 .net *"_s8", 0 0, L_00000000017c6640;  1 drivers
v0000000001745410_0 .net "cin", 0 0, L_00000000017cc080;  1 drivers
v0000000001743390_0 .net "cout", 0 0, L_00000000017c6720;  1 drivers
v00000000017445b0_0 .net "sum", 0 0, L_00000000017c6480;  1 drivers
v00000000017446f0_0 .net "x", 0 0, L_00000000017cd3e0;  1 drivers
v0000000001743f70_0 .net "y", 0 0, L_00000000017cd700;  1 drivers
S_0000000001742360 .scope generate, "gen_loop[18]" "gen_loop[18]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8ec0 .param/l "k" 0 6 20, +C4<010010>;
S_000000000174c1f0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_0000000001742360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c6870 .functor XOR 1, L_00000000017cc580, L_00000000017cb540, C4<0>, C4<0>;
L_00000000017c68e0 .functor XOR 1, L_00000000017c6870, L_00000000017cc760, C4<0>, C4<0>;
L_00000000017c5760 .functor AND 1, L_00000000017cc580, L_00000000017cb540, C4<1>, C4<1>;
L_00000000017c5bc0 .functor AND 1, L_00000000017cc580, L_00000000017cc760, C4<1>, C4<1>;
L_00000000017c5300 .functor OR 1, L_00000000017c5760, L_00000000017c5bc0, C4<0>, C4<0>;
L_00000000017c69c0 .functor AND 1, L_00000000017cb540, L_00000000017cc760, C4<1>, C4<1>;
L_00000000017c5370 .functor OR 1, L_00000000017c5300, L_00000000017c69c0, C4<0>, C4<0>;
v0000000001744b50_0 .net *"_s0", 0 0, L_00000000017c6870;  1 drivers
v0000000001744790_0 .net *"_s10", 0 0, L_00000000017c69c0;  1 drivers
v0000000001744bf0_0 .net *"_s4", 0 0, L_00000000017c5760;  1 drivers
v0000000001743b10_0 .net *"_s6", 0 0, L_00000000017c5bc0;  1 drivers
v0000000001743bb0_0 .net *"_s8", 0 0, L_00000000017c5300;  1 drivers
v0000000001744830_0 .net "cin", 0 0, L_00000000017cc760;  1 drivers
v0000000001745190_0 .net "cout", 0 0, L_00000000017c5370;  1 drivers
v0000000001745230_0 .net "sum", 0 0, L_00000000017c68e0;  1 drivers
v0000000001744010_0 .net "x", 0 0, L_00000000017cc580;  1 drivers
v00000000017448d0_0 .net "y", 0 0, L_00000000017cb540;  1 drivers
S_000000000174c510 .scope generate, "gen_loop[19]" "gen_loop[19]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8580 .param/l "k" 0 6 20, +C4<010011>;
S_000000000174c380 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c53e0 .functor XOR 1, L_00000000017cb5e0, L_00000000017cd0c0, C4<0>, C4<0>;
L_00000000017c5450 .functor XOR 1, L_00000000017c53e0, L_00000000017cbb80, C4<0>, C4<0>;
L_00000000017c54c0 .functor AND 1, L_00000000017cb5e0, L_00000000017cd0c0, C4<1>, C4<1>;
L_00000000017c5610 .functor AND 1, L_00000000017cb5e0, L_00000000017cbb80, C4<1>, C4<1>;
L_00000000017c56f0 .functor OR 1, L_00000000017c54c0, L_00000000017c5610, C4<0>, C4<0>;
L_00000000017c6f00 .functor AND 1, L_00000000017cd0c0, L_00000000017cbb80, C4<1>, C4<1>;
L_00000000017c6cd0 .functor OR 1, L_00000000017c56f0, L_00000000017c6f00, C4<0>, C4<0>;
v00000000017440b0_0 .net *"_s0", 0 0, L_00000000017c53e0;  1 drivers
v0000000001743430_0 .net *"_s10", 0 0, L_00000000017c6f00;  1 drivers
v0000000001744970_0 .net *"_s4", 0 0, L_00000000017c54c0;  1 drivers
v0000000001744a10_0 .net *"_s6", 0 0, L_00000000017c5610;  1 drivers
v0000000001743ed0_0 .net *"_s8", 0 0, L_00000000017c56f0;  1 drivers
v0000000001743c50_0 .net "cin", 0 0, L_00000000017cbb80;  1 drivers
v0000000001743570_0 .net "cout", 0 0, L_00000000017c6cd0;  1 drivers
v00000000017441f0_0 .net "sum", 0 0, L_00000000017c5450;  1 drivers
v0000000001743250_0 .net "x", 0 0, L_00000000017cb5e0;  1 drivers
v0000000001745910_0 .net "y", 0 0, L_00000000017cd0c0;  1 drivers
S_000000000174b700 .scope generate, "gen_loop[20]" "gen_loop[20]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8a40 .param/l "k" 0 6 20, +C4<010100>;
S_000000000174c6a0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c6c60 .functor XOR 1, L_00000000017cbae0, L_00000000017cbc20, C4<0>, C4<0>;
L_00000000017c6fe0 .functor XOR 1, L_00000000017c6c60, L_00000000017cbcc0, C4<0>, C4<0>;
L_00000000017c6f70 .functor AND 1, L_00000000017cbae0, L_00000000017cbc20, C4<1>, C4<1>;
L_00000000017c71a0 .functor AND 1, L_00000000017cbae0, L_00000000017cbcc0, C4<1>, C4<1>;
L_00000000017c6d40 .functor OR 1, L_00000000017c6f70, L_00000000017c71a0, C4<0>, C4<0>;
L_00000000017c70c0 .functor AND 1, L_00000000017cbc20, L_00000000017cbcc0, C4<1>, C4<1>;
L_00000000017c7210 .functor OR 1, L_00000000017c6d40, L_00000000017c70c0, C4<0>, C4<0>;
v0000000001744ab0_0 .net *"_s0", 0 0, L_00000000017c6c60;  1 drivers
v0000000001745730_0 .net *"_s10", 0 0, L_00000000017c70c0;  1 drivers
v0000000001744c90_0 .net *"_s4", 0 0, L_00000000017c6f70;  1 drivers
v00000000017432f0_0 .net *"_s6", 0 0, L_00000000017c71a0;  1 drivers
v00000000017434d0_0 .net *"_s8", 0 0, L_00000000017c6d40;  1 drivers
v00000000017450f0_0 .net "cin", 0 0, L_00000000017cbcc0;  1 drivers
v0000000001743cf0_0 .net "cout", 0 0, L_00000000017c7210;  1 drivers
v0000000001744f10_0 .net "sum", 0 0, L_00000000017c6fe0;  1 drivers
v0000000001743610_0 .net "x", 0 0, L_00000000017cbae0;  1 drivers
v0000000001743930_0 .net "y", 0 0, L_00000000017cbc20;  1 drivers
S_000000000174b250 .scope generate, "gen_loop[21]" "gen_loop[21]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8980 .param/l "k" 0 6 20, +C4<010101>;
S_000000000174bed0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c6db0 .functor XOR 1, L_00000000017cb720, L_00000000017ccc60, C4<0>, C4<0>;
L_00000000017c6bf0 .functor XOR 1, L_00000000017c6db0, L_00000000017ccda0, C4<0>, C4<0>;
L_00000000017c6b10 .functor AND 1, L_00000000017cb720, L_00000000017ccc60, C4<1>, C4<1>;
L_00000000017c6b80 .functor AND 1, L_00000000017cb720, L_00000000017ccda0, C4<1>, C4<1>;
L_00000000017c6e20 .functor OR 1, L_00000000017c6b10, L_00000000017c6b80, C4<0>, C4<0>;
L_00000000017c6e90 .functor AND 1, L_00000000017ccc60, L_00000000017ccda0, C4<1>, C4<1>;
L_00000000017c7050 .functor OR 1, L_00000000017c6e20, L_00000000017c6e90, C4<0>, C4<0>;
v00000000017452d0_0 .net *"_s0", 0 0, L_00000000017c6db0;  1 drivers
v00000000017436b0_0 .net *"_s10", 0 0, L_00000000017c6e90;  1 drivers
v0000000001745370_0 .net *"_s4", 0 0, L_00000000017c6b10;  1 drivers
v0000000001743d90_0 .net *"_s6", 0 0, L_00000000017c6b80;  1 drivers
v00000000017439d0_0 .net *"_s8", 0 0, L_00000000017c6e20;  1 drivers
v0000000001743e30_0 .net "cin", 0 0, L_00000000017ccda0;  1 drivers
v00000000017454b0_0 .net "cout", 0 0, L_00000000017c7050;  1 drivers
v0000000001745550_0 .net "sum", 0 0, L_00000000017c6bf0;  1 drivers
v00000000017455f0_0 .net "x", 0 0, L_00000000017cb720;  1 drivers
v0000000001745690_0 .net "y", 0 0, L_00000000017ccc60;  1 drivers
S_000000000174c060 .scope generate, "gen_loop[22]" "gen_loop[22]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8dc0 .param/l "k" 0 6 20, +C4<010110>;
S_000000000174bd40 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c7130 .functor XOR 1, L_00000000017cc260, L_00000000017cca80, C4<0>, C4<0>;
L_00000000017c8260 .functor XOR 1, L_00000000017c7130, L_00000000017cb680, C4<0>, C4<0>;
L_00000000017c7d90 .functor AND 1, L_00000000017cc260, L_00000000017cca80, C4<1>, C4<1>;
L_00000000017c8490 .functor AND 1, L_00000000017cc260, L_00000000017cb680, C4<1>, C4<1>;
L_00000000017c7a80 .functor OR 1, L_00000000017c7d90, L_00000000017c8490, C4<0>, C4<0>;
L_00000000017c7e00 .functor AND 1, L_00000000017cca80, L_00000000017cb680, C4<1>, C4<1>;
L_00000000017c7f50 .functor OR 1, L_00000000017c7a80, L_00000000017c7e00, C4<0>, C4<0>;
v00000000017457d0_0 .net *"_s0", 0 0, L_00000000017c7130;  1 drivers
v0000000001745870_0 .net *"_s10", 0 0, L_00000000017c7e00;  1 drivers
v0000000001746f90_0 .net *"_s4", 0 0, L_00000000017c7d90;  1 drivers
v00000000017469f0_0 .net *"_s6", 0 0, L_00000000017c8490;  1 drivers
v0000000001747990_0 .net *"_s8", 0 0, L_00000000017c7a80;  1 drivers
v0000000001746950_0 .net "cin", 0 0, L_00000000017cb680;  1 drivers
v00000000017475d0_0 .net "cout", 0 0, L_00000000017c7f50;  1 drivers
v0000000001745af0_0 .net "sum", 0 0, L_00000000017c8260;  1 drivers
v0000000001747fd0_0 .net "x", 0 0, L_00000000017cc260;  1 drivers
v00000000017464f0_0 .net "y", 0 0, L_00000000017cca80;  1 drivers
S_000000000174c830 .scope generate, "gen_loop[23]" "gen_loop[23]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c82c0 .param/l "k" 0 6 20, +C4<010111>;
S_000000000174b3e0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c8960 .functor XOR 1, L_00000000017cc940, L_00000000017cbd60, C4<0>, C4<0>;
L_00000000017c7bd0 .functor XOR 1, L_00000000017c8960, L_00000000017cc620, C4<0>, C4<0>;
L_00000000017c7b60 .functor AND 1, L_00000000017cc940, L_00000000017cbd60, C4<1>, C4<1>;
L_00000000017c8420 .functor AND 1, L_00000000017cc940, L_00000000017cc620, C4<1>, C4<1>;
L_00000000017c7cb0 .functor OR 1, L_00000000017c7b60, L_00000000017c8420, C4<0>, C4<0>;
L_00000000017c80a0 .functor AND 1, L_00000000017cbd60, L_00000000017cc620, C4<1>, C4<1>;
L_00000000017c7ee0 .functor OR 1, L_00000000017c7cb0, L_00000000017c80a0, C4<0>, C4<0>;
v0000000001746d10_0 .net *"_s0", 0 0, L_00000000017c8960;  1 drivers
v0000000001747cb0_0 .net *"_s10", 0 0, L_00000000017c80a0;  1 drivers
v0000000001745c30_0 .net *"_s4", 0 0, L_00000000017c7b60;  1 drivers
v00000000017466d0_0 .net *"_s6", 0 0, L_00000000017c8420;  1 drivers
v00000000017478f0_0 .net *"_s8", 0 0, L_00000000017c7cb0;  1 drivers
v0000000001747f30_0 .net "cin", 0 0, L_00000000017cc620;  1 drivers
v0000000001747d50_0 .net "cout", 0 0, L_00000000017c7ee0;  1 drivers
v0000000001745d70_0 .net "sum", 0 0, L_00000000017c7bd0;  1 drivers
v00000000017461d0_0 .net "x", 0 0, L_00000000017cc940;  1 drivers
v0000000001746db0_0 .net "y", 0 0, L_00000000017cbd60;  1 drivers
S_000000000174ce70 .scope generate, "gen_loop[24]" "gen_loop[24]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c85c0 .param/l "k" 0 6 20, +C4<011000>;
S_000000000174b570 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c8810 .functor XOR 1, L_00000000017ccf80, L_00000000017ccee0, C4<0>, C4<0>;
L_00000000017c8a40 .functor XOR 1, L_00000000017c8810, L_00000000017cc9e0, C4<0>, C4<0>;
L_00000000017c8340 .functor AND 1, L_00000000017ccf80, L_00000000017ccee0, C4<1>, C4<1>;
L_00000000017c73f0 .functor AND 1, L_00000000017ccf80, L_00000000017cc9e0, C4<1>, C4<1>;
L_00000000017c7380 .functor OR 1, L_00000000017c8340, L_00000000017c73f0, C4<0>, C4<0>;
L_00000000017c7d20 .functor AND 1, L_00000000017ccee0, L_00000000017cc9e0, C4<1>, C4<1>;
L_00000000017c74d0 .functor OR 1, L_00000000017c7380, L_00000000017c7d20, C4<0>, C4<0>;
v0000000001746770_0 .net *"_s0", 0 0, L_00000000017c8810;  1 drivers
v0000000001746a90_0 .net *"_s10", 0 0, L_00000000017c7d20;  1 drivers
v0000000001747a30_0 .net *"_s4", 0 0, L_00000000017c8340;  1 drivers
v0000000001745b90_0 .net *"_s6", 0 0, L_00000000017c73f0;  1 drivers
v0000000001746810_0 .net *"_s8", 0 0, L_00000000017c7380;  1 drivers
v0000000001748110_0 .net "cin", 0 0, L_00000000017cc9e0;  1 drivers
v0000000001747170_0 .net "cout", 0 0, L_00000000017c74d0;  1 drivers
v00000000017468b0_0 .net "sum", 0 0, L_00000000017c8a40;  1 drivers
v0000000001747030_0 .net "x", 0 0, L_00000000017ccf80;  1 drivers
v0000000001746b30_0 .net "y", 0 0, L_00000000017ccee0;  1 drivers
S_000000000174c9c0 .scope generate, "gen_loop[25]" "gen_loop[25]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8240 .param/l "k" 0 6 20, +C4<011001>;
S_000000000174cb50 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c82d0 .functor XOR 1, L_00000000017cd7a0, L_00000000017cce40, C4<0>, C4<0>;
L_00000000017c7e70 .functor XOR 1, L_00000000017c82d0, L_00000000017cd020, C4<0>, C4<0>;
L_00000000017c7690 .functor AND 1, L_00000000017cd7a0, L_00000000017cce40, C4<1>, C4<1>;
L_00000000017c8b90 .functor AND 1, L_00000000017cd7a0, L_00000000017cd020, C4<1>, C4<1>;
L_00000000017c8880 .functor OR 1, L_00000000017c7690, L_00000000017c8b90, C4<0>, C4<0>;
L_00000000017c7fc0 .functor AND 1, L_00000000017cce40, L_00000000017cd020, C4<1>, C4<1>;
L_00000000017c89d0 .functor OR 1, L_00000000017c8880, L_00000000017c7fc0, C4<0>, C4<0>;
v0000000001746270_0 .net *"_s0", 0 0, L_00000000017c82d0;  1 drivers
v00000000017472b0_0 .net *"_s10", 0 0, L_00000000017c7fc0;  1 drivers
v0000000001745eb0_0 .net *"_s4", 0 0, L_00000000017c7690;  1 drivers
v0000000001747490_0 .net *"_s6", 0 0, L_00000000017c8b90;  1 drivers
v0000000001747df0_0 .net *"_s8", 0 0, L_00000000017c8880;  1 drivers
v0000000001747e90_0 .net "cin", 0 0, L_00000000017cd020;  1 drivers
v0000000001747710_0 .net "cout", 0 0, L_00000000017c89d0;  1 drivers
v0000000001746c70_0 .net "sum", 0 0, L_00000000017c7e70;  1 drivers
v0000000001745f50_0 .net "x", 0 0, L_00000000017cd7a0;  1 drivers
v00000000017481b0_0 .net "y", 0 0, L_00000000017cce40;  1 drivers
S_000000000174b890 .scope generate, "gen_loop[26]" "gen_loop[26]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8d80 .param/l "k" 0 6 20, +C4<011010>;
S_000000000174cce0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c88f0 .functor XOR 1, L_00000000017cc440, L_00000000017cd480, C4<0>, C4<0>;
L_00000000017c8030 .functor XOR 1, L_00000000017c88f0, L_00000000017cd840, C4<0>, C4<0>;
L_00000000017c7c40 .functor AND 1, L_00000000017cc440, L_00000000017cd480, C4<1>, C4<1>;
L_00000000017c8ea0 .functor AND 1, L_00000000017cc440, L_00000000017cd840, C4<1>, C4<1>;
L_00000000017c83b0 .functor OR 1, L_00000000017c7c40, L_00000000017c8ea0, C4<0>, C4<0>;
L_00000000017c8d50 .functor AND 1, L_00000000017cd480, L_00000000017cd840, C4<1>, C4<1>;
L_00000000017c8ab0 .functor OR 1, L_00000000017c83b0, L_00000000017c8d50, C4<0>, C4<0>;
v0000000001745e10_0 .net *"_s0", 0 0, L_00000000017c88f0;  1 drivers
v0000000001746590_0 .net *"_s10", 0 0, L_00000000017c8d50;  1 drivers
v0000000001746e50_0 .net *"_s4", 0 0, L_00000000017c7c40;  1 drivers
v0000000001746ef0_0 .net *"_s6", 0 0, L_00000000017c8ea0;  1 drivers
v00000000017470d0_0 .net *"_s8", 0 0, L_00000000017c83b0;  1 drivers
v0000000001748070_0 .net "cin", 0 0, L_00000000017cd840;  1 drivers
v0000000001745cd0_0 .net "cout", 0 0, L_00000000017c8ab0;  1 drivers
v00000000017477b0_0 .net "sum", 0 0, L_00000000017c8030;  1 drivers
v0000000001746310_0 .net "x", 0 0, L_00000000017cc440;  1 drivers
v0000000001747c10_0 .net "y", 0 0, L_00000000017cd480;  1 drivers
S_000000000174d000 .scope generate, "gen_loop[27]" "gen_loop[27]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c89c0 .param/l "k" 0 6 20, +C4<011011>;
S_000000000174ba20 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174d000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c7850 .functor XOR 1, L_00000000017cbe00, L_00000000017cd520, C4<0>, C4<0>;
L_00000000017c8110 .functor XOR 1, L_00000000017c7850, L_00000000017cbea0, C4<0>, C4<0>;
L_00000000017c7700 .functor AND 1, L_00000000017cbe00, L_00000000017cd520, C4<1>, C4<1>;
L_00000000017c8500 .functor AND 1, L_00000000017cbe00, L_00000000017cbea0, C4<1>, C4<1>;
L_00000000017c8180 .functor OR 1, L_00000000017c7700, L_00000000017c8500, C4<0>, C4<0>;
L_00000000017c7460 .functor AND 1, L_00000000017cd520, L_00000000017cbea0, C4<1>, C4<1>;
L_00000000017c81f0 .functor OR 1, L_00000000017c8180, L_00000000017c7460, C4<0>, C4<0>;
v0000000001746630_0 .net *"_s0", 0 0, L_00000000017c7850;  1 drivers
v0000000001747210_0 .net *"_s10", 0 0, L_00000000017c7460;  1 drivers
v0000000001747ad0_0 .net *"_s4", 0 0, L_00000000017c7700;  1 drivers
v0000000001745a50_0 .net *"_s6", 0 0, L_00000000017c8500;  1 drivers
v00000000017473f0_0 .net *"_s8", 0 0, L_00000000017c8180;  1 drivers
v0000000001745ff0_0 .net "cin", 0 0, L_00000000017cbea0;  1 drivers
v0000000001746090_0 .net "cout", 0 0, L_00000000017c81f0;  1 drivers
v0000000001746130_0 .net "sum", 0 0, L_00000000017c8110;  1 drivers
v00000000017463b0_0 .net "x", 0 0, L_00000000017cbe00;  1 drivers
v0000000001746450_0 .net "y", 0 0, L_00000000017cd520;  1 drivers
S_000000000174bbb0 .scope generate, "gen_loop[28]" "gen_loop[28]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c9000 .param/l "k" 0 6 20, +C4<011100>;
S_000000000174dee0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c8c00 .functor XOR 1, L_00000000017cdac0, L_00000000017ccbc0, C4<0>, C4<0>;
L_00000000017c7620 .functor XOR 1, L_00000000017c8c00, L_00000000017cbf40, C4<0>, C4<0>;
L_00000000017c7540 .functor AND 1, L_00000000017cdac0, L_00000000017ccbc0, C4<1>, C4<1>;
L_00000000017c8570 .functor AND 1, L_00000000017cdac0, L_00000000017cbf40, C4<1>, C4<1>;
L_00000000017c85e0 .functor OR 1, L_00000000017c7540, L_00000000017c8570, C4<0>, C4<0>;
L_00000000017c8650 .functor AND 1, L_00000000017ccbc0, L_00000000017cbf40, C4<1>, C4<1>;
L_00000000017c7930 .functor OR 1, L_00000000017c85e0, L_00000000017c8650, C4<0>, C4<0>;
v0000000001746bd0_0 .net *"_s0", 0 0, L_00000000017c8c00;  1 drivers
v0000000001747350_0 .net *"_s10", 0 0, L_00000000017c8650;  1 drivers
v0000000001747530_0 .net *"_s4", 0 0, L_00000000017c7540;  1 drivers
v0000000001747670_0 .net *"_s6", 0 0, L_00000000017c8570;  1 drivers
v0000000001747850_0 .net *"_s8", 0 0, L_00000000017c85e0;  1 drivers
v0000000001747b70_0 .net "cin", 0 0, L_00000000017cbf40;  1 drivers
v00000000017487f0_0 .net "cout", 0 0, L_00000000017c7930;  1 drivers
v0000000001748f70_0 .net "sum", 0 0, L_00000000017c7620;  1 drivers
v000000000174a050_0 .net "x", 0 0, L_00000000017cdac0;  1 drivers
v0000000001748cf0_0 .net "y", 0 0, L_00000000017ccbc0;  1 drivers
S_000000000174dd50 .scope generate, "gen_loop[29]" "gen_loop[29]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8180 .param/l "k" 0 6 20, +C4<011101>;
S_000000000174ecf0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c86c0 .functor XOR 1, L_00000000017cb7c0, L_00000000017cd5c0, C4<0>, C4<0>;
L_00000000017c8b20 .functor XOR 1, L_00000000017c86c0, L_00000000017cbfe0, C4<0>, C4<0>;
L_00000000017c8730 .functor AND 1, L_00000000017cb7c0, L_00000000017cd5c0, C4<1>, C4<1>;
L_00000000017c87a0 .functor AND 1, L_00000000017cb7c0, L_00000000017cbfe0, C4<1>, C4<1>;
L_00000000017c75b0 .functor OR 1, L_00000000017c8730, L_00000000017c87a0, C4<0>, C4<0>;
L_00000000017c8c70 .functor AND 1, L_00000000017cd5c0, L_00000000017cbfe0, C4<1>, C4<1>;
L_00000000017c7770 .functor OR 1, L_00000000017c75b0, L_00000000017c8c70, C4<0>, C4<0>;
v000000000174a7d0_0 .net *"_s0", 0 0, L_00000000017c86c0;  1 drivers
v0000000001749150_0 .net *"_s10", 0 0, L_00000000017c8c70;  1 drivers
v0000000001749470_0 .net *"_s4", 0 0, L_00000000017c8730;  1 drivers
v00000000017484d0_0 .net *"_s6", 0 0, L_00000000017c87a0;  1 drivers
v000000000174a910_0 .net *"_s8", 0 0, L_00000000017c75b0;  1 drivers
v0000000001749290_0 .net "cin", 0 0, L_00000000017cbfe0;  1 drivers
v0000000001748890_0 .net "cout", 0 0, L_00000000017c7770;  1 drivers
v0000000001748a70_0 .net "sum", 0 0, L_00000000017c8b20;  1 drivers
v0000000001749330_0 .net "x", 0 0, L_00000000017cb7c0;  1 drivers
v0000000001749dd0_0 .net "y", 0 0, L_00000000017cd5c0;  1 drivers
S_000000000174e9d0 .scope generate, "gen_loop[30]" "gen_loop[30]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8840 .param/l "k" 0 6 20, +C4<011110>;
S_000000000174e070 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c8ce0 .functor XOR 1, L_00000000017cb860, L_00000000017cd8e0, C4<0>, C4<0>;
L_00000000017c8dc0 .functor XOR 1, L_00000000017c8ce0, L_00000000017cd660, C4<0>, C4<0>;
L_00000000017c8e30 .functor AND 1, L_00000000017cb860, L_00000000017cd8e0, C4<1>, C4<1>;
L_00000000017c7310 .functor AND 1, L_00000000017cb860, L_00000000017cd660, C4<1>, C4<1>;
L_00000000017c77e0 .functor OR 1, L_00000000017c8e30, L_00000000017c7310, C4<0>, C4<0>;
L_00000000017c78c0 .functor AND 1, L_00000000017cd8e0, L_00000000017cd660, C4<1>, C4<1>;
L_00000000017c79a0 .functor OR 1, L_00000000017c77e0, L_00000000017c78c0, C4<0>, C4<0>;
v00000000017496f0_0 .net *"_s0", 0 0, L_00000000017c8ce0;  1 drivers
v000000000174a690_0 .net *"_s10", 0 0, L_00000000017c78c0;  1 drivers
v0000000001748390_0 .net *"_s4", 0 0, L_00000000017c8e30;  1 drivers
v000000000174a0f0_0 .net *"_s6", 0 0, L_00000000017c7310;  1 drivers
v0000000001748d90_0 .net *"_s8", 0 0, L_00000000017c77e0;  1 drivers
v0000000001749650_0 .net "cin", 0 0, L_00000000017cd660;  1 drivers
v00000000017493d0_0 .net "cout", 0 0, L_00000000017c79a0;  1 drivers
v0000000001748570_0 .net "sum", 0 0, L_00000000017c8dc0;  1 drivers
v0000000001749e70_0 .net "x", 0 0, L_00000000017cb860;  1 drivers
v000000000174a190_0 .net "y", 0 0, L_00000000017cd8e0;  1 drivers
S_000000000174e390 .scope generate, "gen_loop[31]" "gen_loop[31]" 6 20, 6 20 0, S_000000000173f860;
 .timescale 0 0;
P_00000000016c8300 .param/l "k" 0 6 20, +C4<011111>;
S_000000000174d8a0 .scope module, "fulladd" "FullAdder" 6 22, 7 2 0, S_000000000174e390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000000017c7a10 .functor XOR 1, L_00000000017cd980, L_00000000017cb360, C4<0>, C4<0>;
L_00000000017c7af0 .functor XOR 1, L_00000000017c7a10, L_00000000017cb4a0, C4<0>, C4<0>;
L_00000000017c9220 .functor AND 1, L_00000000017cd980, L_00000000017cb360, C4<1>, C4<1>;
L_00000000017c9140 .functor AND 1, L_00000000017cd980, L_00000000017cb4a0, C4<1>, C4<1>;
L_00000000017c91b0 .functor OR 1, L_00000000017c9220, L_00000000017c9140, C4<0>, C4<0>;
L_00000000017c8f10 .functor AND 1, L_00000000017cb360, L_00000000017cb4a0, C4<1>, C4<1>;
L_00000000017c90d0 .functor OR 1, L_00000000017c91b0, L_00000000017c8f10, C4<0>, C4<0>;
v0000000001748430_0 .net *"_s0", 0 0, L_00000000017c7a10;  1 drivers
v0000000001749510_0 .net *"_s10", 0 0, L_00000000017c8f10;  1 drivers
v0000000001749010_0 .net *"_s4", 0 0, L_00000000017c9220;  1 drivers
v00000000017489d0_0 .net *"_s6", 0 0, L_00000000017c9140;  1 drivers
v0000000001748610_0 .net *"_s8", 0 0, L_00000000017c91b0;  1 drivers
v000000000174a5f0_0 .net "cin", 0 0, L_00000000017cb4a0;  1 drivers
v0000000001749f10_0 .net "cout", 0 0, L_00000000017c90d0;  1 drivers
v0000000001748930_0 .net "sum", 0 0, L_00000000017c7af0;  1 drivers
v00000000017495b0_0 .net "x", 0 0, L_00000000017cd980;  1 drivers
v00000000017486b0_0 .net "y", 0 0, L_00000000017cb360;  1 drivers
S_000000000174d3f0 .scope module, "Decoder" "Decoder" 3 81, 8 3 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Extend_mux";
v0000000001748ed0_0 .var "ALUSrc_o", 0 0;
v000000000174a2d0_0 .var "ALU_op_o", 2 0;
v0000000001749830_0 .var "Branch_o", 0 0;
v00000000017482f0_0 .var "Extend_mux", 0 0;
v0000000001749fb0_0 .var "RegDst_o", 0 0;
v0000000001748c50_0 .var "RegWrite_o", 0 0;
v00000000017490b0_0 .net "instr_op_i", 5 0, L_00000000017ce420;  1 drivers
E_00000000016c8bc0 .event edge, v00000000017490b0_0;
S_000000000174da30 .scope module, "IM" "Instr_Memory" 3 63, 9 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0000000001748750 .array "Instr_Mem", 31 0, 31 0;
v0000000001749c90_0 .var/i "i", 31 0;
v00000000017491f0_0 .var "instr_o", 31 0;
v00000000017498d0_0 .net "pc_addr_i", 31 0, v00000000017522d0_0;  alias, 1 drivers
E_00000000016c8b00 .event edge, v000000000173a420_0;
S_000000000174f010 .scope module, "MUX_bne_beq" "MUX_2to1" 3 133, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 1 "data_o";
P_00000000016c8380 .param/l "size" 0 10 9, +C4<00000000000000000000000000000001>;
v000000000174a370_0 .net "data0_i", 0 0, L_00000000017cf640;  1 drivers
v0000000001749970_0 .net "data1_i", 0 0, v00000000016a38a0_0;  alias, 1 drivers
v0000000001749a10_0 .var "data_o", 0 0;
v0000000001749ab0_0 .net "select_i", 0 0, L_00000000017cf3c0;  1 drivers
E_00000000016c81c0 .event edge, v0000000001749ab0_0, v00000000016a38a0_0, v000000000174a370_0;
S_000000000174dbc0 .scope module, "MUX_result_Src" "MUX_2to1" 3 147, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000016c88c0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001749b50_0 .net "data0_i", 31 0, v00000000016a1fa0_0;  alias, 1 drivers
v000000000174a4b0_0 .net "data1_i", 31 0, v0000000001752870_0;  alias, 1 drivers
v0000000001749d30_0 .var "data_o", 31 0;
v0000000001749bf0_0 .net "select_i", 0 0, L_00000000017ceec0;  1 drivers
E_00000000016c8f00 .event edge, v0000000001749bf0_0, v000000000174a4b0_0, v00000000016a1fa0_0;
S_000000000174d710 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 176, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000016c8c40 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v000000000174a410_0 .net "data0_i", 31 0, L_00000000017c9060;  alias, 1 drivers
v000000000174a9b0_0 .net "data1_i", 31 0, v000000000174acd0_0;  alias, 1 drivers
v000000000174a730_0 .var "data_o", 31 0;
v000000000174a550_0 .net "select_i", 0 0, v0000000001748ed0_0;  alias, 1 drivers
E_00000000016c8a00 .event edge, v0000000001748ed0_0, v000000000174a9b0_0, v000000000174a410_0;
S_000000000174eb60 .scope module, "Mux_Extend" "MUX_2to1" 3 169, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000016c8e00 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v000000000174a870_0 .net "data0_i", 31 0, v0000000001752af0_0;  alias, 1 drivers
v0000000001748250_0 .net "data1_i", 31 0, L_00000000017cf320;  alias, 1 drivers
v000000000174acd0_0 .var "data_o", 31 0;
v000000000174b130_0 .net "select_i", 0 0, v00000000017482f0_0;  alias, 1 drivers
E_00000000016c8d40 .event edge, v00000000017482f0_0, v0000000001748250_0, v000000000174a870_0;
S_000000000174ee80 .scope module, "Mux_PC_Src" "MUX_2to1" 3 140, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000016c8200 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v000000000174ac30_0 .net "data0_i", 31 0, L_0000000001758270;  alias, 1 drivers
v000000000174aeb0_0 .net "data1_i", 31 0, L_00000000017cc300;  alias, 1 drivers
v000000000174aff0_0 .var "data_o", 31 0;
v000000000174ad70_0 .net "select_i", 0 0, L_00000000017e1ef0;  1 drivers
E_00000000016c8340 .event edge, v000000000174ad70_0, v000000000174a230_0, v000000000173af60_0;
S_000000000174d580 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 162, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_00000000016c8a80 .param/l "size" 0 10 9, +C4<00000000000000000000000000000101>;
v000000000174aaf0_0 .net "data0_i", 4 0, L_00000000017cea60;  1 drivers
v000000000174ab90_0 .net "data1_i", 4 0, L_00000000017ced80;  1 drivers
v000000000174ae10_0 .var "data_o", 4 0;
v000000000174aa50_0 .net "select_i", 0 0, v0000000001749fb0_0;  alias, 1 drivers
E_00000000016c8ac0 .event edge, v0000000001749fb0_0, v000000000174ab90_0, v000000000174aaf0_0;
S_000000000174e200 .scope module, "Mux_shamt_src" "MUX_2to1" 3 155, 10 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000016c9100 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v000000000174af50_0 .net "data0_i", 31 0, L_00000000017cef60;  1 drivers
v000000000174b090_0 .net "data1_i", 31 0, L_00000000017c8ff0;  alias, 1 drivers
v0000000001753590_0 .var "data_o", 31 0;
v0000000001751510_0 .net "select_i", 0 0, L_00000000017cee20;  1 drivers
E_00000000016c9040 .event edge, v0000000001751510_0, v00000000016a1780_0, v000000000174af50_0;
S_000000000174e520 .scope module, "PC" "ProgramCounter" 3 44, 11 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v00000000017518d0_0 .net "clk_i", 0 0, v0000000001754d50_0;  alias, 1 drivers
v0000000001752e10_0 .net "pc_in_i", 31 0, v00000000017538b0_0;  1 drivers
v00000000017522d0_0 .var "pc_out_o", 31 0;
v0000000001751470_0 .net "rst_i", 0 0, v0000000001754a30_0;  alias, 1 drivers
E_00000000016c8b80 .event posedge, v00000000017518d0_0;
S_000000000174e6b0 .scope module, "RF" "Reg_File" 3 69, 12 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000000017c8ff0 .functor BUFZ 32, L_00000000017cc1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000017c9060 .functor BUFZ 32, L_00000000017cf280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001752730_0 .net "RDaddr_i", 4 0, v000000000174ae10_0;  alias, 1 drivers
v0000000001752550_0 .net "RDdata_i", 31 0, v0000000001749d30_0;  alias, 1 drivers
v00000000017531d0_0 .net "RSaddr_i", 4 0, L_00000000017ce7e0;  1 drivers
v0000000001753270_0 .net "RSdata_o", 31 0, L_00000000017c8ff0;  alias, 1 drivers
v0000000001751790_0 .net "RTaddr_i", 4 0, L_00000000017ce600;  1 drivers
v0000000001752c30_0 .net "RTdata_o", 31 0, L_00000000017c9060;  alias, 1 drivers
v00000000017527d0_0 .net "RegWrite_i", 0 0, v0000000001748c50_0;  alias, 1 drivers
v0000000001751d30 .array/s "Reg_File", 31 0, 31 0;
v0000000001752eb0_0 .net *"_s0", 31 0, L_00000000017cc1c0;  1 drivers
v0000000001752190_0 .net *"_s10", 6 0, L_00000000017cf960;  1 drivers
L_000000000176b3b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001751fb0_0 .net *"_s13", 1 0, L_000000000176b3b8;  1 drivers
v0000000001753810_0 .net *"_s2", 6 0, L_00000000017cfe60;  1 drivers
L_000000000176b370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001751dd0_0 .net *"_s5", 1 0, L_000000000176b370;  1 drivers
v00000000017529b0_0 .net *"_s8", 31 0, L_00000000017cf280;  1 drivers
v0000000001751f10_0 .net "clk_i", 0 0, v0000000001754d50_0;  alias, 1 drivers
v0000000001752050_0 .net "rst_i", 0 0, v0000000001754a30_0;  alias, 1 drivers
E_00000000016c83c0 .event posedge, v00000000017518d0_0, v0000000001751470_0;
L_00000000017cc1c0 .array/port v0000000001751d30, L_00000000017cfe60;
L_00000000017cfe60 .concat [ 5 2 0 0], L_00000000017ce7e0, L_000000000176b370;
L_00000000017cf280 .array/port v0000000001751d30, L_00000000017cf960;
L_00000000017cf960 .concat [ 5 2 0 0], L_00000000017ce600, L_000000000176b3b8;
S_000000000174e840 .scope module, "SE" "Sign_Extend" 3 97, 13 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000017515b0_0 .net "data_i", 15 0, L_00000000017cece0;  1 drivers
v0000000001752af0_0 .var "data_o", 31 0;
E_00000000016c8f40 .event edge, v00000000017515b0_0;
S_000000000174d260 .scope module, "Shifter01" "Shift_Left_Two_32" 3 117, 14 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0000000001752230_0 .net *"_s2", 29 0, L_00000000017cf500;  1 drivers
L_000000000176b448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001751330_0 .net *"_s4", 1 0, L_000000000176b448;  1 drivers
v00000000017525f0_0 .net "data_i", 31 0, v000000000174acd0_0;  alias, 1 drivers
v0000000001751e70_0 .net "data_o", 31 0, L_00000000017cdc00;  alias, 1 drivers
L_00000000017cf500 .part v000000000174acd0_0, 0, 30;
L_00000000017cdc00 .concat [ 2 30 0 0], L_000000000176b448, L_00000000017cf500;
S_000000000175a230 .scope module, "Shifter02" "Shifter_under" 3 122, 15 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000017520f0_0 .net "ALUCtrl_i", 3 0, v00000000016a3620_0;  alias, 1 drivers
v0000000001752870_0 .var "data_o", 31 0;
v0000000001753630_0 .net "src1_i", 31 0, v000000000174a730_0;  alias, 1 drivers
v0000000001751650_0 .net "src2_i", 31 0, v0000000001753590_0;  alias, 1 drivers
E_00000000016c8e40 .event edge, v00000000016a3620_0, v00000000016a2a40_0, v0000000001753590_0;
S_000000000175aeb0 .scope module, "Zf" "Zero_filled" 3 102, 16 2 0, S_00000000008d4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_00000000017c8f80 .functor BUFZ 16, L_00000000017ce4c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000001752370_0 .net *"_s3", 15 0, L_00000000017c8f80;  1 drivers
L_000000000176b400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001752410_0 .net/2u *"_s7", 15 0, L_000000000176b400;  1 drivers
v0000000001753950_0 .net "data_i", 15 0, L_00000000017ce4c0;  1 drivers
v0000000001751b50_0 .net "data_o", 31 0, L_00000000017cf320;  alias, 1 drivers
L_00000000017cf320 .concat8 [ 16 16 0 0], L_00000000017c8f80, L_000000000176b400;
    .scope S_000000000174e520;
T_0 ;
    %wait E_00000000016c8b80;
    %load/vec4 v0000000001751470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000017522d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001752e10_0;
    %assign/vec4 v00000000017522d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000174da30;
T_1 ;
    %wait E_00000000016c8b00;
    %load/vec4 v00000000017498d0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000000001748750, 4;
    %store/vec4 v00000000017491f0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000174da30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001749c90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000000001749c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001749c90_0;
    %store/vec4a v0000000001748750, 4, 0;
    %load/vec4 v0000000001749c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001749c90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000000000174e6b0;
T_3 ;
    %wait E_00000000016c83c0;
    %load/vec4 v0000000001752050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000017527d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000001752550_0;
    %load/vec4 v0000000001752730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000001752730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001751d30, 4;
    %load/vec4 v0000000001752730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001751d30, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000174d3f0;
T_4 ;
    %wait E_00000000016c8bc0;
    %load/vec4 v00000000017490b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000174a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001748ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001748c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001749fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001749830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000017482f0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000092ed10;
T_5 ;
    %wait E_00000000016c80c0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000016a3620_0, 0, 4;
    %load/vec4 v00000000016a2fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v00000000016a31c0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000016a3620_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000174e840;
T_6 ;
    %wait E_00000000016c8f40;
    %load/vec4 v00000000017515b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001752af0_0, 4, 16;
    %load/vec4 v00000000017515b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001752af0_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008b21f0;
T_7 ;
    %wait E_00000000016c7240;
    %load/vec4 v00000000016a1f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %and;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %or;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %add;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %sub;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
    %load/vec4 v00000000016a1fa0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %pad/s 1;
    %store/vec4 v00000000016a38a0_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000016a3d00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v00000000016a1780_0;
    %load/vec4 v00000000016a2a40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v00000000016a1fa0_0, 0, 32;
T_7.10 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000175a230;
T_8 ;
    %wait E_00000000016c8e40;
    %load/vec4 v00000000017520f0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001752870_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000000001753630_0;
    %ix/getv 4, v0000000001751650_0;
    %shiftr/s 4;
    %store/vec4 v0000000001752870_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000000001753630_0;
    %ix/getv 4, v0000000001751650_0;
    %shiftr/s 4;
    %store/vec4 v0000000001752870_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000000001753630_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001752870_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000174f010;
T_9 ;
    %wait E_00000000016c81c0;
    %load/vec4 v0000000001749ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000001749970_0;
    %assign/vec4 v0000000001749a10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000174a370_0;
    %assign/vec4 v0000000001749a10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000174ee80;
T_10 ;
    %wait E_00000000016c8340;
    %load/vec4 v000000000174ad70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000000000174aeb0_0;
    %assign/vec4 v000000000174aff0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000174ac30_0;
    %assign/vec4 v000000000174aff0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000174dbc0;
T_11 ;
    %wait E_00000000016c8f00;
    %load/vec4 v0000000001749bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000000000174a4b0_0;
    %assign/vec4 v0000000001749d30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001749b50_0;
    %assign/vec4 v0000000001749d30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000174e200;
T_12 ;
    %wait E_00000000016c9040;
    %load/vec4 v0000000001751510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000174b090_0;
    %assign/vec4 v0000000001753590_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000174af50_0;
    %assign/vec4 v0000000001753590_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000174d580;
T_13 ;
    %wait E_00000000016c8ac0;
    %load/vec4 v000000000174aa50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000174ab90_0;
    %assign/vec4 v000000000174ae10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000174aaf0_0;
    %assign/vec4 v000000000174ae10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000174eb60;
T_14 ;
    %wait E_00000000016c8d40;
    %load/vec4 v000000000174b130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000001748250_0;
    %assign/vec4 v000000000174acd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000174a870_0;
    %assign/vec4 v000000000174acd0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000174d710;
T_15 ;
    %wait E_00000000016c8a00;
    %load/vec4 v000000000174a550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000000000174a9b0_0;
    %assign/vec4 v000000000174a730_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000000000174a410_0;
    %assign/vec4 v000000000174a730_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008d4be0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000017538b0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_00000000008d4be0;
T_17 ;
    %wait E_00000000016c7f00;
    %load/vec4 v0000000001752cd0_0;
    %assign/vec4 v00000000017538b0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000016c4200;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0000000001754d50_0;
    %inv;
    %store/vec4 v0000000001754d50_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_00000000016c4200;
T_19 ;
    %vpi_call 2 25 "$readmemb", "_CO_Lab2_test_data_subu.txt", v0000000001748750 {0 0 0};
    %vpi_call 2 26 "$dumpfile", "simple_cpu.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008d4be0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001754d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001754a30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000017559d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001754a30_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_00000000016c4200;
T_20 ;
    %wait E_00000000016c8b80;
    %load/vec4 v00000000017559d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000017559d0_0, 0, 32;
    %load/vec4 v00000000017559d0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 39 "$display", "r0 =%d | r1 =%d | r2 =%d | r3 =%d\012r4 =%d | r5 =%d | r6 =%d | r7 =%d\012r8 =%d | r9 =%d | r10=%d | r11=%d\012", &A<v0000000001751d30, 0>, &A<v0000000001751d30, 1>, &A<v0000000001751d30, 2>, &A<v0000000001751d30, 3>, &A<v0000000001751d30, 4>, &A<v0000000001751d30, 5>, &A<v0000000001751d30, 6>, &A<v0000000001751d30, 7>, &A<v0000000001751d30, 8>, &A<v0000000001751d30, 9>, &A<v0000000001751d30, 10>, &A<v0000000001751d30, 11> {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "FullAdder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Shifter_under.v";
    "Zero_filled.v";
