vendor_name = ModelSim
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/MathFun.vh
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/contador.v
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/Waveform.vwf
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/registro7.v
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/Test_Shift_Register.vwf
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/tb_count.v
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/Lights_set.v
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/tb_Lights_set.v
source_file = 1, C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica1/db/Practica1.cbx.xml
design_name = Lights_set
instance = comp, \LEDS_out[0]~output , LEDS_out[0]~output, Lights_set, 1
instance = comp, \LEDS_out[1]~output , LEDS_out[1]~output, Lights_set, 1
instance = comp, \LEDS_out[2]~output , LEDS_out[2]~output, Lights_set, 1
instance = comp, \LEDS_out[3]~output , LEDS_out[3]~output, Lights_set, 1
instance = comp, \LEDS_out[4]~output , LEDS_out[4]~output, Lights_set, 1
instance = comp, \LEDS_out[5]~output , LEDS_out[5]~output, Lights_set, 1
instance = comp, \LEDS_out[6]~output , LEDS_out[6]~output, Lights_set, 1
instance = comp, \LEDS_out[7]~output , LEDS_out[7]~output, Lights_set, 1
instance = comp, \iENABLE~input , iENABLE~input, Lights_set, 1
instance = comp, \iCLK~input , iCLK~input, Lights_set, 1
instance = comp, \iRST_n~input , iRST_n~input, Lights_set, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
