FIFO_10.v,verilog,xil_defaultlib,../../../../project_2_bram.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
