{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 14:09:29 2019 " "Info: Processing started: Fri Oct 11 14:09:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxD:MuxD\|toALU\[2\] " "Warning: Node \"MuxD:MuxD\|toALU\[2\]\" is a latch" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxD:MuxD\|Mux32~0 " "Info: Detected gated clock \"MuxD:MuxD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxD:MuxD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxD:MuxD\|toALU\[2\] register Registrador:PC\|Saida\[30\] 76.96 MHz 12.994 ns Internal " "Info: Clock \"clock\" has Internal fmax of 76.96 MHz between source register \"MuxD:MuxD\|toALU\[2\]\" and destination register \"Registrador:PC\|Saida\[30\]\" (period= 12.994 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.087 ns + Longest register register " "Info: + Longest register to register delay is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxD:MuxD\|toALU\[2\] 1 REG LCCOMB_X10_Y8_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.053 ns) 0.438 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X10_Y8_N16 3 " "Info: 2: + IC(0.385 ns) + CELL(0.053 ns) = 0.438 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.703 ns Ula32:Alu\|carry_temp\[5\]~1 3 COMB LCCOMB_X10_Y8_N22 3 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.703 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 1.069 ns Ula32:Alu\|carry_temp\[7\]~2 4 COMB LCCOMB_X10_Y8_N10 3 " "Info: 4: + IC(0.313 ns) + CELL(0.053 ns) = 1.069 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.338 ns Ula32:Alu\|carry_temp\[9\]~3 5 COMB LCCOMB_X10_Y8_N28 3 " "Info: 5: + IC(0.216 ns) + CELL(0.053 ns) = 1.338 ns; Loc. = LCCOMB_X10_Y8_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.053 ns) 1.756 ns Ula32:Alu\|carry_temp\[11\]~4 6 COMB LCCOMB_X10_Y8_N30 3 " "Info: 6: + IC(0.365 ns) + CELL(0.053 ns) = 1.756 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.022 ns Ula32:Alu\|carry_temp\[13\]~5 7 COMB LCCOMB_X10_Y8_N0 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 2.022 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.286 ns Ula32:Alu\|carry_temp\[15\]~6 8 COMB LCCOMB_X10_Y8_N4 3 " "Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 2.286 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.550 ns Ula32:Alu\|carry_temp\[17\]~7 9 COMB LCCOMB_X10_Y8_N6 3 " "Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 2.550 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 2.914 ns Ula32:Alu\|carry_temp\[19\]~8 10 COMB LCCOMB_X10_Y8_N26 3 " "Info: 10: + IC(0.311 ns) + CELL(0.053 ns) = 2.914 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.176 ns Ula32:Alu\|carry_temp\[21\]~9 11 COMB LCCOMB_X10_Y8_N24 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 3.176 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.535 ns Ula32:Alu\|carry_temp\[23\]~10 12 COMB LCCOMB_X10_Y8_N14 3 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.801 ns Ula32:Alu\|carry_temp\[25\]~11 13 COMB LCCOMB_X10_Y8_N12 3 " "Info: 13: + IC(0.213 ns) + CELL(0.053 ns) = 3.801 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 4.220 ns Ula32:Alu\|carry_temp\[27\]~12 14 COMB LCCOMB_X10_Y8_N8 3 " "Info: 14: + IC(0.366 ns) + CELL(0.053 ns) = 4.220 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 4.572 ns Ula32:Alu\|carry_temp\[29\]~13 15 COMB LCCOMB_X10_Y8_N20 2 " "Info: 15: + IC(0.299 ns) + CELL(0.053 ns) = 4.572 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 4.932 ns Ula32:Alu\|Mux1~0 16 COMB LCCOMB_X9_Y8_N2 2 " "Info: 16: + IC(0.307 ns) + CELL(0.053 ns) = 4.932 ns; Loc. = LCCOMB_X9_Y8_N2; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux1~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.087 ns Registrador:PC\|Saida\[30\] 17 REG LCFF_X9_Y8_N3 3 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 5.087 ns; Loc. = LCFF_X9_Y8_N3; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.950 ns ( 18.68 % ) " "Info: Total cell delay = 0.950 ns ( 18.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 81.32 % ) " "Info: Total interconnect delay = 4.137 ns ( 81.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.385ns 0.212ns 0.313ns 0.216ns 0.365ns 0.213ns 0.211ns 0.211ns 0.311ns 0.209ns 0.306ns 0.213ns 0.366ns 0.299ns 0.307ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.320 ns - Smallest " "Info: - Smallest clock skew is -1.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Registrador:PC\|Saida\[30\] 3 REG LCFF_X9_Y8_N3 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X9_Y8_N3; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.800 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.309 ns Controle:controle\|PCSource\[0\] 2 REG LCFF_X2_Y10_N25 32 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.309 ns; Loc. = LCFF_X2_Y10_N25; Fanout = 32; REG Node = 'Controle:controle\|PCSource\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clock Controle:controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.790 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X2_Y10_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.790 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.053 ns) 3.800 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X10_Y8_N2 3 " "Info: 4: + IC(0.957 ns) + CELL(0.053 ns) = 3.800 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 48.61 % ) " "Info: Total cell delay = 1.847 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 51.39 % ) " "Info: Total interconnect delay = 1.953 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.385ns 0.212ns 0.313ns 0.216ns 0.365ns 0.213ns 0.211ns 0.211ns 0.311ns 0.209ns 0.306ns 0.213ns 0.366ns 0.299ns 0.307ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:InstructionRegisters\|Instr15_0\[0\] MuxD:MuxD\|toALU\[2\] clock 110 ps " "Info: Found hold time violation between source  pin or register \"Instr_Reg:InstructionRegisters\|Instr15_0\[0\]\" and destination pin or register \"MuxD:MuxD\|toALU\[2\]\" for clock \"clock\" (Hold time is 110 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.324 ns + Largest " "Info: + Largest clock skew is 1.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.800 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.309 ns Controle:controle\|PCSource\[0\] 2 REG LCFF_X2_Y10_N25 32 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.309 ns; Loc. = LCFF_X2_Y10_N25; Fanout = 32; REG Node = 'Controle:controle\|PCSource\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clock Controle:controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.790 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X2_Y10_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.790 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.053 ns) 3.800 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X10_Y8_N2 3 " "Info: 4: + IC(0.957 ns) + CELL(0.053 ns) = 3.800 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 48.61 % ) " "Info: Total cell delay = 1.847 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 51.39 % ) " "Info: Total interconnect delay = 1.953 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns Instr_Reg:InstructionRegisters\|Instr15_0\[0\] 3 REG LCFF_X7_Y8_N7 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X7_Y8_N7; Fanout = 1; REG Node = 'Instr_Reg:InstructionRegisters\|Instr15_0\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl Instr_Reg:InstructionRegisters|Instr15_0[0] } "NODE_NAME" } } { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr15_0[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr15_0[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.120 ns - Shortest register register " "Info: - Shortest register to register delay is 1.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:InstructionRegisters\|Instr15_0\[0\] 1 REG LCFF_X7_Y8_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N7; Fanout = 1; REG Node = 'Instr_Reg:InstructionRegisters\|Instr15_0\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegisters|Instr15_0[0] } "NODE_NAME" } } { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns MuxD:MuxD\|Mux2~0 2 COMB LCCOMB_X7_Y8_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X7_Y8_N6; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux2~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Instr_Reg:InstructionRegisters|Instr15_0[0] MuxD:MuxD|Mux2~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.228 ns) 1.120 ns MuxD:MuxD\|toALU\[2\] 3 REG LCCOMB_X10_Y8_N2 3 " "Info: 3: + IC(0.559 ns) + CELL(0.228 ns) = 1.120 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.561 ns ( 50.09 % ) " "Info: Total cell delay = 0.561 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 49.91 % ) " "Info: Total interconnect delay = 0.559 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Instr_Reg:InstructionRegisters|Instr15_0[0] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { Instr_Reg:InstructionRegisters|Instr15_0[0] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.559ns } { 0.000ns 0.333ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.743ns 0.253ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr15_0[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Instr_Reg:InstructionRegisters|Instr15_0[0] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { Instr_Reg:InstructionRegisters|Instr15_0[0] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.559ns } { 0.000ns 0.333ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|AluSrcB\[1\] reset clock 5.077 ns register " "Info: tsu for register \"Controle:controle\|AluSrcB\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.077 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.041 ns + Longest pin register " "Info: + Longest pin to register delay is 7.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.250 ns) + CELL(0.228 ns) 5.342 ns Controle:controle\|AluOp\[1\]~0 2 COMB LCCOMB_X2_Y10_N10 4 " "Info: 2: + IC(4.250 ns) + CELL(0.228 ns) = 5.342 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 4; COMB Node = 'Controle:controle\|AluOp\[1\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { reset Controle:controle|AluOp[1]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 5.959 ns Controle:controle\|AluOp\[0\]~3 3 COMB LCCOMB_X2_Y10_N28 2 " "Info: 3: + IC(0.271 ns) + CELL(0.346 ns) = 5.959 ns; Loc. = LCCOMB_X2_Y10_N28; Fanout = 2; COMB Node = 'Controle:controle\|AluOp\[0\]~3'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Controle:controle|AluOp[1]~0 Controle:controle|AluOp[0]~3 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.746 ns) 7.041 ns Controle:controle\|AluSrcB\[1\] 4 REG LCFF_X1_Y10_N11 46 " "Info: 4: + IC(0.336 ns) + CELL(0.746 ns) = 7.041 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 46; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Controle:controle|AluOp[0]~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 31.02 % ) " "Info: Total cell delay = 2.184 ns ( 31.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.857 ns ( 68.98 % ) " "Info: Total interconnect delay = 4.857 ns ( 68.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { reset Controle:controle|AluOp[1]~0 Controle:controle|AluOp[0]~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { reset {} reset~combout {} Controle:controle|AluOp[1]~0 {} Controle:controle|AluOp[0]~3 {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.250ns 0.271ns 0.336ns } { 0.000ns 0.864ns 0.228ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.054 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.618 ns) 2.054 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y10_N11 46 " "Info: 2: + IC(0.582 ns) + CELL(0.618 ns) = 2.054 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 46; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.67 % ) " "Info: Total cell delay = 1.472 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 28.33 % ) " "Info: Total interconnect delay = 0.582 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.582ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { reset Controle:controle|AluOp[1]~0 Controle:controle|AluOp[0]~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { reset {} reset~combout {} Controle:controle|AluOp[1]~0 {} Controle:controle|AluOp[0]~3 {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.250ns 0.271ns 0.336ns } { 0.000ns 0.864ns 0.228ns 0.346ns 0.746ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.582ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[28\] Controle:controle\|AluOp\[1\] 13.071 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[28\]\" through register \"Controle:controle\|AluOp\[1\]\" is 13.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Controle:controle\|AluOp\[1\] 3 REG LCFF_X2_Y10_N27 33 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.505 ns + Longest register pin " "Info: + Longest register to pin delay is 10.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:controle\|AluOp\[1\] 1 REG LCFF_X2_Y10_N27 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.225 ns) 1.304 ns Ula32:Alu\|Mux63~0 2 COMB LCCOMB_X9_Y8_N24 13 " "Info: 2: + IC(1.079 ns) + CELL(0.225 ns) = 1.304 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 13; COMB Node = 'Ula32:Alu\|Mux63~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Controle:controle|AluOp[1] Ula32:Alu|Mux63~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.346 ns) 2.033 ns Ula32:Alu\|carry_temp\[5\]~1 3 COMB LCCOMB_X10_Y8_N22 3 " "Info: 3: + IC(0.383 ns) + CELL(0.346 ns) = 2.033 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { Ula32:Alu|Mux63~0 Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 2.399 ns Ula32:Alu\|carry_temp\[7\]~2 4 COMB LCCOMB_X10_Y8_N10 3 " "Info: 4: + IC(0.313 ns) + CELL(0.053 ns) = 2.399 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.668 ns Ula32:Alu\|carry_temp\[9\]~3 5 COMB LCCOMB_X10_Y8_N28 3 " "Info: 5: + IC(0.216 ns) + CELL(0.053 ns) = 2.668 ns; Loc. = LCCOMB_X10_Y8_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.053 ns) 3.086 ns Ula32:Alu\|carry_temp\[11\]~4 6 COMB LCCOMB_X10_Y8_N30 3 " "Info: 6: + IC(0.365 ns) + CELL(0.053 ns) = 3.086 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.352 ns Ula32:Alu\|carry_temp\[13\]~5 7 COMB LCCOMB_X10_Y8_N0 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 3.352 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.616 ns Ula32:Alu\|carry_temp\[15\]~6 8 COMB LCCOMB_X10_Y8_N4 3 " "Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 3.616 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.880 ns Ula32:Alu\|carry_temp\[17\]~7 9 COMB LCCOMB_X10_Y8_N6 3 " "Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.880 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 4.244 ns Ula32:Alu\|carry_temp\[19\]~8 10 COMB LCCOMB_X10_Y8_N26 3 " "Info: 10: + IC(0.311 ns) + CELL(0.053 ns) = 4.244 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.506 ns Ula32:Alu\|carry_temp\[21\]~9 11 COMB LCCOMB_X10_Y8_N24 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 4.506 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 4.865 ns Ula32:Alu\|carry_temp\[23\]~10 12 COMB LCCOMB_X10_Y8_N14 3 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 4.865 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.131 ns Ula32:Alu\|carry_temp\[25\]~11 13 COMB LCCOMB_X10_Y8_N12 3 " "Info: 13: + IC(0.213 ns) + CELL(0.053 ns) = 5.131 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 5.550 ns Ula32:Alu\|carry_temp\[27\]~12 14 COMB LCCOMB_X10_Y8_N8 3 " "Info: 14: + IC(0.366 ns) + CELL(0.053 ns) = 5.550 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.053 ns) 6.085 ns Ula32:Alu\|Mux3~0 15 COMB LCCOMB_X11_Y8_N18 2 " "Info: 15: + IC(0.482 ns) + CELL(0.053 ns) = 6.085 ns; Loc. = LCCOMB_X11_Y8_N18; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux3~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(1.998 ns) 10.505 ns AluResult\[28\] 16 PIN PIN_B12 0 " "Info: 16: + IC(2.422 ns) + CELL(1.998 ns) = 10.505 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'AluResult\[28\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 30.51 % ) " "Info: Total cell delay = 3.205 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 69.49 % ) " "Info: Total interconnect delay = 7.300 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "10.505 ns" { Controle:controle|AluOp[1] Ula32:Alu|Mux63~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "10.505 ns" { Controle:controle|AluOp[1] {} Ula32:Alu|Mux63~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|Mux3~0 {} AluResult[28] {} } { 0.000ns 1.079ns 0.383ns 0.313ns 0.216ns 0.365ns 0.213ns 0.211ns 0.211ns 0.311ns 0.209ns 0.306ns 0.213ns 0.366ns 0.482ns 2.422ns } { 0.000ns 0.225ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "10.505 ns" { Controle:controle|AluOp[1] Ula32:Alu|Mux63~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "10.505 ns" { Controle:controle|AluOp[1] {} Ula32:Alu|Mux63~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|Mux3~0 {} AluResult[28] {} } { 0.000ns 1.079ns 0.383ns 0.313ns 0.216ns 0.365ns 0.213ns 0.211ns 0.211ns 0.311ns 0.209ns 0.306ns 0.213ns 0.366ns 0.482ns 2.422ns } { 0.000ns 0.225ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|estado\[2\] reset clock -2.607 ns register " "Info: th for register \"Controle:controle\|estado\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 141 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Controle:controle\|estado\[2\] 3 REG LCFF_X1_Y11_N1 10 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 10; REG Node = 'Controle:controle\|estado\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Controle:controle|estado[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Controle:controle|estado[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.229 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.968 ns) + CELL(0.397 ns) 5.229 ns Controle:controle\|estado\[2\] 2 REG LCFF_X1_Y11_N1 10 " "Info: 2: + IC(3.968 ns) + CELL(0.397 ns) = 5.229 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 10; REG Node = 'Controle:controle\|estado\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { reset Controle:controle|estado[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 24.12 % ) " "Info: Total cell delay = 1.261 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.968 ns ( 75.88 % ) " "Info: Total interconnect delay = 3.968 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { reset Controle:controle|estado[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.229 ns" { reset {} reset~combout {} Controle:controle|estado[2] {} } { 0.000ns 0.000ns 3.968ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Controle:controle|estado[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { reset Controle:controle|estado[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.229 ns" { reset {} reset~combout {} Controle:controle|estado[2] {} } { 0.000ns 0.000ns 3.968ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 14:09:30 2019 " "Info: Processing ended: Fri Oct 11 14:09:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
