{"top":"global._Top",
"namespaces":{
  "global":{
    "modules":{
      "ASSERT_ON_compile_guard":{
        "type":["Record",[
          ["port_0","BitIn"],
          ["port_1",["Named","coreir.clkIn"]],
          ["port_2",["Array",4,"BitIn"]]
        ]],
        "instances":{
          "ASSERT_ON_compile_guard_inline_verilog_inst_0":{
            "modref":"global.ASSERT_ON_compile_guard_inline_verilog_0"
          },
          "Register_inst0":{
            "modref":"global.Register_unq1"
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "const_3_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h3"]}
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bits_4_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_UInt_2_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "magma_UInt_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["magma_Bit_or_inst0.out","ASSERT_ON_compile_guard_inline_verilog_inst_0.__magma_inline_value_0"],
          ["self.port_0","Register_inst0.CE"],
          ["self.port_1","Register_inst0.CLK"],
          ["magma_UInt_2_add_inst0.out","Register_inst0.I"],
          ["magma_UInt_2_add_inst0.in0","Register_inst0.O"],
          ["magma_UInt_2_eq_inst0.in0","Register_inst0.O"],
          ["magma_UInt_2_add_inst0.in1","const_1_2.out"],
          ["magma_UInt_2_eq_inst0.in1","const_3_2.out"],
          ["magma_Bits_4_eq_inst0.in1","const_3_4.out"],
          ["magma_UInt_2_eq_inst0.out","magma_Bit_not_inst0.in"],
          ["magma_Bit_or_inst0.in0","magma_Bit_not_inst0.out"],
          ["magma_Bits_4_eq_inst0.out","magma_Bit_or_inst0.in1"],
          ["self.port_2","magma_Bits_4_eq_inst0.in0"]
        ]
      },
      "ASSERT_ON_compile_guard_inline_verilog_0":{
        "type":["Record",[
          ["__magma_inline_value_0","BitIn"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.__magma_inline_value_0","corebit_term_inst0.in"]
        ],
        "metadata":{"inline_verilog":{"connect_references":{"__magma_inline_value_0":"self.__magma_inline_value_0"},"str":"always @(*) begin\n\nassert ({__magma_inline_value_0});\nend\n"}}
      },
      "Mux2xUInt2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x2_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x2_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x2_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x2_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x2_inst0.out"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "reg_P4_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["self.CLK","reg_P4_inst0.clk"],
          ["self.I","reg_P4_inst0.in"],
          ["self.O","reg_P4_inst0.out"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CE","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xUInt2"
          },
          "reg_P2_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["reg_P2_inst0.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["reg_P2_inst0.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["self.CLK","reg_P2_inst0.clk"],
          ["self.O","reg_P2_inst0.out"]
        ]
      },
      "_Top":{
        "type":["Record",[
          ["I",["Record",[["valid","BitIn"],["data",["Array",4,"BitIn"]]]]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "ASSERT_ON_compile_guard":{
            "modref":"global.ASSERT_ON_compile_guard",
            "metadata":{"compile_guard":{"condition_str":"ASSERT_ON","type":"defined"}}
          },
          "Register_inst0":{
            "modref":"global.Register"
          }
        },
        "connections":[
          ["self.I.valid","ASSERT_ON_compile_guard.port_0"],
          ["self.CLK","ASSERT_ON_compile_guard.port_1"],
          ["Register_inst0.O","ASSERT_ON_compile_guard.port_2"],
          ["self.CLK","Register_inst0.CLK"],
          ["self.I.data","Register_inst0.I"],
          ["self.O","Register_inst0.O"]
        ]
      }
    }
  }
}
}
