{ Using PSTWRITER 17.2.0 d001Apr-24-2017 at 10:38:42 }

#1 WARNING(ORCAP-36038): "No_connect" property on Pin "U2.1" ignored for U2: SCHEMATIC1, PAGE1 (53.34, 78.74). Connecting pin to net "DIR".
#2 WARNING(ORCAP-36038): "No_connect" property on Pin "U2.2" ignored for U2: SCHEMATIC1, PAGE1 (53.34, 78.74). Connecting pin to net "N720596".
#3 WARNING(ORCAP-36038): "No_connect" property on Pin "J2.1" ignored for J2: SCHEMATIC1, PAGE1 (134.62, 109.22). Connecting pin to net "3V3".
#4 WARNING(ORCAP-36006): Part Name "CAPACITOR POL_CAP_SMD_SIZEF_470UF" is renamed to "CAPACITOR POL_CAP_SMD_SIZEF_470".
#5 WARNING(ORCAP-36006): Part Name "CAPACITOR POL_TANTALUM_7343_100UF" is renamed to "CAPACITOR POL_TANTALUM_7343_100".
#6 WARNING(ORCAP-36006): Part Name "DC-JACK_0_DC_JACK_25_DIP_POWER IN" is renamed to "DC-JACK_0_DC_JACK_25_DIP_POWER".
#7 WARNING(ORCAP-36006): Part Name "74HC126_SOIC14_SOIC14_74HC126_SOIC14" is renamed to "74HC126_SOIC14_SOIC14_74HC126_S".
INFO(ORCAP-36080): Scanning netlist files ...

Loading... C:\DATA\GIT\CADENCE\MODULES\RPI_DYNAMIXEL\allegro/pstchip.dat

Loading... C:\DATA\GIT\CADENCE\MODULES\RPI_DYNAMIXEL\allegro/pstchip.dat

Loading... C:\DATA\GIT\CADENCE\MODULES\RPI_DYNAMIXEL\allegro/pstxprt.dat

Loading... C:\DATA\GIT\CADENCE\MODULES\RPI_DYNAMIXEL\allegro/pstxnet.dat
packaging the design view...