digraph logic33C65AC028934DC0 {
graph [label="logic33C65AC028934DC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic33C65AC028934DC0_p_667_in [label="p_667_in", shape=invhouse, color="#e4f1b2"];
logic33C65AC028934DC0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic33C65AC028934DC0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic33C65AC028934DC0_p_677_out [label="p_677_out", shape=invhouse, color="#e4f1b2"];
logic33C65AC028934DC0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic33C65AC028934DC0_p_5_in674_in [label="p_5_in674_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic33C65AC028934DC0_p_83_out [label="p_83_out", shape=house, color="#e4f1b2"];
}
N_16C4DE50 [label="N_16C4DE50\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out ]\n\n#0:1\n", color="#bbebff"];
N_16C4E030 [label="N_16C4E030\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_675_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_675_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_16C4DFE0 [label="N_16C4DFE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_673_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_673_in ]\n\n#0:1\n", color="#bbebff"];
N_16C4DF90 [label="N_16C4DF90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_671_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_671_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_16C4E120 [label="N_16C4E120\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_668_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_668_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_16C4E0D0 [label="N_16C4E0D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_666_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_666_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_16C4E080 [label="N_16C4E080\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_665_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_665_in ]\n\n#0:1\n", color="#bbebff"];
N_16C4E030 -> N_16C4DE50 [label="1", taillabel=<out[p_675_out]>, headlabel=<A>, headlabel=<#0:1>];
N_16C4DFE0 -> N_16C4E030 [label="1", taillabel=<out[p_673_in]>, headlabel=<B>, headlabel=<#0:1>];
N_16C4DF90 -> N_16C4DE50 [label="1", taillabel=<out[p_671_out]>, headlabel=<B>, headlabel=<#0:1>];
N_16C4E0D0 -> N_16C4DF90 [label="1", taillabel=<out[p_672_in]>, headlabel=<A>, headlabel=<#0:1>];
N_16C4E120 -> N_16C4DE50 [label="1", taillabel=<out[p_668_out]>, headlabel=<P_1D729900>, headlabel=<#0:1>];
N_16C4E0D0 -> N_16C4E030 [label="1", taillabel=<out[p_672_in]>, headlabel=<P_1D727170>, headlabel=<#0:1>];
N_16C4E080 -> N_16C4E0D0 [label="1", taillabel=<out[p_665_in]>, headlabel=<B>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_667_in -> N_16C4E120 [label="1", taillabel=<p_667_in>, headlabel=<B>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_667_in -> N_16C4E080 [label="1", taillabel=<p_667_in>, headlabel=<in>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_13_in -> N_16C4E0D0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_0_in -> N_16C4E120 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_677_out -> N_16C4DFE0 [label="1", taillabel=<p_677_out>, headlabel=<in>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_677_out -> N_16C4DF90 [label="1", taillabel=<p_677_out>, headlabel=<B>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_23_in -> N_16C4E030 [label="1", taillabel=<p_23_in>, headlabel=<P_1D727680>, headlabel=<#0:1>];
logic33C65AC028934DC0_p_5_in674_in -> N_16C4E030 [label="1", taillabel=<p_5_in674_in>, headlabel=<A>, headlabel=<#0:1>];
N_16C4DE50 -> logic33C65AC028934DC0_p_83_out [label="1", taillabel=<out[p_83_out]>, headlabel=<p_83_out>, headlabel=<#0:1>];
}
