# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "D:/vivado/vivadofile/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_3  "../../../ip.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../ip.srcs/sources_1/ip/ram/sim/ram.v"
verilog xil_defaultlib  "../../../../../../ram/control.v"
verilog xil_defaultlib  "../../../../../../ram/regfile.v"
verilog xil_defaultlib  "../../../../../../ram/alu.v"
verilog xil_defaultlib  "../../../../../../ram/top.v"
verilog xil_defaultlib  "../../../../../../ram/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
