entity divider_control is
   port (
      clk         : in      bit;
      reset       : in      bit;
      start       : in      bit;
      neg_p_p     : in      bit;
      neg_p_r     : in      bit;
      ready       : out     bit;
      end_op      : out     bit;
      load_op     : out     bit;
      shift_a     : out     bit;
      shift_p_poz : out     bit;
      shift_p_neg : out     bit;
      sub_p_b     : out     bit;
      add_p_b     : out     bit;
      add_final   : out     bit;
      vdd         : in      bit;
      vss         : in      bit
 );
end divider_control;

architecture structural of divider_control is
Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component one_x0
   port (
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal count              : bit_vector( 31 downto 0);
signal curenta            : bit_vector( 3 downto 0);
signal not_count          : bit_vector( 31 downto 1);
signal not_curenta        : bit_vector( 3 downto 0);
signal not_rtlcarry_0     : bit_vector( 30 downto 1);
signal rtlcarry_0         : bit_vector( 30 downto 1);
signal zero_sig           : bit;
signal xr2_x1_sig         : bit;
signal xr2_x1_9_sig       : bit;
signal xr2_x1_8_sig       : bit;
signal xr2_x1_7_sig       : bit;
signal xr2_x1_6_sig       : bit;
signal xr2_x1_5_sig       : bit;
signal xr2_x1_4_sig       : bit;
signal xr2_x1_3_sig       : bit;
signal xr2_x1_32_sig      : bit;
signal xr2_x1_31_sig      : bit;
signal xr2_x1_30_sig      : bit;
signal xr2_x1_2_sig       : bit;
signal xr2_x1_29_sig      : bit;
signal xr2_x1_28_sig      : bit;
signal xr2_x1_27_sig      : bit;
signal xr2_x1_26_sig      : bit;
signal xr2_x1_25_sig      : bit;
signal xr2_x1_24_sig      : bit;
signal xr2_x1_23_sig      : bit;
signal xr2_x1_22_sig      : bit;
signal xr2_x1_21_sig      : bit;
signal xr2_x1_20_sig      : bit;
signal xr2_x1_19_sig      : bit;
signal xr2_x1_18_sig      : bit;
signal xr2_x1_17_sig      : bit;
signal xr2_x1_16_sig      : bit;
signal xr2_x1_15_sig      : bit;
signal xr2_x1_14_sig      : bit;
signal xr2_x1_13_sig      : bit;
signal xr2_x1_12_sig      : bit;
signal xr2_x1_11_sig      : bit;
signal xr2_x1_10_sig      : bit;
signal valid              : bit;
signal one_sig            : bit;
signal on12_x1_sig        : bit;
signal on12_x1_3_sig      : bit;
signal on12_x1_2_sig      : bit;
signal oa2ao222_x2_sig    : bit;
signal oa22_x2_sig        : bit;
signal oa22_x2_9_sig      : bit;
signal oa22_x2_8_sig      : bit;
signal oa22_x2_7_sig      : bit;
signal oa22_x2_6_sig      : bit;
signal oa22_x2_5_sig      : bit;
signal oa22_x2_4_sig      : bit;
signal oa22_x2_3_sig      : bit;
signal oa22_x2_33_sig     : bit;
signal oa22_x2_32_sig     : bit;
signal oa22_x2_31_sig     : bit;
signal oa22_x2_30_sig     : bit;
signal oa22_x2_2_sig      : bit;
signal oa22_x2_29_sig     : bit;
signal oa22_x2_28_sig     : bit;
signal oa22_x2_27_sig     : bit;
signal oa22_x2_26_sig     : bit;
signal oa22_x2_25_sig     : bit;
signal oa22_x2_24_sig     : bit;
signal oa22_x2_23_sig     : bit;
signal oa22_x2_22_sig     : bit;
signal oa22_x2_21_sig     : bit;
signal oa22_x2_20_sig     : bit;
signal oa22_x2_19_sig     : bit;
signal oa22_x2_18_sig     : bit;
signal oa22_x2_17_sig     : bit;
signal oa22_x2_16_sig     : bit;
signal oa22_x2_15_sig     : bit;
signal oa22_x2_14_sig     : bit;
signal oa22_x2_13_sig     : bit;
signal oa22_x2_12_sig     : bit;
signal oa22_x2_11_sig     : bit;
signal oa22_x2_10_sig     : bit;
signal o4_x2_sig          : bit;
signal o4_x2_5_sig        : bit;
signal o4_x2_4_sig        : bit;
signal o4_x2_3_sig        : bit;
signal o4_x2_2_sig        : bit;
signal o3_x2_sig          : bit;
signal o3_x2_4_sig        : bit;
signal o3_x2_3_sig        : bit;
signal o3_x2_2_sig        : bit;
signal o2_x2_sig          : bit;
signal o2_x2_7_sig        : bit;
signal o2_x2_6_sig        : bit;
signal o2_x2_5_sig        : bit;
signal o2_x2_4_sig        : bit;
signal o2_x2_3_sig        : bit;
signal o2_x2_2_sig        : bit;
signal not_rtldef_23      : bit;
signal not_rtldef_22      : bit;
signal not_rtldef_21      : bit;
signal not_rtldef_20      : bit;
signal not_rtldef_19      : bit;
signal not_rtldef_17      : bit;
signal not_reset          : bit;
signal not_neg_p_r        : bit;
signal not_neg_p_p        : bit;
signal not_clc_def_16     : bit;
signal noa2ao222_x1_sig   : bit;
signal noa2ao222_x1_2_sig : bit;
signal noa22_x1_sig       : bit;
signal noa22_x1_9_sig     : bit;
signal noa22_x1_8_sig     : bit;
signal noa22_x1_7_sig     : bit;
signal noa22_x1_6_sig     : bit;
signal noa22_x1_5_sig     : bit;
signal noa22_x1_4_sig     : bit;
signal noa22_x1_3_sig     : bit;
signal noa22_x1_30_sig    : bit;
signal noa22_x1_2_sig     : bit;
signal noa22_x1_29_sig    : bit;
signal noa22_x1_28_sig    : bit;
signal noa22_x1_27_sig    : bit;
signal noa22_x1_26_sig    : bit;
signal noa22_x1_25_sig    : bit;
signal noa22_x1_24_sig    : bit;
signal noa22_x1_23_sig    : bit;
signal noa22_x1_22_sig    : bit;
signal noa22_x1_21_sig    : bit;
signal noa22_x1_20_sig    : bit;
signal noa22_x1_19_sig    : bit;
signal noa22_x1_18_sig    : bit;
signal noa22_x1_17_sig    : bit;
signal noa22_x1_16_sig    : bit;
signal noa22_x1_15_sig    : bit;
signal noa22_x1_14_sig    : bit;
signal noa22_x1_13_sig    : bit;
signal noa22_x1_12_sig    : bit;
signal noa22_x1_11_sig    : bit;
signal noa22_x1_10_sig    : bit;
signal no4_x1_sig         : bit;
signal no4_x1_9_sig       : bit;
signal no4_x1_8_sig       : bit;
signal no4_x1_7_sig       : bit;
signal no4_x1_6_sig       : bit;
signal no4_x1_66_sig      : bit;
signal no4_x1_65_sig      : bit;
signal no4_x1_64_sig      : bit;
signal no4_x1_63_sig      : bit;
signal no4_x1_62_sig      : bit;
signal no4_x1_61_sig      : bit;
signal no4_x1_60_sig      : bit;
signal no4_x1_5_sig       : bit;
signal no4_x1_59_sig      : bit;
signal no4_x1_58_sig      : bit;
signal no4_x1_57_sig      : bit;
signal no4_x1_56_sig      : bit;
signal no4_x1_55_sig      : bit;
signal no4_x1_54_sig      : bit;
signal no4_x1_53_sig      : bit;
signal no4_x1_52_sig      : bit;
signal no4_x1_51_sig      : bit;
signal no4_x1_50_sig      : bit;
signal no4_x1_4_sig       : bit;
signal no4_x1_49_sig      : bit;
signal no4_x1_48_sig      : bit;
signal no4_x1_47_sig      : bit;
signal no4_x1_46_sig      : bit;
signal no4_x1_45_sig      : bit;
signal no4_x1_44_sig      : bit;
signal no4_x1_43_sig      : bit;
signal no4_x1_42_sig      : bit;
signal no4_x1_41_sig      : bit;
signal no4_x1_40_sig      : bit;
signal no4_x1_3_sig       : bit;
signal no4_x1_39_sig      : bit;
signal no4_x1_38_sig      : bit;
signal no4_x1_37_sig      : bit;
signal no4_x1_36_sig      : bit;
signal no4_x1_35_sig      : bit;
signal no4_x1_34_sig      : bit;
signal no4_x1_33_sig      : bit;
signal no4_x1_32_sig      : bit;
signal no4_x1_31_sig      : bit;
signal no4_x1_30_sig      : bit;
signal no4_x1_2_sig       : bit;
signal no4_x1_29_sig      : bit;
signal no4_x1_28_sig      : bit;
signal no4_x1_27_sig      : bit;
signal no4_x1_26_sig      : bit;
signal no4_x1_25_sig      : bit;
signal no4_x1_24_sig      : bit;
signal no4_x1_23_sig      : bit;
signal no4_x1_22_sig      : bit;
signal no4_x1_21_sig      : bit;
signal no4_x1_20_sig      : bit;
signal no4_x1_19_sig      : bit;
signal no4_x1_18_sig      : bit;
signal no4_x1_17_sig      : bit;
signal no4_x1_16_sig      : bit;
signal no4_x1_15_sig      : bit;
signal no4_x1_14_sig      : bit;
signal no4_x1_13_sig      : bit;
signal no4_x1_12_sig      : bit;
signal no4_x1_11_sig      : bit;
signal no4_x1_10_sig      : bit;
signal no3_x1_sig         : bit;
signal no3_x1_9_sig       : bit;
signal no3_x1_8_sig       : bit;
signal no3_x1_7_sig       : bit;
signal no3_x1_6_sig       : bit;
signal no3_x1_5_sig       : bit;
signal no3_x1_4_sig       : bit;
signal no3_x1_3_sig       : bit;
signal no3_x1_2_sig       : bit;
signal no3_x1_11_sig      : bit;
signal no3_x1_10_sig      : bit;
signal no2_x1_sig         : bit;
signal no2_x1_2_sig       : bit;
signal nao22_x1_sig       : bit;
signal nao22_x1_9_sig     : bit;
signal nao22_x1_8_sig     : bit;
signal nao22_x1_7_sig     : bit;
signal nao22_x1_6_sig     : bit;
signal nao22_x1_5_sig     : bit;
signal nao22_x1_4_sig     : bit;
signal nao22_x1_3_sig     : bit;
signal nao22_x1_35_sig    : bit;
signal nao22_x1_34_sig    : bit;
signal nao22_x1_33_sig    : bit;
signal nao22_x1_32_sig    : bit;
signal nao22_x1_31_sig    : bit;
signal nao22_x1_30_sig    : bit;
signal nao22_x1_2_sig     : bit;
signal nao22_x1_29_sig    : bit;
signal nao22_x1_28_sig    : bit;
signal nao22_x1_27_sig    : bit;
signal nao22_x1_26_sig    : bit;
signal nao22_x1_25_sig    : bit;
signal nao22_x1_24_sig    : bit;
signal nao22_x1_23_sig    : bit;
signal nao22_x1_22_sig    : bit;
signal nao22_x1_21_sig    : bit;
signal nao22_x1_20_sig    : bit;
signal nao22_x1_19_sig    : bit;
signal nao22_x1_18_sig    : bit;
signal nao22_x1_17_sig    : bit;
signal nao22_x1_16_sig    : bit;
signal nao22_x1_15_sig    : bit;
signal nao22_x1_14_sig    : bit;
signal nao22_x1_13_sig    : bit;
signal nao22_x1_12_sig    : bit;
signal nao22_x1_11_sig    : bit;
signal nao22_x1_10_sig    : bit;
signal na4_x1_sig         : bit;
signal na4_x1_4_sig       : bit;
signal na4_x1_3_sig       : bit;
signal na4_x1_2_sig       : bit;
signal na3_x1_sig         : bit;
signal na3_x1_3_sig       : bit;
signal na3_x1_2_sig       : bit;
signal na2_x1_sig         : bit;
signal na2_x1_9_sig       : bit;
signal na2_x1_8_sig       : bit;
signal na2_x1_7_sig       : bit;
signal na2_x1_6_sig       : bit;
signal na2_x1_5_sig       : bit;
signal na2_x1_4_sig       : bit;
signal na2_x1_3_sig       : bit;
signal na2_x1_34_sig      : bit;
signal na2_x1_33_sig      : bit;
signal na2_x1_32_sig      : bit;
signal na2_x1_31_sig      : bit;
signal na2_x1_30_sig      : bit;
signal na2_x1_2_sig       : bit;
signal na2_x1_29_sig      : bit;
signal na2_x1_28_sig      : bit;
signal na2_x1_27_sig      : bit;
signal na2_x1_26_sig      : bit;
signal na2_x1_25_sig      : bit;
signal na2_x1_24_sig      : bit;
signal na2_x1_23_sig      : bit;
signal na2_x1_22_sig      : bit;
signal na2_x1_21_sig      : bit;
signal na2_x1_20_sig      : bit;
signal na2_x1_19_sig      : bit;
signal na2_x1_18_sig      : bit;
signal na2_x1_17_sig      : bit;
signal na2_x1_16_sig      : bit;
signal na2_x1_15_sig      : bit;
signal na2_x1_14_sig      : bit;
signal na2_x1_13_sig      : bit;
signal na2_x1_12_sig      : bit;
signal na2_x1_11_sig      : bit;
signal na2_x1_10_sig      : bit;
signal clc_def_16         : bit;
signal ao22_x2_sig        : bit;
signal an12_x1_sig        : bit;
signal a4_x2_sig          : bit;
signal a4_x2_9_sig        : bit;
signal a4_x2_8_sig        : bit;
signal a4_x2_7_sig        : bit;
signal a4_x2_6_sig        : bit;
signal a4_x2_5_sig        : bit;
signal a4_x2_4_sig        : bit;
signal a4_x2_3_sig        : bit;
signal a4_x2_34_sig       : bit;
signal a4_x2_33_sig       : bit;
signal a4_x2_32_sig       : bit;
signal a4_x2_31_sig       : bit;
signal a4_x2_30_sig       : bit;
signal a4_x2_2_sig        : bit;
signal a4_x2_29_sig       : bit;
signal a4_x2_28_sig       : bit;
signal a4_x2_27_sig       : bit;
signal a4_x2_26_sig       : bit;
signal a4_x2_25_sig       : bit;
signal a4_x2_24_sig       : bit;
signal a4_x2_23_sig       : bit;
signal a4_x2_22_sig       : bit;
signal a4_x2_21_sig       : bit;
signal a4_x2_20_sig       : bit;
signal a4_x2_19_sig       : bit;
signal a4_x2_18_sig       : bit;
signal a4_x2_17_sig       : bit;
signal a4_x2_16_sig       : bit;
signal a4_x2_15_sig       : bit;
signal a4_x2_14_sig       : bit;
signal a4_x2_13_sig       : bit;
signal a4_x2_12_sig       : bit;
signal a4_x2_11_sig       : bit;
signal a4_x2_10_sig       : bit;
signal a3_x2_sig          : bit;
signal a3_x2_9_sig        : bit;
signal a3_x2_8_sig        : bit;
signal a3_x2_7_sig        : bit;
signal a3_x2_6_sig        : bit;
signal a3_x2_5_sig        : bit;
signal a3_x2_4_sig        : bit;
signal a3_x2_3_sig        : bit;
signal a3_x2_30_sig       : bit;
signal a3_x2_2_sig        : bit;
signal a3_x2_29_sig       : bit;
signal a3_x2_28_sig       : bit;
signal a3_x2_27_sig       : bit;
signal a3_x2_26_sig       : bit;
signal a3_x2_25_sig       : bit;
signal a3_x2_24_sig       : bit;
signal a3_x2_23_sig       : bit;
signal a3_x2_22_sig       : bit;
signal a3_x2_21_sig       : bit;
signal a3_x2_20_sig       : bit;
signal a3_x2_19_sig       : bit;
signal a3_x2_18_sig       : bit;
signal a3_x2_17_sig       : bit;
signal a3_x2_16_sig       : bit;
signal a3_x2_15_sig       : bit;
signal a3_x2_14_sig       : bit;
signal a3_x2_13_sig       : bit;
signal a3_x2_12_sig       : bit;
signal a3_x2_11_sig       : bit;
signal a3_x2_10_sig       : bit;
signal a2_x2_sig          : bit;
signal a2_x2_9_sig        : bit;
signal a2_x2_8_sig        : bit;
signal a2_x2_7_sig        : bit;
signal a2_x2_6_sig        : bit;
signal a2_x2_5_sig        : bit;
signal a2_x2_4_sig        : bit;
signal a2_x2_3_sig        : bit;
signal a2_x2_30_sig       : bit;
signal a2_x2_2_sig        : bit;
signal a2_x2_29_sig       : bit;
signal a2_x2_28_sig       : bit;
signal a2_x2_27_sig       : bit;
signal a2_x2_26_sig       : bit;
signal a2_x2_25_sig       : bit;
signal a2_x2_24_sig       : bit;
signal a2_x2_23_sig       : bit;
signal a2_x2_22_sig       : bit;
signal a2_x2_21_sig       : bit;
signal a2_x2_20_sig       : bit;
signal a2_x2_19_sig       : bit;
signal a2_x2_18_sig       : bit;
signal a2_x2_17_sig       : bit;
signal a2_x2_16_sig       : bit;
signal a2_x2_15_sig       : bit;
signal a2_x2_14_sig       : bit;
signal a2_x2_13_sig       : bit;
signal a2_x2_12_sig       : bit;
signal a2_x2_11_sig       : bit;
signal a2_x2_10_sig       : bit;

begin

not_rtldef_22_ins : o4_x2
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_curenta(1),
      q   => not_rtldef_22,
      vdd => vdd,
      vss => vss
   );

not_rtldef_21_ins : o4_x2
   port map (
      i0  => curenta(3),
      i1  => curenta(0),
      i2  => curenta(1),
      i3  => not_curenta(2),
      q   => not_rtldef_21,
      vdd => vdd,
      vss => vss
   );

not_rtldef_20_ins : o4_x2
   port map (
      i0  => curenta(3),
      i1  => not_curenta(2),
      i2  => curenta(1),
      i3  => not_curenta(0),
      q   => not_rtldef_20,
      vdd => vdd,
      vss => vss
   );

not_clc_def_16_ins : inv_x2
   port map (
      i   => clc_def_16,
      nq  => not_clc_def_16,
      vdd => vdd,
      vss => vss
   );

not_rtldef_19_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => not_curenta(3),
      q   => not_rtldef_19,
      vdd => vdd,
      vss => vss
   );

not_rtldef_17_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => curenta(2),
      i2  => curenta(3),
      i3  => not_curenta(1),
      q   => not_rtldef_17,
      vdd => vdd,
      vss => vss
   );

not_rtldef_23_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_curenta(1),
      q   => not_rtldef_23,
      vdd => vdd,
      vss => vss
   );

not_count_31_ins : inv_x2
   port map (
      i   => count(31),
      nq  => not_count(31),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_30_ins : inv_x2
   port map (
      i   => rtlcarry_0(30),
      nq  => not_rtlcarry_0(30),
      vdd => vdd,
      vss => vss
   );

not_count_30_ins : inv_x2
   port map (
      i   => count(30),
      nq  => not_count(30),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_29_ins : inv_x2
   port map (
      i   => rtlcarry_0(29),
      nq  => not_rtlcarry_0(29),
      vdd => vdd,
      vss => vss
   );

not_count_29_ins : inv_x2
   port map (
      i   => count(29),
      nq  => not_count(29),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_28_ins : inv_x2
   port map (
      i   => rtlcarry_0(28),
      nq  => not_rtlcarry_0(28),
      vdd => vdd,
      vss => vss
   );

not_count_28_ins : inv_x2
   port map (
      i   => count(28),
      nq  => not_count(28),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_27_ins : inv_x2
   port map (
      i   => rtlcarry_0(27),
      nq  => not_rtlcarry_0(27),
      vdd => vdd,
      vss => vss
   );

not_count_27_ins : inv_x2
   port map (
      i   => count(27),
      nq  => not_count(27),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_26_ins : inv_x2
   port map (
      i   => rtlcarry_0(26),
      nq  => not_rtlcarry_0(26),
      vdd => vdd,
      vss => vss
   );

not_count_26_ins : inv_x2
   port map (
      i   => count(26),
      nq  => not_count(26),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_25_ins : inv_x2
   port map (
      i   => rtlcarry_0(25),
      nq  => not_rtlcarry_0(25),
      vdd => vdd,
      vss => vss
   );

not_count_25_ins : inv_x2
   port map (
      i   => count(25),
      nq  => not_count(25),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_24_ins : inv_x2
   port map (
      i   => rtlcarry_0(24),
      nq  => not_rtlcarry_0(24),
      vdd => vdd,
      vss => vss
   );

not_count_24_ins : inv_x2
   port map (
      i   => count(24),
      nq  => not_count(24),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_23_ins : inv_x2
   port map (
      i   => rtlcarry_0(23),
      nq  => not_rtlcarry_0(23),
      vdd => vdd,
      vss => vss
   );

not_count_23_ins : inv_x2
   port map (
      i   => count(23),
      nq  => not_count(23),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_22_ins : inv_x2
   port map (
      i   => rtlcarry_0(22),
      nq  => not_rtlcarry_0(22),
      vdd => vdd,
      vss => vss
   );

not_count_22_ins : inv_x2
   port map (
      i   => count(22),
      nq  => not_count(22),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_21_ins : inv_x2
   port map (
      i   => rtlcarry_0(21),
      nq  => not_rtlcarry_0(21),
      vdd => vdd,
      vss => vss
   );

not_count_21_ins : inv_x2
   port map (
      i   => count(21),
      nq  => not_count(21),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_20_ins : inv_x2
   port map (
      i   => rtlcarry_0(20),
      nq  => not_rtlcarry_0(20),
      vdd => vdd,
      vss => vss
   );

not_count_20_ins : inv_x2
   port map (
      i   => count(20),
      nq  => not_count(20),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_19_ins : inv_x2
   port map (
      i   => rtlcarry_0(19),
      nq  => not_rtlcarry_0(19),
      vdd => vdd,
      vss => vss
   );

not_count_19_ins : inv_x2
   port map (
      i   => count(19),
      nq  => not_count(19),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_18_ins : inv_x2
   port map (
      i   => rtlcarry_0(18),
      nq  => not_rtlcarry_0(18),
      vdd => vdd,
      vss => vss
   );

not_count_18_ins : inv_x2
   port map (
      i   => count(18),
      nq  => not_count(18),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_17_ins : inv_x2
   port map (
      i   => rtlcarry_0(17),
      nq  => not_rtlcarry_0(17),
      vdd => vdd,
      vss => vss
   );

not_count_17_ins : inv_x2
   port map (
      i   => count(17),
      nq  => not_count(17),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_16_ins : inv_x2
   port map (
      i   => rtlcarry_0(16),
      nq  => not_rtlcarry_0(16),
      vdd => vdd,
      vss => vss
   );

not_count_16_ins : inv_x2
   port map (
      i   => count(16),
      nq  => not_count(16),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_15_ins : inv_x2
   port map (
      i   => rtlcarry_0(15),
      nq  => not_rtlcarry_0(15),
      vdd => vdd,
      vss => vss
   );

not_count_15_ins : inv_x2
   port map (
      i   => count(15),
      nq  => not_count(15),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_14_ins : inv_x2
   port map (
      i   => rtlcarry_0(14),
      nq  => not_rtlcarry_0(14),
      vdd => vdd,
      vss => vss
   );

not_count_14_ins : inv_x2
   port map (
      i   => count(14),
      nq  => not_count(14),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_13_ins : inv_x2
   port map (
      i   => rtlcarry_0(13),
      nq  => not_rtlcarry_0(13),
      vdd => vdd,
      vss => vss
   );

not_count_13_ins : inv_x2
   port map (
      i   => count(13),
      nq  => not_count(13),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_12_ins : inv_x2
   port map (
      i   => rtlcarry_0(12),
      nq  => not_rtlcarry_0(12),
      vdd => vdd,
      vss => vss
   );

not_count_12_ins : inv_x2
   port map (
      i   => count(12),
      nq  => not_count(12),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_11_ins : inv_x2
   port map (
      i   => rtlcarry_0(11),
      nq  => not_rtlcarry_0(11),
      vdd => vdd,
      vss => vss
   );

not_count_11_ins : inv_x2
   port map (
      i   => count(11),
      nq  => not_count(11),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_10_ins : inv_x2
   port map (
      i   => rtlcarry_0(10),
      nq  => not_rtlcarry_0(10),
      vdd => vdd,
      vss => vss
   );

not_count_10_ins : inv_x2
   port map (
      i   => count(10),
      nq  => not_count(10),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_9_ins : inv_x2
   port map (
      i   => rtlcarry_0(9),
      nq  => not_rtlcarry_0(9),
      vdd => vdd,
      vss => vss
   );

not_count_9_ins : inv_x2
   port map (
      i   => count(9),
      nq  => not_count(9),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_8_ins : inv_x2
   port map (
      i   => rtlcarry_0(8),
      nq  => not_rtlcarry_0(8),
      vdd => vdd,
      vss => vss
   );

not_count_8_ins : inv_x2
   port map (
      i   => count(8),
      nq  => not_count(8),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_7_ins : inv_x2
   port map (
      i   => rtlcarry_0(7),
      nq  => not_rtlcarry_0(7),
      vdd => vdd,
      vss => vss
   );

not_count_7_ins : inv_x2
   port map (
      i   => count(7),
      nq  => not_count(7),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_6_ins : inv_x2
   port map (
      i   => rtlcarry_0(6),
      nq  => not_rtlcarry_0(6),
      vdd => vdd,
      vss => vss
   );

not_count_6_ins : inv_x2
   port map (
      i   => count(6),
      nq  => not_count(6),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_5_ins : inv_x2
   port map (
      i   => rtlcarry_0(5),
      nq  => not_rtlcarry_0(5),
      vdd => vdd,
      vss => vss
   );

not_count_5_ins : inv_x2
   port map (
      i   => count(5),
      nq  => not_count(5),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_4_ins : inv_x2
   port map (
      i   => rtlcarry_0(4),
      nq  => not_rtlcarry_0(4),
      vdd => vdd,
      vss => vss
   );

not_count_4_ins : inv_x2
   port map (
      i   => count(4),
      nq  => not_count(4),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_3_ins : inv_x2
   port map (
      i   => rtlcarry_0(3),
      nq  => not_rtlcarry_0(3),
      vdd => vdd,
      vss => vss
   );

not_count_3_ins : inv_x2
   port map (
      i   => count(3),
      nq  => not_count(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_2_ins : inv_x2
   port map (
      i   => rtlcarry_0(2),
      nq  => not_rtlcarry_0(2),
      vdd => vdd,
      vss => vss
   );

not_count_2_ins : inv_x2
   port map (
      i   => count(2),
      nq  => not_count(2),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_1_ins : inv_x2
   port map (
      i   => rtlcarry_0(1),
      nq  => not_rtlcarry_0(1),
      vdd => vdd,
      vss => vss
   );

not_count_1_ins : inv_x2
   port map (
      i   => count(1),
      nq  => not_count(1),
      vdd => vdd,
      vss => vss
   );

not_curenta_3_ins : inv_x2
   port map (
      i   => curenta(3),
      nq  => not_curenta(3),
      vdd => vdd,
      vss => vss
   );

not_curenta_1_ins : inv_x2
   port map (
      i   => curenta(1),
      nq  => not_curenta(1),
      vdd => vdd,
      vss => vss
   );

not_curenta_2_ins : inv_x2
   port map (
      i   => curenta(2),
      nq  => not_curenta(2),
      vdd => vdd,
      vss => vss
   );

not_curenta_0_ins : inv_x2
   port map (
      i   => curenta(0),
      nq  => not_curenta(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

not_neg_p_p_ins : inv_x2
   port map (
      i   => neg_p_p,
      nq  => not_neg_p_p,
      vdd => vdd,
      vss => vss
   );

not_neg_p_r_ins : inv_x2
   port map (
      i   => neg_p_r,
      nq  => not_neg_p_r,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => count(18),
      i1  => count(19),
      i2  => count(17),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => count(12),
      i1  => count(13),
      i2  => count(11),
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => count(15),
      i1  => count(16),
      i2  => count(14),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => no3_x1_3_sig,
      i1  => no3_x1_2_sig,
      i2  => no3_x1_sig,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => count(9),
      i1  => count(10),
      i2  => count(8),
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => count(6),
      i1  => count(7),
      i2  => count(5),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => count(3),
      i1  => count(4),
      i2  => count(2),
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => no3_x1_6_sig,
      i1  => not_count(1),
      i2  => no3_x1_5_sig,
      i3  => no3_x1_4_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_count(30),
      i1  => not_count(31),
      i2  => count(0),
      i3  => not_count(29),
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => count(27),
      i1  => count(28),
      i2  => count(26),
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => count(21),
      i1  => count(22),
      i2  => count(20),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => count(24),
      i1  => count(25),
      i2  => count(23),
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => no3_x1_9_sig,
      i1  => no3_x1_8_sig,
      i2  => no3_x1_7_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

clc_def_16_ins : no4_x1
   port map (
      i0  => na3_x1_2_sig,
      i1  => na4_x1_2_sig,
      i2  => na4_x1_sig,
      i3  => na3_x1_sig,
      nq  => clc_def_16,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_1_ins : an12_x1
   port map (
      i0  => zero_sig,
      i1  => count(0),
      q   => rtlcarry_0(1),
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(1),
      i1  => not_count(1),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_2_ins : nao22_x1
   port map (
      i0  => not_count(1),
      i1  => not_rtlcarry_0(1),
      i2  => a2_x2_sig,
      nq  => rtlcarry_0(2),
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(2),
      i1  => not_count(2),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_3_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(2),
      i1  => not_count(2),
      i2  => a2_x2_2_sig,
      nq  => rtlcarry_0(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(3),
      i1  => not_count(3),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_4_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(3),
      i1  => not_count(3),
      i2  => a2_x2_3_sig,
      nq  => rtlcarry_0(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(4),
      i1  => not_count(4),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_5_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(4),
      i1  => not_count(4),
      i2  => a2_x2_4_sig,
      nq  => rtlcarry_0(5),
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(5),
      i1  => not_count(5),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_6_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(5),
      i1  => not_count(5),
      i2  => a2_x2_5_sig,
      nq  => rtlcarry_0(6),
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(6),
      i1  => not_count(6),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_7_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(6),
      i1  => not_count(6),
      i2  => a2_x2_6_sig,
      nq  => rtlcarry_0(7),
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(7),
      i1  => not_count(7),
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_8_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(7),
      i1  => not_count(7),
      i2  => a2_x2_7_sig,
      nq  => rtlcarry_0(8),
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(8),
      i1  => not_count(8),
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_9_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(8),
      i1  => not_count(8),
      i2  => a2_x2_8_sig,
      nq  => rtlcarry_0(9),
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(9),
      i1  => not_count(9),
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_10_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(9),
      i1  => not_count(9),
      i2  => a2_x2_9_sig,
      nq  => rtlcarry_0(10),
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(10),
      i1  => not_count(10),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_11_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(10),
      i1  => not_count(10),
      i2  => a2_x2_10_sig,
      nq  => rtlcarry_0(11),
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(11),
      i1  => not_count(11),
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_12_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(11),
      i1  => not_count(11),
      i2  => a2_x2_11_sig,
      nq  => rtlcarry_0(12),
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(12),
      i1  => not_count(12),
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_13_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(12),
      i1  => not_count(12),
      i2  => a2_x2_12_sig,
      nq  => rtlcarry_0(13),
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(13),
      i1  => not_count(13),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_14_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(13),
      i1  => not_count(13),
      i2  => a2_x2_13_sig,
      nq  => rtlcarry_0(14),
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(14),
      i1  => not_count(14),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_15_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(14),
      i1  => not_count(14),
      i2  => a2_x2_14_sig,
      nq  => rtlcarry_0(15),
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(15),
      i1  => not_count(15),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_16_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(15),
      i1  => not_count(15),
      i2  => a2_x2_15_sig,
      nq  => rtlcarry_0(16),
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(16),
      i1  => not_count(16),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_17_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(16),
      i1  => not_count(16),
      i2  => a2_x2_16_sig,
      nq  => rtlcarry_0(17),
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(17),
      i1  => not_count(17),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_18_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(17),
      i1  => not_count(17),
      i2  => a2_x2_17_sig,
      nq  => rtlcarry_0(18),
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(18),
      i1  => not_count(18),
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_19_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(18),
      i1  => not_count(18),
      i2  => a2_x2_18_sig,
      nq  => rtlcarry_0(19),
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(19),
      i1  => not_count(19),
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_20_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(19),
      i1  => not_count(19),
      i2  => a2_x2_19_sig,
      nq  => rtlcarry_0(20),
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(20),
      i1  => not_count(20),
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_21_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(20),
      i1  => not_count(20),
      i2  => a2_x2_20_sig,
      nq  => rtlcarry_0(21),
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(21),
      i1  => not_count(21),
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_22_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(21),
      i1  => not_count(21),
      i2  => a2_x2_21_sig,
      nq  => rtlcarry_0(22),
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(22),
      i1  => not_count(22),
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_23_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(22),
      i1  => not_count(22),
      i2  => a2_x2_22_sig,
      nq  => rtlcarry_0(23),
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(23),
      i1  => not_count(23),
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_24_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(23),
      i1  => not_count(23),
      i2  => a2_x2_23_sig,
      nq  => rtlcarry_0(24),
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(24),
      i1  => not_count(24),
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_25_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(24),
      i1  => not_count(24),
      i2  => a2_x2_24_sig,
      nq  => rtlcarry_0(25),
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(25),
      i1  => not_count(25),
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_26_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(25),
      i1  => not_count(25),
      i2  => a2_x2_25_sig,
      nq  => rtlcarry_0(26),
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(26),
      i1  => not_count(26),
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_27_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(26),
      i1  => not_count(26),
      i2  => a2_x2_26_sig,
      nq  => rtlcarry_0(27),
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(27),
      i1  => not_count(27),
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_28_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(27),
      i1  => not_count(27),
      i2  => a2_x2_27_sig,
      nq  => rtlcarry_0(28),
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(28),
      i1  => not_count(28),
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_29_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(28),
      i1  => not_count(28),
      i2  => a2_x2_28_sig,
      nq  => rtlcarry_0(29),
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(29),
      i1  => not_count(29),
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_30_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(29),
      i1  => not_count(29),
      i2  => a2_x2_29_sig,
      nq  => rtlcarry_0(30),
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => not_curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => not_curenta(0),
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => count(0),
      i1  => one_sig,
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => reset,
      i1  => xr2_x1_sig,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => na2_x1_sig,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => no4_x1_sig,
      i1  => not_curenta(1),
      i2  => o4_x2_sig,
      i3  => curenta(1),
      i4  => count(0),
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => no4_x1_2_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => oa22_x2_sig,
      i1  => noa2ao222_x1_sig,
      i2  => reset,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

count_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_sig,
      q   => count(0),
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => not_curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => not_curenta(0),
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(1),
      i1  => not_count(1),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => reset,
      i1  => xr2_x1_2_sig,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => na2_x1_2_sig,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => no4_x1_3_sig,
      i1  => not_curenta(1),
      i2  => o4_x2_2_sig,
      i3  => curenta(1),
      i4  => count(1),
      nq  => noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => no4_x1_4_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => oa22_x2_2_sig,
      i1  => noa2ao222_x1_2_sig,
      i2  => reset,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

count_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_2_sig,
      q   => count(1),
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(2),
      i1  => not_count(2),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => a3_x2_sig,
      i1  => xr2_x1_3_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_5_sig,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => na2_x1_3_sig,
      i1  => count(2),
      i2  => a4_x2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => no4_x1_6_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => oa22_x2_3_sig,
      i1  => noa22_x1_sig,
      i2  => reset,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

count_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_3_sig,
      q   => count(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(3),
      i1  => not_count(3),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => a3_x2_2_sig,
      i1  => xr2_x1_4_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_7_sig,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => na2_x1_4_sig,
      i1  => count(3),
      i2  => a4_x2_2_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => no4_x1_8_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => oa22_x2_4_sig,
      i1  => noa22_x1_2_sig,
      i2  => reset,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

count_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_4_sig,
      q   => count(3),
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(4),
      i1  => not_count(4),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => a3_x2_3_sig,
      i1  => xr2_x1_5_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_9_sig,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => na2_x1_5_sig,
      i1  => count(4),
      i2  => a4_x2_3_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => no4_x1_10_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => oa22_x2_5_sig,
      i1  => noa22_x1_3_sig,
      i2  => reset,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

count_4_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_5_sig,
      q   => count(4),
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(5),
      i1  => not_count(5),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => a3_x2_4_sig,
      i1  => xr2_x1_6_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_11_sig,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => count(5),
      i2  => a4_x2_4_sig,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => no4_x1_12_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => oa22_x2_6_sig,
      i1  => noa22_x1_4_sig,
      i2  => reset,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

count_5_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_6_sig,
      q   => count(5),
      vdd => vdd,
      vss => vss
   );

xr2_x1_7_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(6),
      i1  => not_count(6),
      q   => xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => a3_x2_5_sig,
      i1  => xr2_x1_7_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_13_sig,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => na2_x1_7_sig,
      i1  => count(6),
      i2  => a4_x2_5_sig,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_14_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => no4_x1_14_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => oa22_x2_7_sig,
      i1  => noa22_x1_5_sig,
      i2  => reset,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

count_6_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_7_sig,
      q   => count(6),
      vdd => vdd,
      vss => vss
   );

xr2_x1_8_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(7),
      i1  => not_count(7),
      q   => xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => a3_x2_6_sig,
      i1  => xr2_x1_8_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_15_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_15_sig,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => na2_x1_8_sig,
      i1  => count(7),
      i2  => a4_x2_6_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_16_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => no4_x1_16_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => oa22_x2_8_sig,
      i1  => noa22_x1_6_sig,
      i2  => reset,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

count_7_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_8_sig,
      q   => count(7),
      vdd => vdd,
      vss => vss
   );

xr2_x1_9_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(8),
      i1  => not_count(8),
      q   => xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_7_ins : a4_x2
   port map (
      i0  => a3_x2_7_sig,
      i1  => xr2_x1_9_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_17_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_17_sig,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => na2_x1_9_sig,
      i1  => count(8),
      i2  => a4_x2_7_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_18_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => no4_x1_18_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => oa22_x2_9_sig,
      i1  => noa22_x1_7_sig,
      i2  => reset,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

count_8_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_9_sig,
      q   => count(8),
      vdd => vdd,
      vss => vss
   );

xr2_x1_10_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(9),
      i1  => not_count(9),
      q   => xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_8_ins : a4_x2
   port map (
      i0  => a3_x2_8_sig,
      i1  => xr2_x1_10_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_19_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_19_sig,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => na2_x1_10_sig,
      i1  => count(9),
      i2  => a4_x2_8_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_20_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => no4_x1_20_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => oa22_x2_10_sig,
      i1  => noa22_x1_8_sig,
      i2  => reset,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

count_9_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_10_sig,
      q   => count(9),
      vdd => vdd,
      vss => vss
   );

xr2_x1_11_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(10),
      i1  => not_count(10),
      q   => xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_9_ins : a4_x2
   port map (
      i0  => a3_x2_9_sig,
      i1  => xr2_x1_11_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_21_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_21_sig,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => na2_x1_11_sig,
      i1  => count(10),
      i2  => a4_x2_9_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_22_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => no4_x1_22_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => oa22_x2_11_sig,
      i1  => noa22_x1_9_sig,
      i2  => reset,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

count_10_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_11_sig,
      q   => count(10),
      vdd => vdd,
      vss => vss
   );

xr2_x1_12_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(11),
      i1  => not_count(11),
      q   => xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_10_ins : a4_x2
   port map (
      i0  => a3_x2_10_sig,
      i1  => xr2_x1_12_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_23_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_23_sig,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => na2_x1_12_sig,
      i1  => count(11),
      i2  => a4_x2_10_sig,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_24_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => no4_x1_24_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => oa22_x2_12_sig,
      i1  => noa22_x1_10_sig,
      i2  => reset,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

count_11_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_12_sig,
      q   => count(11),
      vdd => vdd,
      vss => vss
   );

xr2_x1_13_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(12),
      i1  => not_count(12),
      q   => xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_11_ins : a4_x2
   port map (
      i0  => a3_x2_11_sig,
      i1  => xr2_x1_13_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_25_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_25_sig,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => na2_x1_13_sig,
      i1  => count(12),
      i2  => a4_x2_11_sig,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_26_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => no4_x1_26_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => oa22_x2_13_sig,
      i1  => noa22_x1_11_sig,
      i2  => reset,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

count_12_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_13_sig,
      q   => count(12),
      vdd => vdd,
      vss => vss
   );

xr2_x1_14_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(13),
      i1  => not_count(13),
      q   => xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_12_ins : a4_x2
   port map (
      i0  => a3_x2_12_sig,
      i1  => xr2_x1_14_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_27_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_27_sig,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => na2_x1_14_sig,
      i1  => count(13),
      i2  => a4_x2_12_sig,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_28_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => no4_x1_28_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => oa22_x2_14_sig,
      i1  => noa22_x1_12_sig,
      i2  => reset,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

count_13_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_14_sig,
      q   => count(13),
      vdd => vdd,
      vss => vss
   );

xr2_x1_15_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(14),
      i1  => not_count(14),
      q   => xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_13_ins : a4_x2
   port map (
      i0  => a3_x2_13_sig,
      i1  => xr2_x1_15_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_29_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_29_sig,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => na2_x1_15_sig,
      i1  => count(14),
      i2  => a4_x2_13_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_30_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => no4_x1_30_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => oa22_x2_15_sig,
      i1  => noa22_x1_13_sig,
      i2  => reset,
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

count_14_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_15_sig,
      q   => count(14),
      vdd => vdd,
      vss => vss
   );

xr2_x1_16_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(15),
      i1  => not_count(15),
      q   => xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_14_ins : a4_x2
   port map (
      i0  => a3_x2_14_sig,
      i1  => xr2_x1_16_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_31_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_31_sig,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => na2_x1_16_sig,
      i1  => count(15),
      i2  => a4_x2_14_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_32_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => no4_x1_32_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => oa22_x2_16_sig,
      i1  => noa22_x1_14_sig,
      i2  => reset,
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

count_15_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_16_sig,
      q   => count(15),
      vdd => vdd,
      vss => vss
   );

xr2_x1_17_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(16),
      i1  => not_count(16),
      q   => xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_15_ins : a4_x2
   port map (
      i0  => a3_x2_15_sig,
      i1  => xr2_x1_17_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_33_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_33_sig,
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => na2_x1_17_sig,
      i1  => count(16),
      i2  => a4_x2_15_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_34_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => no4_x1_34_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => oa22_x2_17_sig,
      i1  => noa22_x1_15_sig,
      i2  => reset,
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

count_16_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_17_sig,
      q   => count(16),
      vdd => vdd,
      vss => vss
   );

xr2_x1_18_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(17),
      i1  => not_count(17),
      q   => xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_16_ins : a4_x2
   port map (
      i0  => a3_x2_16_sig,
      i1  => xr2_x1_18_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_35_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_35_sig,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => na2_x1_18_sig,
      i1  => count(17),
      i2  => a4_x2_16_sig,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_36_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => no4_x1_36_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => oa22_x2_18_sig,
      i1  => noa22_x1_16_sig,
      i2  => reset,
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

count_17_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_18_sig,
      q   => count(17),
      vdd => vdd,
      vss => vss
   );

xr2_x1_19_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(18),
      i1  => not_count(18),
      q   => xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_17_ins : a4_x2
   port map (
      i0  => a3_x2_17_sig,
      i1  => xr2_x1_19_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_37_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_37_sig,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => count(18),
      i2  => a4_x2_17_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_38_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => no4_x1_38_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => oa22_x2_19_sig,
      i1  => noa22_x1_17_sig,
      i2  => reset,
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

count_18_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_19_sig,
      q   => count(18),
      vdd => vdd,
      vss => vss
   );

xr2_x1_20_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(19),
      i1  => not_count(19),
      q   => xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_18_ins : a4_x2
   port map (
      i0  => a3_x2_18_sig,
      i1  => xr2_x1_20_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_39_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_39_sig,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => na2_x1_20_sig,
      i1  => count(19),
      i2  => a4_x2_18_sig,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_40_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => no4_x1_40_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => oa22_x2_20_sig,
      i1  => noa22_x1_18_sig,
      i2  => reset,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

count_19_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_20_sig,
      q   => count(19),
      vdd => vdd,
      vss => vss
   );

xr2_x1_21_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(20),
      i1  => not_count(20),
      q   => xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_19_ins : a4_x2
   port map (
      i0  => a3_x2_19_sig,
      i1  => xr2_x1_21_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_41_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_41_sig,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => na2_x1_21_sig,
      i1  => count(20),
      i2  => a4_x2_19_sig,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_42_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => no4_x1_42_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => oa22_x2_21_sig,
      i1  => noa22_x1_19_sig,
      i2  => reset,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

count_20_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_21_sig,
      q   => count(20),
      vdd => vdd,
      vss => vss
   );

xr2_x1_22_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(21),
      i1  => not_count(21),
      q   => xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_20_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_20_ins : a4_x2
   port map (
      i0  => a3_x2_20_sig,
      i1  => xr2_x1_22_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_43_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_43_sig,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => na2_x1_22_sig,
      i1  => count(21),
      i2  => a4_x2_20_sig,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_44_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => no4_x1_44_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => oa22_x2_22_sig,
      i1  => noa22_x1_20_sig,
      i2  => reset,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

count_21_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_22_sig,
      q   => count(21),
      vdd => vdd,
      vss => vss
   );

xr2_x1_23_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(22),
      i1  => not_count(22),
      q   => xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_21_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_21_ins : a4_x2
   port map (
      i0  => a3_x2_21_sig,
      i1  => xr2_x1_23_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_45_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_45_sig,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => na2_x1_23_sig,
      i1  => count(22),
      i2  => a4_x2_21_sig,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_46_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_23_ins : oa22_x2
   port map (
      i0  => no4_x1_46_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => oa22_x2_23_sig,
      i1  => noa22_x1_21_sig,
      i2  => reset,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

count_22_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_23_sig,
      q   => count(22),
      vdd => vdd,
      vss => vss
   );

xr2_x1_24_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(23),
      i1  => not_count(23),
      q   => xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_22_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_22_ins : a4_x2
   port map (
      i0  => a3_x2_22_sig,
      i1  => xr2_x1_24_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_47_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_47_sig,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => na2_x1_24_sig,
      i1  => count(23),
      i2  => a4_x2_22_sig,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_48_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_24_ins : oa22_x2
   port map (
      i0  => no4_x1_48_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => oa22_x2_24_sig,
      i1  => noa22_x1_22_sig,
      i2  => reset,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

count_23_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_24_sig,
      q   => count(23),
      vdd => vdd,
      vss => vss
   );

xr2_x1_25_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(24),
      i1  => not_count(24),
      q   => xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_23_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_23_ins : a4_x2
   port map (
      i0  => a3_x2_23_sig,
      i1  => xr2_x1_25_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_49_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_49_sig,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => na2_x1_25_sig,
      i1  => count(24),
      i2  => a4_x2_23_sig,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_50_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_25_ins : oa22_x2
   port map (
      i0  => no4_x1_50_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => oa22_x2_25_sig,
      i1  => noa22_x1_23_sig,
      i2  => reset,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

count_24_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_25_sig,
      q   => count(24),
      vdd => vdd,
      vss => vss
   );

xr2_x1_26_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(25),
      i1  => not_count(25),
      q   => xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_24_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_24_ins : a4_x2
   port map (
      i0  => a3_x2_24_sig,
      i1  => xr2_x1_26_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_51_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_51_sig,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => na2_x1_26_sig,
      i1  => count(25),
      i2  => a4_x2_24_sig,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_52_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_26_ins : oa22_x2
   port map (
      i0  => no4_x1_52_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => oa22_x2_26_sig,
      i1  => noa22_x1_24_sig,
      i2  => reset,
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

count_25_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_26_sig,
      q   => count(25),
      vdd => vdd,
      vss => vss
   );

xr2_x1_27_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(26),
      i1  => not_count(26),
      q   => xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_25_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_25_ins : a4_x2
   port map (
      i0  => a3_x2_25_sig,
      i1  => xr2_x1_27_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_53_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_53_sig,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => na2_x1_27_sig,
      i1  => count(26),
      i2  => a4_x2_25_sig,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_54_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_27_ins : oa22_x2
   port map (
      i0  => no4_x1_54_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => oa22_x2_27_sig,
      i1  => noa22_x1_25_sig,
      i2  => reset,
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

count_26_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_27_sig,
      q   => count(26),
      vdd => vdd,
      vss => vss
   );

xr2_x1_28_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(27),
      i1  => not_count(27),
      q   => xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_26_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_26_ins : a4_x2
   port map (
      i0  => a3_x2_26_sig,
      i1  => xr2_x1_28_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_55_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_55_sig,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => na2_x1_28_sig,
      i1  => count(27),
      i2  => a4_x2_26_sig,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_56_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_28_ins : oa22_x2
   port map (
      i0  => no4_x1_56_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => oa22_x2_28_sig,
      i1  => noa22_x1_26_sig,
      i2  => reset,
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

count_27_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_28_sig,
      q   => count(27),
      vdd => vdd,
      vss => vss
   );

xr2_x1_29_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(28),
      i1  => not_count(28),
      q   => xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_27_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_27_ins : a4_x2
   port map (
      i0  => a3_x2_27_sig,
      i1  => xr2_x1_29_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_57_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_57_sig,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => na2_x1_29_sig,
      i1  => count(28),
      i2  => a4_x2_27_sig,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_58_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_29_ins : oa22_x2
   port map (
      i0  => no4_x1_58_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => oa22_x2_29_sig,
      i1  => noa22_x1_27_sig,
      i2  => reset,
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

count_28_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_29_sig,
      q   => count(28),
      vdd => vdd,
      vss => vss
   );

xr2_x1_30_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(29),
      i1  => not_count(29),
      q   => xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_28_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_28_ins : a4_x2
   port map (
      i0  => a3_x2_28_sig,
      i1  => xr2_x1_30_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_59_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_59_sig,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => na2_x1_30_sig,
      i1  => count(29),
      i2  => a4_x2_28_sig,
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_60_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_30_ins : oa22_x2
   port map (
      i0  => no4_x1_60_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => oa22_x2_30_sig,
      i1  => noa22_x1_28_sig,
      i2  => reset,
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

count_29_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_30_sig,
      q   => count(29),
      vdd => vdd,
      vss => vss
   );

xr2_x1_31_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(30),
      i1  => not_count(30),
      q   => xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_29_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_29_ins : a4_x2
   port map (
      i0  => a3_x2_29_sig,
      i1  => xr2_x1_31_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_61_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_61_sig,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => na2_x1_31_sig,
      i1  => count(30),
      i2  => a4_x2_29_sig,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_62_ins : no4_x1
   port map (
      i0  => curenta(2),
      i1  => not_reset,
      i2  => curenta(3),
      i3  => curenta(0),
      nq  => no4_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_31_ins : oa22_x2
   port map (
      i0  => no4_x1_62_sig,
      i1  => not_curenta(1),
      i2  => not_reset,
      q   => oa22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => oa22_x2_31_sig,
      i1  => noa22_x1_29_sig,
      i2  => reset,
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

count_30_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_31_sig,
      q   => count(30),
      vdd => vdd,
      vss => vss
   );

no4_x1_63_ins : no4_x1
   port map (
      i0  => curenta(3),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => curenta(0),
      nq  => no4_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_reset,
      i1  => no4_x1_63_sig,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => not_rtlcarry_0(30),
      i1  => not_count(30),
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_0(30),
      i1  => not_count(30),
      i2  => a2_x2_30_sig,
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_32_ins : xr2_x1
   port map (
      i0  => nao22_x1_33_sig,
      i1  => not_count(31),
      q   => xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_30_ins : a3_x2
   port map (
      i0  => reset,
      i1  => curenta(0),
      i2  => curenta(2),
      q   => a3_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_30_ins : a4_x2
   port map (
      i0  => a3_x2_30_sig,
      i1  => xr2_x1_32_sig,
      i2  => not_curenta(3),
      i3  => not_curenta(1),
      q   => a4_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_64_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => not_reset,
      nq  => no4_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_curenta(1),
      i1  => no4_x1_64_sig,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => na2_x1_32_sig,
      i1  => count(31),
      i2  => a4_x2_30_sig,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => curenta(3),
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => o4_x2_3_sig,
      i1  => not_reset,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => on12_x1_sig,
      i1  => noa22_x1_30_sig,
      i2  => no2_x1_sig,
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

count_31_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_32_sig,
      q   => count(31),
      vdd => vdd,
      vss => vss
   );

a4_x2_31_ins : a4_x2
   port map (
      i0  => not_curenta(3),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => not_curenta(0),
      q   => a4_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_32_ins : a4_x2
   port map (
      i0  => not_curenta(1),
      i1  => not_curenta(2),
      i2  => curenta(0),
      i3  => curenta(3),
      q   => a4_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => curenta(3),
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => o4_x2_4_sig,
      i1  => not_reset,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => on12_x1_2_sig,
      i1  => valid,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_33_ins : a4_x2
   port map (
      i0  => not_curenta(1),
      i1  => not_curenta(2),
      i2  => curenta(0),
      i3  => curenta(3),
      q   => a4_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_34_ins : a4_x2
   port map (
      i0  => not_curenta(3),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => not_curenta(0),
      q   => a4_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => a4_x2_34_sig,
      i1  => a4_x2_33_sig,
      i2  => reset,
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_34_sig,
      i1  => an12_x1_sig,
      i2  => a4_x2_32_sig,
      i3  => a4_x2_31_sig,
      i4  => reset,
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

valid_ins : sff1_x4
   port map (
      ck  => clk,
      i   => oa2ao222_x2_sig,
      q   => valid,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => not_reset,
      i1  => not_neg_p_r,
      i2  => not_rtldef_23,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_65_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => curenta(2),
      i2  => not_curenta(1),
      i3  => curenta(3),
      nq  => no4_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_32_ins : oa22_x2
   port map (
      i0  => no4_x1_65_sig,
      i1  => reset,
      i2  => no3_x1_10_sig,
      q   => oa22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

curenta_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => oa22_x2_32_sig,
      q   => curenta(3),
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => not_rtldef_17,
      i1  => neg_p_p,
      i2  => not_reset,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_19,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_22,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_21,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => o2_x2_3_sig,
      i1  => o2_x2_2_sig,
      i2  => o2_x2_sig,
      i3  => o3_x2_sig,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => not_clc_def_16,
      i1  => not_reset,
      i2  => not_rtldef_20,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => o3_x2_2_sig,
      i1  => na4_x1_3_sig,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

curenta_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => on12_x1_3_sig,
      q   => curenta(2),
      vdd => vdd,
      vss => vss
   );

no4_x1_66_ins : no4_x1
   port map (
      i0  => curenta(3),
      i1  => not_curenta(0),
      i2  => curenta(1),
      i3  => curenta(2),
      nq  => no4_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => reset,
      i1  => no4_x1_66_sig,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_20,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_33_ins : oa22_x2
   port map (
      i0  => clc_def_16,
      i1  => not_clc_def_16,
      i2  => o2_x2_4_sig,
      q   => oa22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_17,
      i2  => not_neg_p_p,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => not_rtldef_21,
      i1  => not_reset,
      i2  => o3_x2_3_sig,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => ao22_x2_sig,
      i1  => oa22_x2_33_sig,
      i2  => na2_x1_33_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

curenta_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => na3_x1_3_sig,
      q   => curenta(1),
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => not_reset,
      i1  => not_neg_p_r,
      i2  => not_rtldef_23,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_19,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_22,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_reset,
      i1  => not_rtldef_21,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => o2_x2_7_sig,
      i1  => o2_x2_6_sig,
      i2  => o2_x2_5_sig,
      i3  => o3_x2_4_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => not_neg_p_p,
      i1  => not_rtldef_17,
      i2  => not_reset,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => no3_x1_11_sig,
      i1  => na4_x1_4_sig,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => curenta(0),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => curenta(3),
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => start,
      i1  => reset,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => na2_x1_34_sig,
      i1  => o4_x2_5_sig,
      i2  => no2_x1_2_sig,
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

curenta_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => nao22_x1_35_sig,
      q   => curenta(0),
      vdd => vdd,
      vss => vss
   );

add_final_ins : no4_x1
   port map (
      i0  => not_curenta(3),
      i1  => not_curenta(0),
      i2  => curenta(1),
      i3  => curenta(2),
      nq  => add_final,
      vdd => vdd,
      vss => vss
   );

add_p_b_ins : no4_x1
   port map (
      i0  => not_curenta(3),
      i1  => curenta(2),
      i2  => curenta(1),
      i3  => curenta(0),
      nq  => add_p_b,
      vdd => vdd,
      vss => vss
   );

sub_p_b_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => not_curenta(2),
      i2  => not_curenta(1),
      i3  => curenta(3),
      nq  => sub_p_b,
      vdd => vdd,
      vss => vss
   );

shift_p_neg_ins : no4_x1
   port map (
      i0  => not_curenta(0),
      i1  => curenta(2),
      i2  => not_curenta(1),
      i3  => curenta(3),
      nq  => shift_p_neg,
      vdd => vdd,
      vss => vss
   );

shift_p_poz_ins : no4_x1
   port map (
      i0  => curenta(0),
      i1  => not_curenta(2),
      i2  => curenta(3),
      i3  => curenta(1),
      nq  => shift_p_poz,
      vdd => vdd,
      vss => vss
   );

shift_a_ins : no4_x1
   port map (
      i0  => curenta(3),
      i1  => not_curenta(0),
      i2  => curenta(1),
      i3  => not_curenta(2),
      nq  => shift_a,
      vdd => vdd,
      vss => vss
   );

load_op_ins : no4_x1
   port map (
      i0  => curenta(3),
      i1  => not_curenta(0),
      i2  => curenta(1),
      i3  => curenta(2),
      nq  => load_op,
      vdd => vdd,
      vss => vss
   );

end_op_ins : no4_x1
   port map (
      i0  => curenta(0),
      i1  => not_curenta(2),
      i2  => not_curenta(1),
      i3  => curenta(3),
      nq  => end_op,
      vdd => vdd,
      vss => vss
   );

ready_ins : buf_x2
   port map (
      i   => valid,
      q   => ready,
      vdd => vdd,
      vss => vss
   );

one_sig_ins : one_x0
   port map (
      q   => one_sig,
      vdd => vdd,
      vss => vss
   );

zero_sig_ins : zero_x0
   port map (
      nq  => zero_sig,
      vdd => vdd,
      vss => vss
   );


end structural;
