
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    HR-20190630LBJP
Date:        Sat Dec 26 12:25:49 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro Jfq_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "Jfq_syn.tcl"
New HDL Analyst: enabled
log file: "G:\EDA\W_zh4\synthesis\Jfq.srr"
Running: synthesis in foreground

Running Jfq_syn|synthesis

Running: compile (Compile) on Jfq_syn|synthesis
# Sat Dec 26 12:25:53 2020

Running: compile_flow (Compile Process) on Jfq_syn|synthesis
# Sat Dec 26 12:25:53 2020

Running: compiler (Compile Input) on Jfq_syn|synthesis
# Sat Dec 26 12:25:53 2020

compiler completed
# Sat Dec 26 12:25:53 2020

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on Jfq_syn|synthesis
# Sat Dec 26 12:25:53 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on Jfq_syn|synthesis

Running: premap (Pre-mapping) on Jfq_syn|synthesis
# Sat Dec 26 12:25:54 2020

premap completed
# Sat Dec 26 12:25:54 2020

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Jfq_syn|synthesis

Running: map (Map) on Jfq_syn|synthesis
# Sat Dec 26 12:25:54 2020

Running: fpga_mapper (Map & Optimize) on Jfq_syn|synthesis
# Sat Dec 26 12:25:54 2020
Copied G:\EDA\W_zh4\synthesis\synwork\Jfq_m.srm to G:\EDA\W_zh4\synthesis\Jfq.srm

fpga_mapper completed
# Sat Dec 26 12:25:55 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on Jfq_syn|synthesis
Complete: Logic Synthesis on Jfq_syn|synthesis
Note: Opening local project RTL file 'G:\EDA\W_zh4\synthesis\Jfq.srs'
exit status=0
License checkin: synplifypro_actel
