# ğŸ”„ Welcome to the Finite State Machine (Edge Detector) â€“ Day-10 Folder!
> **I'm the README.md file of this folder, here to guide you step-by-step!** ğŸš€  
This folder focuses on implementing a **Finite State Machine (FSM)** designed to **detect positive edges** using both simulation and real digital hardware components.

---

## ğŸ§  What I Learned in the Day-10 Folder

In this experiment, I made the transition from simulation to hardware-based FSM implementation. The objective was to design a **minimal Finite State Machine** capable of detecting a **positive edge transition** using **JK flip-flops** and **NAND gates**, following a **Mealy Machine** approach.

Through this, I learned not only FSM theory but also how to realize it using **real hardware** and **Logisim simulation**.

---

## ğŸ§ª Technical Highlights

### âš™ï¸ Hardware & Simulation Details

- ğŸ”Œ **Digital IC Trainer Kit (ML-444T)**
- ğŸ“¦ **NAND Gate IC â€“ 7400**
- ğŸ“¦ **Dual JK Flip-Flop IC â€“ 74107**
- âš¡ **Breadboard, Connecting Wires, and Manual Push Buttons**
- ğŸ’¾ **Logisim `.circ` file** with both:
  - âœ… JK Flip-Flop Simulation
  - âœ… Final FSM Circuit

> âš ï¸ Clock was **manually applied** using push buttons, **not** taken from trainer kit (e.g., 1Hz or 1kHz), to avoid bounce and timing mismatch.

---

## ğŸ” Design Summary

- ğŸ§  **FSM Type**: **Mealy Machine**  
  > Because the **output depends on both current state and input**.

- ğŸ¯ **Purpose**: Detect a **positive edge** in the input signal  
- ğŸ” **States**:  
  - `S0`: Waiting for rising edge  
  - `S1`: Edge detected, output active

- ğŸ”§ **Circuit Elements**:
  - âœ… **Master-Slave JK Flip-Flop** to prevent **race-around condition**
  - âœ… **Active-Low Clear (RESET)** for noise immunity and industry preference
  - âœ… **Negative Edge Triggered** flip-flops for stable sequential response

---

## ğŸ“ Folder Structure

This folder contains:

- ğŸ§¾ `README.md`  
  > Youâ€™re reading it now â€“ complete documentation of the experiment.

- ğŸ–¼ï¸ `JK_FlipFlop_Simulation.png`  
  > A simulation screenshot showing the working of Master-Slave JK Flip-Flop.

- ğŸ–¼ï¸ `FSM_Positive_Edge_Detector.png`  
  > Screenshot of the final FSM that detects rising edges.

- ğŸ§  `FSM_Edge_Detector.circ`  
  > Logisim simulation file including both:
  - JK Flip-Flop (Master-Slave)
  - Final FSM circuit

---

## ğŸ§ª Hardware Setup Steps

1. Connect **JK Flip-Flops** (74107) in **Master-Slave configuration**.
2. Use **NAND Gates** to derive required state transition and output logic.
3. Manually apply **clock pulses** using push buttons.
4. Use **LEDs** to observe output pulse on edge detection.
5. Use **Active-Low Clear** to initialize/reset states.

> âœ… Always debounce your input signal to avoid spurious transitions.

---

## âš–ï¸ Moore vs Mealy Machine â€“ What We Used?

| Feature             | Moore Machine            | Mealy Machine âœ…       |
|---------------------|--------------------------|------------------------|
| Output depends on   | Only current state       | Current state + Input |
| Output changes      | After state transition   | Immediately with input|
| Our FSM model       | âŒ Not applicable         | âœ… Implemented         |

âœ”ï¸ **Mealy Machine** was the correct choice because the output needed to respond immediately to input changes, which is crucial in edge detection.

---

## ğŸ¯ **Final Takeaway**

From this hardware-based FSM implementation, I walked away with:

âœ”ï¸ Strong understanding of **sequential logic & FSM modeling**  
âœ”ï¸ Difference between **Moore vs Mealy Machines**  
âœ”ï¸ Design of **positive edge detectors** using minimal logic  
âœ”ï¸ Experience using **Master-Slave JK Flip-Flops**  
âœ”ï¸ Realization of **timing-sensitive circuits** using **manual clock control**  
âœ”ï¸ Enhanced skill in **translating state diagrams to working circuits**

---

