{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719962876938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719962876938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 20:27:56 2024 " "Processing started: Tue Jul 02 20:27:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719962876938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719962876938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Proyect5 -c Proyect5 --generate_functional_sim_netlist " "Command: quartus_map Proyect5 -c Proyect5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719962876938 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719962877212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5-rtl " "Found design unit 1: Proyect5-rtl" {  } { { "Proyect5.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5 " "Found entity 1: Proyect5" {  } { { "Proyect5.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-arch " "Found design unit 1: decod-arch" {  } { { "decod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877533 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado-arch " "Found design unit 1: cuadrado-arch" {  } { { "cuadrado.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/cuadrado.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877535 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado " "Found entity 1: cuadrado" {  } { { "cuadrado.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/cuadrado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado_b-arch " "Found design unit 1: cuadrado_b-arch" {  } { { "cuadrado_b.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/cuadrado_b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877540 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado_b " "Found entity 1: cuadrado_b" {  } { { "cuadrado_b.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/cuadrado_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_sel-arch " "Found design unit 1: color_sel-arch" {  } { { "color_sel.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/color_sel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877542 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_sel " "Found entity 1: color_sel" {  } { { "color_sel.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/color_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rojo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rojo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rojo_reg-SYN " "Found design unit 1: rojo_reg-SYN" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Rojo_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rojo_reg " "Found entity 1: Rojo_reg" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Rojo_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verde_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verde_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verde_reg-SYN " "Found design unit 1: verde_reg-SYN" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Verde_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verde_reg " "Found entity 1: Verde_reg" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Verde_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "azul_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file azul_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 azul_reg-SYN " "Found design unit 1: azul_reg-SYN" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Azul_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Azul_reg " "Found entity 1: Azul_reg" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Azul_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_imagen-rtl " "Found design unit 1: control_imagen-rtl" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/control_imagen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877553 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_imagen " "Found entity 1: control_imagen" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/control_imagen.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_control_img.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_control_img.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_control_img-arch " "Found design unit 1: test_control_img-arch" {  } { { "test_control_img.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/test_control_img.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877554 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_control_img " "Found entity 1: test_control_img" {  } { { "test_control_img.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/test_control_img.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cont_img.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_cont_img.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_cont_img " "Found entity 1: Test_cont_img" {  } { { "Test_cont_img.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Test_cont_img.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719962877556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719962877556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_cont_img " "Elaborating entity \"Test_cont_img\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719962877580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_imagen control_imagen:inst1 " "Elaborating entity \"control_imagen\" for hierarchy \"control_imagen:inst1\"" {  } { { "Test_cont_img.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Test_cont_img.bdf" { { 192 744 960 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719962877583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_control_img test_control_img:inst " "Elaborating entity \"test_control_img\" for hierarchy \"test_control_img:inst\"" {  } { { "Test_cont_img.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/Proyect5_VGA/Test_cont_img.bdf" { { 208 472 648 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719962877592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719962877671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 20:27:57 2024 " "Processing ended: Tue Jul 02 20:27:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719962877671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719962877671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719962877671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719962877671 ""}
