 
# Yosys synthesis script for rams_sp_re_we_asynch_rst_1024x32_neg
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog  -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v 


# Technology mapping
hierarchy -top rams_sp_re_we_asynch_rst_1024x32_neg



plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay   -effort high -carry auto   -new_dsp19x2 -new_tdp36k -max_lut 45408 -max_reg 90816 -max_device_dsp 176 -max_device_bram 176 -max_device_carry_length 528 -max_dsp 176 -max_bram 176 -max_carry_length 528  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -norename -v rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v
write_blif -param rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_location_rams_sp_re_we_asynch_rst_1024x32_neg.sdc -json config.json -w wrapper_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v wrapper_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.eblif -pr post_pnr_wrapper_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v post_pnr_wrapper_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.eblif
write_verilog -noexpr -nodec -norename -v fabric_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v
write_blif -param fabric_rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.eblif

  