//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z11IntmaxaddT4Piii$__cuda_local_var_34301_30_non_const_c has been demoted

.visible .entry _Z11IntmaxaddT4Piii(
	.param .u64 _Z11IntmaxaddT4Piii_param_0,
	.param .u32 _Z11IntmaxaddT4Piii_param_1,
	.param .u32 _Z11IntmaxaddT4Piii_param_2
)
{
	.reg .pred 	%p<9>;
	.reg .s32 	%r<60>;
	.reg .s64 	%rd<19>;
	// demoted variable
	.shared .align 4 .b8 _Z11IntmaxaddT4Piii$__cuda_local_var_34301_30_non_const_c[2000];

	ld.param.u64 	%rd3, [_Z11IntmaxaddT4Piii_param_0];
	ld.param.u32 	%r24, [_Z11IntmaxaddT4Piii_param_1];
	ld.param.u32 	%r25, [_Z11IntmaxaddT4Piii_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r26, %nctaid.x;
	mov.u32 	%r27, 120000;
	div.u32 	%r28, %r27, %r26;
	mov.u32 	%r29, %ctaid.x;
	mul.lo.s32 	%r1, %r29, %r28;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	add.s32 	%r4, %r1, %r28;
	mov.u32 	%r50, 0;
	setp.lt.s32	%p1, %r3, %r4;
	@%p1 bra 	BB0_1;
	bra.uni 	BB0_3;

BB0_1:
	mov.u32 	%r49, %r3;

BB0_2:
	.pragma "nounroll";
	mov.u32 	%r6, %r49;
	add.s32 	%r32, %r6, %r2;
	mul.wide.u32 	%rd4, %r32, 4;
	add.s64 	%rd5, %rd1, %rd4;
	add.s32 	%r33, %r50, %r2;
	mul.wide.u32 	%rd6, %r33, 4;
	mov.u64 	%rd7, _Z11IntmaxaddT4Piii$__cuda_local_var_34301_30_non_const_c;
	add.s64 	%rd8, %rd7, %rd6;
	ld.global.u32 	%r34, [%rd5];
	st.shared.u32 	[%rd8], %r34;
	add.s32 	%r50, %r50, %r25;
	add.s32 	%r8, %r6, %r25;
	setp.lt.s32	%p2, %r8, %r4;
	mov.u32 	%r49, %r8;
	@%p2 bra 	BB0_2;

BB0_3:
	setp.lt.s32	%p3, %r24, 1;
	@%p3 bra 	BB0_8;

	mul.wide.u32 	%rd9, %r2, 4;
	mov.u64 	%rd10, _Z11IntmaxaddT4Piii$__cuda_local_var_34301_30_non_const_c;
	add.s64 	%rd2, %rd10, %rd9;
	add.s32 	%r10, %r50, %r2;
	mov.u32 	%r57, 1;
	mov.u32 	%r54, 0;

BB0_5:
	ld.shared.u32 	%r37, [%rd2];
	add.s32 	%r38, %r37, 10;
	max.s32 	%r56, %r54, %r38;
	setp.ge.u32	%p4, %r2, %r10;
	mov.u32 	%r55, %r56;
	mov.u32 	%r58, %r2;
	@%p4 bra 	BB0_7;

BB0_6:
	.pragma "nounroll";
	mov.u32 	%r15, %r58;
	mov.u32 	%r14, %r56;
	mul.wide.s32 	%rd11, %r15, 4;
	add.s64 	%rd13, %rd10, %rd11;
	ld.shared.u32 	%r56, [%rd13];
	add.s32 	%r39, %r56, 2;
	max.s32 	%r40, %r14, %r39;
	st.shared.u32 	[%rd13], %r40;
	add.s32 	%r17, %r15, %r25;
	setp.lt.u32	%p5, %r17, %r10;
	mov.u32 	%r55, %r56;
	mov.u32 	%r58, %r17;
	@%p5 bra 	BB0_6;

BB0_7:
	mov.u32 	%r54, %r55;
	setp.lt.s32	%p6, %r57, %r24;
	@%p6 bra 	BB0_12;

BB0_8:
	setp.ge.s32	%p7, %r3, %r4;
	@%p7 bra 	BB0_11;

	shl.b32 	%r42, %r2, 1;
	add.s32 	%r19, %r1, %r42;
	add.s32 	%r43, %r2, %r25;
	add.s32 	%r20, %r43, %r1;
	mov.u32 	%r59, 0;

BB0_10:
	.pragma "nounroll";
	mul.lo.s32 	%r44, %r59, %r25;
	add.s32 	%r45, %r19, %r44;
	add.s32 	%r46, %r20, %r44;
	add.s32 	%r47, %r2, %r59;
	mul.wide.u32 	%rd14, %r47, 4;
	mov.u64 	%rd15, _Z11IntmaxaddT4Piii$__cuda_local_var_34301_30_non_const_c;
	add.s64 	%rd16, %rd15, %rd14;
	mul.wide.u32 	%rd17, %r45, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.shared.u32 	%r48, [%rd16];
	st.global.u32 	[%rd18], %r48;
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p8, %r46, %r4;
	@%p8 bra 	BB0_10;

BB0_11:
	ret;

BB0_12:
	add.s32 	%r57, %r57, 1;
	bra.uni 	BB0_5;
}


