Scan chain implementation of a 4 bit synchronous counter.

The implementation here is, to a normal 4-bit counter a scan chain is added so that the counter is tested both in normal mode and scan mode.
