

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Dec 13 19:24:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIR_Filter_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   25|   13|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   12|   24|   2 ~ 4  |          -|          -|     6|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    101|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      74|      4|    0|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|     212|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     286|    225|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   1|    0|     6|   10|     1|           60|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   3|    0|     6|   32|     1|          192|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   4|    0|    12|   42|     2|          252|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln20_fu_134_p2   |     *    |      2|  0|  20|          32|           6|
    |mul_ln27_fu_171_p2   |     *    |      2|  0|  20|          32|          10|
    |acc_fu_176_p2        |     +    |      0|  0|  39|          32|          32|
    |grp_fu_127_p2        |     +    |      0|  0|  13|           4|           2|
    |icmp_ln18_fu_152_p2  |   icmp   |      0|  0|   9|           4|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 101|         104|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_93                   |   9|          2|   32|         64|
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_phi_mux_p_pn_phi_fu_121_p4  |   9|          2|   32|         64|
    |grp_fu_127_p0                  |  15|          3|    4|         12|
    |i_0_reg_106                    |   9|          2|    4|          8|
    |p_pn_reg_118                   |   9|          2|   32|         64|
    |shift_reg_address0             |  21|          4|    3|         12|
    |shift_reg_d0                   |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 120|         24|  140|        326|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_0_reg_93            |  32|   0|   32|          0|
    |ap_CS_fsm               |   5|   0|    5|          0|
    |c1_load_reg_219         |  10|   0|   10|          0|
    |i_0_reg_106             |   4|   0|    4|          0|
    |icmp_ln18_reg_195       |   1|   0|    1|          0|
    |mul_ln20_reg_187        |  32|   0|   32|          0|
    |mul_ln27_reg_224        |  32|   0|   32|          0|
    |p_pn_reg_118            |  32|   0|   32|          0|
    |shift_reg_load_reg_214  |  32|   0|   32|          0|
    |zext_ln26_1_reg_204     |  32|   0|   64|         32|
    +------------------------+----+----+-----+-----------+
    |Total                   | 212|   0|  244|         32|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

