INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:21:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 buffer91/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer92/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.235ns (21.852%)  route 4.417ns (78.148%))
  Logic Levels:           16  (CARRY4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2366, unset)         0.508     0.508    buffer91/clk
    SLICE_X20Y159        FDRE                                         r  buffer91/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer91/outs_reg[2]/Q
                         net (fo=7, routed)           0.603     1.365    buffer92/control/Memory_reg[0][7][2]
    SLICE_X21Y161        LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  buffer92/control/Memory[0][4]_i_2/O
                         net (fo=2, routed)           0.167     1.575    buffer92/control/Memory[0][4]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I2_O)        0.043     1.618 r  buffer92/control/Memory[0][6]_i_2__2/O
                         net (fo=2, routed)           0.186     1.804    buffer92/control/Memory[0][6]_i_2__2_n_0
    SLICE_X23Y161        LUT6 (Prop_lut6_I2_O)        0.043     1.847 r  buffer92/control/Memory[0][6]_i_1__15/O
                         net (fo=5, routed)           0.359     2.206    buffer261/fifo/ins[6]
    SLICE_X22Y161        LUT5 (Prop_lut5_I1_O)        0.043     2.249 r  buffer261/fifo/transmitValue_i_14__4/O
                         net (fo=1, routed)           0.000     2.249    cmpi1/S[2]
    SLICE_X22Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.422 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.422    cmpi1/transmitValue_reg_i_6_n_0
    SLICE_X22Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.544 f  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=103, routed)         0.432     2.976    buffer104/control/result[0]
    SLICE_X23Y168        LUT6 (Prop_lut6_I4_O)        0.127     3.103 r  buffer104/control/transmitValue_i_4__2/O
                         net (fo=14, routed)          0.189     3.291    init40/control/p_2_in_45
    SLICE_X23Y170        LUT6 (Prop_lut6_I4_O)        0.043     3.334 f  init40/control/transmitValue_i_2__24/O
                         net (fo=4, routed)           0.277     3.611    buffer104/control/transmitValue_reg_20
    SLICE_X23Y168        LUT6 (Prop_lut6_I5_O)        0.043     3.654 r  buffer104/control/fullReg_i_4__12/O
                         net (fo=1, routed)           0.195     3.850    buffer104/control/fullReg_i_4__12_n_0
    SLICE_X22Y168        LUT5 (Prop_lut5_I0_O)        0.043     3.893 r  buffer104/control/fullReg_i_2__14/O
                         net (fo=4, routed)           0.219     4.112    fork94/control/generateBlocks[15].regblock/transmitValue_reg_1
    SLICE_X23Y169        LUT5 (Prop_lut5_I1_O)        0.043     4.155 r  fork94/control/generateBlocks[15].regblock/fullReg_i_32/O
                         net (fo=1, routed)           0.380     4.534    fork94/control/generateBlocks[25].regblock/fullReg_i_9__0_3
    SLICE_X19Y163        LUT6 (Prop_lut6_I5_O)        0.043     4.577 r  fork94/control/generateBlocks[25].regblock/fullReg_i_17/O
                         net (fo=1, routed)           0.440     5.017    fork94/control/generateBlocks[25].regblock/fullReg_i_17_n_0
    SLICE_X20Y161        LUT5 (Prop_lut5_I0_O)        0.043     5.060 r  fork94/control/generateBlocks[25].regblock/fullReg_i_9__0/O
                         net (fo=2, routed)           0.319     5.379    fork94/control/generateBlocks[21].regblock/fullReg_reg
    SLICE_X20Y163        LUT6 (Prop_lut6_I4_O)        0.043     5.422 r  fork94/control/generateBlocks[21].regblock/transmitValue_i_2__60/O
                         net (fo=7, routed)           0.362     5.784    fork73/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X22Y160        LUT5 (Prop_lut5_I2_O)        0.043     5.827 r  fork73/control/generateBlocks[0].regblock/transmitValue_i_2__77/O
                         net (fo=2, routed)           0.103     5.930    buffer92/control/dataReg_reg[0]_2
    SLICE_X22Y160        LUT6 (Prop_lut6_I4_O)        0.043     5.973 r  buffer92/control/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.187     6.160    buffer92/regEnable
    SLICE_X21Y160        FDRE                                         r  buffer92/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2366, unset)         0.483     6.683    buffer92/clk
    SLICE_X21Y160        FDRE                                         r  buffer92/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X21Y160        FDRE (Setup_fdre_C_CE)      -0.194     6.453    buffer92/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  0.294    




