// Seed: 913207790
module module_0;
  wire id_1;
  assign module_2.id_13 = 0;
endmodule
macromodule module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    id_12,
    input tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10
);
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output tri0 id_6,
    inout tri id_7,
    output tri id_8,
    output tri0 id_9,
    output tri id_10,
    input wor id_11,
    input wand id_12,
    output supply1 id_13,
    input supply1 id_14,
    input wire id_15,
    input wor id_16,
    output supply1 id_17,
    output wire id_18
);
  wire id_20;
  tri id_21, id_22 = -1, id_23, id_24;
  wire id_25;
  assign id_22 = id_3;
  wire id_26;
  wire id_27;
  module_0 modCall_1 ();
endmodule
