#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x130004220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1300044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x130004610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x118008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130004d70_0 .net "in", 31 0, o0x118008010;  0 drivers
v0x130014d60_0 .var "out", 31 0;
S_0x130004780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1180080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x130014e20_0 .net "clk", 0 0, o0x1180080d0;  0 drivers
o0x118008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130014ec0_0 .net "data_address", 31 0, o0x118008100;  0 drivers
o0x118008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x130014f70_0 .net "data_read", 0 0, o0x118008130;  0 drivers
v0x130015020_0 .var "data_readdata", 31 0;
o0x118008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1300150d0_0 .net "data_write", 0 0, o0x118008190;  0 drivers
o0x1180081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1300151b0_0 .net "data_writedata", 31 0, o0x1180081c0;  0 drivers
S_0x1300049a0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x118008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1300152f0_0 .net "clk", 0 0, o0x118008310;  0 drivers
v0x1300153a0_0 .var "curr_addr", 31 0;
o0x118008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x130015450_0 .net "enable", 0 0, o0x118008370;  0 drivers
o0x1180083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130015500_0 .net "next_addr", 31 0, o0x1180083a0;  0 drivers
o0x1180083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1300155b0_0 .net "reset", 0 0, o0x1180083d0;  0 drivers
E_0x1300043e0 .event posedge, v0x1300152f0_0;
S_0x130004bc0 .scope module, "sltu_tb" "sltu_tb" 7 1;
 .timescale 0 0;
v0x130022180_0 .net "active", 0 0, L_0x13002aa70;  1 drivers
v0x130022230_0 .var "clk", 0 0;
v0x130022340_0 .var "clk_enable", 0 0;
v0x1300223d0_0 .net "data_address", 31 0, v0x130020160_0;  1 drivers
v0x130022460_0 .net "data_read", 0 0, L_0x13002a0b0;  1 drivers
v0x1300224f0_0 .var "data_readdata", 31 0;
v0x130022580_0 .net "data_write", 0 0, L_0x130029b40;  1 drivers
v0x130022610_0 .net "data_writedata", 31 0, v0x130018f70_0;  1 drivers
v0x1300226e0_0 .net "instr_address", 31 0, L_0x13002aba0;  1 drivers
v0x1300227f0_0 .var "instr_readdata", 31 0;
v0x130022880_0 .net "register_v0", 31 0, L_0x1300283f0;  1 drivers
v0x130022950_0 .var "reset", 0 0;
S_0x130015710 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x130004bc0;
 .timescale 0 0;
v0x1300158e0_0 .var "expected", 31 0;
v0x1300159a0_0 .var "funct", 5 0;
v0x130015a50_0 .var "i", 4 0;
v0x130015b10_0 .var "imm", 15 0;
v0x130015bc0_0 .var "imm_instr", 31 0;
v0x130015cb0_0 .var "opcode", 5 0;
v0x130015d60_0 .var "r_instr", 31 0;
v0x130015e10_0 .var "rd", 4 0;
v0x130015ec0_0 .var "rs", 4 0;
v0x130015fd0_0 .var "rt", 4 0;
v0x130016080_0 .var "shamt", 4 0;
v0x130016130_0 .var "test", 31 0;
E_0x130004b10 .event posedge, v0x130019280_0;
S_0x1300161e0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x130004bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1300235b0 .functor OR 1, L_0x130023260, L_0x130023470, C4<0>, C4<0>;
L_0x1300236a0 .functor BUFZ 1, L_0x130022d50, C4<0>, C4<0>, C4<0>;
L_0x130023ad0 .functor AND 1, L_0x130022d50, L_0x130023c20, C4<1>, C4<1>;
L_0x130023da0 .functor OR 1, L_0x130023ad0, L_0x130023b40, C4<0>, C4<0>;
L_0x130023ed0 .functor OR 1, L_0x130023da0, L_0x130023950, C4<0>, C4<0>;
L_0x130023ff0 .functor OR 1, L_0x130023ed0, L_0x130025290, C4<0>, C4<0>;
L_0x1300240a0 .functor OR 1, L_0x130023ff0, L_0x130024d20, C4<0>, C4<0>;
L_0x130024c30 .functor AND 1, L_0x130024740, L_0x130024860, C4<1>, C4<1>;
L_0x130024d20 .functor OR 1, L_0x1300244e0, L_0x130024c30, C4<0>, C4<0>;
L_0x130025290 .functor AND 1, L_0x130024a10, L_0x130024f40, C4<1>, C4<1>;
L_0x1300257f0 .functor OR 1, L_0x130025130, L_0x130025460, C4<0>, C4<0>;
L_0x130023870 .functor OR 1, L_0x130025be0, L_0x130025e90, C4<0>, C4<0>;
L_0x1300261c0 .functor AND 1, L_0x1300256b0, L_0x130023870, C4<1>, C4<1>;
L_0x1300263c0 .functor OR 1, L_0x130026050, L_0x130026500, C4<0>, C4<0>;
L_0x130026850 .functor OR 1, L_0x1300263c0, L_0x130026730, C4<0>, C4<0>;
L_0x1300262b0 .functor AND 1, L_0x130022d50, L_0x130026850, C4<1>, C4<1>;
L_0x1300265e0 .functor AND 1, L_0x130022d50, L_0x130026a40, C4<1>, C4<1>;
L_0x130026900 .functor AND 1, L_0x130022d50, L_0x130024b10, C4<1>, C4<1>;
L_0x130027500 .functor AND 1, v0x130020040_0, v0x130021e80_0, C4<1>, C4<1>;
L_0x130027570 .functor AND 1, L_0x130027500, L_0x1300240a0, C4<1>, C4<1>;
L_0x1300276a0 .functor OR 1, L_0x130024d20, L_0x130025290, C4<0>, C4<0>;
L_0x130028460 .functor BUFZ 32, L_0x130028050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130028550 .functor BUFZ 32, L_0x130028300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300294c0 .functor AND 1, v0x130022340_0, L_0x1300262b0, C4<1>, C4<1>;
L_0x130029530 .functor AND 1, L_0x1300294c0, v0x130020040_0, C4<1>, C4<1>;
L_0x130027d70 .functor AND 1, L_0x130029530, L_0x130029710, C4<1>, C4<1>;
L_0x1300299f0 .functor AND 1, v0x130020040_0, v0x130021e80_0, C4<1>, C4<1>;
L_0x130029b40 .functor AND 1, L_0x1300299f0, L_0x130024270, C4<1>, C4<1>;
L_0x1300297b0 .functor OR 1, L_0x130029bf0, L_0x130029c90, C4<0>, C4<0>;
L_0x13002a040 .functor AND 1, L_0x1300297b0, L_0x1300298a0, C4<1>, C4<1>;
L_0x13002a0b0 .functor OR 1, L_0x130023950, L_0x13002a040, C4<0>, C4<0>;
L_0x13002aa70 .functor BUFZ 1, v0x130020040_0, C4<0>, C4<0>, C4<0>;
L_0x13002aba0 .functor BUFZ 32, v0x1300200d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13001b310_0 .net *"_ivl_100", 31 0, L_0x130024ea0;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001b3a0_0 .net *"_ivl_103", 25 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001b430_0 .net/2u *"_ivl_104", 31 0, L_0x118040520;  1 drivers
v0x13001b4c0_0 .net *"_ivl_106", 0 0, L_0x130024a10;  1 drivers
v0x13001b550_0 .net *"_ivl_109", 5 0, L_0x130025090;  1 drivers
L_0x118040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13001b5f0_0 .net/2u *"_ivl_110", 5 0, L_0x118040568;  1 drivers
v0x13001b6a0_0 .net *"_ivl_112", 0 0, L_0x130024f40;  1 drivers
v0x13001b740_0 .net *"_ivl_116", 31 0, L_0x1300253c0;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001b7f0_0 .net *"_ivl_119", 25 0, L_0x1180405b0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13001b900_0 .net/2u *"_ivl_12", 5 0, L_0x1180400a0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13001b9b0_0 .net/2u *"_ivl_120", 31 0, L_0x1180405f8;  1 drivers
v0x13001ba60_0 .net *"_ivl_122", 0 0, L_0x130025130;  1 drivers
v0x13001bb00_0 .net *"_ivl_124", 31 0, L_0x1300255d0;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001bbb0_0 .net *"_ivl_127", 25 0, L_0x118040640;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13001bc60_0 .net/2u *"_ivl_128", 31 0, L_0x118040688;  1 drivers
v0x13001bd10_0 .net *"_ivl_130", 0 0, L_0x130025460;  1 drivers
v0x13001bdb0_0 .net *"_ivl_134", 31 0, L_0x130025940;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001bf40_0 .net *"_ivl_137", 25 0, L_0x1180406d0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001bfd0_0 .net/2u *"_ivl_138", 31 0, L_0x118040718;  1 drivers
v0x13001c080_0 .net *"_ivl_140", 0 0, L_0x1300256b0;  1 drivers
v0x13001c120_0 .net *"_ivl_143", 5 0, L_0x130025cf0;  1 drivers
L_0x118040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13001c1d0_0 .net/2u *"_ivl_144", 5 0, L_0x118040760;  1 drivers
v0x13001c280_0 .net *"_ivl_146", 0 0, L_0x130025be0;  1 drivers
v0x13001c320_0 .net *"_ivl_149", 5 0, L_0x130025fb0;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13001c3d0_0 .net/2u *"_ivl_150", 5 0, L_0x1180407a8;  1 drivers
v0x13001c480_0 .net *"_ivl_152", 0 0, L_0x130025e90;  1 drivers
v0x13001c520_0 .net *"_ivl_155", 0 0, L_0x130023870;  1 drivers
v0x13001c5c0_0 .net *"_ivl_159", 1 0, L_0x130026320;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13001c670_0 .net/2u *"_ivl_16", 5 0, L_0x1180400e8;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13001c720_0 .net/2u *"_ivl_160", 1 0, L_0x1180407f0;  1 drivers
v0x13001c7d0_0 .net *"_ivl_162", 0 0, L_0x130026050;  1 drivers
L_0x118040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13001c870_0 .net/2u *"_ivl_164", 5 0, L_0x118040838;  1 drivers
v0x13001c920_0 .net *"_ivl_166", 0 0, L_0x130026500;  1 drivers
v0x13001be50_0 .net *"_ivl_169", 0 0, L_0x1300263c0;  1 drivers
L_0x118040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13001cbb0_0 .net/2u *"_ivl_170", 5 0, L_0x118040880;  1 drivers
v0x13001cc40_0 .net *"_ivl_172", 0 0, L_0x130026730;  1 drivers
v0x13001ccd0_0 .net *"_ivl_175", 0 0, L_0x130026850;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13001cd60_0 .net/2u *"_ivl_178", 5 0, L_0x1180408c8;  1 drivers
v0x13001ce00_0 .net *"_ivl_180", 0 0, L_0x130026a40;  1 drivers
L_0x118040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13001cea0_0 .net/2u *"_ivl_184", 5 0, L_0x118040910;  1 drivers
v0x13001cf50_0 .net *"_ivl_186", 0 0, L_0x130024b10;  1 drivers
L_0x118040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13001cff0_0 .net/2u *"_ivl_194", 4 0, L_0x118040958;  1 drivers
v0x13001d0a0_0 .net *"_ivl_197", 4 0, L_0x130027130;  1 drivers
v0x13001d150_0 .net *"_ivl_199", 4 0, L_0x130026fc0;  1 drivers
v0x13001d200_0 .net *"_ivl_20", 31 0, L_0x1300230c0;  1 drivers
v0x13001d2b0_0 .net *"_ivl_200", 4 0, L_0x130027060;  1 drivers
v0x13001d360_0 .net *"_ivl_205", 0 0, L_0x130027500;  1 drivers
v0x13001d400_0 .net *"_ivl_209", 0 0, L_0x1300276a0;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13001d4a0_0 .net/2u *"_ivl_210", 31 0, L_0x1180409a0;  1 drivers
v0x13001d550_0 .net *"_ivl_212", 31 0, L_0x130026690;  1 drivers
v0x13001d600_0 .net *"_ivl_214", 31 0, L_0x1300271d0;  1 drivers
v0x13001d6b0_0 .net *"_ivl_216", 31 0, L_0x130027a40;  1 drivers
v0x13001d760_0 .net *"_ivl_218", 31 0, L_0x130027900;  1 drivers
v0x13001d810_0 .net *"_ivl_227", 0 0, L_0x1300294c0;  1 drivers
v0x13001d8b0_0 .net *"_ivl_229", 0 0, L_0x130029530;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001d950_0 .net *"_ivl_23", 25 0, L_0x118040130;  1 drivers
v0x13001da00_0 .net *"_ivl_230", 31 0, L_0x130029670;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001dab0_0 .net *"_ivl_233", 30 0, L_0x118040ac0;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13001db60_0 .net/2u *"_ivl_234", 31 0, L_0x118040b08;  1 drivers
v0x13001dc10_0 .net *"_ivl_236", 0 0, L_0x130029710;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13001dcb0_0 .net/2u *"_ivl_24", 31 0, L_0x118040178;  1 drivers
v0x13001dd60_0 .net *"_ivl_241", 0 0, L_0x1300299f0;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13001de00_0 .net/2u *"_ivl_244", 5 0, L_0x118040b50;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13001deb0_0 .net/2u *"_ivl_248", 5 0, L_0x118040b98;  1 drivers
v0x13001df60_0 .net *"_ivl_255", 0 0, L_0x1300298a0;  1 drivers
v0x13001c9c0_0 .net *"_ivl_257", 0 0, L_0x13002a040;  1 drivers
v0x13001ca60_0 .net *"_ivl_26", 0 0, L_0x130023260;  1 drivers
v0x13001cb00_0 .net *"_ivl_261", 15 0, L_0x13002a4e0;  1 drivers
v0x13001dff0_0 .net *"_ivl_262", 17 0, L_0x130029d70;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13001e0a0_0 .net *"_ivl_265", 1 0, L_0x118040c28;  1 drivers
v0x13001e150_0 .net *"_ivl_268", 15 0, L_0x13002a790;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13001e200_0 .net *"_ivl_270", 1 0, L_0x118040c70;  1 drivers
v0x13001e2b0_0 .net *"_ivl_273", 0 0, L_0x13002a6c0;  1 drivers
L_0x118040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13001e360_0 .net/2u *"_ivl_274", 13 0, L_0x118040cb8;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001e410_0 .net/2u *"_ivl_276", 13 0, L_0x118040d00;  1 drivers
v0x13001e4c0_0 .net *"_ivl_278", 13 0, L_0x13002a830;  1 drivers
v0x13001e570_0 .net *"_ivl_28", 31 0, L_0x130023380;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001e620_0 .net *"_ivl_31", 25 0, L_0x1180401c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13001e6d0_0 .net/2u *"_ivl_32", 31 0, L_0x118040208;  1 drivers
v0x13001e780_0 .net *"_ivl_34", 0 0, L_0x130023470;  1 drivers
v0x13001e820_0 .net *"_ivl_4", 31 0, L_0x130022c20;  1 drivers
v0x13001e8d0_0 .net *"_ivl_41", 2 0, L_0x130023750;  1 drivers
L_0x118040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13001e980_0 .net/2u *"_ivl_42", 2 0, L_0x118040250;  1 drivers
v0x13001ea30_0 .net *"_ivl_47", 2 0, L_0x130023a30;  1 drivers
L_0x118040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13001eae0_0 .net/2u *"_ivl_48", 2 0, L_0x118040298;  1 drivers
v0x13001eb90_0 .net *"_ivl_53", 0 0, L_0x130023c20;  1 drivers
v0x13001ec30_0 .net *"_ivl_55", 0 0, L_0x130023ad0;  1 drivers
v0x13001ecd0_0 .net *"_ivl_57", 0 0, L_0x130023da0;  1 drivers
v0x13001ed70_0 .net *"_ivl_59", 0 0, L_0x130023ed0;  1 drivers
v0x13001ee10_0 .net *"_ivl_61", 0 0, L_0x130023ff0;  1 drivers
v0x13001eeb0_0 .net *"_ivl_65", 2 0, L_0x1300241b0;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13001ef60_0 .net/2u *"_ivl_66", 2 0, L_0x1180402e0;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001f010_0 .net *"_ivl_7", 25 0, L_0x118040010;  1 drivers
v0x13001f0c0_0 .net *"_ivl_70", 31 0, L_0x130024440;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001f170_0 .net *"_ivl_73", 25 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13001f220_0 .net/2u *"_ivl_74", 31 0, L_0x118040370;  1 drivers
v0x13001f2d0_0 .net *"_ivl_76", 0 0, L_0x1300244e0;  1 drivers
v0x13001f370_0 .net *"_ivl_78", 31 0, L_0x1300246a0;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001f420_0 .net/2u *"_ivl_8", 31 0, L_0x118040058;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001f4d0_0 .net *"_ivl_81", 25 0, L_0x1180403b8;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13001f580_0 .net/2u *"_ivl_82", 31 0, L_0x118040400;  1 drivers
v0x13001f630_0 .net *"_ivl_84", 0 0, L_0x130024740;  1 drivers
v0x13001f6d0_0 .net *"_ivl_87", 0 0, L_0x130024600;  1 drivers
v0x13001f780_0 .net *"_ivl_88", 31 0, L_0x130024910;  1 drivers
L_0x118040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13001f830_0 .net *"_ivl_91", 30 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13001f8e0_0 .net/2u *"_ivl_92", 31 0, L_0x118040490;  1 drivers
v0x13001f990_0 .net *"_ivl_94", 0 0, L_0x130024860;  1 drivers
v0x13001fa30_0 .net *"_ivl_97", 0 0, L_0x130024c30;  1 drivers
v0x13001fad0_0 .net "active", 0 0, L_0x13002aa70;  alias, 1 drivers
v0x13001fb70_0 .net "alu_op1", 31 0, L_0x130028460;  1 drivers
v0x13001fc10_0 .net "alu_op2", 31 0, L_0x130028550;  1 drivers
v0x13001fcb0_0 .net "alui_instr", 0 0, L_0x130023b40;  1 drivers
v0x13001fd50_0 .net "b_flag", 0 0, v0x130016e30_0;  1 drivers
v0x13001fe00_0 .net "b_imm", 17 0, L_0x13002a5a0;  1 drivers
v0x13001fe90_0 .net "b_offset", 31 0, L_0x13002a990;  1 drivers
v0x13001ff20_0 .net "clk", 0 0, v0x130022230_0;  1 drivers
v0x13001ffb0_0 .net "clk_enable", 0 0, v0x130022340_0;  1 drivers
v0x130020040_0 .var "cpu_active", 0 0;
v0x1300200d0_0 .var "curr_addr", 31 0;
v0x130020160_0 .var "data_address", 31 0;
v0x130020200_0 .net "data_read", 0 0, L_0x13002a0b0;  alias, 1 drivers
v0x1300202a0_0 .net "data_readdata", 31 0, v0x1300224f0_0;  1 drivers
v0x130020380_0 .net "data_write", 0 0, L_0x130029b40;  alias, 1 drivers
v0x130020420_0 .net "data_writedata", 31 0, v0x130018f70_0;  alias, 1 drivers
v0x1300204c0_0 .var "delay_slot", 31 0;
v0x130020560_0 .net "effective_addr", 31 0, v0x1300171f0_0;  1 drivers
v0x130020600_0 .net "funct_code", 5 0, L_0x130022b80;  1 drivers
v0x1300206b0_0 .net "hi_out", 31 0, v0x130019330_0;  1 drivers
v0x130020770_0 .net "hl_reg_enable", 0 0, L_0x130027d70;  1 drivers
v0x130020840_0 .net "instr_address", 31 0, L_0x13002aba0;  alias, 1 drivers
v0x1300208e0_0 .net "instr_opcode", 5 0, L_0x130022a60;  1 drivers
v0x130020980_0 .net "instr_readdata", 31 0, v0x1300227f0_0;  1 drivers
v0x130020a50_0 .net "j_imm", 0 0, L_0x1300257f0;  1 drivers
v0x130020af0_0 .net "j_reg", 0 0, L_0x1300261c0;  1 drivers
v0x130020b90_0 .net "link_const", 0 0, L_0x130024d20;  1 drivers
v0x130020c30_0 .net "link_reg", 0 0, L_0x130025290;  1 drivers
v0x130020cd0_0 .net "lo_out", 31 0, v0x130019a60_0;  1 drivers
v0x130020d70_0 .net "load_data", 31 0, v0x1300182e0_0;  1 drivers
v0x130020e20_0 .net "load_instr", 0 0, L_0x130023950;  1 drivers
v0x130020eb0_0 .net "lw", 0 0, L_0x130022e70;  1 drivers
v0x130020f50_0 .net "mfhi", 0 0, L_0x1300265e0;  1 drivers
v0x130020ff0_0 .net "mflo", 0 0, L_0x130026900;  1 drivers
v0x130021090_0 .net "movefrom", 0 0, L_0x1300235b0;  1 drivers
v0x130021130_0 .net "muldiv", 0 0, L_0x1300262b0;  1 drivers
v0x1300211d0_0 .var "next_delay_slot", 31 0;
v0x130021280_0 .net "partial_store", 0 0, L_0x1300297b0;  1 drivers
v0x130021320_0 .net "r_format", 0 0, L_0x130022d50;  1 drivers
v0x1300213c0_0 .net "reg_a_read_data", 31 0, L_0x130028050;  1 drivers
v0x130021480_0 .net "reg_a_read_index", 4 0, L_0x130026ee0;  1 drivers
v0x130021530_0 .net "reg_b_read_data", 31 0, L_0x130028300;  1 drivers
v0x1300215c0_0 .net "reg_b_read_index", 4 0, L_0x130026b20;  1 drivers
v0x130021680_0 .net "reg_dst", 0 0, L_0x1300236a0;  1 drivers
v0x130021710_0 .net "reg_write", 0 0, L_0x1300240a0;  1 drivers
v0x1300217b0_0 .net "reg_write_data", 31 0, L_0x130027cd0;  1 drivers
v0x130021870_0 .net "reg_write_enable", 0 0, L_0x130027570;  1 drivers
v0x130021920_0 .net "reg_write_index", 4 0, L_0x1300273a0;  1 drivers
v0x1300219d0_0 .net "register_v0", 31 0, L_0x1300283f0;  alias, 1 drivers
v0x130021a80_0 .net "reset", 0 0, v0x130022950_0;  1 drivers
v0x130021b10_0 .net "result", 31 0, v0x130017640_0;  1 drivers
v0x130021bc0_0 .net "result_hi", 31 0, v0x130016fe0_0;  1 drivers
v0x130021c90_0 .net "result_lo", 31 0, v0x130017140_0;  1 drivers
v0x130021d60_0 .net "sb", 0 0, L_0x130029bf0;  1 drivers
v0x130021df0_0 .net "sh", 0 0, L_0x130029c90;  1 drivers
v0x130021e80_0 .var "state", 0 0;
v0x130021f20_0 .net "store_instr", 0 0, L_0x130024270;  1 drivers
v0x130021fc0_0 .net "sw", 0 0, L_0x130022fe0;  1 drivers
E_0x130015c50/0 .event edge, v0x130016e30_0, v0x1300204c0_0, v0x13001fe90_0, v0x130020a50_0;
E_0x130015c50/1 .event edge, v0x130017090_0, v0x130020af0_0, v0x13001a720_0;
E_0x130015c50 .event/or E_0x130015c50/0, E_0x130015c50/1;
E_0x130016570 .event edge, v0x130018c50_0, v0x1300171f0_0;
L_0x130022a60 .part v0x1300227f0_0, 26, 6;
L_0x130022b80 .part v0x1300227f0_0, 0, 6;
L_0x130022c20 .concat [ 6 26 0 0], L_0x130022a60, L_0x118040010;
L_0x130022d50 .cmp/eq 32, L_0x130022c20, L_0x118040058;
L_0x130022e70 .cmp/eq 6, L_0x130022a60, L_0x1180400a0;
L_0x130022fe0 .cmp/eq 6, L_0x130022a60, L_0x1180400e8;
L_0x1300230c0 .concat [ 6 26 0 0], L_0x130022a60, L_0x118040130;
L_0x130023260 .cmp/eq 32, L_0x1300230c0, L_0x118040178;
L_0x130023380 .concat [ 6 26 0 0], L_0x130022a60, L_0x1180401c0;
L_0x130023470 .cmp/eq 32, L_0x130023380, L_0x118040208;
L_0x130023750 .part L_0x130022a60, 3, 3;
L_0x130023950 .cmp/eq 3, L_0x130023750, L_0x118040250;
L_0x130023a30 .part L_0x130022a60, 3, 3;
L_0x130023b40 .cmp/eq 3, L_0x130023a30, L_0x118040298;
L_0x130023c20 .reduce/nor L_0x1300262b0;
L_0x1300241b0 .part L_0x130022a60, 3, 3;
L_0x130024270 .cmp/eq 3, L_0x1300241b0, L_0x1180402e0;
L_0x130024440 .concat [ 6 26 0 0], L_0x130022a60, L_0x118040328;
L_0x1300244e0 .cmp/eq 32, L_0x130024440, L_0x118040370;
L_0x1300246a0 .concat [ 6 26 0 0], L_0x130022a60, L_0x1180403b8;
L_0x130024740 .cmp/eq 32, L_0x1300246a0, L_0x118040400;
L_0x130024600 .part v0x1300227f0_0, 20, 1;
L_0x130024910 .concat [ 1 31 0 0], L_0x130024600, L_0x118040448;
L_0x130024860 .cmp/eq 32, L_0x130024910, L_0x118040490;
L_0x130024ea0 .concat [ 6 26 0 0], L_0x130022a60, L_0x1180404d8;
L_0x130024a10 .cmp/eq 32, L_0x130024ea0, L_0x118040520;
L_0x130025090 .part v0x1300227f0_0, 0, 6;
L_0x130024f40 .cmp/eq 6, L_0x130025090, L_0x118040568;
L_0x1300253c0 .concat [ 6 26 0 0], L_0x130022a60, L_0x1180405b0;
L_0x130025130 .cmp/eq 32, L_0x1300253c0, L_0x1180405f8;
L_0x1300255d0 .concat [ 6 26 0 0], L_0x130022a60, L_0x118040640;
L_0x130025460 .cmp/eq 32, L_0x1300255d0, L_0x118040688;
L_0x130025940 .concat [ 6 26 0 0], L_0x130022a60, L_0x1180406d0;
L_0x1300256b0 .cmp/eq 32, L_0x130025940, L_0x118040718;
L_0x130025cf0 .part v0x1300227f0_0, 0, 6;
L_0x130025be0 .cmp/eq 6, L_0x130025cf0, L_0x118040760;
L_0x130025fb0 .part v0x1300227f0_0, 0, 6;
L_0x130025e90 .cmp/eq 6, L_0x130025fb0, L_0x1180407a8;
L_0x130026320 .part L_0x130022b80, 3, 2;
L_0x130026050 .cmp/eq 2, L_0x130026320, L_0x1180407f0;
L_0x130026500 .cmp/eq 6, L_0x130022b80, L_0x118040838;
L_0x130026730 .cmp/eq 6, L_0x130022b80, L_0x118040880;
L_0x130026a40 .cmp/eq 6, L_0x130022b80, L_0x1180408c8;
L_0x130024b10 .cmp/eq 6, L_0x130022b80, L_0x118040910;
L_0x130026ee0 .part v0x1300227f0_0, 21, 5;
L_0x130026b20 .part v0x1300227f0_0, 16, 5;
L_0x130027130 .part v0x1300227f0_0, 11, 5;
L_0x130026fc0 .part v0x1300227f0_0, 16, 5;
L_0x130027060 .functor MUXZ 5, L_0x130026fc0, L_0x130027130, L_0x1300236a0, C4<>;
L_0x1300273a0 .functor MUXZ 5, L_0x130027060, L_0x118040958, L_0x130024d20, C4<>;
L_0x130026690 .arith/sum 32, v0x1300204c0_0, L_0x1180409a0;
L_0x1300271d0 .functor MUXZ 32, v0x130017640_0, v0x1300182e0_0, L_0x130023950, C4<>;
L_0x130027a40 .functor MUXZ 32, L_0x1300271d0, v0x130019a60_0, L_0x130026900, C4<>;
L_0x130027900 .functor MUXZ 32, L_0x130027a40, v0x130019330_0, L_0x1300265e0, C4<>;
L_0x130027cd0 .functor MUXZ 32, L_0x130027900, L_0x130026690, L_0x1300276a0, C4<>;
L_0x130029670 .concat [ 1 31 0 0], v0x130021e80_0, L_0x118040ac0;
L_0x130029710 .cmp/eq 32, L_0x130029670, L_0x118040b08;
L_0x130029bf0 .cmp/eq 6, L_0x130022a60, L_0x118040b50;
L_0x130029c90 .cmp/eq 6, L_0x130022a60, L_0x118040b98;
L_0x1300298a0 .reduce/nor v0x130021e80_0;
L_0x13002a4e0 .part v0x1300227f0_0, 0, 16;
L_0x130029d70 .concat [ 16 2 0 0], L_0x13002a4e0, L_0x118040c28;
L_0x13002a790 .part L_0x130029d70, 0, 16;
L_0x13002a5a0 .concat [ 2 16 0 0], L_0x118040c70, L_0x13002a790;
L_0x13002a6c0 .part L_0x13002a5a0, 17, 1;
L_0x13002a830 .functor MUXZ 14, L_0x118040d00, L_0x118040cb8, L_0x13002a6c0, C4<>;
L_0x13002a990 .concat [ 18 14 0 0], L_0x13002a5a0, L_0x13002a830;
S_0x1300165a0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x130016900_0 .net *"_ivl_10", 15 0, L_0x130028e50;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300169c0_0 .net/2u *"_ivl_14", 15 0, L_0x118040a78;  1 drivers
v0x130016a70_0 .net *"_ivl_17", 15 0, L_0x130028f90;  1 drivers
v0x130016b30_0 .net *"_ivl_5", 0 0, L_0x1300287a0;  1 drivers
v0x130016be0_0 .net *"_ivl_6", 15 0, L_0x130025d90;  1 drivers
v0x130016cd0_0 .net *"_ivl_9", 15 0, L_0x130028b50;  1 drivers
v0x130016d80_0 .net "addr_rt", 4 0, L_0x130029200;  1 drivers
v0x130016e30_0 .var "b_flag", 0 0;
v0x130016ed0_0 .net "funct", 5 0, L_0x130027790;  1 drivers
v0x130016fe0_0 .var "hi", 31 0;
v0x130017090_0 .net "instructionword", 31 0, v0x1300227f0_0;  alias, 1 drivers
v0x130017140_0 .var "lo", 31 0;
v0x1300171f0_0 .var "memaddroffset", 31 0;
v0x1300172a0_0 .var "multresult", 63 0;
v0x130017350_0 .net "op1", 31 0, L_0x130028460;  alias, 1 drivers
v0x130017400_0 .net "op2", 31 0, L_0x130028550;  alias, 1 drivers
v0x1300174b0_0 .net "opcode", 5 0, L_0x130028700;  1 drivers
v0x130017640_0 .var "result", 31 0;
v0x1300176d0_0 .net "shamt", 4 0, L_0x130029160;  1 drivers
v0x130017780_0 .net/s "sign_op1", 31 0, L_0x130028460;  alias, 1 drivers
v0x130017840_0 .net/s "sign_op2", 31 0, L_0x130028550;  alias, 1 drivers
v0x1300178d0_0 .net "simmediatedata", 31 0, L_0x130028ef0;  1 drivers
v0x130017960_0 .net "simmediatedatas", 31 0, L_0x130028ef0;  alias, 1 drivers
v0x1300179f0_0 .net "uimmediatedata", 31 0, L_0x130029030;  1 drivers
v0x130017a80_0 .net "unsign_op1", 31 0, L_0x130028460;  alias, 1 drivers
v0x130017b50_0 .net "unsign_op2", 31 0, L_0x130028550;  alias, 1 drivers
v0x130017c30_0 .var "unsigned_result", 31 0;
E_0x130016870/0 .event edge, v0x1300174b0_0, v0x130017350_0, v0x1300178d0_0, v0x130016ed0_0;
E_0x130016870/1 .event edge, v0x130017400_0, v0x1300176d0_0, v0x1300172a0_0, v0x130016d80_0;
E_0x130016870/2 .event edge, v0x1300179f0_0, v0x130017c30_0;
E_0x130016870 .event/or E_0x130016870/0, E_0x130016870/1, E_0x130016870/2;
L_0x130028700 .part v0x1300227f0_0, 26, 6;
L_0x130027790 .part v0x1300227f0_0, 0, 6;
L_0x1300287a0 .part v0x1300227f0_0, 15, 1;
LS_0x130025d90_0_0 .concat [ 1 1 1 1], L_0x1300287a0, L_0x1300287a0, L_0x1300287a0, L_0x1300287a0;
LS_0x130025d90_0_4 .concat [ 1 1 1 1], L_0x1300287a0, L_0x1300287a0, L_0x1300287a0, L_0x1300287a0;
LS_0x130025d90_0_8 .concat [ 1 1 1 1], L_0x1300287a0, L_0x1300287a0, L_0x1300287a0, L_0x1300287a0;
LS_0x130025d90_0_12 .concat [ 1 1 1 1], L_0x1300287a0, L_0x1300287a0, L_0x1300287a0, L_0x1300287a0;
L_0x130025d90 .concat [ 4 4 4 4], LS_0x130025d90_0_0, LS_0x130025d90_0_4, LS_0x130025d90_0_8, LS_0x130025d90_0_12;
L_0x130028b50 .part v0x1300227f0_0, 0, 16;
L_0x130028e50 .concat [ 16 0 0 0], L_0x130028b50;
L_0x130028ef0 .concat [ 16 16 0 0], L_0x130028e50, L_0x130025d90;
L_0x130028f90 .part v0x1300227f0_0, 0, 16;
L_0x130029030 .concat [ 16 16 0 0], L_0x130028f90, L_0x118040a78;
L_0x130029160 .part v0x1300227f0_0, 6, 5;
L_0x130029200 .part v0x1300227f0_0, 16, 5;
S_0x130017d80 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x130018020_0 .net "address", 31 0, v0x1300171f0_0;  alias, 1 drivers
v0x1300180d0_0 .net "datafromMem", 31 0, v0x1300224f0_0;  alias, 1 drivers
v0x130018170_0 .net "instr_word", 31 0, v0x1300227f0_0;  alias, 1 drivers
v0x130018240_0 .net "opcode", 5 0, L_0x130029300;  1 drivers
v0x1300182e0_0 .var "out_transformed", 31 0;
v0x1300183d0_0 .net "regword", 31 0, L_0x130028300;  alias, 1 drivers
v0x130018480_0 .net "whichbyte", 1 0, L_0x1300293a0;  1 drivers
E_0x130017fc0/0 .event edge, v0x130018240_0, v0x1300180d0_0, v0x130018480_0, v0x130017090_0;
E_0x130017fc0/1 .event edge, v0x1300183d0_0;
E_0x130017fc0 .event/or E_0x130017fc0/0, E_0x130017fc0/1;
L_0x130029300 .part v0x1300227f0_0, 26, 6;
L_0x1300293a0 .part v0x1300171f0_0, 0, 2;
S_0x1300185b0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x130018850_0 .net *"_ivl_1", 1 0, L_0x13002a2a0;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130018910_0 .net *"_ivl_5", 0 0, L_0x118040be0;  1 drivers
v0x1300189c0_0 .net "bytenum", 2 0, L_0x130029f50;  1 drivers
v0x130018a80_0 .net "dataword", 31 0, v0x1300224f0_0;  alias, 1 drivers
v0x130018b40_0 .net "eff_addr", 31 0, v0x1300171f0_0;  alias, 1 drivers
v0x130018c50_0 .net "opcode", 5 0, L_0x130022a60;  alias, 1 drivers
v0x130018ce0_0 .net "regbyte", 7 0, L_0x13002a380;  1 drivers
v0x130018d90_0 .net "reghalfword", 15 0, L_0x13002a420;  1 drivers
v0x130018e40_0 .net "regword", 31 0, L_0x130028300;  alias, 1 drivers
v0x130018f70_0 .var "storedata", 31 0;
E_0x1300187f0/0 .event edge, v0x130018c50_0, v0x1300183d0_0, v0x1300189c0_0, v0x130018ce0_0;
E_0x1300187f0/1 .event edge, v0x1300180d0_0, v0x130018d90_0;
E_0x1300187f0 .event/or E_0x1300187f0/0, E_0x1300187f0/1;
L_0x13002a2a0 .part v0x1300171f0_0, 0, 2;
L_0x130029f50 .concat [ 2 1 0 0], L_0x13002a2a0, L_0x118040be0;
L_0x13002a380 .part L_0x130028300, 0, 8;
L_0x13002a420 .part L_0x130028300, 0, 16;
S_0x130019040 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x130019280_0 .net "clk", 0 0, v0x130022230_0;  alias, 1 drivers
v0x130019330_0 .var "data", 31 0;
v0x1300193e0_0 .net "data_in", 31 0, v0x130016fe0_0;  alias, 1 drivers
v0x1300194b0_0 .net "data_out", 31 0, v0x130019330_0;  alias, 1 drivers
v0x130019550_0 .net "enable", 0 0, L_0x130027d70;  alias, 1 drivers
v0x130019630_0 .net "reset", 0 0, v0x130022950_0;  alias, 1 drivers
S_0x130019750 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1300199d0_0 .net "clk", 0 0, v0x130022230_0;  alias, 1 drivers
v0x130019a60_0 .var "data", 31 0;
v0x130019af0_0 .net "data_in", 31 0, v0x130017140_0;  alias, 1 drivers
v0x130019bc0_0 .net "data_out", 31 0, v0x130019a60_0;  alias, 1 drivers
v0x130019c60_0 .net "enable", 0 0, L_0x130027d70;  alias, 1 drivers
v0x130019d30_0 .net "reset", 0 0, v0x130022950_0;  alias, 1 drivers
S_0x130019e40 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x1300161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x130028050 .functor BUFZ 32, L_0x130027be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130028300 .functor BUFZ 32, L_0x130028140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13001aad0_2 .array/port v0x13001aad0, 2;
L_0x1300283f0 .functor BUFZ 32, v0x13001aad0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13001a170_0 .net *"_ivl_0", 31 0, L_0x130027be0;  1 drivers
v0x13001a230_0 .net *"_ivl_10", 6 0, L_0x1300281e0;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13001a2d0_0 .net *"_ivl_13", 1 0, L_0x118040a30;  1 drivers
v0x13001a370_0 .net *"_ivl_2", 6 0, L_0x130027f30;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13001a420_0 .net *"_ivl_5", 1 0, L_0x1180409e8;  1 drivers
v0x13001a510_0 .net *"_ivl_8", 31 0, L_0x130028140;  1 drivers
v0x13001a5c0_0 .net "r_clk", 0 0, v0x130022230_0;  alias, 1 drivers
v0x13001a690_0 .net "r_clk_enable", 0 0, v0x130022340_0;  alias, 1 drivers
v0x13001a720_0 .net "read_data1", 31 0, L_0x130028050;  alias, 1 drivers
v0x13001a830_0 .net "read_data2", 31 0, L_0x130028300;  alias, 1 drivers
v0x13001a8c0_0 .net "read_reg1", 4 0, L_0x130026ee0;  alias, 1 drivers
v0x13001a970_0 .net "read_reg2", 4 0, L_0x130026b20;  alias, 1 drivers
v0x13001aa20_0 .net "register_v0", 31 0, L_0x1300283f0;  alias, 1 drivers
v0x13001aad0 .array "registers", 0 31, 31 0;
v0x13001ae70_0 .net "reset", 0 0, v0x130022950_0;  alias, 1 drivers
v0x13001af40_0 .net "write_control", 0 0, L_0x130027570;  alias, 1 drivers
v0x13001afd0_0 .net "write_data", 31 0, L_0x130027cd0;  alias, 1 drivers
v0x13001b160_0 .net "write_reg", 4 0, L_0x1300273a0;  alias, 1 drivers
L_0x130027be0 .array/port v0x13001aad0, L_0x130027f30;
L_0x130027f30 .concat [ 5 2 0 0], L_0x130026ee0, L_0x1180409e8;
L_0x130028140 .array/port v0x13001aad0, L_0x1300281e0;
L_0x1300281e0 .concat [ 5 2 0 0], L_0x130026b20, L_0x118040a30;
    .scope S_0x1300049a0;
T_0 ;
    %wait E_0x1300043e0;
    %load/vec4 v0x1300155b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1300153a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x130015450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x130015500_0;
    %assign/vec4 v0x1300153a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x130019e40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13001aad0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x130019e40;
T_2 ;
    %wait E_0x130004b10;
    %load/vec4 v0x13001ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13001a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13001af40_0;
    %load/vec4 v0x13001b160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13001afd0_0;
    %load/vec4 v0x13001b160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13001aad0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1300165a0;
T_3 ;
    %wait E_0x130016870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %load/vec4 v0x1300174b0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x1300178d0_0;
    %add;
    %store/vec4 v0x1300171f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1300174b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x130016ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x130017840_0;
    %ix/getv 4, v0x1300176d0_0;
    %shiftl 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x130017840_0;
    %ix/getv 4, v0x1300176d0_0;
    %shiftr 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x130017840_0;
    %ix/getv 4, v0x1300176d0_0;
    %shiftr/s 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x130017840_0;
    %load/vec4 v0x130017a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x130017840_0;
    %load/vec4 v0x130017a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x130017840_0;
    %load/vec4 v0x130017a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x130017780_0;
    %pad/s 64;
    %load/vec4 v0x130017840_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1300172a0_0, 0, 64;
    %load/vec4 v0x1300172a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x130016fe0_0, 0, 32;
    %load/vec4 v0x1300172a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x130017140_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x130017a80_0;
    %pad/u 64;
    %load/vec4 v0x130017b50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1300172a0_0, 0, 64;
    %load/vec4 v0x1300172a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x130016fe0_0, 0, 32;
    %load/vec4 v0x1300172a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x130017140_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017840_0;
    %mod/s;
    %store/vec4 v0x130016fe0_0, 0, 32;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017840_0;
    %div/s;
    %store/vec4 v0x130017140_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %mod;
    %store/vec4 v0x130016fe0_0, 0, 32;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %div;
    %store/vec4 v0x130017140_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x130017350_0;
    %store/vec4 v0x130016fe0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x130017350_0;
    %store/vec4 v0x130017140_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017840_0;
    %add;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %add;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %sub;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %and;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %or;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %xor;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %or;
    %inv;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017b50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x130016d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017840_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x130017400_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x130017780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130016e30_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x1300178d0_0;
    %add;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x1300178d0_0;
    %add;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x130017780_0;
    %load/vec4 v0x1300178d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x130017960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x1300179f0_0;
    %and;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x1300179f0_0;
    %or;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x130017a80_0;
    %load/vec4 v0x1300179f0_0;
    %xor;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x1300179f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x130017c30_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x130017c30_0;
    %store/vec4 v0x130017640_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x130017d80;
T_4 ;
    %wait E_0x130017fc0;
    %load/vec4 v0x130018240_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1300180d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1300180d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1300180d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1300180d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x130018170_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x1300183d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x1300183d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x1300183d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x130018480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300183d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300183d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1300180d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1300183d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1300182e0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x130019750;
T_5 ;
    %wait E_0x130004b10;
    %load/vec4 v0x130019d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130019a60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x130019c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x130019af0_0;
    %assign/vec4 v0x130019a60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x130019040;
T_6 ;
    %wait E_0x130004b10;
    %load/vec4 v0x130019630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130019330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x130019550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1300193e0_0;
    %assign/vec4 v0x130019330_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1300185b0;
T_7 ;
    %wait E_0x1300187f0;
    %load/vec4 v0x130018c50_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x130018e40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130018f70_0, 4, 8;
    %load/vec4 v0x130018e40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130018f70_0, 4, 8;
    %load/vec4 v0x130018e40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130018f70_0, 4, 8;
    %load/vec4 v0x130018e40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130018f70_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x130018c50_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1300189c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x130018ce0_0;
    %load/vec4 v0x130018a80_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x130018a80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x130018ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130018a80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x130018a80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x130018ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130018a80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x130018a80_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x130018ce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x130018c50_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1300189c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x130018d90_0;
    %load/vec4 v0x130018a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x130018a80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x130018d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130018f70_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1300161e0;
T_8 ;
    %wait E_0x130016570;
    %load/vec4 v0x1300208e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x130020560_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x130020160_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1300161e0;
T_9 ;
    %wait E_0x130015c50;
    %load/vec4 v0x13001fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1300204c0_0;
    %load/vec4 v0x13001fe90_0;
    %add;
    %store/vec4 v0x1300211d0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x130020a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1300204c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x130020980_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1300211d0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x130020af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1300213c0_0;
    %store/vec4 v0x1300211d0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1300204c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1300211d0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1300161e0;
T_10 ;
    %wait E_0x130004b10;
    %load/vec4 v0x13001ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x130021a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1300200d0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1300204c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x130020040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130021e80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x130020040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x130021e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x130021e80_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x130021e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130021e80_0, 0;
    %load/vec4 v0x1300204c0_0;
    %assign/vec4 v0x1300200d0_0, 0;
    %load/vec4 v0x1300211d0_0;
    %assign/vec4 v0x1300204c0_0, 0;
    %load/vec4 v0x1300200d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130020040_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1300161e0;
T_11 ;
    %wait E_0x130004b10;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x130021a80_0, v0x13001ffb0_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x130020980_0, v0x13001fad0_0, v0x130021870_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x130021480_0, v0x1300215c0_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1300213c0_0, v0x130021530_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1300217b0_0, v0x130021b10_0, v0x130021920_0, v0x130020e20_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x130021130_0, v0x130021c90_0, v0x130021bc0_0, v0x130020cd0_0, v0x1300206b0_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x13001fd50_0, v0x13001fe90_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1300200d0_0, v0x130021e80_0, v0x1300204c0_0, v0x1300211d0_0, v0x130020af0_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x130020840_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x130004bc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130022230_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x130022230_0;
    %inv;
    %store/vec4 v0x130022230_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x130004bc0;
T_13 ;
    %fork t_1, S_0x130015710;
    %jmp t_0;
    .scope S_0x130015710;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130022950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130022340_0, 0, 1;
    %wait E_0x130004b10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130022950_0, 0, 1;
    %wait E_0x130004b10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1300224f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x130015cb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x130015ec0_0, 0, 5;
    %load/vec4 v0x130015a50_0;
    %store/vec4 v0x130015fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x130015b10_0, 0, 16;
    %load/vec4 v0x130015cb0_0;
    %load/vec4 v0x130015ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130015bc0_0, 0, 32;
    %load/vec4 v0x130015bc0_0;
    %store/vec4 v0x1300227f0_0, 0, 32;
    %load/vec4 v0x1300224f0_0;
    %load/vec4 v0x130015a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1300224f0_0, 0, 32;
    %wait E_0x130004b10;
    %delay 2, 0;
    %load/vec4 v0x130022580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x130022460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x130015a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x130015cb0_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x1300159a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x130016080_0, 0, 5;
    %load/vec4 v0x130015a50_0;
    %store/vec4 v0x130015ec0_0, 0, 5;
    %load/vec4 v0x130015a50_0;
    %subi 1, 0, 5;
    %store/vec4 v0x130015fd0_0, 0, 5;
    %load/vec4 v0x130015a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x130015e10_0, 0, 5;
    %load/vec4 v0x130015cb0_0;
    %load/vec4 v0x130015ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130016080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1300159a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130015d60_0, 0, 32;
    %load/vec4 v0x130015d60_0;
    %store/vec4 v0x1300227f0_0, 0, 32;
    %wait E_0x130004b10;
    %delay 2, 0;
    %load/vec4 v0x130015a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x130016130_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x130015cb0_0, 0, 6;
    %load/vec4 v0x130015a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x130015ec0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130015fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x130015b10_0, 0, 16;
    %load/vec4 v0x130015cb0_0;
    %load/vec4 v0x130015ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130015b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130015bc0_0, 0, 32;
    %load/vec4 v0x130015bc0_0;
    %store/vec4 v0x1300227f0_0, 0, 32;
    %wait E_0x130004b10;
    %delay 2, 0;
    %load/vec4 v0x130016130_0;
    %load/vec4 v0x130015a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x130015a50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x130016130_0;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1300158e0_0, 0, 32;
    %load/vec4 v0x130016130_0;
    %load/vec4 v0x130015a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x130016130_0, 0, 32;
    %load/vec4 v0x130022880_0;
    %load/vec4 v0x1300158e0_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1300158e0_0, v0x130022880_0 {0 0 0};
T_13.13 ;
    %load/vec4 v0x130015a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130015a50_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x130004bc0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
