;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:42:51.273, builtAtMillis: 1545435771273
circuit Cgra_Hw : 
  module VectorPort_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    io.out[0].config <= vector_registers[0].config @[VectorPort_Hw.scala 31:17]
    vector_registers[0].ready <= io.out[0].ready @[VectorPort_Hw.scala 31:17]
    io.out[0].bits <= vector_registers[0].bits @[VectorPort_Hw.scala 31:17]
    io.out[0].valid <= vector_registers[0].valid @[VectorPort_Hw.scala 31:17]
    io.out[1].config <= vector_registers[1].config @[VectorPort_Hw.scala 31:17]
    vector_registers[1].ready <= io.out[1].ready @[VectorPort_Hw.scala 31:17]
    io.out[1].bits <= vector_registers[1].bits @[VectorPort_Hw.scala 31:17]
    io.out[1].valid <= vector_registers[1].valid @[VectorPort_Hw.scala 31:17]
    io.out[2].config <= vector_registers[2].config @[VectorPort_Hw.scala 31:17]
    vector_registers[2].ready <= io.out[2].ready @[VectorPort_Hw.scala 31:17]
    io.out[2].bits <= vector_registers[2].bits @[VectorPort_Hw.scala 31:17]
    io.out[2].valid <= vector_registers[2].valid @[VectorPort_Hw.scala 31:17]
    vector_registers[distribute_counter].config <= io.in[0].config @[VectorPort_Hw.scala 32:42]
    io.in[0].ready <= vector_registers[distribute_counter].ready @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].bits <= io.in[0].bits @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].valid <= io.in[0].valid @[VectorPort_Hw.scala 32:42]
    node _T_129 = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_130 = tail(_T_129, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_130 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    io.out[0].config <= vector_registers[0].config @[VectorPort_Hw.scala 31:17]
    vector_registers[0].ready <= io.out[0].ready @[VectorPort_Hw.scala 31:17]
    io.out[0].bits <= vector_registers[0].bits @[VectorPort_Hw.scala 31:17]
    io.out[0].valid <= vector_registers[0].valid @[VectorPort_Hw.scala 31:17]
    io.out[1].config <= vector_registers[1].config @[VectorPort_Hw.scala 31:17]
    vector_registers[1].ready <= io.out[1].ready @[VectorPort_Hw.scala 31:17]
    io.out[1].bits <= vector_registers[1].bits @[VectorPort_Hw.scala 31:17]
    io.out[1].valid <= vector_registers[1].valid @[VectorPort_Hw.scala 31:17]
    io.out[2].config <= vector_registers[2].config @[VectorPort_Hw.scala 31:17]
    vector_registers[2].ready <= io.out[2].ready @[VectorPort_Hw.scala 31:17]
    io.out[2].bits <= vector_registers[2].bits @[VectorPort_Hw.scala 31:17]
    io.out[2].valid <= vector_registers[2].valid @[VectorPort_Hw.scala 31:17]
    vector_registers[distribute_counter].config <= io.in[0].config @[VectorPort_Hw.scala 32:42]
    io.in[0].ready <= vector_registers[distribute_counter].ready @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].bits <= io.in[0].bits @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].valid <= io.in[0].valid @[VectorPort_Hw.scala 32:42]
    node _T_129 = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_130 = tail(_T_129, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_130 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    vector_registers[0].config <= io.in[0].config @[VectorPort_Hw.scala 36:27]
    io.in[0].ready <= vector_registers[0].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[0].bits <= io.in[0].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[0].valid <= io.in[0].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[1].config <= io.in[1].config @[VectorPort_Hw.scala 36:27]
    io.in[1].ready <= vector_registers[1].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[1].bits <= io.in[1].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[1].valid <= io.in[1].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[2].config <= io.in[2].config @[VectorPort_Hw.scala 36:27]
    io.in[2].ready <= vector_registers[2].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[2].bits <= io.in[2].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[2].valid <= io.in[2].valid @[VectorPort_Hw.scala 36:27]
    io.out[0].config <= vector_registers[distribute_counter].config @[VectorPort_Hw.scala 37:17]
    vector_registers[distribute_counter].ready <= io.out[0].ready @[VectorPort_Hw.scala 37:17]
    io.out[0].bits <= vector_registers[distribute_counter].bits @[VectorPort_Hw.scala 37:17]
    io.out[0].valid <= vector_registers[distribute_counter].valid @[VectorPort_Hw.scala 37:17]
    node _T_165 = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_166 = tail(_T_165, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_166 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    vector_registers[0].config <= io.in[0].config @[VectorPort_Hw.scala 36:27]
    io.in[0].ready <= vector_registers[0].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[0].bits <= io.in[0].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[0].valid <= io.in[0].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[1].config <= io.in[1].config @[VectorPort_Hw.scala 36:27]
    io.in[1].ready <= vector_registers[1].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[1].bits <= io.in[1].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[1].valid <= io.in[1].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[2].config <= io.in[2].config @[VectorPort_Hw.scala 36:27]
    io.in[2].ready <= vector_registers[2].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[2].bits <= io.in[2].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[2].valid <= io.in[2].valid @[VectorPort_Hw.scala 36:27]
    io.out[0].config <= vector_registers[distribute_counter].config @[VectorPort_Hw.scala 37:17]
    vector_registers[distribute_counter].ready <= io.out[0].ready @[VectorPort_Hw.scala 37:17]
    io.out[0].bits <= vector_registers[distribute_counter].bits @[VectorPort_Hw.scala 37:17]
    io.out[0].valid <= vector_registers[distribute_counter].valid @[VectorPort_Hw.scala 37:17]
    node _T_165 = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_166 = tail(_T_165, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_166 @[VectorPort_Hw.scala 40:22]
    
  module Router_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    node _T_253 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_253 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_254 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_254 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_255 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_255 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_256 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_256 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    reg _T_309 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_309[0] @[Router_Hw.scala 165:54]
    reg _T_315 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_315 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_318 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_318 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_309[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_315 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_318 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_323 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_323[0] @[Router_Hw.scala 165:54]
    reg _T_329 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_329 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_332 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_332 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_323[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_329 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_332 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_337 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_337[0] @[Router_Hw.scala 165:54]
    reg _T_343 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_343 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_346 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_346 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_337[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_343 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_346 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_351 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_351[0] @[Router_Hw.scala 165:54]
    reg _T_357 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_357 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_360 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_360 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_351[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_357 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_360 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_365 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_365[0] @[Router_Hw.scala 165:54]
    reg _T_371 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_371 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_374 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_374 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_365[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_371 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_374 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<10> @[Router_Hw.scala 74:25]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_387 = eq(UInt<2>("h03"), _T_385) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<2>("h02"), _T_385) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[2].bits, _T_388) @[Mux.scala 46:16]
    node _T_391 = eq(UInt<1>("h01"), _T_385) @[Mux.scala 46:19]
    node _T_392 = mux(_T_391, decomposed_input_ports_0[1].bits, _T_390) @[Mux.scala 46:16]
    node _T_393 = eq(UInt<1>("h00"), _T_385) @[Mux.scala 46:19]
    node _T_394 = mux(_T_393, decomposed_input_ports_0[0].bits, _T_392) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_394 @[Router_Hw.scala 81:84]
    node _T_395 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_397 = eq(UInt<2>("h03"), _T_395) @[Mux.scala 46:19]
    node _T_398 = mux(_T_397, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_399 = eq(UInt<2>("h02"), _T_395) @[Mux.scala 46:19]
    node _T_400 = mux(_T_399, decomposed_input_ports_0[2].valid, _T_398) @[Mux.scala 46:16]
    node _T_401 = eq(UInt<1>("h01"), _T_395) @[Mux.scala 46:19]
    node _T_402 = mux(_T_401, decomposed_input_ports_0[1].valid, _T_400) @[Mux.scala 46:16]
    node _T_403 = eq(UInt<1>("h00"), _T_395) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_0[0].valid, _T_402) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_404 @[Router_Hw.scala 83:85]
    node _T_413 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_415 = eq(UInt<2>("h03"), _T_413) @[Mux.scala 46:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_417 = eq(UInt<2>("h02"), _T_413) @[Mux.scala 46:19]
    node _T_418 = mux(_T_417, decomposed_input_ports_0[2].bits, _T_416) @[Mux.scala 46:16]
    node _T_419 = eq(UInt<1>("h01"), _T_413) @[Mux.scala 46:19]
    node _T_420 = mux(_T_419, decomposed_input_ports_0[1].bits, _T_418) @[Mux.scala 46:16]
    node _T_421 = eq(UInt<1>("h00"), _T_413) @[Mux.scala 46:19]
    node _T_422 = mux(_T_421, decomposed_input_ports_0[0].bits, _T_420) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_422 @[Router_Hw.scala 81:84]
    node _T_423 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_425 = eq(UInt<2>("h03"), _T_423) @[Mux.scala 46:19]
    node _T_426 = mux(_T_425, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_427 = eq(UInt<2>("h02"), _T_423) @[Mux.scala 46:19]
    node _T_428 = mux(_T_427, decomposed_input_ports_0[2].valid, _T_426) @[Mux.scala 46:16]
    node _T_429 = eq(UInt<1>("h01"), _T_423) @[Mux.scala 46:19]
    node _T_430 = mux(_T_429, decomposed_input_ports_0[1].valid, _T_428) @[Mux.scala 46:16]
    node _T_431 = eq(UInt<1>("h00"), _T_423) @[Mux.scala 46:19]
    node _T_432 = mux(_T_431, decomposed_input_ports_0[0].valid, _T_430) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_432 @[Router_Hw.scala 83:85]
    node _T_441 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_443 = eq(UInt<2>("h03"), _T_441) @[Mux.scala 46:19]
    node _T_444 = mux(_T_443, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_445 = eq(UInt<2>("h02"), _T_441) @[Mux.scala 46:19]
    node _T_446 = mux(_T_445, decomposed_input_ports_0[2].bits, _T_444) @[Mux.scala 46:16]
    node _T_447 = eq(UInt<1>("h01"), _T_441) @[Mux.scala 46:19]
    node _T_448 = mux(_T_447, decomposed_input_ports_0[1].bits, _T_446) @[Mux.scala 46:16]
    node _T_449 = eq(UInt<1>("h00"), _T_441) @[Mux.scala 46:19]
    node _T_450 = mux(_T_449, decomposed_input_ports_0[0].bits, _T_448) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_450 @[Router_Hw.scala 81:84]
    node _T_451 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_453 = eq(UInt<2>("h03"), _T_451) @[Mux.scala 46:19]
    node _T_454 = mux(_T_453, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_455 = eq(UInt<2>("h02"), _T_451) @[Mux.scala 46:19]
    node _T_456 = mux(_T_455, decomposed_input_ports_0[2].valid, _T_454) @[Mux.scala 46:16]
    node _T_457 = eq(UInt<1>("h01"), _T_451) @[Mux.scala 46:19]
    node _T_458 = mux(_T_457, decomposed_input_ports_0[1].valid, _T_456) @[Mux.scala 46:16]
    node _T_459 = eq(UInt<1>("h00"), _T_451) @[Mux.scala 46:19]
    node _T_460 = mux(_T_459, decomposed_input_ports_0[0].valid, _T_458) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_460 @[Router_Hw.scala 83:85]
    node _T_469 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_471 = eq(UInt<2>("h03"), _T_469) @[Mux.scala 46:19]
    node _T_472 = mux(_T_471, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_473 = eq(UInt<2>("h02"), _T_469) @[Mux.scala 46:19]
    node _T_474 = mux(_T_473, decomposed_input_ports_0[2].bits, _T_472) @[Mux.scala 46:16]
    node _T_475 = eq(UInt<1>("h01"), _T_469) @[Mux.scala 46:19]
    node _T_476 = mux(_T_475, decomposed_input_ports_0[1].bits, _T_474) @[Mux.scala 46:16]
    node _T_477 = eq(UInt<1>("h00"), _T_469) @[Mux.scala 46:19]
    node _T_478 = mux(_T_477, decomposed_input_ports_0[0].bits, _T_476) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_478 @[Router_Hw.scala 81:84]
    node _T_479 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_481 = eq(UInt<2>("h03"), _T_479) @[Mux.scala 46:19]
    node _T_482 = mux(_T_481, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_483 = eq(UInt<2>("h02"), _T_479) @[Mux.scala 46:19]
    node _T_484 = mux(_T_483, decomposed_input_ports_0[2].valid, _T_482) @[Mux.scala 46:16]
    node _T_485 = eq(UInt<1>("h01"), _T_479) @[Mux.scala 46:19]
    node _T_486 = mux(_T_485, decomposed_input_ports_0[1].valid, _T_484) @[Mux.scala 46:16]
    node _T_487 = eq(UInt<1>("h00"), _T_479) @[Mux.scala 46:19]
    node _T_488 = mux(_T_487, decomposed_input_ports_0[0].valid, _T_486) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_488 @[Router_Hw.scala 83:85]
    node _T_497 = bits(config_wire, 9, 8) @[Router_Hw.scala 82:28]
    node _T_499 = eq(UInt<2>("h03"), _T_497) @[Mux.scala 46:19]
    node _T_500 = mux(_T_499, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_501 = eq(UInt<2>("h02"), _T_497) @[Mux.scala 46:19]
    node _T_502 = mux(_T_501, decomposed_input_ports_0[2].bits, _T_500) @[Mux.scala 46:16]
    node _T_503 = eq(UInt<1>("h01"), _T_497) @[Mux.scala 46:19]
    node _T_504 = mux(_T_503, decomposed_input_ports_0[1].bits, _T_502) @[Mux.scala 46:16]
    node _T_505 = eq(UInt<1>("h00"), _T_497) @[Mux.scala 46:19]
    node _T_506 = mux(_T_505, decomposed_input_ports_0[0].bits, _T_504) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_506 @[Router_Hw.scala 81:84]
    node _T_507 = bits(config_wire, 9, 8) @[Router_Hw.scala 84:28]
    node _T_509 = eq(UInt<2>("h03"), _T_507) @[Mux.scala 46:19]
    node _T_510 = mux(_T_509, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_511 = eq(UInt<2>("h02"), _T_507) @[Mux.scala 46:19]
    node _T_512 = mux(_T_511, decomposed_input_ports_0[2].valid, _T_510) @[Mux.scala 46:16]
    node _T_513 = eq(UInt<1>("h01"), _T_507) @[Mux.scala 46:19]
    node _T_514 = mux(_T_513, decomposed_input_ports_0[1].valid, _T_512) @[Mux.scala 46:16]
    node _T_515 = eq(UInt<1>("h00"), _T_507) @[Mux.scala 46:19]
    node _T_516 = mux(_T_515, decomposed_input_ports_0[0].valid, _T_514) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_516 @[Router_Hw.scala 83:85]
    node _T_517 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_519 = eq(_T_517, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_521 = mux(_T_519, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_522 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_524 = eq(_T_522, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_526 = mux(_T_524, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_527 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_529 = eq(_T_527, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_531 = mux(_T_529, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_532 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_534 = eq(_T_532, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_536 = mux(_T_534, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_537 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_539 = eq(_T_537, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_541 = mux(_T_539, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_542 = and(_T_521, _T_526) @[Router_Hw.scala 93:99]
    node _T_543 = and(_T_542, _T_531) @[Router_Hw.scala 93:99]
    node _T_544 = and(_T_543, _T_536) @[Router_Hw.scala 93:99]
    node _T_545 = and(_T_544, _T_541) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_545 @[Router_Hw.scala 93:73]
    node _T_546 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_548 = eq(_T_546, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_550 = mux(_T_548, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_551 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_553 = eq(_T_551, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_555 = mux(_T_553, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_556 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_558 = eq(_T_556, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_560 = mux(_T_558, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_561 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_563 = eq(_T_561, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_565 = mux(_T_563, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_566 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_568 = eq(_T_566, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_570 = mux(_T_568, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_571 = and(_T_550, _T_555) @[Router_Hw.scala 93:99]
    node _T_572 = and(_T_571, _T_560) @[Router_Hw.scala 93:99]
    node _T_573 = and(_T_572, _T_565) @[Router_Hw.scala 93:99]
    node _T_574 = and(_T_573, _T_570) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_574 @[Router_Hw.scala 93:73]
    node _T_575 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_577 = eq(_T_575, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_579 = mux(_T_577, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_580 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_582 = eq(_T_580, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_584 = mux(_T_582, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_585 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_587 = eq(_T_585, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_589 = mux(_T_587, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_590 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_592 = eq(_T_590, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_594 = mux(_T_592, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_595 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_597 = eq(_T_595, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_599 = mux(_T_597, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_600 = and(_T_579, _T_584) @[Router_Hw.scala 93:99]
    node _T_601 = and(_T_600, _T_589) @[Router_Hw.scala 93:99]
    node _T_602 = and(_T_601, _T_594) @[Router_Hw.scala 93:99]
    node _T_603 = and(_T_602, _T_599) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_603 @[Router_Hw.scala 93:73]
    node _T_604 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_606 = eq(_T_604, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_608 = mux(_T_606, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_609 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_611 = eq(_T_609, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_613 = mux(_T_611, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_614 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_616 = eq(_T_614, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_618 = mux(_T_616, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_619 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_621 = eq(_T_619, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_623 = mux(_T_621, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_624 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_626 = eq(_T_624, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_628 = mux(_T_626, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_629 = and(_T_608, _T_613) @[Router_Hw.scala 93:99]
    node _T_630 = and(_T_629, _T_618) @[Router_Hw.scala 93:99]
    node _T_631 = and(_T_630, _T_623) @[Router_Hw.scala 93:99]
    node _T_632 = and(_T_631, _T_628) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_632 @[Router_Hw.scala 93:73]
    wire _T_637 : UInt<10>[1] @[Router_Hw.scala 117:45]
    _T_637[0] <= UInt<10>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_637)) @[Router_Hw.scala 117:37]
    node _T_654 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_654 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0b")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 9, 0) @[Router_Hw.scala 131:39]
    node _T_656 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_656 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[6] @[Router_Hw.scala 147:57]
    wire decomposed_input_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[6] @[Router_Hw.scala 147:57]
    node _T_399 = bits(io.in[0].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_399 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    node _T_400 = bits(io.in[0].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[0].bits <= _T_400 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    node _T_401 = and(decomposed_input_ports_0[0].ready, decomposed_input_ports_1[0].ready) @[Router_Hw.scala 158:90]
    io.in[0].ready <= _T_401 @[Router_Hw.scala 158:33]
    node _T_402 = bits(io.in[1].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_402 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    node _T_403 = bits(io.in[1].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[1].bits <= _T_403 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    node _T_404 = and(decomposed_input_ports_0[1].ready, decomposed_input_ports_1[1].ready) @[Router_Hw.scala 158:90]
    io.in[1].ready <= _T_404 @[Router_Hw.scala 158:33]
    node _T_405 = bits(io.in[2].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_405 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    node _T_406 = bits(io.in[2].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[2].bits <= _T_406 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    node _T_407 = and(decomposed_input_ports_0[2].ready, decomposed_input_ports_1[2].ready) @[Router_Hw.scala 158:90]
    io.in[2].ready <= _T_407 @[Router_Hw.scala 158:33]
    node _T_408 = bits(io.in[3].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_408 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    node _T_409 = bits(io.in[3].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[3].bits <= _T_409 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    node _T_410 = and(decomposed_input_ports_0[3].ready, decomposed_input_ports_1[3].ready) @[Router_Hw.scala 158:90]
    io.in[3].ready <= _T_410 @[Router_Hw.scala 158:33]
    node _T_411 = bits(io.in[4].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_411 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    node _T_412 = bits(io.in[4].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[4].bits <= _T_412 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    node _T_413 = and(decomposed_input_ports_0[4].ready, decomposed_input_ports_1[4].ready) @[Router_Hw.scala 158:90]
    io.in[4].ready <= _T_413 @[Router_Hw.scala 158:33]
    node _T_414 = bits(io.in[5].bits, 31, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[5].bits <= _T_414 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 155:54]
    node _T_415 = bits(io.in[5].bits, 63, 32) @[Router_Hw.scala 154:35]
    decomposed_input_ports_1[5].bits <= _T_415 @[Router_Hw.scala 153:53]
    decomposed_input_ports_1[5].valid <= io.in[5].valid @[Router_Hw.scala 155:54]
    node _T_416 = and(decomposed_input_ports_0[5].ready, decomposed_input_ports_1[5].ready) @[Router_Hw.scala 158:90]
    io.in[5].ready <= _T_416 @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[8] @[Router_Hw.scala 147:57]
    wire decomposed_output_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[8] @[Router_Hw.scala 147:57]
    reg _T_560 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_560[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[0].ready <= _T_560[1] @[Router_Hw.scala 165:54]
    reg _T_567 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_568 = cat(decomposed_output_ports_0[0].bits, decomposed_output_ports_1[0].bits) @[Cat.scala 30:58]
    _T_567 <= _T_568 @[Router_Hw.scala 168:19]
    reg _T_571 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_572 = and(decomposed_output_ports_0[0].valid, decomposed_output_ports_1[0].valid) @[Router_Hw.scala 170:77]
    _T_571 <= _T_572 @[Router_Hw.scala 170:20]
    _T_560[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    _T_560[1] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_567 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_571 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_577 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_577[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[1].ready <= _T_577[1] @[Router_Hw.scala 165:54]
    reg _T_584 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_585 = cat(decomposed_output_ports_0[1].bits, decomposed_output_ports_1[1].bits) @[Cat.scala 30:58]
    _T_584 <= _T_585 @[Router_Hw.scala 168:19]
    reg _T_588 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_589 = and(decomposed_output_ports_0[1].valid, decomposed_output_ports_1[1].valid) @[Router_Hw.scala 170:77]
    _T_588 <= _T_589 @[Router_Hw.scala 170:20]
    _T_577[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    _T_577[1] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_584 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_588 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_594 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_594[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[2].ready <= _T_594[1] @[Router_Hw.scala 165:54]
    reg _T_601 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_602 = cat(decomposed_output_ports_0[2].bits, decomposed_output_ports_1[2].bits) @[Cat.scala 30:58]
    _T_601 <= _T_602 @[Router_Hw.scala 168:19]
    reg _T_605 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_606 = and(decomposed_output_ports_0[2].valid, decomposed_output_ports_1[2].valid) @[Router_Hw.scala 170:77]
    _T_605 <= _T_606 @[Router_Hw.scala 170:20]
    _T_594[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    _T_594[1] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_601 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_605 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_611 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_611[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[3].ready <= _T_611[1] @[Router_Hw.scala 165:54]
    reg _T_618 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_619 = cat(decomposed_output_ports_0[3].bits, decomposed_output_ports_1[3].bits) @[Cat.scala 30:58]
    _T_618 <= _T_619 @[Router_Hw.scala 168:19]
    reg _T_622 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_623 = and(decomposed_output_ports_0[3].valid, decomposed_output_ports_1[3].valid) @[Router_Hw.scala 170:77]
    _T_622 <= _T_623 @[Router_Hw.scala 170:20]
    _T_611[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    _T_611[1] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_618 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_622 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_628 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_628[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[4].ready <= _T_628[1] @[Router_Hw.scala 165:54]
    reg _T_635 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_636 = cat(decomposed_output_ports_0[4].bits, decomposed_output_ports_1[4].bits) @[Cat.scala 30:58]
    _T_635 <= _T_636 @[Router_Hw.scala 168:19]
    reg _T_639 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_640 = and(decomposed_output_ports_0[4].valid, decomposed_output_ports_1[4].valid) @[Router_Hw.scala 170:77]
    _T_639 <= _T_640 @[Router_Hw.scala 170:20]
    _T_628[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    _T_628[1] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_635 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_639 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_645 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_645[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[5].ready <= _T_645[1] @[Router_Hw.scala 165:54]
    reg _T_652 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_653 = cat(decomposed_output_ports_0[5].bits, decomposed_output_ports_1[5].bits) @[Cat.scala 30:58]
    _T_652 <= _T_653 @[Router_Hw.scala 168:19]
    reg _T_656 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_657 = and(decomposed_output_ports_0[5].valid, decomposed_output_ports_1[5].valid) @[Router_Hw.scala 170:77]
    _T_656 <= _T_657 @[Router_Hw.scala 170:20]
    _T_645[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    _T_645[1] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_652 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_656 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_662 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[6].ready <= _T_662[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[6].ready <= _T_662[1] @[Router_Hw.scala 165:54]
    reg _T_669 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_670 = cat(decomposed_output_ports_0[6].bits, decomposed_output_ports_1[6].bits) @[Cat.scala 30:58]
    _T_669 <= _T_670 @[Router_Hw.scala 168:19]
    reg _T_673 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_674 = and(decomposed_output_ports_0[6].valid, decomposed_output_ports_1[6].valid) @[Router_Hw.scala 170:77]
    _T_673 <= _T_674 @[Router_Hw.scala 170:20]
    _T_662[0] <= io.out[6].ready @[Router_Hw.scala 187:32]
    _T_662[1] <= io.out[6].ready @[Router_Hw.scala 187:32]
    io.out[6].bits <= _T_669 @[Router_Hw.scala 189:34]
    io.out[6].valid <= _T_673 @[Router_Hw.scala 190:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_679 : UInt<1>[2], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[7].ready <= _T_679[0] @[Router_Hw.scala 165:54]
    decomposed_output_ports_1[7].ready <= _T_679[1] @[Router_Hw.scala 165:54]
    reg _T_686 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    node _T_687 = cat(decomposed_output_ports_0[7].bits, decomposed_output_ports_1[7].bits) @[Cat.scala 30:58]
    _T_686 <= _T_687 @[Router_Hw.scala 168:19]
    reg _T_690 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    node _T_691 = and(decomposed_output_ports_0[7].valid, decomposed_output_ports_1[7].valid) @[Router_Hw.scala 170:77]
    _T_690 <= _T_691 @[Router_Hw.scala 170:20]
    _T_679[0] <= io.out[7].ready @[Router_Hw.scala 187:32]
    _T_679[1] <= io.out[7].ready @[Router_Hw.scala 187:32]
    io.out[7].bits <= _T_686 @[Router_Hw.scala 189:34]
    io.out[7].valid <= _T_690 @[Router_Hw.scala 190:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<54> @[Router_Hw.scala 74:25]
    node _T_708 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_710 = eq(UInt<3>("h06"), _T_708) @[Mux.scala 46:19]
    node _T_711 = mux(_T_710, decomposed_input_ports_1[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_712 = eq(UInt<3>("h05"), _T_708) @[Mux.scala 46:19]
    node _T_713 = mux(_T_712, decomposed_input_ports_0[5].bits, _T_711) @[Mux.scala 46:16]
    node _T_714 = eq(UInt<3>("h04"), _T_708) @[Mux.scala 46:19]
    node _T_715 = mux(_T_714, decomposed_input_ports_0[4].bits, _T_713) @[Mux.scala 46:16]
    node _T_716 = eq(UInt<2>("h03"), _T_708) @[Mux.scala 46:19]
    node _T_717 = mux(_T_716, decomposed_input_ports_0[3].bits, _T_715) @[Mux.scala 46:16]
    node _T_718 = eq(UInt<2>("h02"), _T_708) @[Mux.scala 46:19]
    node _T_719 = mux(_T_718, decomposed_input_ports_0[2].bits, _T_717) @[Mux.scala 46:16]
    node _T_720 = eq(UInt<1>("h01"), _T_708) @[Mux.scala 46:19]
    node _T_721 = mux(_T_720, decomposed_input_ports_0[1].bits, _T_719) @[Mux.scala 46:16]
    node _T_722 = eq(UInt<1>("h00"), _T_708) @[Mux.scala 46:19]
    node _T_723 = mux(_T_722, decomposed_input_ports_0[0].bits, _T_721) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_723 @[Router_Hw.scala 81:84]
    node _T_724 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_726 = eq(UInt<3>("h06"), _T_724) @[Mux.scala 46:19]
    node _T_727 = mux(_T_726, decomposed_input_ports_1[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_728 = eq(UInt<3>("h05"), _T_724) @[Mux.scala 46:19]
    node _T_729 = mux(_T_728, decomposed_input_ports_0[5].valid, _T_727) @[Mux.scala 46:16]
    node _T_730 = eq(UInt<3>("h04"), _T_724) @[Mux.scala 46:19]
    node _T_731 = mux(_T_730, decomposed_input_ports_0[4].valid, _T_729) @[Mux.scala 46:16]
    node _T_732 = eq(UInt<2>("h03"), _T_724) @[Mux.scala 46:19]
    node _T_733 = mux(_T_732, decomposed_input_ports_0[3].valid, _T_731) @[Mux.scala 46:16]
    node _T_734 = eq(UInt<2>("h02"), _T_724) @[Mux.scala 46:19]
    node _T_735 = mux(_T_734, decomposed_input_ports_0[2].valid, _T_733) @[Mux.scala 46:16]
    node _T_736 = eq(UInt<1>("h01"), _T_724) @[Mux.scala 46:19]
    node _T_737 = mux(_T_736, decomposed_input_ports_0[1].valid, _T_735) @[Mux.scala 46:16]
    node _T_738 = eq(UInt<1>("h00"), _T_724) @[Mux.scala 46:19]
    node _T_739 = mux(_T_738, decomposed_input_ports_0[0].valid, _T_737) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_739 @[Router_Hw.scala 83:85]
    node _T_752 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_754 = eq(UInt<3>("h05"), _T_752) @[Mux.scala 46:19]
    node _T_755 = mux(_T_754, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_756 = eq(UInt<3>("h04"), _T_752) @[Mux.scala 46:19]
    node _T_757 = mux(_T_756, decomposed_input_ports_0[4].bits, _T_755) @[Mux.scala 46:16]
    node _T_758 = eq(UInt<2>("h03"), _T_752) @[Mux.scala 46:19]
    node _T_759 = mux(_T_758, decomposed_input_ports_0[3].bits, _T_757) @[Mux.scala 46:16]
    node _T_760 = eq(UInt<2>("h02"), _T_752) @[Mux.scala 46:19]
    node _T_761 = mux(_T_760, decomposed_input_ports_0[2].bits, _T_759) @[Mux.scala 46:16]
    node _T_762 = eq(UInt<1>("h01"), _T_752) @[Mux.scala 46:19]
    node _T_763 = mux(_T_762, decomposed_input_ports_0[1].bits, _T_761) @[Mux.scala 46:16]
    node _T_764 = eq(UInt<1>("h00"), _T_752) @[Mux.scala 46:19]
    node _T_765 = mux(_T_764, decomposed_input_ports_0[0].bits, _T_763) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_765 @[Router_Hw.scala 81:84]
    node _T_766 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_768 = eq(UInt<3>("h05"), _T_766) @[Mux.scala 46:19]
    node _T_769 = mux(_T_768, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_770 = eq(UInt<3>("h04"), _T_766) @[Mux.scala 46:19]
    node _T_771 = mux(_T_770, decomposed_input_ports_0[4].valid, _T_769) @[Mux.scala 46:16]
    node _T_772 = eq(UInt<2>("h03"), _T_766) @[Mux.scala 46:19]
    node _T_773 = mux(_T_772, decomposed_input_ports_0[3].valid, _T_771) @[Mux.scala 46:16]
    node _T_774 = eq(UInt<2>("h02"), _T_766) @[Mux.scala 46:19]
    node _T_775 = mux(_T_774, decomposed_input_ports_0[2].valid, _T_773) @[Mux.scala 46:16]
    node _T_776 = eq(UInt<1>("h01"), _T_766) @[Mux.scala 46:19]
    node _T_777 = mux(_T_776, decomposed_input_ports_0[1].valid, _T_775) @[Mux.scala 46:16]
    node _T_778 = eq(UInt<1>("h00"), _T_766) @[Mux.scala 46:19]
    node _T_779 = mux(_T_778, decomposed_input_ports_0[0].valid, _T_777) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_779 @[Router_Hw.scala 83:85]
    node _T_792 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_794 = eq(UInt<3>("h05"), _T_792) @[Mux.scala 46:19]
    node _T_795 = mux(_T_794, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_796 = eq(UInt<3>("h04"), _T_792) @[Mux.scala 46:19]
    node _T_797 = mux(_T_796, decomposed_input_ports_0[4].bits, _T_795) @[Mux.scala 46:16]
    node _T_798 = eq(UInt<2>("h03"), _T_792) @[Mux.scala 46:19]
    node _T_799 = mux(_T_798, decomposed_input_ports_0[3].bits, _T_797) @[Mux.scala 46:16]
    node _T_800 = eq(UInt<2>("h02"), _T_792) @[Mux.scala 46:19]
    node _T_801 = mux(_T_800, decomposed_input_ports_0[2].bits, _T_799) @[Mux.scala 46:16]
    node _T_802 = eq(UInt<1>("h01"), _T_792) @[Mux.scala 46:19]
    node _T_803 = mux(_T_802, decomposed_input_ports_0[1].bits, _T_801) @[Mux.scala 46:16]
    node _T_804 = eq(UInt<1>("h00"), _T_792) @[Mux.scala 46:19]
    node _T_805 = mux(_T_804, decomposed_input_ports_0[0].bits, _T_803) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_805 @[Router_Hw.scala 81:84]
    node _T_806 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_808 = eq(UInt<3>("h05"), _T_806) @[Mux.scala 46:19]
    node _T_809 = mux(_T_808, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_810 = eq(UInt<3>("h04"), _T_806) @[Mux.scala 46:19]
    node _T_811 = mux(_T_810, decomposed_input_ports_0[4].valid, _T_809) @[Mux.scala 46:16]
    node _T_812 = eq(UInt<2>("h03"), _T_806) @[Mux.scala 46:19]
    node _T_813 = mux(_T_812, decomposed_input_ports_0[3].valid, _T_811) @[Mux.scala 46:16]
    node _T_814 = eq(UInt<2>("h02"), _T_806) @[Mux.scala 46:19]
    node _T_815 = mux(_T_814, decomposed_input_ports_0[2].valid, _T_813) @[Mux.scala 46:16]
    node _T_816 = eq(UInt<1>("h01"), _T_806) @[Mux.scala 46:19]
    node _T_817 = mux(_T_816, decomposed_input_ports_0[1].valid, _T_815) @[Mux.scala 46:16]
    node _T_818 = eq(UInt<1>("h00"), _T_806) @[Mux.scala 46:19]
    node _T_819 = mux(_T_818, decomposed_input_ports_0[0].valid, _T_817) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_819 @[Router_Hw.scala 83:85]
    node _T_832 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_834 = eq(UInt<3>("h05"), _T_832) @[Mux.scala 46:19]
    node _T_835 = mux(_T_834, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_836 = eq(UInt<3>("h04"), _T_832) @[Mux.scala 46:19]
    node _T_837 = mux(_T_836, decomposed_input_ports_0[4].bits, _T_835) @[Mux.scala 46:16]
    node _T_838 = eq(UInt<2>("h03"), _T_832) @[Mux.scala 46:19]
    node _T_839 = mux(_T_838, decomposed_input_ports_0[3].bits, _T_837) @[Mux.scala 46:16]
    node _T_840 = eq(UInt<2>("h02"), _T_832) @[Mux.scala 46:19]
    node _T_841 = mux(_T_840, decomposed_input_ports_0[2].bits, _T_839) @[Mux.scala 46:16]
    node _T_842 = eq(UInt<1>("h01"), _T_832) @[Mux.scala 46:19]
    node _T_843 = mux(_T_842, decomposed_input_ports_0[1].bits, _T_841) @[Mux.scala 46:16]
    node _T_844 = eq(UInt<1>("h00"), _T_832) @[Mux.scala 46:19]
    node _T_845 = mux(_T_844, decomposed_input_ports_0[0].bits, _T_843) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_845 @[Router_Hw.scala 81:84]
    node _T_846 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_848 = eq(UInt<3>("h05"), _T_846) @[Mux.scala 46:19]
    node _T_849 = mux(_T_848, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_850 = eq(UInt<3>("h04"), _T_846) @[Mux.scala 46:19]
    node _T_851 = mux(_T_850, decomposed_input_ports_0[4].valid, _T_849) @[Mux.scala 46:16]
    node _T_852 = eq(UInt<2>("h03"), _T_846) @[Mux.scala 46:19]
    node _T_853 = mux(_T_852, decomposed_input_ports_0[3].valid, _T_851) @[Mux.scala 46:16]
    node _T_854 = eq(UInt<2>("h02"), _T_846) @[Mux.scala 46:19]
    node _T_855 = mux(_T_854, decomposed_input_ports_0[2].valid, _T_853) @[Mux.scala 46:16]
    node _T_856 = eq(UInt<1>("h01"), _T_846) @[Mux.scala 46:19]
    node _T_857 = mux(_T_856, decomposed_input_ports_0[1].valid, _T_855) @[Mux.scala 46:16]
    node _T_858 = eq(UInt<1>("h00"), _T_846) @[Mux.scala 46:19]
    node _T_859 = mux(_T_858, decomposed_input_ports_0[0].valid, _T_857) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_859 @[Router_Hw.scala 83:85]
    node _T_872 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_874 = eq(UInt<3>("h05"), _T_872) @[Mux.scala 46:19]
    node _T_875 = mux(_T_874, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_876 = eq(UInt<3>("h04"), _T_872) @[Mux.scala 46:19]
    node _T_877 = mux(_T_876, decomposed_input_ports_0[4].bits, _T_875) @[Mux.scala 46:16]
    node _T_878 = eq(UInt<2>("h03"), _T_872) @[Mux.scala 46:19]
    node _T_879 = mux(_T_878, decomposed_input_ports_0[3].bits, _T_877) @[Mux.scala 46:16]
    node _T_880 = eq(UInt<2>("h02"), _T_872) @[Mux.scala 46:19]
    node _T_881 = mux(_T_880, decomposed_input_ports_0[2].bits, _T_879) @[Mux.scala 46:16]
    node _T_882 = eq(UInt<1>("h01"), _T_872) @[Mux.scala 46:19]
    node _T_883 = mux(_T_882, decomposed_input_ports_0[1].bits, _T_881) @[Mux.scala 46:16]
    node _T_884 = eq(UInt<1>("h00"), _T_872) @[Mux.scala 46:19]
    node _T_885 = mux(_T_884, decomposed_input_ports_0[0].bits, _T_883) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_885 @[Router_Hw.scala 81:84]
    node _T_886 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_888 = eq(UInt<3>("h05"), _T_886) @[Mux.scala 46:19]
    node _T_889 = mux(_T_888, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_890 = eq(UInt<3>("h04"), _T_886) @[Mux.scala 46:19]
    node _T_891 = mux(_T_890, decomposed_input_ports_0[4].valid, _T_889) @[Mux.scala 46:16]
    node _T_892 = eq(UInt<2>("h03"), _T_886) @[Mux.scala 46:19]
    node _T_893 = mux(_T_892, decomposed_input_ports_0[3].valid, _T_891) @[Mux.scala 46:16]
    node _T_894 = eq(UInt<2>("h02"), _T_886) @[Mux.scala 46:19]
    node _T_895 = mux(_T_894, decomposed_input_ports_0[2].valid, _T_893) @[Mux.scala 46:16]
    node _T_896 = eq(UInt<1>("h01"), _T_886) @[Mux.scala 46:19]
    node _T_897 = mux(_T_896, decomposed_input_ports_0[1].valid, _T_895) @[Mux.scala 46:16]
    node _T_898 = eq(UInt<1>("h00"), _T_886) @[Mux.scala 46:19]
    node _T_899 = mux(_T_898, decomposed_input_ports_0[0].valid, _T_897) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_899 @[Router_Hw.scala 83:85]
    node _T_912 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_914 = eq(UInt<3>("h05"), _T_912) @[Mux.scala 46:19]
    node _T_915 = mux(_T_914, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_916 = eq(UInt<3>("h04"), _T_912) @[Mux.scala 46:19]
    node _T_917 = mux(_T_916, decomposed_input_ports_0[4].bits, _T_915) @[Mux.scala 46:16]
    node _T_918 = eq(UInt<2>("h03"), _T_912) @[Mux.scala 46:19]
    node _T_919 = mux(_T_918, decomposed_input_ports_0[3].bits, _T_917) @[Mux.scala 46:16]
    node _T_920 = eq(UInt<2>("h02"), _T_912) @[Mux.scala 46:19]
    node _T_921 = mux(_T_920, decomposed_input_ports_0[2].bits, _T_919) @[Mux.scala 46:16]
    node _T_922 = eq(UInt<1>("h01"), _T_912) @[Mux.scala 46:19]
    node _T_923 = mux(_T_922, decomposed_input_ports_0[1].bits, _T_921) @[Mux.scala 46:16]
    node _T_924 = eq(UInt<1>("h00"), _T_912) @[Mux.scala 46:19]
    node _T_925 = mux(_T_924, decomposed_input_ports_0[0].bits, _T_923) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_925 @[Router_Hw.scala 81:84]
    node _T_926 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_928 = eq(UInt<3>("h05"), _T_926) @[Mux.scala 46:19]
    node _T_929 = mux(_T_928, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_930 = eq(UInt<3>("h04"), _T_926) @[Mux.scala 46:19]
    node _T_931 = mux(_T_930, decomposed_input_ports_0[4].valid, _T_929) @[Mux.scala 46:16]
    node _T_932 = eq(UInt<2>("h03"), _T_926) @[Mux.scala 46:19]
    node _T_933 = mux(_T_932, decomposed_input_ports_0[3].valid, _T_931) @[Mux.scala 46:16]
    node _T_934 = eq(UInt<2>("h02"), _T_926) @[Mux.scala 46:19]
    node _T_935 = mux(_T_934, decomposed_input_ports_0[2].valid, _T_933) @[Mux.scala 46:16]
    node _T_936 = eq(UInt<1>("h01"), _T_926) @[Mux.scala 46:19]
    node _T_937 = mux(_T_936, decomposed_input_ports_0[1].valid, _T_935) @[Mux.scala 46:16]
    node _T_938 = eq(UInt<1>("h00"), _T_926) @[Mux.scala 46:19]
    node _T_939 = mux(_T_938, decomposed_input_ports_0[0].valid, _T_937) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_939 @[Router_Hw.scala 83:85]
    node _T_952 = bits(config_wire, 20, 18) @[Router_Hw.scala 82:28]
    node _T_954 = eq(UInt<3>("h05"), _T_952) @[Mux.scala 46:19]
    node _T_955 = mux(_T_954, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_956 = eq(UInt<3>("h04"), _T_952) @[Mux.scala 46:19]
    node _T_957 = mux(_T_956, decomposed_input_ports_0[4].bits, _T_955) @[Mux.scala 46:16]
    node _T_958 = eq(UInt<2>("h03"), _T_952) @[Mux.scala 46:19]
    node _T_959 = mux(_T_958, decomposed_input_ports_0[3].bits, _T_957) @[Mux.scala 46:16]
    node _T_960 = eq(UInt<2>("h02"), _T_952) @[Mux.scala 46:19]
    node _T_961 = mux(_T_960, decomposed_input_ports_0[2].bits, _T_959) @[Mux.scala 46:16]
    node _T_962 = eq(UInt<1>("h01"), _T_952) @[Mux.scala 46:19]
    node _T_963 = mux(_T_962, decomposed_input_ports_0[1].bits, _T_961) @[Mux.scala 46:16]
    node _T_964 = eq(UInt<1>("h00"), _T_952) @[Mux.scala 46:19]
    node _T_965 = mux(_T_964, decomposed_input_ports_0[0].bits, _T_963) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].bits <= _T_965 @[Router_Hw.scala 81:84]
    node _T_966 = bits(config_wire, 20, 18) @[Router_Hw.scala 84:28]
    node _T_968 = eq(UInt<3>("h05"), _T_966) @[Mux.scala 46:19]
    node _T_969 = mux(_T_968, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_970 = eq(UInt<3>("h04"), _T_966) @[Mux.scala 46:19]
    node _T_971 = mux(_T_970, decomposed_input_ports_0[4].valid, _T_969) @[Mux.scala 46:16]
    node _T_972 = eq(UInt<2>("h03"), _T_966) @[Mux.scala 46:19]
    node _T_973 = mux(_T_972, decomposed_input_ports_0[3].valid, _T_971) @[Mux.scala 46:16]
    node _T_974 = eq(UInt<2>("h02"), _T_966) @[Mux.scala 46:19]
    node _T_975 = mux(_T_974, decomposed_input_ports_0[2].valid, _T_973) @[Mux.scala 46:16]
    node _T_976 = eq(UInt<1>("h01"), _T_966) @[Mux.scala 46:19]
    node _T_977 = mux(_T_976, decomposed_input_ports_0[1].valid, _T_975) @[Mux.scala 46:16]
    node _T_978 = eq(UInt<1>("h00"), _T_966) @[Mux.scala 46:19]
    node _T_979 = mux(_T_978, decomposed_input_ports_0[0].valid, _T_977) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].valid <= _T_979 @[Router_Hw.scala 83:85]
    node _T_992 = bits(config_wire, 23, 21) @[Router_Hw.scala 82:28]
    node _T_994 = eq(UInt<3>("h05"), _T_992) @[Mux.scala 46:19]
    node _T_995 = mux(_T_994, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_996 = eq(UInt<3>("h04"), _T_992) @[Mux.scala 46:19]
    node _T_997 = mux(_T_996, decomposed_input_ports_0[4].bits, _T_995) @[Mux.scala 46:16]
    node _T_998 = eq(UInt<2>("h03"), _T_992) @[Mux.scala 46:19]
    node _T_999 = mux(_T_998, decomposed_input_ports_0[3].bits, _T_997) @[Mux.scala 46:16]
    node _T_1000 = eq(UInt<2>("h02"), _T_992) @[Mux.scala 46:19]
    node _T_1001 = mux(_T_1000, decomposed_input_ports_0[2].bits, _T_999) @[Mux.scala 46:16]
    node _T_1002 = eq(UInt<1>("h01"), _T_992) @[Mux.scala 46:19]
    node _T_1003 = mux(_T_1002, decomposed_input_ports_0[1].bits, _T_1001) @[Mux.scala 46:16]
    node _T_1004 = eq(UInt<1>("h00"), _T_992) @[Mux.scala 46:19]
    node _T_1005 = mux(_T_1004, decomposed_input_ports_0[0].bits, _T_1003) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].bits <= _T_1005 @[Router_Hw.scala 81:84]
    node _T_1006 = bits(config_wire, 23, 21) @[Router_Hw.scala 84:28]
    node _T_1008 = eq(UInt<3>("h05"), _T_1006) @[Mux.scala 46:19]
    node _T_1009 = mux(_T_1008, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1010 = eq(UInt<3>("h04"), _T_1006) @[Mux.scala 46:19]
    node _T_1011 = mux(_T_1010, decomposed_input_ports_0[4].valid, _T_1009) @[Mux.scala 46:16]
    node _T_1012 = eq(UInt<2>("h03"), _T_1006) @[Mux.scala 46:19]
    node _T_1013 = mux(_T_1012, decomposed_input_ports_0[3].valid, _T_1011) @[Mux.scala 46:16]
    node _T_1014 = eq(UInt<2>("h02"), _T_1006) @[Mux.scala 46:19]
    node _T_1015 = mux(_T_1014, decomposed_input_ports_0[2].valid, _T_1013) @[Mux.scala 46:16]
    node _T_1016 = eq(UInt<1>("h01"), _T_1006) @[Mux.scala 46:19]
    node _T_1017 = mux(_T_1016, decomposed_input_ports_0[1].valid, _T_1015) @[Mux.scala 46:16]
    node _T_1018 = eq(UInt<1>("h00"), _T_1006) @[Mux.scala 46:19]
    node _T_1019 = mux(_T_1018, decomposed_input_ports_0[0].valid, _T_1017) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].valid <= _T_1019 @[Router_Hw.scala 83:85]
    node _T_1032 = bits(config_wire, 26, 24) @[Router_Hw.scala 82:28]
    node _T_1034 = eq(UInt<3>("h05"), _T_1032) @[Mux.scala 46:19]
    node _T_1035 = mux(_T_1034, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1036 = eq(UInt<3>("h04"), _T_1032) @[Mux.scala 46:19]
    node _T_1037 = mux(_T_1036, decomposed_input_ports_1[4].bits, _T_1035) @[Mux.scala 46:16]
    node _T_1038 = eq(UInt<2>("h03"), _T_1032) @[Mux.scala 46:19]
    node _T_1039 = mux(_T_1038, decomposed_input_ports_1[3].bits, _T_1037) @[Mux.scala 46:16]
    node _T_1040 = eq(UInt<2>("h02"), _T_1032) @[Mux.scala 46:19]
    node _T_1041 = mux(_T_1040, decomposed_input_ports_1[2].bits, _T_1039) @[Mux.scala 46:16]
    node _T_1042 = eq(UInt<1>("h01"), _T_1032) @[Mux.scala 46:19]
    node _T_1043 = mux(_T_1042, decomposed_input_ports_1[1].bits, _T_1041) @[Mux.scala 46:16]
    node _T_1044 = eq(UInt<1>("h00"), _T_1032) @[Mux.scala 46:19]
    node _T_1045 = mux(_T_1044, decomposed_input_ports_1[0].bits, _T_1043) @[Mux.scala 46:16]
    decomposed_output_ports_1[0].bits <= _T_1045 @[Router_Hw.scala 81:84]
    node _T_1046 = bits(config_wire, 26, 24) @[Router_Hw.scala 84:28]
    node _T_1048 = eq(UInt<3>("h05"), _T_1046) @[Mux.scala 46:19]
    node _T_1049 = mux(_T_1048, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1050 = eq(UInt<3>("h04"), _T_1046) @[Mux.scala 46:19]
    node _T_1051 = mux(_T_1050, decomposed_input_ports_1[4].valid, _T_1049) @[Mux.scala 46:16]
    node _T_1052 = eq(UInt<2>("h03"), _T_1046) @[Mux.scala 46:19]
    node _T_1053 = mux(_T_1052, decomposed_input_ports_1[3].valid, _T_1051) @[Mux.scala 46:16]
    node _T_1054 = eq(UInt<2>("h02"), _T_1046) @[Mux.scala 46:19]
    node _T_1055 = mux(_T_1054, decomposed_input_ports_1[2].valid, _T_1053) @[Mux.scala 46:16]
    node _T_1056 = eq(UInt<1>("h01"), _T_1046) @[Mux.scala 46:19]
    node _T_1057 = mux(_T_1056, decomposed_input_ports_1[1].valid, _T_1055) @[Mux.scala 46:16]
    node _T_1058 = eq(UInt<1>("h00"), _T_1046) @[Mux.scala 46:19]
    node _T_1059 = mux(_T_1058, decomposed_input_ports_1[0].valid, _T_1057) @[Mux.scala 46:16]
    decomposed_output_ports_1[0].valid <= _T_1059 @[Router_Hw.scala 83:85]
    node _T_1072 = bits(config_wire, 29, 27) @[Router_Hw.scala 82:28]
    node _T_1074 = eq(UInt<3>("h05"), _T_1072) @[Mux.scala 46:19]
    node _T_1075 = mux(_T_1074, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1076 = eq(UInt<3>("h04"), _T_1072) @[Mux.scala 46:19]
    node _T_1077 = mux(_T_1076, decomposed_input_ports_1[4].bits, _T_1075) @[Mux.scala 46:16]
    node _T_1078 = eq(UInt<2>("h03"), _T_1072) @[Mux.scala 46:19]
    node _T_1079 = mux(_T_1078, decomposed_input_ports_1[3].bits, _T_1077) @[Mux.scala 46:16]
    node _T_1080 = eq(UInt<2>("h02"), _T_1072) @[Mux.scala 46:19]
    node _T_1081 = mux(_T_1080, decomposed_input_ports_1[2].bits, _T_1079) @[Mux.scala 46:16]
    node _T_1082 = eq(UInt<1>("h01"), _T_1072) @[Mux.scala 46:19]
    node _T_1083 = mux(_T_1082, decomposed_input_ports_1[1].bits, _T_1081) @[Mux.scala 46:16]
    node _T_1084 = eq(UInt<1>("h00"), _T_1072) @[Mux.scala 46:19]
    node _T_1085 = mux(_T_1084, decomposed_input_ports_1[0].bits, _T_1083) @[Mux.scala 46:16]
    decomposed_output_ports_1[1].bits <= _T_1085 @[Router_Hw.scala 81:84]
    node _T_1086 = bits(config_wire, 29, 27) @[Router_Hw.scala 84:28]
    node _T_1088 = eq(UInt<3>("h05"), _T_1086) @[Mux.scala 46:19]
    node _T_1089 = mux(_T_1088, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1090 = eq(UInt<3>("h04"), _T_1086) @[Mux.scala 46:19]
    node _T_1091 = mux(_T_1090, decomposed_input_ports_1[4].valid, _T_1089) @[Mux.scala 46:16]
    node _T_1092 = eq(UInt<2>("h03"), _T_1086) @[Mux.scala 46:19]
    node _T_1093 = mux(_T_1092, decomposed_input_ports_1[3].valid, _T_1091) @[Mux.scala 46:16]
    node _T_1094 = eq(UInt<2>("h02"), _T_1086) @[Mux.scala 46:19]
    node _T_1095 = mux(_T_1094, decomposed_input_ports_1[2].valid, _T_1093) @[Mux.scala 46:16]
    node _T_1096 = eq(UInt<1>("h01"), _T_1086) @[Mux.scala 46:19]
    node _T_1097 = mux(_T_1096, decomposed_input_ports_1[1].valid, _T_1095) @[Mux.scala 46:16]
    node _T_1098 = eq(UInt<1>("h00"), _T_1086) @[Mux.scala 46:19]
    node _T_1099 = mux(_T_1098, decomposed_input_ports_1[0].valid, _T_1097) @[Mux.scala 46:16]
    decomposed_output_ports_1[1].valid <= _T_1099 @[Router_Hw.scala 83:85]
    node _T_1114 = bits(config_wire, 32, 30) @[Router_Hw.scala 82:28]
    node _T_1116 = eq(UInt<3>("h06"), _T_1114) @[Mux.scala 46:19]
    node _T_1117 = mux(_T_1116, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1118 = eq(UInt<3>("h05"), _T_1114) @[Mux.scala 46:19]
    node _T_1119 = mux(_T_1118, decomposed_input_ports_1[5].bits, _T_1117) @[Mux.scala 46:16]
    node _T_1120 = eq(UInt<3>("h04"), _T_1114) @[Mux.scala 46:19]
    node _T_1121 = mux(_T_1120, decomposed_input_ports_1[4].bits, _T_1119) @[Mux.scala 46:16]
    node _T_1122 = eq(UInt<2>("h03"), _T_1114) @[Mux.scala 46:19]
    node _T_1123 = mux(_T_1122, decomposed_input_ports_1[3].bits, _T_1121) @[Mux.scala 46:16]
    node _T_1124 = eq(UInt<2>("h02"), _T_1114) @[Mux.scala 46:19]
    node _T_1125 = mux(_T_1124, decomposed_input_ports_1[2].bits, _T_1123) @[Mux.scala 46:16]
    node _T_1126 = eq(UInt<1>("h01"), _T_1114) @[Mux.scala 46:19]
    node _T_1127 = mux(_T_1126, decomposed_input_ports_1[1].bits, _T_1125) @[Mux.scala 46:16]
    node _T_1128 = eq(UInt<1>("h00"), _T_1114) @[Mux.scala 46:19]
    node _T_1129 = mux(_T_1128, decomposed_input_ports_1[0].bits, _T_1127) @[Mux.scala 46:16]
    decomposed_output_ports_1[2].bits <= _T_1129 @[Router_Hw.scala 81:84]
    node _T_1130 = bits(config_wire, 32, 30) @[Router_Hw.scala 84:28]
    node _T_1132 = eq(UInt<3>("h06"), _T_1130) @[Mux.scala 46:19]
    node _T_1133 = mux(_T_1132, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1134 = eq(UInt<3>("h05"), _T_1130) @[Mux.scala 46:19]
    node _T_1135 = mux(_T_1134, decomposed_input_ports_1[5].valid, _T_1133) @[Mux.scala 46:16]
    node _T_1136 = eq(UInt<3>("h04"), _T_1130) @[Mux.scala 46:19]
    node _T_1137 = mux(_T_1136, decomposed_input_ports_1[4].valid, _T_1135) @[Mux.scala 46:16]
    node _T_1138 = eq(UInt<2>("h03"), _T_1130) @[Mux.scala 46:19]
    node _T_1139 = mux(_T_1138, decomposed_input_ports_1[3].valid, _T_1137) @[Mux.scala 46:16]
    node _T_1140 = eq(UInt<2>("h02"), _T_1130) @[Mux.scala 46:19]
    node _T_1141 = mux(_T_1140, decomposed_input_ports_1[2].valid, _T_1139) @[Mux.scala 46:16]
    node _T_1142 = eq(UInt<1>("h01"), _T_1130) @[Mux.scala 46:19]
    node _T_1143 = mux(_T_1142, decomposed_input_ports_1[1].valid, _T_1141) @[Mux.scala 46:16]
    node _T_1144 = eq(UInt<1>("h00"), _T_1130) @[Mux.scala 46:19]
    node _T_1145 = mux(_T_1144, decomposed_input_ports_1[0].valid, _T_1143) @[Mux.scala 46:16]
    decomposed_output_ports_1[2].valid <= _T_1145 @[Router_Hw.scala 83:85]
    node _T_1158 = bits(config_wire, 35, 33) @[Router_Hw.scala 82:28]
    node _T_1160 = eq(UInt<3>("h05"), _T_1158) @[Mux.scala 46:19]
    node _T_1161 = mux(_T_1160, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1162 = eq(UInt<3>("h04"), _T_1158) @[Mux.scala 46:19]
    node _T_1163 = mux(_T_1162, decomposed_input_ports_1[4].bits, _T_1161) @[Mux.scala 46:16]
    node _T_1164 = eq(UInt<2>("h03"), _T_1158) @[Mux.scala 46:19]
    node _T_1165 = mux(_T_1164, decomposed_input_ports_1[3].bits, _T_1163) @[Mux.scala 46:16]
    node _T_1166 = eq(UInt<2>("h02"), _T_1158) @[Mux.scala 46:19]
    node _T_1167 = mux(_T_1166, decomposed_input_ports_1[2].bits, _T_1165) @[Mux.scala 46:16]
    node _T_1168 = eq(UInt<1>("h01"), _T_1158) @[Mux.scala 46:19]
    node _T_1169 = mux(_T_1168, decomposed_input_ports_1[1].bits, _T_1167) @[Mux.scala 46:16]
    node _T_1170 = eq(UInt<1>("h00"), _T_1158) @[Mux.scala 46:19]
    node _T_1171 = mux(_T_1170, decomposed_input_ports_1[0].bits, _T_1169) @[Mux.scala 46:16]
    decomposed_output_ports_1[3].bits <= _T_1171 @[Router_Hw.scala 81:84]
    node _T_1172 = bits(config_wire, 35, 33) @[Router_Hw.scala 84:28]
    node _T_1174 = eq(UInt<3>("h05"), _T_1172) @[Mux.scala 46:19]
    node _T_1175 = mux(_T_1174, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1176 = eq(UInt<3>("h04"), _T_1172) @[Mux.scala 46:19]
    node _T_1177 = mux(_T_1176, decomposed_input_ports_1[4].valid, _T_1175) @[Mux.scala 46:16]
    node _T_1178 = eq(UInt<2>("h03"), _T_1172) @[Mux.scala 46:19]
    node _T_1179 = mux(_T_1178, decomposed_input_ports_1[3].valid, _T_1177) @[Mux.scala 46:16]
    node _T_1180 = eq(UInt<2>("h02"), _T_1172) @[Mux.scala 46:19]
    node _T_1181 = mux(_T_1180, decomposed_input_ports_1[2].valid, _T_1179) @[Mux.scala 46:16]
    node _T_1182 = eq(UInt<1>("h01"), _T_1172) @[Mux.scala 46:19]
    node _T_1183 = mux(_T_1182, decomposed_input_ports_1[1].valid, _T_1181) @[Mux.scala 46:16]
    node _T_1184 = eq(UInt<1>("h00"), _T_1172) @[Mux.scala 46:19]
    node _T_1185 = mux(_T_1184, decomposed_input_ports_1[0].valid, _T_1183) @[Mux.scala 46:16]
    decomposed_output_ports_1[3].valid <= _T_1185 @[Router_Hw.scala 83:85]
    node _T_1198 = bits(config_wire, 38, 36) @[Router_Hw.scala 82:28]
    node _T_1200 = eq(UInt<3>("h05"), _T_1198) @[Mux.scala 46:19]
    node _T_1201 = mux(_T_1200, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1202 = eq(UInt<3>("h04"), _T_1198) @[Mux.scala 46:19]
    node _T_1203 = mux(_T_1202, decomposed_input_ports_1[4].bits, _T_1201) @[Mux.scala 46:16]
    node _T_1204 = eq(UInt<2>("h03"), _T_1198) @[Mux.scala 46:19]
    node _T_1205 = mux(_T_1204, decomposed_input_ports_1[3].bits, _T_1203) @[Mux.scala 46:16]
    node _T_1206 = eq(UInt<2>("h02"), _T_1198) @[Mux.scala 46:19]
    node _T_1207 = mux(_T_1206, decomposed_input_ports_1[2].bits, _T_1205) @[Mux.scala 46:16]
    node _T_1208 = eq(UInt<1>("h01"), _T_1198) @[Mux.scala 46:19]
    node _T_1209 = mux(_T_1208, decomposed_input_ports_1[1].bits, _T_1207) @[Mux.scala 46:16]
    node _T_1210 = eq(UInt<1>("h00"), _T_1198) @[Mux.scala 46:19]
    node _T_1211 = mux(_T_1210, decomposed_input_ports_1[0].bits, _T_1209) @[Mux.scala 46:16]
    decomposed_output_ports_1[4].bits <= _T_1211 @[Router_Hw.scala 81:84]
    node _T_1212 = bits(config_wire, 38, 36) @[Router_Hw.scala 84:28]
    node _T_1214 = eq(UInt<3>("h05"), _T_1212) @[Mux.scala 46:19]
    node _T_1215 = mux(_T_1214, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1216 = eq(UInt<3>("h04"), _T_1212) @[Mux.scala 46:19]
    node _T_1217 = mux(_T_1216, decomposed_input_ports_1[4].valid, _T_1215) @[Mux.scala 46:16]
    node _T_1218 = eq(UInt<2>("h03"), _T_1212) @[Mux.scala 46:19]
    node _T_1219 = mux(_T_1218, decomposed_input_ports_1[3].valid, _T_1217) @[Mux.scala 46:16]
    node _T_1220 = eq(UInt<2>("h02"), _T_1212) @[Mux.scala 46:19]
    node _T_1221 = mux(_T_1220, decomposed_input_ports_1[2].valid, _T_1219) @[Mux.scala 46:16]
    node _T_1222 = eq(UInt<1>("h01"), _T_1212) @[Mux.scala 46:19]
    node _T_1223 = mux(_T_1222, decomposed_input_ports_1[1].valid, _T_1221) @[Mux.scala 46:16]
    node _T_1224 = eq(UInt<1>("h00"), _T_1212) @[Mux.scala 46:19]
    node _T_1225 = mux(_T_1224, decomposed_input_ports_1[0].valid, _T_1223) @[Mux.scala 46:16]
    decomposed_output_ports_1[4].valid <= _T_1225 @[Router_Hw.scala 83:85]
    node _T_1238 = bits(config_wire, 41, 39) @[Router_Hw.scala 82:28]
    node _T_1240 = eq(UInt<3>("h05"), _T_1238) @[Mux.scala 46:19]
    node _T_1241 = mux(_T_1240, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1242 = eq(UInt<3>("h04"), _T_1238) @[Mux.scala 46:19]
    node _T_1243 = mux(_T_1242, decomposed_input_ports_1[4].bits, _T_1241) @[Mux.scala 46:16]
    node _T_1244 = eq(UInt<2>("h03"), _T_1238) @[Mux.scala 46:19]
    node _T_1245 = mux(_T_1244, decomposed_input_ports_1[3].bits, _T_1243) @[Mux.scala 46:16]
    node _T_1246 = eq(UInt<2>("h02"), _T_1238) @[Mux.scala 46:19]
    node _T_1247 = mux(_T_1246, decomposed_input_ports_1[2].bits, _T_1245) @[Mux.scala 46:16]
    node _T_1248 = eq(UInt<1>("h01"), _T_1238) @[Mux.scala 46:19]
    node _T_1249 = mux(_T_1248, decomposed_input_ports_1[1].bits, _T_1247) @[Mux.scala 46:16]
    node _T_1250 = eq(UInt<1>("h00"), _T_1238) @[Mux.scala 46:19]
    node _T_1251 = mux(_T_1250, decomposed_input_ports_1[0].bits, _T_1249) @[Mux.scala 46:16]
    decomposed_output_ports_1[5].bits <= _T_1251 @[Router_Hw.scala 81:84]
    node _T_1252 = bits(config_wire, 41, 39) @[Router_Hw.scala 84:28]
    node _T_1254 = eq(UInt<3>("h05"), _T_1252) @[Mux.scala 46:19]
    node _T_1255 = mux(_T_1254, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1256 = eq(UInt<3>("h04"), _T_1252) @[Mux.scala 46:19]
    node _T_1257 = mux(_T_1256, decomposed_input_ports_1[4].valid, _T_1255) @[Mux.scala 46:16]
    node _T_1258 = eq(UInt<2>("h03"), _T_1252) @[Mux.scala 46:19]
    node _T_1259 = mux(_T_1258, decomposed_input_ports_1[3].valid, _T_1257) @[Mux.scala 46:16]
    node _T_1260 = eq(UInt<2>("h02"), _T_1252) @[Mux.scala 46:19]
    node _T_1261 = mux(_T_1260, decomposed_input_ports_1[2].valid, _T_1259) @[Mux.scala 46:16]
    node _T_1262 = eq(UInt<1>("h01"), _T_1252) @[Mux.scala 46:19]
    node _T_1263 = mux(_T_1262, decomposed_input_ports_1[1].valid, _T_1261) @[Mux.scala 46:16]
    node _T_1264 = eq(UInt<1>("h00"), _T_1252) @[Mux.scala 46:19]
    node _T_1265 = mux(_T_1264, decomposed_input_ports_1[0].valid, _T_1263) @[Mux.scala 46:16]
    decomposed_output_ports_1[5].valid <= _T_1265 @[Router_Hw.scala 83:85]
    node _T_1278 = bits(config_wire, 44, 42) @[Router_Hw.scala 82:28]
    node _T_1280 = eq(UInt<3>("h05"), _T_1278) @[Mux.scala 46:19]
    node _T_1281 = mux(_T_1280, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1282 = eq(UInt<3>("h04"), _T_1278) @[Mux.scala 46:19]
    node _T_1283 = mux(_T_1282, decomposed_input_ports_1[4].bits, _T_1281) @[Mux.scala 46:16]
    node _T_1284 = eq(UInt<2>("h03"), _T_1278) @[Mux.scala 46:19]
    node _T_1285 = mux(_T_1284, decomposed_input_ports_1[3].bits, _T_1283) @[Mux.scala 46:16]
    node _T_1286 = eq(UInt<2>("h02"), _T_1278) @[Mux.scala 46:19]
    node _T_1287 = mux(_T_1286, decomposed_input_ports_1[2].bits, _T_1285) @[Mux.scala 46:16]
    node _T_1288 = eq(UInt<1>("h01"), _T_1278) @[Mux.scala 46:19]
    node _T_1289 = mux(_T_1288, decomposed_input_ports_1[1].bits, _T_1287) @[Mux.scala 46:16]
    node _T_1290 = eq(UInt<1>("h00"), _T_1278) @[Mux.scala 46:19]
    node _T_1291 = mux(_T_1290, decomposed_input_ports_1[0].bits, _T_1289) @[Mux.scala 46:16]
    decomposed_output_ports_1[6].bits <= _T_1291 @[Router_Hw.scala 81:84]
    node _T_1292 = bits(config_wire, 44, 42) @[Router_Hw.scala 84:28]
    node _T_1294 = eq(UInt<3>("h05"), _T_1292) @[Mux.scala 46:19]
    node _T_1295 = mux(_T_1294, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1296 = eq(UInt<3>("h04"), _T_1292) @[Mux.scala 46:19]
    node _T_1297 = mux(_T_1296, decomposed_input_ports_1[4].valid, _T_1295) @[Mux.scala 46:16]
    node _T_1298 = eq(UInt<2>("h03"), _T_1292) @[Mux.scala 46:19]
    node _T_1299 = mux(_T_1298, decomposed_input_ports_1[3].valid, _T_1297) @[Mux.scala 46:16]
    node _T_1300 = eq(UInt<2>("h02"), _T_1292) @[Mux.scala 46:19]
    node _T_1301 = mux(_T_1300, decomposed_input_ports_1[2].valid, _T_1299) @[Mux.scala 46:16]
    node _T_1302 = eq(UInt<1>("h01"), _T_1292) @[Mux.scala 46:19]
    node _T_1303 = mux(_T_1302, decomposed_input_ports_1[1].valid, _T_1301) @[Mux.scala 46:16]
    node _T_1304 = eq(UInt<1>("h00"), _T_1292) @[Mux.scala 46:19]
    node _T_1305 = mux(_T_1304, decomposed_input_ports_1[0].valid, _T_1303) @[Mux.scala 46:16]
    decomposed_output_ports_1[6].valid <= _T_1305 @[Router_Hw.scala 83:85]
    node _T_1318 = bits(config_wire, 47, 45) @[Router_Hw.scala 82:28]
    node _T_1320 = eq(UInt<3>("h05"), _T_1318) @[Mux.scala 46:19]
    node _T_1321 = mux(_T_1320, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1322 = eq(UInt<3>("h04"), _T_1318) @[Mux.scala 46:19]
    node _T_1323 = mux(_T_1322, decomposed_input_ports_1[4].bits, _T_1321) @[Mux.scala 46:16]
    node _T_1324 = eq(UInt<2>("h03"), _T_1318) @[Mux.scala 46:19]
    node _T_1325 = mux(_T_1324, decomposed_input_ports_1[3].bits, _T_1323) @[Mux.scala 46:16]
    node _T_1326 = eq(UInt<2>("h02"), _T_1318) @[Mux.scala 46:19]
    node _T_1327 = mux(_T_1326, decomposed_input_ports_1[2].bits, _T_1325) @[Mux.scala 46:16]
    node _T_1328 = eq(UInt<1>("h01"), _T_1318) @[Mux.scala 46:19]
    node _T_1329 = mux(_T_1328, decomposed_input_ports_1[1].bits, _T_1327) @[Mux.scala 46:16]
    node _T_1330 = eq(UInt<1>("h00"), _T_1318) @[Mux.scala 46:19]
    node _T_1331 = mux(_T_1330, decomposed_input_ports_1[0].bits, _T_1329) @[Mux.scala 46:16]
    decomposed_output_ports_1[7].bits <= _T_1331 @[Router_Hw.scala 81:84]
    node _T_1332 = bits(config_wire, 47, 45) @[Router_Hw.scala 84:28]
    node _T_1334 = eq(UInt<3>("h05"), _T_1332) @[Mux.scala 46:19]
    node _T_1335 = mux(_T_1334, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1336 = eq(UInt<3>("h04"), _T_1332) @[Mux.scala 46:19]
    node _T_1337 = mux(_T_1336, decomposed_input_ports_1[4].valid, _T_1335) @[Mux.scala 46:16]
    node _T_1338 = eq(UInt<2>("h03"), _T_1332) @[Mux.scala 46:19]
    node _T_1339 = mux(_T_1338, decomposed_input_ports_1[3].valid, _T_1337) @[Mux.scala 46:16]
    node _T_1340 = eq(UInt<2>("h02"), _T_1332) @[Mux.scala 46:19]
    node _T_1341 = mux(_T_1340, decomposed_input_ports_1[2].valid, _T_1339) @[Mux.scala 46:16]
    node _T_1342 = eq(UInt<1>("h01"), _T_1332) @[Mux.scala 46:19]
    node _T_1343 = mux(_T_1342, decomposed_input_ports_1[1].valid, _T_1341) @[Mux.scala 46:16]
    node _T_1344 = eq(UInt<1>("h00"), _T_1332) @[Mux.scala 46:19]
    node _T_1345 = mux(_T_1344, decomposed_input_ports_1[0].valid, _T_1343) @[Mux.scala 46:16]
    decomposed_output_ports_1[7].valid <= _T_1345 @[Router_Hw.scala 83:85]
    node _T_1360 = bits(config_wire, 50, 48) @[Router_Hw.scala 82:28]
    node _T_1362 = eq(UInt<3>("h06"), _T_1360) @[Mux.scala 46:19]
    node _T_1363 = mux(_T_1362, decomposed_input_ports_1[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1364 = eq(UInt<3>("h05"), _T_1360) @[Mux.scala 46:19]
    node _T_1365 = mux(_T_1364, decomposed_input_ports_0[5].bits, _T_1363) @[Mux.scala 46:16]
    node _T_1366 = eq(UInt<3>("h04"), _T_1360) @[Mux.scala 46:19]
    node _T_1367 = mux(_T_1366, decomposed_input_ports_0[4].bits, _T_1365) @[Mux.scala 46:16]
    node _T_1368 = eq(UInt<2>("h03"), _T_1360) @[Mux.scala 46:19]
    node _T_1369 = mux(_T_1368, decomposed_input_ports_0[3].bits, _T_1367) @[Mux.scala 46:16]
    node _T_1370 = eq(UInt<2>("h02"), _T_1360) @[Mux.scala 46:19]
    node _T_1371 = mux(_T_1370, decomposed_input_ports_0[2].bits, _T_1369) @[Mux.scala 46:16]
    node _T_1372 = eq(UInt<1>("h01"), _T_1360) @[Mux.scala 46:19]
    node _T_1373 = mux(_T_1372, decomposed_input_ports_0[1].bits, _T_1371) @[Mux.scala 46:16]
    node _T_1374 = eq(UInt<1>("h00"), _T_1360) @[Mux.scala 46:19]
    node _T_1375 = mux(_T_1374, decomposed_input_ports_0[0].bits, _T_1373) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_1375 @[Router_Hw.scala 81:84]
    node _T_1376 = bits(config_wire, 50, 48) @[Router_Hw.scala 84:28]
    node _T_1378 = eq(UInt<3>("h06"), _T_1376) @[Mux.scala 46:19]
    node _T_1379 = mux(_T_1378, decomposed_input_ports_1[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1380 = eq(UInt<3>("h05"), _T_1376) @[Mux.scala 46:19]
    node _T_1381 = mux(_T_1380, decomposed_input_ports_0[5].valid, _T_1379) @[Mux.scala 46:16]
    node _T_1382 = eq(UInt<3>("h04"), _T_1376) @[Mux.scala 46:19]
    node _T_1383 = mux(_T_1382, decomposed_input_ports_0[4].valid, _T_1381) @[Mux.scala 46:16]
    node _T_1384 = eq(UInt<2>("h03"), _T_1376) @[Mux.scala 46:19]
    node _T_1385 = mux(_T_1384, decomposed_input_ports_0[3].valid, _T_1383) @[Mux.scala 46:16]
    node _T_1386 = eq(UInt<2>("h02"), _T_1376) @[Mux.scala 46:19]
    node _T_1387 = mux(_T_1386, decomposed_input_ports_0[2].valid, _T_1385) @[Mux.scala 46:16]
    node _T_1388 = eq(UInt<1>("h01"), _T_1376) @[Mux.scala 46:19]
    node _T_1389 = mux(_T_1388, decomposed_input_ports_0[1].valid, _T_1387) @[Mux.scala 46:16]
    node _T_1390 = eq(UInt<1>("h00"), _T_1376) @[Mux.scala 46:19]
    node _T_1391 = mux(_T_1390, decomposed_input_ports_0[0].valid, _T_1389) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_1391 @[Router_Hw.scala 83:85]
    node _T_1406 = bits(config_wire, 53, 51) @[Router_Hw.scala 82:28]
    node _T_1408 = eq(UInt<3>("h06"), _T_1406) @[Mux.scala 46:19]
    node _T_1409 = mux(_T_1408, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1410 = eq(UInt<3>("h05"), _T_1406) @[Mux.scala 46:19]
    node _T_1411 = mux(_T_1410, decomposed_input_ports_1[5].bits, _T_1409) @[Mux.scala 46:16]
    node _T_1412 = eq(UInt<3>("h04"), _T_1406) @[Mux.scala 46:19]
    node _T_1413 = mux(_T_1412, decomposed_input_ports_1[4].bits, _T_1411) @[Mux.scala 46:16]
    node _T_1414 = eq(UInt<2>("h03"), _T_1406) @[Mux.scala 46:19]
    node _T_1415 = mux(_T_1414, decomposed_input_ports_1[3].bits, _T_1413) @[Mux.scala 46:16]
    node _T_1416 = eq(UInt<2>("h02"), _T_1406) @[Mux.scala 46:19]
    node _T_1417 = mux(_T_1416, decomposed_input_ports_1[2].bits, _T_1415) @[Mux.scala 46:16]
    node _T_1418 = eq(UInt<1>("h01"), _T_1406) @[Mux.scala 46:19]
    node _T_1419 = mux(_T_1418, decomposed_input_ports_1[1].bits, _T_1417) @[Mux.scala 46:16]
    node _T_1420 = eq(UInt<1>("h00"), _T_1406) @[Mux.scala 46:19]
    node _T_1421 = mux(_T_1420, decomposed_input_ports_1[0].bits, _T_1419) @[Mux.scala 46:16]
    decomposed_output_ports_1[2].bits <= _T_1421 @[Router_Hw.scala 81:84]
    node _T_1422 = bits(config_wire, 53, 51) @[Router_Hw.scala 84:28]
    node _T_1424 = eq(UInt<3>("h06"), _T_1422) @[Mux.scala 46:19]
    node _T_1425 = mux(_T_1424, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1426 = eq(UInt<3>("h05"), _T_1422) @[Mux.scala 46:19]
    node _T_1427 = mux(_T_1426, decomposed_input_ports_1[5].valid, _T_1425) @[Mux.scala 46:16]
    node _T_1428 = eq(UInt<3>("h04"), _T_1422) @[Mux.scala 46:19]
    node _T_1429 = mux(_T_1428, decomposed_input_ports_1[4].valid, _T_1427) @[Mux.scala 46:16]
    node _T_1430 = eq(UInt<2>("h03"), _T_1422) @[Mux.scala 46:19]
    node _T_1431 = mux(_T_1430, decomposed_input_ports_1[3].valid, _T_1429) @[Mux.scala 46:16]
    node _T_1432 = eq(UInt<2>("h02"), _T_1422) @[Mux.scala 46:19]
    node _T_1433 = mux(_T_1432, decomposed_input_ports_1[2].valid, _T_1431) @[Mux.scala 46:16]
    node _T_1434 = eq(UInt<1>("h01"), _T_1422) @[Mux.scala 46:19]
    node _T_1435 = mux(_T_1434, decomposed_input_ports_1[1].valid, _T_1433) @[Mux.scala 46:16]
    node _T_1436 = eq(UInt<1>("h00"), _T_1422) @[Mux.scala 46:19]
    node _T_1437 = mux(_T_1436, decomposed_input_ports_1[0].valid, _T_1435) @[Mux.scala 46:16]
    decomposed_output_ports_1[2].valid <= _T_1437 @[Router_Hw.scala 83:85]
    node _T_1438 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1440 = eq(_T_1438, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1442 = mux(_T_1440, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1443 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1445 = eq(_T_1443, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1447 = mux(_T_1445, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1448 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1450 = eq(_T_1448, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1452 = mux(_T_1450, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1453 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1455 = eq(_T_1453, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1457 = mux(_T_1455, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1458 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1460 = eq(_T_1458, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1462 = mux(_T_1460, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1463 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1465 = eq(_T_1463, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1467 = mux(_T_1465, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1468 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1470 = eq(_T_1468, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1472 = mux(_T_1470, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1473 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1475 = eq(_T_1473, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1477 = mux(_T_1475, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1478 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1480 = eq(_T_1478, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1482 = mux(_T_1480, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1483 = and(_T_1442, _T_1447) @[Router_Hw.scala 93:99]
    node _T_1484 = and(_T_1483, _T_1452) @[Router_Hw.scala 93:99]
    node _T_1485 = and(_T_1484, _T_1457) @[Router_Hw.scala 93:99]
    node _T_1486 = and(_T_1485, _T_1462) @[Router_Hw.scala 93:99]
    node _T_1487 = and(_T_1486, _T_1467) @[Router_Hw.scala 93:99]
    node _T_1488 = and(_T_1487, _T_1472) @[Router_Hw.scala 93:99]
    node _T_1489 = and(_T_1488, _T_1477) @[Router_Hw.scala 93:99]
    node _T_1490 = and(_T_1489, _T_1482) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_1490 @[Router_Hw.scala 93:73]
    node _T_1491 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1493 = eq(_T_1491, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1495 = mux(_T_1493, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1496 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1498 = eq(_T_1496, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1500 = mux(_T_1498, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1501 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1503 = eq(_T_1501, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1505 = mux(_T_1503, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1506 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1508 = eq(_T_1506, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1510 = mux(_T_1508, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1511 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1513 = eq(_T_1511, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1515 = mux(_T_1513, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1516 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1518 = eq(_T_1516, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1520 = mux(_T_1518, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1521 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1523 = eq(_T_1521, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1525 = mux(_T_1523, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1526 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1528 = eq(_T_1526, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1530 = mux(_T_1528, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1531 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1533 = eq(_T_1531, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1535 = mux(_T_1533, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1536 = and(_T_1495, _T_1500) @[Router_Hw.scala 93:99]
    node _T_1537 = and(_T_1536, _T_1505) @[Router_Hw.scala 93:99]
    node _T_1538 = and(_T_1537, _T_1510) @[Router_Hw.scala 93:99]
    node _T_1539 = and(_T_1538, _T_1515) @[Router_Hw.scala 93:99]
    node _T_1540 = and(_T_1539, _T_1520) @[Router_Hw.scala 93:99]
    node _T_1541 = and(_T_1540, _T_1525) @[Router_Hw.scala 93:99]
    node _T_1542 = and(_T_1541, _T_1530) @[Router_Hw.scala 93:99]
    node _T_1543 = and(_T_1542, _T_1535) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_1543 @[Router_Hw.scala 93:73]
    node _T_1544 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1546 = eq(_T_1544, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1548 = mux(_T_1546, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1549 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1551 = eq(_T_1549, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1553 = mux(_T_1551, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1554 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1556 = eq(_T_1554, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1558 = mux(_T_1556, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1559 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1561 = eq(_T_1559, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1563 = mux(_T_1561, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1564 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1566 = eq(_T_1564, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1568 = mux(_T_1566, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1569 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1571 = eq(_T_1569, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1573 = mux(_T_1571, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1574 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1576 = eq(_T_1574, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1578 = mux(_T_1576, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1579 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1581 = eq(_T_1579, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1583 = mux(_T_1581, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1584 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1586 = eq(_T_1584, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1588 = mux(_T_1586, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1589 = and(_T_1548, _T_1553) @[Router_Hw.scala 93:99]
    node _T_1590 = and(_T_1589, _T_1558) @[Router_Hw.scala 93:99]
    node _T_1591 = and(_T_1590, _T_1563) @[Router_Hw.scala 93:99]
    node _T_1592 = and(_T_1591, _T_1568) @[Router_Hw.scala 93:99]
    node _T_1593 = and(_T_1592, _T_1573) @[Router_Hw.scala 93:99]
    node _T_1594 = and(_T_1593, _T_1578) @[Router_Hw.scala 93:99]
    node _T_1595 = and(_T_1594, _T_1583) @[Router_Hw.scala 93:99]
    node _T_1596 = and(_T_1595, _T_1588) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_1596 @[Router_Hw.scala 93:73]
    node _T_1597 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1599 = eq(_T_1597, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1601 = mux(_T_1599, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1602 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1604 = eq(_T_1602, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1606 = mux(_T_1604, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1607 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1609 = eq(_T_1607, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1611 = mux(_T_1609, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1612 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1614 = eq(_T_1612, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1616 = mux(_T_1614, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1617 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1619 = eq(_T_1617, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1621 = mux(_T_1619, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1622 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1624 = eq(_T_1622, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1626 = mux(_T_1624, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1627 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1629 = eq(_T_1627, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1631 = mux(_T_1629, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1632 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1634 = eq(_T_1632, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1636 = mux(_T_1634, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1637 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1639 = eq(_T_1637, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1641 = mux(_T_1639, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1642 = and(_T_1601, _T_1606) @[Router_Hw.scala 93:99]
    node _T_1643 = and(_T_1642, _T_1611) @[Router_Hw.scala 93:99]
    node _T_1644 = and(_T_1643, _T_1616) @[Router_Hw.scala 93:99]
    node _T_1645 = and(_T_1644, _T_1621) @[Router_Hw.scala 93:99]
    node _T_1646 = and(_T_1645, _T_1626) @[Router_Hw.scala 93:99]
    node _T_1647 = and(_T_1646, _T_1631) @[Router_Hw.scala 93:99]
    node _T_1648 = and(_T_1647, _T_1636) @[Router_Hw.scala 93:99]
    node _T_1649 = and(_T_1648, _T_1641) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_1649 @[Router_Hw.scala 93:73]
    node _T_1650 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1652 = eq(_T_1650, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1654 = mux(_T_1652, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1655 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1657 = eq(_T_1655, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1659 = mux(_T_1657, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1660 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1662 = eq(_T_1660, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1664 = mux(_T_1662, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1665 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1667 = eq(_T_1665, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1669 = mux(_T_1667, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1670 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1672 = eq(_T_1670, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1674 = mux(_T_1672, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1675 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1677 = eq(_T_1675, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1679 = mux(_T_1677, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1680 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1682 = eq(_T_1680, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1684 = mux(_T_1682, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1685 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1687 = eq(_T_1685, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1689 = mux(_T_1687, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1690 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1692 = eq(_T_1690, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1694 = mux(_T_1692, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1695 = and(_T_1654, _T_1659) @[Router_Hw.scala 93:99]
    node _T_1696 = and(_T_1695, _T_1664) @[Router_Hw.scala 93:99]
    node _T_1697 = and(_T_1696, _T_1669) @[Router_Hw.scala 93:99]
    node _T_1698 = and(_T_1697, _T_1674) @[Router_Hw.scala 93:99]
    node _T_1699 = and(_T_1698, _T_1679) @[Router_Hw.scala 93:99]
    node _T_1700 = and(_T_1699, _T_1684) @[Router_Hw.scala 93:99]
    node _T_1701 = and(_T_1700, _T_1689) @[Router_Hw.scala 93:99]
    node _T_1702 = and(_T_1701, _T_1694) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_1702 @[Router_Hw.scala 93:73]
    node _T_1703 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1705 = eq(_T_1703, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1707 = mux(_T_1705, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1708 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1710 = eq(_T_1708, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1712 = mux(_T_1710, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1713 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1715 = eq(_T_1713, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1717 = mux(_T_1715, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1718 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1720 = eq(_T_1718, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1722 = mux(_T_1720, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1723 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1725 = eq(_T_1723, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1727 = mux(_T_1725, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1728 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1730 = eq(_T_1728, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1732 = mux(_T_1730, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1733 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1735 = eq(_T_1733, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1737 = mux(_T_1735, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1738 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1740 = eq(_T_1738, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1742 = mux(_T_1740, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1743 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_1745 = eq(_T_1743, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1747 = mux(_T_1745, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1748 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1750 = eq(_T_1748, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1752 = mux(_T_1750, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1753 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_1755 = eq(_T_1753, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1757 = mux(_T_1755, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1758 = and(_T_1707, _T_1712) @[Router_Hw.scala 93:99]
    node _T_1759 = and(_T_1758, _T_1717) @[Router_Hw.scala 93:99]
    node _T_1760 = and(_T_1759, _T_1722) @[Router_Hw.scala 93:99]
    node _T_1761 = and(_T_1760, _T_1727) @[Router_Hw.scala 93:99]
    node _T_1762 = and(_T_1761, _T_1732) @[Router_Hw.scala 93:99]
    node _T_1763 = and(_T_1762, _T_1737) @[Router_Hw.scala 93:99]
    node _T_1764 = and(_T_1763, _T_1742) @[Router_Hw.scala 93:99]
    node _T_1765 = and(_T_1764, _T_1747) @[Router_Hw.scala 93:99]
    node _T_1766 = and(_T_1765, _T_1752) @[Router_Hw.scala 93:99]
    node _T_1767 = and(_T_1766, _T_1757) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[5].ready <= _T_1767 @[Router_Hw.scala 93:73]
    node _T_1768 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_1770 = eq(_T_1768, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1772 = mux(_T_1770, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1773 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_1775 = eq(_T_1773, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1777 = mux(_T_1775, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1778 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_1780 = eq(_T_1778, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1782 = mux(_T_1780, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1783 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_1785 = eq(_T_1783, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1787 = mux(_T_1785, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1788 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_1790 = eq(_T_1788, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1792 = mux(_T_1790, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1793 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_1795 = eq(_T_1793, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1797 = mux(_T_1795, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1798 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_1800 = eq(_T_1798, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1802 = mux(_T_1800, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1803 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_1805 = eq(_T_1803, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1807 = mux(_T_1805, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1808 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_1810 = eq(_T_1808, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_1812 = mux(_T_1810, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1813 = and(_T_1772, _T_1777) @[Router_Hw.scala 93:99]
    node _T_1814 = and(_T_1813, _T_1782) @[Router_Hw.scala 93:99]
    node _T_1815 = and(_T_1814, _T_1787) @[Router_Hw.scala 93:99]
    node _T_1816 = and(_T_1815, _T_1792) @[Router_Hw.scala 93:99]
    node _T_1817 = and(_T_1816, _T_1797) @[Router_Hw.scala 93:99]
    node _T_1818 = and(_T_1817, _T_1802) @[Router_Hw.scala 93:99]
    node _T_1819 = and(_T_1818, _T_1807) @[Router_Hw.scala 93:99]
    node _T_1820 = and(_T_1819, _T_1812) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[0].ready <= _T_1820 @[Router_Hw.scala 93:73]
    node _T_1821 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1823 = eq(_T_1821, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1825 = mux(_T_1823, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1826 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_1828 = eq(_T_1826, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1830 = mux(_T_1828, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1831 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_1833 = eq(_T_1831, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1835 = mux(_T_1833, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1836 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_1838 = eq(_T_1836, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1840 = mux(_T_1838, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1841 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_1843 = eq(_T_1841, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1845 = mux(_T_1843, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1846 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_1848 = eq(_T_1846, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1850 = mux(_T_1848, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1851 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_1853 = eq(_T_1851, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1855 = mux(_T_1853, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1856 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_1858 = eq(_T_1856, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1860 = mux(_T_1858, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1861 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_1863 = eq(_T_1861, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1865 = mux(_T_1863, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1866 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_1868 = eq(_T_1866, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1870 = mux(_T_1868, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1871 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_1873 = eq(_T_1871, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1875 = mux(_T_1873, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1876 = and(_T_1825, _T_1830) @[Router_Hw.scala 93:99]
    node _T_1877 = and(_T_1876, _T_1835) @[Router_Hw.scala 93:99]
    node _T_1878 = and(_T_1877, _T_1840) @[Router_Hw.scala 93:99]
    node _T_1879 = and(_T_1878, _T_1845) @[Router_Hw.scala 93:99]
    node _T_1880 = and(_T_1879, _T_1850) @[Router_Hw.scala 93:99]
    node _T_1881 = and(_T_1880, _T_1855) @[Router_Hw.scala 93:99]
    node _T_1882 = and(_T_1881, _T_1860) @[Router_Hw.scala 93:99]
    node _T_1883 = and(_T_1882, _T_1865) @[Router_Hw.scala 93:99]
    node _T_1884 = and(_T_1883, _T_1870) @[Router_Hw.scala 93:99]
    node _T_1885 = and(_T_1884, _T_1875) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[1].ready <= _T_1885 @[Router_Hw.scala 93:73]
    node _T_1886 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_1888 = eq(_T_1886, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1890 = mux(_T_1888, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1891 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_1893 = eq(_T_1891, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1895 = mux(_T_1893, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1896 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_1898 = eq(_T_1896, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1900 = mux(_T_1898, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1901 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_1903 = eq(_T_1901, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1905 = mux(_T_1903, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1906 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_1908 = eq(_T_1906, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1910 = mux(_T_1908, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1911 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_1913 = eq(_T_1911, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1915 = mux(_T_1913, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1916 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_1918 = eq(_T_1916, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1920 = mux(_T_1918, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1921 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_1923 = eq(_T_1921, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1925 = mux(_T_1923, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1926 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_1928 = eq(_T_1926, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1930 = mux(_T_1928, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1931 = and(_T_1890, _T_1895) @[Router_Hw.scala 93:99]
    node _T_1932 = and(_T_1931, _T_1900) @[Router_Hw.scala 93:99]
    node _T_1933 = and(_T_1932, _T_1905) @[Router_Hw.scala 93:99]
    node _T_1934 = and(_T_1933, _T_1910) @[Router_Hw.scala 93:99]
    node _T_1935 = and(_T_1934, _T_1915) @[Router_Hw.scala 93:99]
    node _T_1936 = and(_T_1935, _T_1920) @[Router_Hw.scala 93:99]
    node _T_1937 = and(_T_1936, _T_1925) @[Router_Hw.scala 93:99]
    node _T_1938 = and(_T_1937, _T_1930) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[2].ready <= _T_1938 @[Router_Hw.scala 93:73]
    node _T_1939 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_1941 = eq(_T_1939, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1943 = mux(_T_1941, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1944 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_1946 = eq(_T_1944, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1948 = mux(_T_1946, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1949 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_1951 = eq(_T_1949, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1953 = mux(_T_1951, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1954 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_1956 = eq(_T_1954, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1958 = mux(_T_1956, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1959 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_1961 = eq(_T_1959, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1963 = mux(_T_1961, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1964 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_1966 = eq(_T_1964, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1968 = mux(_T_1966, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1969 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_1971 = eq(_T_1969, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1973 = mux(_T_1971, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1974 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_1976 = eq(_T_1974, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1978 = mux(_T_1976, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1979 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_1981 = eq(_T_1979, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1983 = mux(_T_1981, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1984 = and(_T_1943, _T_1948) @[Router_Hw.scala 93:99]
    node _T_1985 = and(_T_1984, _T_1953) @[Router_Hw.scala 93:99]
    node _T_1986 = and(_T_1985, _T_1958) @[Router_Hw.scala 93:99]
    node _T_1987 = and(_T_1986, _T_1963) @[Router_Hw.scala 93:99]
    node _T_1988 = and(_T_1987, _T_1968) @[Router_Hw.scala 93:99]
    node _T_1989 = and(_T_1988, _T_1973) @[Router_Hw.scala 93:99]
    node _T_1990 = and(_T_1989, _T_1978) @[Router_Hw.scala 93:99]
    node _T_1991 = and(_T_1990, _T_1983) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[3].ready <= _T_1991 @[Router_Hw.scala 93:73]
    node _T_1992 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_1994 = eq(_T_1992, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1996 = mux(_T_1994, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1997 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_1999 = eq(_T_1997, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2001 = mux(_T_1999, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2002 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_2004 = eq(_T_2002, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2006 = mux(_T_2004, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2007 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_2009 = eq(_T_2007, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2011 = mux(_T_2009, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2012 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_2014 = eq(_T_2012, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2016 = mux(_T_2014, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2017 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_2019 = eq(_T_2017, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2021 = mux(_T_2019, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2022 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_2024 = eq(_T_2022, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2026 = mux(_T_2024, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2027 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_2029 = eq(_T_2027, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2031 = mux(_T_2029, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2032 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_2034 = eq(_T_2032, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_2036 = mux(_T_2034, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2037 = and(_T_1996, _T_2001) @[Router_Hw.scala 93:99]
    node _T_2038 = and(_T_2037, _T_2006) @[Router_Hw.scala 93:99]
    node _T_2039 = and(_T_2038, _T_2011) @[Router_Hw.scala 93:99]
    node _T_2040 = and(_T_2039, _T_2016) @[Router_Hw.scala 93:99]
    node _T_2041 = and(_T_2040, _T_2021) @[Router_Hw.scala 93:99]
    node _T_2042 = and(_T_2041, _T_2026) @[Router_Hw.scala 93:99]
    node _T_2043 = and(_T_2042, _T_2031) @[Router_Hw.scala 93:99]
    node _T_2044 = and(_T_2043, _T_2036) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[4].ready <= _T_2044 @[Router_Hw.scala 93:73]
    node _T_2045 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_2047 = eq(_T_2045, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2049 = mux(_T_2047, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2050 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_2052 = eq(_T_2050, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2054 = mux(_T_2052, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2055 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_2057 = eq(_T_2055, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2059 = mux(_T_2057, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2060 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_2062 = eq(_T_2060, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2064 = mux(_T_2062, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2065 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_2067 = eq(_T_2065, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2069 = mux(_T_2067, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2070 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_2072 = eq(_T_2070, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2074 = mux(_T_2072, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2075 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_2077 = eq(_T_2075, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2079 = mux(_T_2077, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2080 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_2082 = eq(_T_2080, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2084 = mux(_T_2082, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2085 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_2087 = eq(_T_2085, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2089 = mux(_T_2087, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2090 = and(_T_2049, _T_2054) @[Router_Hw.scala 93:99]
    node _T_2091 = and(_T_2090, _T_2059) @[Router_Hw.scala 93:99]
    node _T_2092 = and(_T_2091, _T_2064) @[Router_Hw.scala 93:99]
    node _T_2093 = and(_T_2092, _T_2069) @[Router_Hw.scala 93:99]
    node _T_2094 = and(_T_2093, _T_2074) @[Router_Hw.scala 93:99]
    node _T_2095 = and(_T_2094, _T_2079) @[Router_Hw.scala 93:99]
    node _T_2096 = and(_T_2095, _T_2084) @[Router_Hw.scala 93:99]
    node _T_2097 = and(_T_2096, _T_2089) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[5].ready <= _T_2097 @[Router_Hw.scala 93:73]
    node _T_2098 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_2100 = eq(_T_2098, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_2102 = mux(_T_2100, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2103 = bits(config_wire, 26, 24) @[Router_Hw.scala 90:22]
    node _T_2105 = eq(_T_2103, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2107 = mux(_T_2105, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2108 = bits(config_wire, 29, 27) @[Router_Hw.scala 90:22]
    node _T_2110 = eq(_T_2108, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2112 = mux(_T_2110, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2113 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_2115 = eq(_T_2113, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2117 = mux(_T_2115, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2118 = bits(config_wire, 35, 33) @[Router_Hw.scala 90:22]
    node _T_2120 = eq(_T_2118, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2122 = mux(_T_2120, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2123 = bits(config_wire, 38, 36) @[Router_Hw.scala 90:22]
    node _T_2125 = eq(_T_2123, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2127 = mux(_T_2125, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2128 = bits(config_wire, 41, 39) @[Router_Hw.scala 90:22]
    node _T_2130 = eq(_T_2128, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2132 = mux(_T_2130, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2133 = bits(config_wire, 44, 42) @[Router_Hw.scala 90:22]
    node _T_2135 = eq(_T_2133, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2137 = mux(_T_2135, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2138 = bits(config_wire, 47, 45) @[Router_Hw.scala 90:22]
    node _T_2140 = eq(_T_2138, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2142 = mux(_T_2140, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2143 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_2145 = eq(_T_2143, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_2147 = mux(_T_2145, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2148 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_2150 = eq(_T_2148, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_2152 = mux(_T_2150, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2153 = and(_T_2102, _T_2107) @[Router_Hw.scala 93:99]
    node _T_2154 = and(_T_2153, _T_2112) @[Router_Hw.scala 93:99]
    node _T_2155 = and(_T_2154, _T_2117) @[Router_Hw.scala 93:99]
    node _T_2156 = and(_T_2155, _T_2122) @[Router_Hw.scala 93:99]
    node _T_2157 = and(_T_2156, _T_2127) @[Router_Hw.scala 93:99]
    node _T_2158 = and(_T_2157, _T_2132) @[Router_Hw.scala 93:99]
    node _T_2159 = and(_T_2158, _T_2137) @[Router_Hw.scala 93:99]
    node _T_2160 = and(_T_2159, _T_2142) @[Router_Hw.scala 93:99]
    node _T_2161 = and(_T_2160, _T_2147) @[Router_Hw.scala 93:99]
    node _T_2162 = and(_T_2161, _T_2152) @[Router_Hw.scala 93:99]
    decomposed_input_ports_1[1].ready <= _T_2162 @[Router_Hw.scala 93:73]
    node _T_2163 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_2165 = eq(_T_2163, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2167 = mux(_T_2165, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2168 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_2170 = eq(_T_2168, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2172 = mux(_T_2170, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2173 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_2175 = eq(_T_2173, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2177 = mux(_T_2175, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2178 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_2180 = eq(_T_2178, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2182 = mux(_T_2180, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2183 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_2185 = eq(_T_2183, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2187 = mux(_T_2185, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2188 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_2190 = eq(_T_2188, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2192 = mux(_T_2190, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2193 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_2195 = eq(_T_2193, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2197 = mux(_T_2195, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2198 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_2200 = eq(_T_2198, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2202 = mux(_T_2200, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2203 = bits(config_wire, 32, 30) @[Router_Hw.scala 90:22]
    node _T_2205 = eq(_T_2203, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_2207 = mux(_T_2205, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2208 = bits(config_wire, 50, 48) @[Router_Hw.scala 90:22]
    node _T_2210 = eq(_T_2208, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_2212 = mux(_T_2210, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2213 = bits(config_wire, 53, 51) @[Router_Hw.scala 90:22]
    node _T_2215 = eq(_T_2213, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_2217 = mux(_T_2215, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_2218 = and(_T_2167, _T_2172) @[Router_Hw.scala 93:99]
    node _T_2219 = and(_T_2218, _T_2177) @[Router_Hw.scala 93:99]
    node _T_2220 = and(_T_2219, _T_2182) @[Router_Hw.scala 93:99]
    node _T_2221 = and(_T_2220, _T_2187) @[Router_Hw.scala 93:99]
    node _T_2222 = and(_T_2221, _T_2192) @[Router_Hw.scala 93:99]
    node _T_2223 = and(_T_2222, _T_2197) @[Router_Hw.scala 93:99]
    node _T_2224 = and(_T_2223, _T_2202) @[Router_Hw.scala 93:99]
    node _T_2225 = and(_T_2224, _T_2207) @[Router_Hw.scala 93:99]
    node _T_2226 = and(_T_2225, _T_2212) @[Router_Hw.scala 93:99]
    node _T_2227 = and(_T_2226, _T_2217) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[5].ready <= _T_2227 @[Router_Hw.scala 93:73]
    wire _T_2232 : UInt<54>[1] @[Router_Hw.scala 117:45]
    _T_2232[0] <= UInt<54>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<54>[1], clock with : (reset => (reset, _T_2232)) @[Router_Hw.scala 117:37]
    node _T_2249 = bits(config_register_file[0], 53, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_2249 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0e")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 53, 0) @[Router_Hw.scala 131:39]
    node _T_2251 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_2251 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    node _T_253 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_253 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_254 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_254 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_255 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_255 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_256 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_256 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    reg _T_309 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_309[0] @[Router_Hw.scala 165:54]
    reg _T_315 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_315 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_318 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_318 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_309[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_315 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_318 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_323 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_323[0] @[Router_Hw.scala 165:54]
    reg _T_329 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_329 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_332 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_332 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_323[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_329 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_332 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_337 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_337[0] @[Router_Hw.scala 165:54]
    reg _T_343 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_343 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_346 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_346 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_337[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_343 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_346 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_351 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_351[0] @[Router_Hw.scala 165:54]
    reg _T_357 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_357 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_360 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_360 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_351[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_357 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_360 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_365 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_365[0] @[Router_Hw.scala 165:54]
    reg _T_371 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_371 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_374 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_374 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_365[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_371 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_374 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<10> @[Router_Hw.scala 74:25]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_387 = eq(UInt<2>("h03"), _T_385) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<2>("h02"), _T_385) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[2].bits, _T_388) @[Mux.scala 46:16]
    node _T_391 = eq(UInt<1>("h01"), _T_385) @[Mux.scala 46:19]
    node _T_392 = mux(_T_391, decomposed_input_ports_0[1].bits, _T_390) @[Mux.scala 46:16]
    node _T_393 = eq(UInt<1>("h00"), _T_385) @[Mux.scala 46:19]
    node _T_394 = mux(_T_393, decomposed_input_ports_0[0].bits, _T_392) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_394 @[Router_Hw.scala 81:84]
    node _T_395 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_397 = eq(UInt<2>("h03"), _T_395) @[Mux.scala 46:19]
    node _T_398 = mux(_T_397, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_399 = eq(UInt<2>("h02"), _T_395) @[Mux.scala 46:19]
    node _T_400 = mux(_T_399, decomposed_input_ports_0[2].valid, _T_398) @[Mux.scala 46:16]
    node _T_401 = eq(UInt<1>("h01"), _T_395) @[Mux.scala 46:19]
    node _T_402 = mux(_T_401, decomposed_input_ports_0[1].valid, _T_400) @[Mux.scala 46:16]
    node _T_403 = eq(UInt<1>("h00"), _T_395) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_0[0].valid, _T_402) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_404 @[Router_Hw.scala 83:85]
    node _T_413 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_415 = eq(UInt<2>("h03"), _T_413) @[Mux.scala 46:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_417 = eq(UInt<2>("h02"), _T_413) @[Mux.scala 46:19]
    node _T_418 = mux(_T_417, decomposed_input_ports_0[2].bits, _T_416) @[Mux.scala 46:16]
    node _T_419 = eq(UInt<1>("h01"), _T_413) @[Mux.scala 46:19]
    node _T_420 = mux(_T_419, decomposed_input_ports_0[1].bits, _T_418) @[Mux.scala 46:16]
    node _T_421 = eq(UInt<1>("h00"), _T_413) @[Mux.scala 46:19]
    node _T_422 = mux(_T_421, decomposed_input_ports_0[0].bits, _T_420) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_422 @[Router_Hw.scala 81:84]
    node _T_423 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_425 = eq(UInt<2>("h03"), _T_423) @[Mux.scala 46:19]
    node _T_426 = mux(_T_425, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_427 = eq(UInt<2>("h02"), _T_423) @[Mux.scala 46:19]
    node _T_428 = mux(_T_427, decomposed_input_ports_0[2].valid, _T_426) @[Mux.scala 46:16]
    node _T_429 = eq(UInt<1>("h01"), _T_423) @[Mux.scala 46:19]
    node _T_430 = mux(_T_429, decomposed_input_ports_0[1].valid, _T_428) @[Mux.scala 46:16]
    node _T_431 = eq(UInt<1>("h00"), _T_423) @[Mux.scala 46:19]
    node _T_432 = mux(_T_431, decomposed_input_ports_0[0].valid, _T_430) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_432 @[Router_Hw.scala 83:85]
    node _T_441 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_443 = eq(UInt<2>("h03"), _T_441) @[Mux.scala 46:19]
    node _T_444 = mux(_T_443, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_445 = eq(UInt<2>("h02"), _T_441) @[Mux.scala 46:19]
    node _T_446 = mux(_T_445, decomposed_input_ports_0[2].bits, _T_444) @[Mux.scala 46:16]
    node _T_447 = eq(UInt<1>("h01"), _T_441) @[Mux.scala 46:19]
    node _T_448 = mux(_T_447, decomposed_input_ports_0[1].bits, _T_446) @[Mux.scala 46:16]
    node _T_449 = eq(UInt<1>("h00"), _T_441) @[Mux.scala 46:19]
    node _T_450 = mux(_T_449, decomposed_input_ports_0[0].bits, _T_448) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_450 @[Router_Hw.scala 81:84]
    node _T_451 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_453 = eq(UInt<2>("h03"), _T_451) @[Mux.scala 46:19]
    node _T_454 = mux(_T_453, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_455 = eq(UInt<2>("h02"), _T_451) @[Mux.scala 46:19]
    node _T_456 = mux(_T_455, decomposed_input_ports_0[2].valid, _T_454) @[Mux.scala 46:16]
    node _T_457 = eq(UInt<1>("h01"), _T_451) @[Mux.scala 46:19]
    node _T_458 = mux(_T_457, decomposed_input_ports_0[1].valid, _T_456) @[Mux.scala 46:16]
    node _T_459 = eq(UInt<1>("h00"), _T_451) @[Mux.scala 46:19]
    node _T_460 = mux(_T_459, decomposed_input_ports_0[0].valid, _T_458) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_460 @[Router_Hw.scala 83:85]
    node _T_469 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_471 = eq(UInt<2>("h03"), _T_469) @[Mux.scala 46:19]
    node _T_472 = mux(_T_471, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_473 = eq(UInt<2>("h02"), _T_469) @[Mux.scala 46:19]
    node _T_474 = mux(_T_473, decomposed_input_ports_0[2].bits, _T_472) @[Mux.scala 46:16]
    node _T_475 = eq(UInt<1>("h01"), _T_469) @[Mux.scala 46:19]
    node _T_476 = mux(_T_475, decomposed_input_ports_0[1].bits, _T_474) @[Mux.scala 46:16]
    node _T_477 = eq(UInt<1>("h00"), _T_469) @[Mux.scala 46:19]
    node _T_478 = mux(_T_477, decomposed_input_ports_0[0].bits, _T_476) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_478 @[Router_Hw.scala 81:84]
    node _T_479 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_481 = eq(UInt<2>("h03"), _T_479) @[Mux.scala 46:19]
    node _T_482 = mux(_T_481, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_483 = eq(UInt<2>("h02"), _T_479) @[Mux.scala 46:19]
    node _T_484 = mux(_T_483, decomposed_input_ports_0[2].valid, _T_482) @[Mux.scala 46:16]
    node _T_485 = eq(UInt<1>("h01"), _T_479) @[Mux.scala 46:19]
    node _T_486 = mux(_T_485, decomposed_input_ports_0[1].valid, _T_484) @[Mux.scala 46:16]
    node _T_487 = eq(UInt<1>("h00"), _T_479) @[Mux.scala 46:19]
    node _T_488 = mux(_T_487, decomposed_input_ports_0[0].valid, _T_486) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_488 @[Router_Hw.scala 83:85]
    node _T_497 = bits(config_wire, 9, 8) @[Router_Hw.scala 82:28]
    node _T_499 = eq(UInt<2>("h03"), _T_497) @[Mux.scala 46:19]
    node _T_500 = mux(_T_499, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_501 = eq(UInt<2>("h02"), _T_497) @[Mux.scala 46:19]
    node _T_502 = mux(_T_501, decomposed_input_ports_0[2].bits, _T_500) @[Mux.scala 46:16]
    node _T_503 = eq(UInt<1>("h01"), _T_497) @[Mux.scala 46:19]
    node _T_504 = mux(_T_503, decomposed_input_ports_0[1].bits, _T_502) @[Mux.scala 46:16]
    node _T_505 = eq(UInt<1>("h00"), _T_497) @[Mux.scala 46:19]
    node _T_506 = mux(_T_505, decomposed_input_ports_0[0].bits, _T_504) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_506 @[Router_Hw.scala 81:84]
    node _T_507 = bits(config_wire, 9, 8) @[Router_Hw.scala 84:28]
    node _T_509 = eq(UInt<2>("h03"), _T_507) @[Mux.scala 46:19]
    node _T_510 = mux(_T_509, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_511 = eq(UInt<2>("h02"), _T_507) @[Mux.scala 46:19]
    node _T_512 = mux(_T_511, decomposed_input_ports_0[2].valid, _T_510) @[Mux.scala 46:16]
    node _T_513 = eq(UInt<1>("h01"), _T_507) @[Mux.scala 46:19]
    node _T_514 = mux(_T_513, decomposed_input_ports_0[1].valid, _T_512) @[Mux.scala 46:16]
    node _T_515 = eq(UInt<1>("h00"), _T_507) @[Mux.scala 46:19]
    node _T_516 = mux(_T_515, decomposed_input_ports_0[0].valid, _T_514) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_516 @[Router_Hw.scala 83:85]
    node _T_517 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_519 = eq(_T_517, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_521 = mux(_T_519, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_522 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_524 = eq(_T_522, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_526 = mux(_T_524, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_527 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_529 = eq(_T_527, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_531 = mux(_T_529, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_532 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_534 = eq(_T_532, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_536 = mux(_T_534, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_537 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_539 = eq(_T_537, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_541 = mux(_T_539, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_542 = and(_T_521, _T_526) @[Router_Hw.scala 93:99]
    node _T_543 = and(_T_542, _T_531) @[Router_Hw.scala 93:99]
    node _T_544 = and(_T_543, _T_536) @[Router_Hw.scala 93:99]
    node _T_545 = and(_T_544, _T_541) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_545 @[Router_Hw.scala 93:73]
    node _T_546 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_548 = eq(_T_546, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_550 = mux(_T_548, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_551 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_553 = eq(_T_551, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_555 = mux(_T_553, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_556 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_558 = eq(_T_556, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_560 = mux(_T_558, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_561 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_563 = eq(_T_561, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_565 = mux(_T_563, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_566 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_568 = eq(_T_566, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_570 = mux(_T_568, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_571 = and(_T_550, _T_555) @[Router_Hw.scala 93:99]
    node _T_572 = and(_T_571, _T_560) @[Router_Hw.scala 93:99]
    node _T_573 = and(_T_572, _T_565) @[Router_Hw.scala 93:99]
    node _T_574 = and(_T_573, _T_570) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_574 @[Router_Hw.scala 93:73]
    node _T_575 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_577 = eq(_T_575, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_579 = mux(_T_577, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_580 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_582 = eq(_T_580, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_584 = mux(_T_582, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_585 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_587 = eq(_T_585, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_589 = mux(_T_587, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_590 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_592 = eq(_T_590, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_594 = mux(_T_592, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_595 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_597 = eq(_T_595, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_599 = mux(_T_597, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_600 = and(_T_579, _T_584) @[Router_Hw.scala 93:99]
    node _T_601 = and(_T_600, _T_589) @[Router_Hw.scala 93:99]
    node _T_602 = and(_T_601, _T_594) @[Router_Hw.scala 93:99]
    node _T_603 = and(_T_602, _T_599) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_603 @[Router_Hw.scala 93:73]
    node _T_604 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_606 = eq(_T_604, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_608 = mux(_T_606, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_609 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_611 = eq(_T_609, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_613 = mux(_T_611, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_614 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_616 = eq(_T_614, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_618 = mux(_T_616, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_619 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_621 = eq(_T_619, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_623 = mux(_T_621, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_624 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_626 = eq(_T_624, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_628 = mux(_T_626, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_629 = and(_T_608, _T_613) @[Router_Hw.scala 93:99]
    node _T_630 = and(_T_629, _T_618) @[Router_Hw.scala 93:99]
    node _T_631 = and(_T_630, _T_623) @[Router_Hw.scala 93:99]
    node _T_632 = and(_T_631, _T_628) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_632 @[Router_Hw.scala 93:73]
    wire _T_637 : UInt<10>[1] @[Router_Hw.scala 117:45]
    _T_637[0] <= UInt<10>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_637)) @[Router_Hw.scala 117:37]
    node _T_654 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_654 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h011")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 9, 0) @[Router_Hw.scala 131:39]
    node _T_656 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_656 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[7], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[7] @[Router_Hw.scala 147:57]
    node _T_376 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_376 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_377 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_377 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_378 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_378 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_379 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_379 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_380 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_380 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    node _T_381 = bits(io.in[5].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[5].bits <= _T_381 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 155:54]
    io.in[5].ready <= decomposed_input_ports_0[5].ready @[Router_Hw.scala 158:33]
    node _T_382 = bits(io.in[6].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[6].bits <= _T_382 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[6].valid <= io.in[6].valid @[Router_Hw.scala 155:54]
    io.in[6].ready <= decomposed_input_ports_0[6].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 147:57]
    reg _T_456 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_456[0] @[Router_Hw.scala 165:54]
    reg _T_462 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_462 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_465 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_465 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_456[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_462 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_465 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_470 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_470[0] @[Router_Hw.scala 165:54]
    reg _T_476 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_476 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_479 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_479 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_470[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_476 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_479 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_484 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_484[0] @[Router_Hw.scala 165:54]
    reg _T_490 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_490 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_493 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_493 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_484[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_490 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_493 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_498 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_498[0] @[Router_Hw.scala 165:54]
    reg _T_504 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_504 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_507 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_507 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_498[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_504 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_507 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_512 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_512[0] @[Router_Hw.scala 165:54]
    reg _T_518 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_518 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_521 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_521 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_512[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_518 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_521 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_526 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_526[0] @[Router_Hw.scala 165:54]
    reg _T_532 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_532 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_535 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_535 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_526[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_532 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_535 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_540 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[6].ready <= _T_540[0] @[Router_Hw.scala 165:54]
    reg _T_546 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_546 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 168:19]
    reg _T_549 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_549 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 170:20]
    _T_540[0] <= io.out[6].ready @[Router_Hw.scala 187:32]
    io.out[6].bits <= _T_546 @[Router_Hw.scala 189:34]
    io.out[6].valid <= _T_549 @[Router_Hw.scala 190:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_554 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[7].ready <= _T_554[0] @[Router_Hw.scala 165:54]
    reg _T_560 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_560 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 168:19]
    reg _T_563 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_563 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 170:20]
    _T_554[0] <= io.out[7].ready @[Router_Hw.scala 187:32]
    io.out[7].bits <= _T_560 @[Router_Hw.scala 189:34]
    io.out[7].valid <= _T_563 @[Router_Hw.scala 190:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<24> @[Router_Hw.scala 74:25]
    node _T_580 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_582 = eq(UInt<3>("h06"), _T_580) @[Mux.scala 46:19]
    node _T_583 = mux(_T_582, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_584 = eq(UInt<3>("h05"), _T_580) @[Mux.scala 46:19]
    node _T_585 = mux(_T_584, decomposed_input_ports_0[5].bits, _T_583) @[Mux.scala 46:16]
    node _T_586 = eq(UInt<3>("h04"), _T_580) @[Mux.scala 46:19]
    node _T_587 = mux(_T_586, decomposed_input_ports_0[4].bits, _T_585) @[Mux.scala 46:16]
    node _T_588 = eq(UInt<2>("h03"), _T_580) @[Mux.scala 46:19]
    node _T_589 = mux(_T_588, decomposed_input_ports_0[3].bits, _T_587) @[Mux.scala 46:16]
    node _T_590 = eq(UInt<2>("h02"), _T_580) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[2].bits, _T_589) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<1>("h01"), _T_580) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[1].bits, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<1>("h00"), _T_580) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[0].bits, _T_593) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_595 @[Router_Hw.scala 81:84]
    node _T_596 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_598 = eq(UInt<3>("h06"), _T_596) @[Mux.scala 46:19]
    node _T_599 = mux(_T_598, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_600 = eq(UInt<3>("h05"), _T_596) @[Mux.scala 46:19]
    node _T_601 = mux(_T_600, decomposed_input_ports_0[5].valid, _T_599) @[Mux.scala 46:16]
    node _T_602 = eq(UInt<3>("h04"), _T_596) @[Mux.scala 46:19]
    node _T_603 = mux(_T_602, decomposed_input_ports_0[4].valid, _T_601) @[Mux.scala 46:16]
    node _T_604 = eq(UInt<2>("h03"), _T_596) @[Mux.scala 46:19]
    node _T_605 = mux(_T_604, decomposed_input_ports_0[3].valid, _T_603) @[Mux.scala 46:16]
    node _T_606 = eq(UInt<2>("h02"), _T_596) @[Mux.scala 46:19]
    node _T_607 = mux(_T_606, decomposed_input_ports_0[2].valid, _T_605) @[Mux.scala 46:16]
    node _T_608 = eq(UInt<1>("h01"), _T_596) @[Mux.scala 46:19]
    node _T_609 = mux(_T_608, decomposed_input_ports_0[1].valid, _T_607) @[Mux.scala 46:16]
    node _T_610 = eq(UInt<1>("h00"), _T_596) @[Mux.scala 46:19]
    node _T_611 = mux(_T_610, decomposed_input_ports_0[0].valid, _T_609) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_611 @[Router_Hw.scala 83:85]
    node _T_626 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_628 = eq(UInt<3>("h06"), _T_626) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<3>("h05"), _T_626) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[5].bits, _T_629) @[Mux.scala 46:16]
    node _T_632 = eq(UInt<3>("h04"), _T_626) @[Mux.scala 46:19]
    node _T_633 = mux(_T_632, decomposed_input_ports_0[4].bits, _T_631) @[Mux.scala 46:16]
    node _T_634 = eq(UInt<2>("h03"), _T_626) @[Mux.scala 46:19]
    node _T_635 = mux(_T_634, decomposed_input_ports_0[3].bits, _T_633) @[Mux.scala 46:16]
    node _T_636 = eq(UInt<2>("h02"), _T_626) @[Mux.scala 46:19]
    node _T_637 = mux(_T_636, decomposed_input_ports_0[2].bits, _T_635) @[Mux.scala 46:16]
    node _T_638 = eq(UInt<1>("h01"), _T_626) @[Mux.scala 46:19]
    node _T_639 = mux(_T_638, decomposed_input_ports_0[1].bits, _T_637) @[Mux.scala 46:16]
    node _T_640 = eq(UInt<1>("h00"), _T_626) @[Mux.scala 46:19]
    node _T_641 = mux(_T_640, decomposed_input_ports_0[0].bits, _T_639) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_641 @[Router_Hw.scala 81:84]
    node _T_642 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_644 = eq(UInt<3>("h06"), _T_642) @[Mux.scala 46:19]
    node _T_645 = mux(_T_644, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_646 = eq(UInt<3>("h05"), _T_642) @[Mux.scala 46:19]
    node _T_647 = mux(_T_646, decomposed_input_ports_0[5].valid, _T_645) @[Mux.scala 46:16]
    node _T_648 = eq(UInt<3>("h04"), _T_642) @[Mux.scala 46:19]
    node _T_649 = mux(_T_648, decomposed_input_ports_0[4].valid, _T_647) @[Mux.scala 46:16]
    node _T_650 = eq(UInt<2>("h03"), _T_642) @[Mux.scala 46:19]
    node _T_651 = mux(_T_650, decomposed_input_ports_0[3].valid, _T_649) @[Mux.scala 46:16]
    node _T_652 = eq(UInt<2>("h02"), _T_642) @[Mux.scala 46:19]
    node _T_653 = mux(_T_652, decomposed_input_ports_0[2].valid, _T_651) @[Mux.scala 46:16]
    node _T_654 = eq(UInt<1>("h01"), _T_642) @[Mux.scala 46:19]
    node _T_655 = mux(_T_654, decomposed_input_ports_0[1].valid, _T_653) @[Mux.scala 46:16]
    node _T_656 = eq(UInt<1>("h00"), _T_642) @[Mux.scala 46:19]
    node _T_657 = mux(_T_656, decomposed_input_ports_0[0].valid, _T_655) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_657 @[Router_Hw.scala 83:85]
    node _T_672 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_674 = eq(UInt<3>("h06"), _T_672) @[Mux.scala 46:19]
    node _T_675 = mux(_T_674, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_676 = eq(UInt<3>("h05"), _T_672) @[Mux.scala 46:19]
    node _T_677 = mux(_T_676, decomposed_input_ports_0[5].bits, _T_675) @[Mux.scala 46:16]
    node _T_678 = eq(UInt<3>("h04"), _T_672) @[Mux.scala 46:19]
    node _T_679 = mux(_T_678, decomposed_input_ports_0[4].bits, _T_677) @[Mux.scala 46:16]
    node _T_680 = eq(UInt<2>("h03"), _T_672) @[Mux.scala 46:19]
    node _T_681 = mux(_T_680, decomposed_input_ports_0[3].bits, _T_679) @[Mux.scala 46:16]
    node _T_682 = eq(UInt<2>("h02"), _T_672) @[Mux.scala 46:19]
    node _T_683 = mux(_T_682, decomposed_input_ports_0[2].bits, _T_681) @[Mux.scala 46:16]
    node _T_684 = eq(UInt<1>("h01"), _T_672) @[Mux.scala 46:19]
    node _T_685 = mux(_T_684, decomposed_input_ports_0[1].bits, _T_683) @[Mux.scala 46:16]
    node _T_686 = eq(UInt<1>("h00"), _T_672) @[Mux.scala 46:19]
    node _T_687 = mux(_T_686, decomposed_input_ports_0[0].bits, _T_685) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_687 @[Router_Hw.scala 81:84]
    node _T_688 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_690 = eq(UInt<3>("h06"), _T_688) @[Mux.scala 46:19]
    node _T_691 = mux(_T_690, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_692 = eq(UInt<3>("h05"), _T_688) @[Mux.scala 46:19]
    node _T_693 = mux(_T_692, decomposed_input_ports_0[5].valid, _T_691) @[Mux.scala 46:16]
    node _T_694 = eq(UInt<3>("h04"), _T_688) @[Mux.scala 46:19]
    node _T_695 = mux(_T_694, decomposed_input_ports_0[4].valid, _T_693) @[Mux.scala 46:16]
    node _T_696 = eq(UInt<2>("h03"), _T_688) @[Mux.scala 46:19]
    node _T_697 = mux(_T_696, decomposed_input_ports_0[3].valid, _T_695) @[Mux.scala 46:16]
    node _T_698 = eq(UInt<2>("h02"), _T_688) @[Mux.scala 46:19]
    node _T_699 = mux(_T_698, decomposed_input_ports_0[2].valid, _T_697) @[Mux.scala 46:16]
    node _T_700 = eq(UInt<1>("h01"), _T_688) @[Mux.scala 46:19]
    node _T_701 = mux(_T_700, decomposed_input_ports_0[1].valid, _T_699) @[Mux.scala 46:16]
    node _T_702 = eq(UInt<1>("h00"), _T_688) @[Mux.scala 46:19]
    node _T_703 = mux(_T_702, decomposed_input_ports_0[0].valid, _T_701) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_703 @[Router_Hw.scala 83:85]
    node _T_718 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_720 = eq(UInt<3>("h06"), _T_718) @[Mux.scala 46:19]
    node _T_721 = mux(_T_720, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_722 = eq(UInt<3>("h05"), _T_718) @[Mux.scala 46:19]
    node _T_723 = mux(_T_722, decomposed_input_ports_0[5].bits, _T_721) @[Mux.scala 46:16]
    node _T_724 = eq(UInt<3>("h04"), _T_718) @[Mux.scala 46:19]
    node _T_725 = mux(_T_724, decomposed_input_ports_0[4].bits, _T_723) @[Mux.scala 46:16]
    node _T_726 = eq(UInt<2>("h03"), _T_718) @[Mux.scala 46:19]
    node _T_727 = mux(_T_726, decomposed_input_ports_0[3].bits, _T_725) @[Mux.scala 46:16]
    node _T_728 = eq(UInt<2>("h02"), _T_718) @[Mux.scala 46:19]
    node _T_729 = mux(_T_728, decomposed_input_ports_0[2].bits, _T_727) @[Mux.scala 46:16]
    node _T_730 = eq(UInt<1>("h01"), _T_718) @[Mux.scala 46:19]
    node _T_731 = mux(_T_730, decomposed_input_ports_0[1].bits, _T_729) @[Mux.scala 46:16]
    node _T_732 = eq(UInt<1>("h00"), _T_718) @[Mux.scala 46:19]
    node _T_733 = mux(_T_732, decomposed_input_ports_0[0].bits, _T_731) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_733 @[Router_Hw.scala 81:84]
    node _T_734 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_736 = eq(UInt<3>("h06"), _T_734) @[Mux.scala 46:19]
    node _T_737 = mux(_T_736, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_738 = eq(UInt<3>("h05"), _T_734) @[Mux.scala 46:19]
    node _T_739 = mux(_T_738, decomposed_input_ports_0[5].valid, _T_737) @[Mux.scala 46:16]
    node _T_740 = eq(UInt<3>("h04"), _T_734) @[Mux.scala 46:19]
    node _T_741 = mux(_T_740, decomposed_input_ports_0[4].valid, _T_739) @[Mux.scala 46:16]
    node _T_742 = eq(UInt<2>("h03"), _T_734) @[Mux.scala 46:19]
    node _T_743 = mux(_T_742, decomposed_input_ports_0[3].valid, _T_741) @[Mux.scala 46:16]
    node _T_744 = eq(UInt<2>("h02"), _T_734) @[Mux.scala 46:19]
    node _T_745 = mux(_T_744, decomposed_input_ports_0[2].valid, _T_743) @[Mux.scala 46:16]
    node _T_746 = eq(UInt<1>("h01"), _T_734) @[Mux.scala 46:19]
    node _T_747 = mux(_T_746, decomposed_input_ports_0[1].valid, _T_745) @[Mux.scala 46:16]
    node _T_748 = eq(UInt<1>("h00"), _T_734) @[Mux.scala 46:19]
    node _T_749 = mux(_T_748, decomposed_input_ports_0[0].valid, _T_747) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_749 @[Router_Hw.scala 83:85]
    node _T_764 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_766 = eq(UInt<3>("h06"), _T_764) @[Mux.scala 46:19]
    node _T_767 = mux(_T_766, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_768 = eq(UInt<3>("h05"), _T_764) @[Mux.scala 46:19]
    node _T_769 = mux(_T_768, decomposed_input_ports_0[5].bits, _T_767) @[Mux.scala 46:16]
    node _T_770 = eq(UInt<3>("h04"), _T_764) @[Mux.scala 46:19]
    node _T_771 = mux(_T_770, decomposed_input_ports_0[4].bits, _T_769) @[Mux.scala 46:16]
    node _T_772 = eq(UInt<2>("h03"), _T_764) @[Mux.scala 46:19]
    node _T_773 = mux(_T_772, decomposed_input_ports_0[3].bits, _T_771) @[Mux.scala 46:16]
    node _T_774 = eq(UInt<2>("h02"), _T_764) @[Mux.scala 46:19]
    node _T_775 = mux(_T_774, decomposed_input_ports_0[2].bits, _T_773) @[Mux.scala 46:16]
    node _T_776 = eq(UInt<1>("h01"), _T_764) @[Mux.scala 46:19]
    node _T_777 = mux(_T_776, decomposed_input_ports_0[1].bits, _T_775) @[Mux.scala 46:16]
    node _T_778 = eq(UInt<1>("h00"), _T_764) @[Mux.scala 46:19]
    node _T_779 = mux(_T_778, decomposed_input_ports_0[0].bits, _T_777) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_779 @[Router_Hw.scala 81:84]
    node _T_780 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_782 = eq(UInt<3>("h06"), _T_780) @[Mux.scala 46:19]
    node _T_783 = mux(_T_782, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_784 = eq(UInt<3>("h05"), _T_780) @[Mux.scala 46:19]
    node _T_785 = mux(_T_784, decomposed_input_ports_0[5].valid, _T_783) @[Mux.scala 46:16]
    node _T_786 = eq(UInt<3>("h04"), _T_780) @[Mux.scala 46:19]
    node _T_787 = mux(_T_786, decomposed_input_ports_0[4].valid, _T_785) @[Mux.scala 46:16]
    node _T_788 = eq(UInt<2>("h03"), _T_780) @[Mux.scala 46:19]
    node _T_789 = mux(_T_788, decomposed_input_ports_0[3].valid, _T_787) @[Mux.scala 46:16]
    node _T_790 = eq(UInt<2>("h02"), _T_780) @[Mux.scala 46:19]
    node _T_791 = mux(_T_790, decomposed_input_ports_0[2].valid, _T_789) @[Mux.scala 46:16]
    node _T_792 = eq(UInt<1>("h01"), _T_780) @[Mux.scala 46:19]
    node _T_793 = mux(_T_792, decomposed_input_ports_0[1].valid, _T_791) @[Mux.scala 46:16]
    node _T_794 = eq(UInt<1>("h00"), _T_780) @[Mux.scala 46:19]
    node _T_795 = mux(_T_794, decomposed_input_ports_0[0].valid, _T_793) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_795 @[Router_Hw.scala 83:85]
    node _T_810 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_812 = eq(UInt<3>("h06"), _T_810) @[Mux.scala 46:19]
    node _T_813 = mux(_T_812, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_814 = eq(UInt<3>("h05"), _T_810) @[Mux.scala 46:19]
    node _T_815 = mux(_T_814, decomposed_input_ports_0[5].bits, _T_813) @[Mux.scala 46:16]
    node _T_816 = eq(UInt<3>("h04"), _T_810) @[Mux.scala 46:19]
    node _T_817 = mux(_T_816, decomposed_input_ports_0[4].bits, _T_815) @[Mux.scala 46:16]
    node _T_818 = eq(UInt<2>("h03"), _T_810) @[Mux.scala 46:19]
    node _T_819 = mux(_T_818, decomposed_input_ports_0[3].bits, _T_817) @[Mux.scala 46:16]
    node _T_820 = eq(UInt<2>("h02"), _T_810) @[Mux.scala 46:19]
    node _T_821 = mux(_T_820, decomposed_input_ports_0[2].bits, _T_819) @[Mux.scala 46:16]
    node _T_822 = eq(UInt<1>("h01"), _T_810) @[Mux.scala 46:19]
    node _T_823 = mux(_T_822, decomposed_input_ports_0[1].bits, _T_821) @[Mux.scala 46:16]
    node _T_824 = eq(UInt<1>("h00"), _T_810) @[Mux.scala 46:19]
    node _T_825 = mux(_T_824, decomposed_input_ports_0[0].bits, _T_823) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_825 @[Router_Hw.scala 81:84]
    node _T_826 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_828 = eq(UInt<3>("h06"), _T_826) @[Mux.scala 46:19]
    node _T_829 = mux(_T_828, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_830 = eq(UInt<3>("h05"), _T_826) @[Mux.scala 46:19]
    node _T_831 = mux(_T_830, decomposed_input_ports_0[5].valid, _T_829) @[Mux.scala 46:16]
    node _T_832 = eq(UInt<3>("h04"), _T_826) @[Mux.scala 46:19]
    node _T_833 = mux(_T_832, decomposed_input_ports_0[4].valid, _T_831) @[Mux.scala 46:16]
    node _T_834 = eq(UInt<2>("h03"), _T_826) @[Mux.scala 46:19]
    node _T_835 = mux(_T_834, decomposed_input_ports_0[3].valid, _T_833) @[Mux.scala 46:16]
    node _T_836 = eq(UInt<2>("h02"), _T_826) @[Mux.scala 46:19]
    node _T_837 = mux(_T_836, decomposed_input_ports_0[2].valid, _T_835) @[Mux.scala 46:16]
    node _T_838 = eq(UInt<1>("h01"), _T_826) @[Mux.scala 46:19]
    node _T_839 = mux(_T_838, decomposed_input_ports_0[1].valid, _T_837) @[Mux.scala 46:16]
    node _T_840 = eq(UInt<1>("h00"), _T_826) @[Mux.scala 46:19]
    node _T_841 = mux(_T_840, decomposed_input_ports_0[0].valid, _T_839) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_841 @[Router_Hw.scala 83:85]
    node _T_856 = bits(config_wire, 20, 18) @[Router_Hw.scala 82:28]
    node _T_858 = eq(UInt<3>("h06"), _T_856) @[Mux.scala 46:19]
    node _T_859 = mux(_T_858, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_860 = eq(UInt<3>("h05"), _T_856) @[Mux.scala 46:19]
    node _T_861 = mux(_T_860, decomposed_input_ports_0[5].bits, _T_859) @[Mux.scala 46:16]
    node _T_862 = eq(UInt<3>("h04"), _T_856) @[Mux.scala 46:19]
    node _T_863 = mux(_T_862, decomposed_input_ports_0[4].bits, _T_861) @[Mux.scala 46:16]
    node _T_864 = eq(UInt<2>("h03"), _T_856) @[Mux.scala 46:19]
    node _T_865 = mux(_T_864, decomposed_input_ports_0[3].bits, _T_863) @[Mux.scala 46:16]
    node _T_866 = eq(UInt<2>("h02"), _T_856) @[Mux.scala 46:19]
    node _T_867 = mux(_T_866, decomposed_input_ports_0[2].bits, _T_865) @[Mux.scala 46:16]
    node _T_868 = eq(UInt<1>("h01"), _T_856) @[Mux.scala 46:19]
    node _T_869 = mux(_T_868, decomposed_input_ports_0[1].bits, _T_867) @[Mux.scala 46:16]
    node _T_870 = eq(UInt<1>("h00"), _T_856) @[Mux.scala 46:19]
    node _T_871 = mux(_T_870, decomposed_input_ports_0[0].bits, _T_869) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].bits <= _T_871 @[Router_Hw.scala 81:84]
    node _T_872 = bits(config_wire, 20, 18) @[Router_Hw.scala 84:28]
    node _T_874 = eq(UInt<3>("h06"), _T_872) @[Mux.scala 46:19]
    node _T_875 = mux(_T_874, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_876 = eq(UInt<3>("h05"), _T_872) @[Mux.scala 46:19]
    node _T_877 = mux(_T_876, decomposed_input_ports_0[5].valid, _T_875) @[Mux.scala 46:16]
    node _T_878 = eq(UInt<3>("h04"), _T_872) @[Mux.scala 46:19]
    node _T_879 = mux(_T_878, decomposed_input_ports_0[4].valid, _T_877) @[Mux.scala 46:16]
    node _T_880 = eq(UInt<2>("h03"), _T_872) @[Mux.scala 46:19]
    node _T_881 = mux(_T_880, decomposed_input_ports_0[3].valid, _T_879) @[Mux.scala 46:16]
    node _T_882 = eq(UInt<2>("h02"), _T_872) @[Mux.scala 46:19]
    node _T_883 = mux(_T_882, decomposed_input_ports_0[2].valid, _T_881) @[Mux.scala 46:16]
    node _T_884 = eq(UInt<1>("h01"), _T_872) @[Mux.scala 46:19]
    node _T_885 = mux(_T_884, decomposed_input_ports_0[1].valid, _T_883) @[Mux.scala 46:16]
    node _T_886 = eq(UInt<1>("h00"), _T_872) @[Mux.scala 46:19]
    node _T_887 = mux(_T_886, decomposed_input_ports_0[0].valid, _T_885) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].valid <= _T_887 @[Router_Hw.scala 83:85]
    node _T_902 = bits(config_wire, 23, 21) @[Router_Hw.scala 82:28]
    node _T_904 = eq(UInt<3>("h06"), _T_902) @[Mux.scala 46:19]
    node _T_905 = mux(_T_904, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_906 = eq(UInt<3>("h05"), _T_902) @[Mux.scala 46:19]
    node _T_907 = mux(_T_906, decomposed_input_ports_0[5].bits, _T_905) @[Mux.scala 46:16]
    node _T_908 = eq(UInt<3>("h04"), _T_902) @[Mux.scala 46:19]
    node _T_909 = mux(_T_908, decomposed_input_ports_0[4].bits, _T_907) @[Mux.scala 46:16]
    node _T_910 = eq(UInt<2>("h03"), _T_902) @[Mux.scala 46:19]
    node _T_911 = mux(_T_910, decomposed_input_ports_0[3].bits, _T_909) @[Mux.scala 46:16]
    node _T_912 = eq(UInt<2>("h02"), _T_902) @[Mux.scala 46:19]
    node _T_913 = mux(_T_912, decomposed_input_ports_0[2].bits, _T_911) @[Mux.scala 46:16]
    node _T_914 = eq(UInt<1>("h01"), _T_902) @[Mux.scala 46:19]
    node _T_915 = mux(_T_914, decomposed_input_ports_0[1].bits, _T_913) @[Mux.scala 46:16]
    node _T_916 = eq(UInt<1>("h00"), _T_902) @[Mux.scala 46:19]
    node _T_917 = mux(_T_916, decomposed_input_ports_0[0].bits, _T_915) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].bits <= _T_917 @[Router_Hw.scala 81:84]
    node _T_918 = bits(config_wire, 23, 21) @[Router_Hw.scala 84:28]
    node _T_920 = eq(UInt<3>("h06"), _T_918) @[Mux.scala 46:19]
    node _T_921 = mux(_T_920, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_922 = eq(UInt<3>("h05"), _T_918) @[Mux.scala 46:19]
    node _T_923 = mux(_T_922, decomposed_input_ports_0[5].valid, _T_921) @[Mux.scala 46:16]
    node _T_924 = eq(UInt<3>("h04"), _T_918) @[Mux.scala 46:19]
    node _T_925 = mux(_T_924, decomposed_input_ports_0[4].valid, _T_923) @[Mux.scala 46:16]
    node _T_926 = eq(UInt<2>("h03"), _T_918) @[Mux.scala 46:19]
    node _T_927 = mux(_T_926, decomposed_input_ports_0[3].valid, _T_925) @[Mux.scala 46:16]
    node _T_928 = eq(UInt<2>("h02"), _T_918) @[Mux.scala 46:19]
    node _T_929 = mux(_T_928, decomposed_input_ports_0[2].valid, _T_927) @[Mux.scala 46:16]
    node _T_930 = eq(UInt<1>("h01"), _T_918) @[Mux.scala 46:19]
    node _T_931 = mux(_T_930, decomposed_input_ports_0[1].valid, _T_929) @[Mux.scala 46:16]
    node _T_932 = eq(UInt<1>("h00"), _T_918) @[Mux.scala 46:19]
    node _T_933 = mux(_T_932, decomposed_input_ports_0[0].valid, _T_931) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].valid <= _T_933 @[Router_Hw.scala 83:85]
    node _T_934 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_936 = eq(_T_934, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_938 = mux(_T_936, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_939 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_941 = eq(_T_939, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_943 = mux(_T_941, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_944 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_946 = eq(_T_944, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_948 = mux(_T_946, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_949 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_951 = eq(_T_949, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_953 = mux(_T_951, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_954 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_956 = eq(_T_954, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_958 = mux(_T_956, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_959 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_961 = eq(_T_959, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_963 = mux(_T_961, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_964 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_966 = eq(_T_964, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_968 = mux(_T_966, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_969 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_971 = eq(_T_969, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_973 = mux(_T_971, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_974 = and(_T_938, _T_943) @[Router_Hw.scala 93:99]
    node _T_975 = and(_T_974, _T_948) @[Router_Hw.scala 93:99]
    node _T_976 = and(_T_975, _T_953) @[Router_Hw.scala 93:99]
    node _T_977 = and(_T_976, _T_958) @[Router_Hw.scala 93:99]
    node _T_978 = and(_T_977, _T_963) @[Router_Hw.scala 93:99]
    node _T_979 = and(_T_978, _T_968) @[Router_Hw.scala 93:99]
    node _T_980 = and(_T_979, _T_973) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_980 @[Router_Hw.scala 93:73]
    node _T_981 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_983 = eq(_T_981, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_985 = mux(_T_983, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_986 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_988 = eq(_T_986, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_990 = mux(_T_988, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_991 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_993 = eq(_T_991, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_995 = mux(_T_993, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_996 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_998 = eq(_T_996, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1000 = mux(_T_998, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1001 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1003 = eq(_T_1001, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1005 = mux(_T_1003, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1006 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1008 = eq(_T_1006, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1010 = mux(_T_1008, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1011 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1013 = eq(_T_1011, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1015 = mux(_T_1013, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1016 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1018 = eq(_T_1016, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_1020 = mux(_T_1018, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1021 = and(_T_985, _T_990) @[Router_Hw.scala 93:99]
    node _T_1022 = and(_T_1021, _T_995) @[Router_Hw.scala 93:99]
    node _T_1023 = and(_T_1022, _T_1000) @[Router_Hw.scala 93:99]
    node _T_1024 = and(_T_1023, _T_1005) @[Router_Hw.scala 93:99]
    node _T_1025 = and(_T_1024, _T_1010) @[Router_Hw.scala 93:99]
    node _T_1026 = and(_T_1025, _T_1015) @[Router_Hw.scala 93:99]
    node _T_1027 = and(_T_1026, _T_1020) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_1027 @[Router_Hw.scala 93:73]
    node _T_1028 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1030 = eq(_T_1028, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1032 = mux(_T_1030, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1033 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1035 = eq(_T_1033, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1037 = mux(_T_1035, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1038 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1040 = eq(_T_1038, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1042 = mux(_T_1040, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1043 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1045 = eq(_T_1043, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1047 = mux(_T_1045, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1048 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1050 = eq(_T_1048, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1052 = mux(_T_1050, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1053 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1055 = eq(_T_1053, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1057 = mux(_T_1055, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1058 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1060 = eq(_T_1058, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1062 = mux(_T_1060, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1063 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1065 = eq(_T_1063, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_1067 = mux(_T_1065, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1068 = and(_T_1032, _T_1037) @[Router_Hw.scala 93:99]
    node _T_1069 = and(_T_1068, _T_1042) @[Router_Hw.scala 93:99]
    node _T_1070 = and(_T_1069, _T_1047) @[Router_Hw.scala 93:99]
    node _T_1071 = and(_T_1070, _T_1052) @[Router_Hw.scala 93:99]
    node _T_1072 = and(_T_1071, _T_1057) @[Router_Hw.scala 93:99]
    node _T_1073 = and(_T_1072, _T_1062) @[Router_Hw.scala 93:99]
    node _T_1074 = and(_T_1073, _T_1067) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_1074 @[Router_Hw.scala 93:73]
    node _T_1075 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1077 = eq(_T_1075, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1079 = mux(_T_1077, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1080 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1082 = eq(_T_1080, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1084 = mux(_T_1082, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1085 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1087 = eq(_T_1085, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1089 = mux(_T_1087, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1090 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1092 = eq(_T_1090, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1094 = mux(_T_1092, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1095 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1097 = eq(_T_1095, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1099 = mux(_T_1097, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1100 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1102 = eq(_T_1100, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1104 = mux(_T_1102, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1105 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1107 = eq(_T_1105, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1109 = mux(_T_1107, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1110 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1112 = eq(_T_1110, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1114 = mux(_T_1112, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1115 = and(_T_1079, _T_1084) @[Router_Hw.scala 93:99]
    node _T_1116 = and(_T_1115, _T_1089) @[Router_Hw.scala 93:99]
    node _T_1117 = and(_T_1116, _T_1094) @[Router_Hw.scala 93:99]
    node _T_1118 = and(_T_1117, _T_1099) @[Router_Hw.scala 93:99]
    node _T_1119 = and(_T_1118, _T_1104) @[Router_Hw.scala 93:99]
    node _T_1120 = and(_T_1119, _T_1109) @[Router_Hw.scala 93:99]
    node _T_1121 = and(_T_1120, _T_1114) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_1121 @[Router_Hw.scala 93:73]
    node _T_1122 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1124 = eq(_T_1122, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1126 = mux(_T_1124, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1127 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1129 = eq(_T_1127, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1131 = mux(_T_1129, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1132 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1134 = eq(_T_1132, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1136 = mux(_T_1134, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1137 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1139 = eq(_T_1137, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1141 = mux(_T_1139, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1142 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1144 = eq(_T_1142, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1146 = mux(_T_1144, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1147 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1149 = eq(_T_1147, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1151 = mux(_T_1149, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1152 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1154 = eq(_T_1152, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1156 = mux(_T_1154, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1157 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1159 = eq(_T_1157, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1161 = mux(_T_1159, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1162 = and(_T_1126, _T_1131) @[Router_Hw.scala 93:99]
    node _T_1163 = and(_T_1162, _T_1136) @[Router_Hw.scala 93:99]
    node _T_1164 = and(_T_1163, _T_1141) @[Router_Hw.scala 93:99]
    node _T_1165 = and(_T_1164, _T_1146) @[Router_Hw.scala 93:99]
    node _T_1166 = and(_T_1165, _T_1151) @[Router_Hw.scala 93:99]
    node _T_1167 = and(_T_1166, _T_1156) @[Router_Hw.scala 93:99]
    node _T_1168 = and(_T_1167, _T_1161) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_1168 @[Router_Hw.scala 93:73]
    node _T_1169 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1171 = eq(_T_1169, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1173 = mux(_T_1171, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1174 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1176 = eq(_T_1174, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1178 = mux(_T_1176, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1179 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1181 = eq(_T_1179, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1183 = mux(_T_1181, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1184 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1186 = eq(_T_1184, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1188 = mux(_T_1186, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1189 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1191 = eq(_T_1189, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1193 = mux(_T_1191, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1194 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1196 = eq(_T_1194, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1198 = mux(_T_1196, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1199 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1201 = eq(_T_1199, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1203 = mux(_T_1201, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1204 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1206 = eq(_T_1204, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1208 = mux(_T_1206, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1209 = and(_T_1173, _T_1178) @[Router_Hw.scala 93:99]
    node _T_1210 = and(_T_1209, _T_1183) @[Router_Hw.scala 93:99]
    node _T_1211 = and(_T_1210, _T_1188) @[Router_Hw.scala 93:99]
    node _T_1212 = and(_T_1211, _T_1193) @[Router_Hw.scala 93:99]
    node _T_1213 = and(_T_1212, _T_1198) @[Router_Hw.scala 93:99]
    node _T_1214 = and(_T_1213, _T_1203) @[Router_Hw.scala 93:99]
    node _T_1215 = and(_T_1214, _T_1208) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[5].ready <= _T_1215 @[Router_Hw.scala 93:73]
    node _T_1216 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1218 = eq(_T_1216, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1220 = mux(_T_1218, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1221 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1223 = eq(_T_1221, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1225 = mux(_T_1223, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1226 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1228 = eq(_T_1226, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1230 = mux(_T_1228, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1231 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1233 = eq(_T_1231, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1235 = mux(_T_1233, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1236 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1238 = eq(_T_1236, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1240 = mux(_T_1238, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1241 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1243 = eq(_T_1241, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1245 = mux(_T_1243, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1246 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1248 = eq(_T_1246, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1250 = mux(_T_1248, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1251 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1253 = eq(_T_1251, UInt<3>("h06")) @[Router_Hw.scala 90:53]
    node _T_1255 = mux(_T_1253, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1256 = and(_T_1220, _T_1225) @[Router_Hw.scala 93:99]
    node _T_1257 = and(_T_1256, _T_1230) @[Router_Hw.scala 93:99]
    node _T_1258 = and(_T_1257, _T_1235) @[Router_Hw.scala 93:99]
    node _T_1259 = and(_T_1258, _T_1240) @[Router_Hw.scala 93:99]
    node _T_1260 = and(_T_1259, _T_1245) @[Router_Hw.scala 93:99]
    node _T_1261 = and(_T_1260, _T_1250) @[Router_Hw.scala 93:99]
    node _T_1262 = and(_T_1261, _T_1255) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[6].ready <= _T_1262 @[Router_Hw.scala 93:73]
    wire _T_1267 : UInt<24>[1] @[Router_Hw.scala 117:45]
    _T_1267[0] <= UInt<24>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_1267)) @[Router_Hw.scala 117:37]
    node _T_1284 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_1284 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h013")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 23, 0) @[Router_Hw.scala 131:39]
    node _T_1286 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_1286 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    node _T_261 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_261 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_262 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_262 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_263 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_263 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_264 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_264 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 147:57]
    reg _T_324 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_324[0] @[Router_Hw.scala 165:54]
    reg _T_330 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_330 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_333 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_333 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_324[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_330 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_333 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_338 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_338[0] @[Router_Hw.scala 165:54]
    reg _T_344 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_344 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_347 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_347 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_338[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_344 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_347 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_352 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_352[0] @[Router_Hw.scala 165:54]
    reg _T_358 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_358 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_361 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_361 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_352[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_358 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_361 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_366 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_366[0] @[Router_Hw.scala 165:54]
    reg _T_372 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_372 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_375 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_375 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_366[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_372 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_375 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_380 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_380[0] @[Router_Hw.scala 165:54]
    reg _T_386 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_386 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_389 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_389 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_380[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_386 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_389 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_394 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_394[0] @[Router_Hw.scala 165:54]
    reg _T_400 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_400 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_403 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_403 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_394[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_400 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_403 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<12> @[Router_Hw.scala 74:25]
    node _T_414 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_416 = eq(UInt<2>("h03"), _T_414) @[Mux.scala 46:19]
    node _T_417 = mux(_T_416, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_418 = eq(UInt<2>("h02"), _T_414) @[Mux.scala 46:19]
    node _T_419 = mux(_T_418, decomposed_input_ports_0[2].bits, _T_417) @[Mux.scala 46:16]
    node _T_420 = eq(UInt<1>("h01"), _T_414) @[Mux.scala 46:19]
    node _T_421 = mux(_T_420, decomposed_input_ports_0[1].bits, _T_419) @[Mux.scala 46:16]
    node _T_422 = eq(UInt<1>("h00"), _T_414) @[Mux.scala 46:19]
    node _T_423 = mux(_T_422, decomposed_input_ports_0[0].bits, _T_421) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_423 @[Router_Hw.scala 81:84]
    node _T_424 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_426 = eq(UInt<2>("h03"), _T_424) @[Mux.scala 46:19]
    node _T_427 = mux(_T_426, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_428 = eq(UInt<2>("h02"), _T_424) @[Mux.scala 46:19]
    node _T_429 = mux(_T_428, decomposed_input_ports_0[2].valid, _T_427) @[Mux.scala 46:16]
    node _T_430 = eq(UInt<1>("h01"), _T_424) @[Mux.scala 46:19]
    node _T_431 = mux(_T_430, decomposed_input_ports_0[1].valid, _T_429) @[Mux.scala 46:16]
    node _T_432 = eq(UInt<1>("h00"), _T_424) @[Mux.scala 46:19]
    node _T_433 = mux(_T_432, decomposed_input_ports_0[0].valid, _T_431) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_433 @[Router_Hw.scala 83:85]
    node _T_442 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_444 = eq(UInt<2>("h03"), _T_442) @[Mux.scala 46:19]
    node _T_445 = mux(_T_444, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_446 = eq(UInt<2>("h02"), _T_442) @[Mux.scala 46:19]
    node _T_447 = mux(_T_446, decomposed_input_ports_0[2].bits, _T_445) @[Mux.scala 46:16]
    node _T_448 = eq(UInt<1>("h01"), _T_442) @[Mux.scala 46:19]
    node _T_449 = mux(_T_448, decomposed_input_ports_0[1].bits, _T_447) @[Mux.scala 46:16]
    node _T_450 = eq(UInt<1>("h00"), _T_442) @[Mux.scala 46:19]
    node _T_451 = mux(_T_450, decomposed_input_ports_0[0].bits, _T_449) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_451 @[Router_Hw.scala 81:84]
    node _T_452 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_454 = eq(UInt<2>("h03"), _T_452) @[Mux.scala 46:19]
    node _T_455 = mux(_T_454, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_456 = eq(UInt<2>("h02"), _T_452) @[Mux.scala 46:19]
    node _T_457 = mux(_T_456, decomposed_input_ports_0[2].valid, _T_455) @[Mux.scala 46:16]
    node _T_458 = eq(UInt<1>("h01"), _T_452) @[Mux.scala 46:19]
    node _T_459 = mux(_T_458, decomposed_input_ports_0[1].valid, _T_457) @[Mux.scala 46:16]
    node _T_460 = eq(UInt<1>("h00"), _T_452) @[Mux.scala 46:19]
    node _T_461 = mux(_T_460, decomposed_input_ports_0[0].valid, _T_459) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_461 @[Router_Hw.scala 83:85]
    node _T_470 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_472 = eq(UInt<2>("h03"), _T_470) @[Mux.scala 46:19]
    node _T_473 = mux(_T_472, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_474 = eq(UInt<2>("h02"), _T_470) @[Mux.scala 46:19]
    node _T_475 = mux(_T_474, decomposed_input_ports_0[2].bits, _T_473) @[Mux.scala 46:16]
    node _T_476 = eq(UInt<1>("h01"), _T_470) @[Mux.scala 46:19]
    node _T_477 = mux(_T_476, decomposed_input_ports_0[1].bits, _T_475) @[Mux.scala 46:16]
    node _T_478 = eq(UInt<1>("h00"), _T_470) @[Mux.scala 46:19]
    node _T_479 = mux(_T_478, decomposed_input_ports_0[0].bits, _T_477) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_479 @[Router_Hw.scala 81:84]
    node _T_480 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_482 = eq(UInt<2>("h03"), _T_480) @[Mux.scala 46:19]
    node _T_483 = mux(_T_482, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_484 = eq(UInt<2>("h02"), _T_480) @[Mux.scala 46:19]
    node _T_485 = mux(_T_484, decomposed_input_ports_0[2].valid, _T_483) @[Mux.scala 46:16]
    node _T_486 = eq(UInt<1>("h01"), _T_480) @[Mux.scala 46:19]
    node _T_487 = mux(_T_486, decomposed_input_ports_0[1].valid, _T_485) @[Mux.scala 46:16]
    node _T_488 = eq(UInt<1>("h00"), _T_480) @[Mux.scala 46:19]
    node _T_489 = mux(_T_488, decomposed_input_ports_0[0].valid, _T_487) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_489 @[Router_Hw.scala 83:85]
    node _T_498 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_500 = eq(UInt<2>("h03"), _T_498) @[Mux.scala 46:19]
    node _T_501 = mux(_T_500, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_502 = eq(UInt<2>("h02"), _T_498) @[Mux.scala 46:19]
    node _T_503 = mux(_T_502, decomposed_input_ports_0[2].bits, _T_501) @[Mux.scala 46:16]
    node _T_504 = eq(UInt<1>("h01"), _T_498) @[Mux.scala 46:19]
    node _T_505 = mux(_T_504, decomposed_input_ports_0[1].bits, _T_503) @[Mux.scala 46:16]
    node _T_506 = eq(UInt<1>("h00"), _T_498) @[Mux.scala 46:19]
    node _T_507 = mux(_T_506, decomposed_input_ports_0[0].bits, _T_505) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_507 @[Router_Hw.scala 81:84]
    node _T_508 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_510 = eq(UInt<2>("h03"), _T_508) @[Mux.scala 46:19]
    node _T_511 = mux(_T_510, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_512 = eq(UInt<2>("h02"), _T_508) @[Mux.scala 46:19]
    node _T_513 = mux(_T_512, decomposed_input_ports_0[2].valid, _T_511) @[Mux.scala 46:16]
    node _T_514 = eq(UInt<1>("h01"), _T_508) @[Mux.scala 46:19]
    node _T_515 = mux(_T_514, decomposed_input_ports_0[1].valid, _T_513) @[Mux.scala 46:16]
    node _T_516 = eq(UInt<1>("h00"), _T_508) @[Mux.scala 46:19]
    node _T_517 = mux(_T_516, decomposed_input_ports_0[0].valid, _T_515) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_517 @[Router_Hw.scala 83:85]
    node _T_526 = bits(config_wire, 9, 8) @[Router_Hw.scala 82:28]
    node _T_528 = eq(UInt<2>("h03"), _T_526) @[Mux.scala 46:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_530 = eq(UInt<2>("h02"), _T_526) @[Mux.scala 46:19]
    node _T_531 = mux(_T_530, decomposed_input_ports_0[2].bits, _T_529) @[Mux.scala 46:16]
    node _T_532 = eq(UInt<1>("h01"), _T_526) @[Mux.scala 46:19]
    node _T_533 = mux(_T_532, decomposed_input_ports_0[1].bits, _T_531) @[Mux.scala 46:16]
    node _T_534 = eq(UInt<1>("h00"), _T_526) @[Mux.scala 46:19]
    node _T_535 = mux(_T_534, decomposed_input_ports_0[0].bits, _T_533) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_535 @[Router_Hw.scala 81:84]
    node _T_536 = bits(config_wire, 9, 8) @[Router_Hw.scala 84:28]
    node _T_538 = eq(UInt<2>("h03"), _T_536) @[Mux.scala 46:19]
    node _T_539 = mux(_T_538, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_540 = eq(UInt<2>("h02"), _T_536) @[Mux.scala 46:19]
    node _T_541 = mux(_T_540, decomposed_input_ports_0[2].valid, _T_539) @[Mux.scala 46:16]
    node _T_542 = eq(UInt<1>("h01"), _T_536) @[Mux.scala 46:19]
    node _T_543 = mux(_T_542, decomposed_input_ports_0[1].valid, _T_541) @[Mux.scala 46:16]
    node _T_544 = eq(UInt<1>("h00"), _T_536) @[Mux.scala 46:19]
    node _T_545 = mux(_T_544, decomposed_input_ports_0[0].valid, _T_543) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_545 @[Router_Hw.scala 83:85]
    node _T_554 = bits(config_wire, 11, 10) @[Router_Hw.scala 82:28]
    node _T_556 = eq(UInt<2>("h03"), _T_554) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_558 = eq(UInt<2>("h02"), _T_554) @[Mux.scala 46:19]
    node _T_559 = mux(_T_558, decomposed_input_ports_0[2].bits, _T_557) @[Mux.scala 46:16]
    node _T_560 = eq(UInt<1>("h01"), _T_554) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[1].bits, _T_559) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<1>("h00"), _T_554) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[0].bits, _T_561) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_563 @[Router_Hw.scala 81:84]
    node _T_564 = bits(config_wire, 11, 10) @[Router_Hw.scala 84:28]
    node _T_566 = eq(UInt<2>("h03"), _T_564) @[Mux.scala 46:19]
    node _T_567 = mux(_T_566, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_568 = eq(UInt<2>("h02"), _T_564) @[Mux.scala 46:19]
    node _T_569 = mux(_T_568, decomposed_input_ports_0[2].valid, _T_567) @[Mux.scala 46:16]
    node _T_570 = eq(UInt<1>("h01"), _T_564) @[Mux.scala 46:19]
    node _T_571 = mux(_T_570, decomposed_input_ports_0[1].valid, _T_569) @[Mux.scala 46:16]
    node _T_572 = eq(UInt<1>("h00"), _T_564) @[Mux.scala 46:19]
    node _T_573 = mux(_T_572, decomposed_input_ports_0[0].valid, _T_571) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_573 @[Router_Hw.scala 83:85]
    node _T_574 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_576 = eq(_T_574, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_578 = mux(_T_576, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_579 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_581 = eq(_T_579, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_583 = mux(_T_581, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_584 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_586 = eq(_T_584, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_588 = mux(_T_586, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_589 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_591 = eq(_T_589, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_593 = mux(_T_591, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_594 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_596 = eq(_T_594, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_598 = mux(_T_596, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_599 = bits(config_wire, 11, 10) @[Router_Hw.scala 90:22]
    node _T_601 = eq(_T_599, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_603 = mux(_T_601, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_604 = and(_T_578, _T_583) @[Router_Hw.scala 93:99]
    node _T_605 = and(_T_604, _T_588) @[Router_Hw.scala 93:99]
    node _T_606 = and(_T_605, _T_593) @[Router_Hw.scala 93:99]
    node _T_607 = and(_T_606, _T_598) @[Router_Hw.scala 93:99]
    node _T_608 = and(_T_607, _T_603) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_608 @[Router_Hw.scala 93:73]
    node _T_609 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_611 = eq(_T_609, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_613 = mux(_T_611, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_614 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_616 = eq(_T_614, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_618 = mux(_T_616, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_619 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_621 = eq(_T_619, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_623 = mux(_T_621, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_624 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_626 = eq(_T_624, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_628 = mux(_T_626, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_629 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_631 = eq(_T_629, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_633 = mux(_T_631, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_634 = bits(config_wire, 11, 10) @[Router_Hw.scala 90:22]
    node _T_636 = eq(_T_634, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_638 = mux(_T_636, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_639 = and(_T_613, _T_618) @[Router_Hw.scala 93:99]
    node _T_640 = and(_T_639, _T_623) @[Router_Hw.scala 93:99]
    node _T_641 = and(_T_640, _T_628) @[Router_Hw.scala 93:99]
    node _T_642 = and(_T_641, _T_633) @[Router_Hw.scala 93:99]
    node _T_643 = and(_T_642, _T_638) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_643 @[Router_Hw.scala 93:73]
    node _T_644 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_646 = eq(_T_644, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_648 = mux(_T_646, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_649 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_651 = eq(_T_649, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_653 = mux(_T_651, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_654 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_656 = eq(_T_654, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_658 = mux(_T_656, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_659 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_661 = eq(_T_659, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_663 = mux(_T_661, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_664 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_666 = eq(_T_664, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_668 = mux(_T_666, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_669 = bits(config_wire, 11, 10) @[Router_Hw.scala 90:22]
    node _T_671 = eq(_T_669, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_673 = mux(_T_671, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_674 = and(_T_648, _T_653) @[Router_Hw.scala 93:99]
    node _T_675 = and(_T_674, _T_658) @[Router_Hw.scala 93:99]
    node _T_676 = and(_T_675, _T_663) @[Router_Hw.scala 93:99]
    node _T_677 = and(_T_676, _T_668) @[Router_Hw.scala 93:99]
    node _T_678 = and(_T_677, _T_673) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_678 @[Router_Hw.scala 93:73]
    node _T_679 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_681 = eq(_T_679, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_683 = mux(_T_681, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_684 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_686 = eq(_T_684, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_688 = mux(_T_686, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_689 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_691 = eq(_T_689, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_693 = mux(_T_691, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_694 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_696 = eq(_T_694, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_698 = mux(_T_696, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_699 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_701 = eq(_T_699, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_703 = mux(_T_701, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_704 = bits(config_wire, 11, 10) @[Router_Hw.scala 90:22]
    node _T_706 = eq(_T_704, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_708 = mux(_T_706, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_709 = and(_T_683, _T_688) @[Router_Hw.scala 93:99]
    node _T_710 = and(_T_709, _T_693) @[Router_Hw.scala 93:99]
    node _T_711 = and(_T_710, _T_698) @[Router_Hw.scala 93:99]
    node _T_712 = and(_T_711, _T_703) @[Router_Hw.scala 93:99]
    node _T_713 = and(_T_712, _T_708) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_713 @[Router_Hw.scala 93:73]
    wire _T_718 : UInt<12>[1] @[Router_Hw.scala 117:45]
    _T_718[0] <= UInt<12>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<12>[1], clock with : (reset => (reset, _T_718)) @[Router_Hw.scala 117:37]
    node _T_735 = bits(config_register_file[0], 11, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_735 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h016")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 11, 0) @[Router_Hw.scala 131:39]
    node _T_737 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_737 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    node _T_294 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_294 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_295 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_295 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_296 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_296 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_297 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_297 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_298 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_298 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 147:57]
    reg _T_358 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_358[0] @[Router_Hw.scala 165:54]
    reg _T_364 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_364 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_367 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_367 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_358[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_364 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_367 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_372 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_372[0] @[Router_Hw.scala 165:54]
    reg _T_378 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_378 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_381 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_381 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_372[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_378 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_381 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_386 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_386[0] @[Router_Hw.scala 165:54]
    reg _T_392 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_392 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_395 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_395 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_386[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_392 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_395 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_400 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_400[0] @[Router_Hw.scala 165:54]
    reg _T_406 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_406 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_409 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_409 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_400[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_406 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_409 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_414 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_414[0] @[Router_Hw.scala 165:54]
    reg _T_420 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_420 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_423 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_423 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_414[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_420 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_423 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_428 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_428[0] @[Router_Hw.scala 165:54]
    reg _T_434 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_434 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_437 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_437 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_428[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_434 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_437 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<18> @[Router_Hw.scala 74:25]
    node _T_450 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_452 = eq(UInt<3>("h04"), _T_450) @[Mux.scala 46:19]
    node _T_453 = mux(_T_452, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_454 = eq(UInt<2>("h03"), _T_450) @[Mux.scala 46:19]
    node _T_455 = mux(_T_454, decomposed_input_ports_0[3].bits, _T_453) @[Mux.scala 46:16]
    node _T_456 = eq(UInt<2>("h02"), _T_450) @[Mux.scala 46:19]
    node _T_457 = mux(_T_456, decomposed_input_ports_0[2].bits, _T_455) @[Mux.scala 46:16]
    node _T_458 = eq(UInt<1>("h01"), _T_450) @[Mux.scala 46:19]
    node _T_459 = mux(_T_458, decomposed_input_ports_0[1].bits, _T_457) @[Mux.scala 46:16]
    node _T_460 = eq(UInt<1>("h00"), _T_450) @[Mux.scala 46:19]
    node _T_461 = mux(_T_460, decomposed_input_ports_0[0].bits, _T_459) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_461 @[Router_Hw.scala 81:84]
    node _T_462 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_464 = eq(UInt<3>("h04"), _T_462) @[Mux.scala 46:19]
    node _T_465 = mux(_T_464, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_466 = eq(UInt<2>("h03"), _T_462) @[Mux.scala 46:19]
    node _T_467 = mux(_T_466, decomposed_input_ports_0[3].valid, _T_465) @[Mux.scala 46:16]
    node _T_468 = eq(UInt<2>("h02"), _T_462) @[Mux.scala 46:19]
    node _T_469 = mux(_T_468, decomposed_input_ports_0[2].valid, _T_467) @[Mux.scala 46:16]
    node _T_470 = eq(UInt<1>("h01"), _T_462) @[Mux.scala 46:19]
    node _T_471 = mux(_T_470, decomposed_input_ports_0[1].valid, _T_469) @[Mux.scala 46:16]
    node _T_472 = eq(UInt<1>("h00"), _T_462) @[Mux.scala 46:19]
    node _T_473 = mux(_T_472, decomposed_input_ports_0[0].valid, _T_471) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_473 @[Router_Hw.scala 83:85]
    node _T_484 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_486 = eq(UInt<3>("h04"), _T_484) @[Mux.scala 46:19]
    node _T_487 = mux(_T_486, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_488 = eq(UInt<2>("h03"), _T_484) @[Mux.scala 46:19]
    node _T_489 = mux(_T_488, decomposed_input_ports_0[3].bits, _T_487) @[Mux.scala 46:16]
    node _T_490 = eq(UInt<2>("h02"), _T_484) @[Mux.scala 46:19]
    node _T_491 = mux(_T_490, decomposed_input_ports_0[2].bits, _T_489) @[Mux.scala 46:16]
    node _T_492 = eq(UInt<1>("h01"), _T_484) @[Mux.scala 46:19]
    node _T_493 = mux(_T_492, decomposed_input_ports_0[1].bits, _T_491) @[Mux.scala 46:16]
    node _T_494 = eq(UInt<1>("h00"), _T_484) @[Mux.scala 46:19]
    node _T_495 = mux(_T_494, decomposed_input_ports_0[0].bits, _T_493) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_495 @[Router_Hw.scala 81:84]
    node _T_496 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_498 = eq(UInt<3>("h04"), _T_496) @[Mux.scala 46:19]
    node _T_499 = mux(_T_498, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_500 = eq(UInt<2>("h03"), _T_496) @[Mux.scala 46:19]
    node _T_501 = mux(_T_500, decomposed_input_ports_0[3].valid, _T_499) @[Mux.scala 46:16]
    node _T_502 = eq(UInt<2>("h02"), _T_496) @[Mux.scala 46:19]
    node _T_503 = mux(_T_502, decomposed_input_ports_0[2].valid, _T_501) @[Mux.scala 46:16]
    node _T_504 = eq(UInt<1>("h01"), _T_496) @[Mux.scala 46:19]
    node _T_505 = mux(_T_504, decomposed_input_ports_0[1].valid, _T_503) @[Mux.scala 46:16]
    node _T_506 = eq(UInt<1>("h00"), _T_496) @[Mux.scala 46:19]
    node _T_507 = mux(_T_506, decomposed_input_ports_0[0].valid, _T_505) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_507 @[Router_Hw.scala 83:85]
    node _T_518 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_520 = eq(UInt<3>("h04"), _T_518) @[Mux.scala 46:19]
    node _T_521 = mux(_T_520, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_522 = eq(UInt<2>("h03"), _T_518) @[Mux.scala 46:19]
    node _T_523 = mux(_T_522, decomposed_input_ports_0[3].bits, _T_521) @[Mux.scala 46:16]
    node _T_524 = eq(UInt<2>("h02"), _T_518) @[Mux.scala 46:19]
    node _T_525 = mux(_T_524, decomposed_input_ports_0[2].bits, _T_523) @[Mux.scala 46:16]
    node _T_526 = eq(UInt<1>("h01"), _T_518) @[Mux.scala 46:19]
    node _T_527 = mux(_T_526, decomposed_input_ports_0[1].bits, _T_525) @[Mux.scala 46:16]
    node _T_528 = eq(UInt<1>("h00"), _T_518) @[Mux.scala 46:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[0].bits, _T_527) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_529 @[Router_Hw.scala 81:84]
    node _T_530 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_532 = eq(UInt<3>("h04"), _T_530) @[Mux.scala 46:19]
    node _T_533 = mux(_T_532, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_534 = eq(UInt<2>("h03"), _T_530) @[Mux.scala 46:19]
    node _T_535 = mux(_T_534, decomposed_input_ports_0[3].valid, _T_533) @[Mux.scala 46:16]
    node _T_536 = eq(UInt<2>("h02"), _T_530) @[Mux.scala 46:19]
    node _T_537 = mux(_T_536, decomposed_input_ports_0[2].valid, _T_535) @[Mux.scala 46:16]
    node _T_538 = eq(UInt<1>("h01"), _T_530) @[Mux.scala 46:19]
    node _T_539 = mux(_T_538, decomposed_input_ports_0[1].valid, _T_537) @[Mux.scala 46:16]
    node _T_540 = eq(UInt<1>("h00"), _T_530) @[Mux.scala 46:19]
    node _T_541 = mux(_T_540, decomposed_input_ports_0[0].valid, _T_539) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_541 @[Router_Hw.scala 83:85]
    node _T_552 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_554 = eq(UInt<3>("h04"), _T_552) @[Mux.scala 46:19]
    node _T_555 = mux(_T_554, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_556 = eq(UInt<2>("h03"), _T_552) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[3].bits, _T_555) @[Mux.scala 46:16]
    node _T_558 = eq(UInt<2>("h02"), _T_552) @[Mux.scala 46:19]
    node _T_559 = mux(_T_558, decomposed_input_ports_0[2].bits, _T_557) @[Mux.scala 46:16]
    node _T_560 = eq(UInt<1>("h01"), _T_552) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[1].bits, _T_559) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<1>("h00"), _T_552) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[0].bits, _T_561) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_563 @[Router_Hw.scala 81:84]
    node _T_564 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_566 = eq(UInt<3>("h04"), _T_564) @[Mux.scala 46:19]
    node _T_567 = mux(_T_566, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_568 = eq(UInt<2>("h03"), _T_564) @[Mux.scala 46:19]
    node _T_569 = mux(_T_568, decomposed_input_ports_0[3].valid, _T_567) @[Mux.scala 46:16]
    node _T_570 = eq(UInt<2>("h02"), _T_564) @[Mux.scala 46:19]
    node _T_571 = mux(_T_570, decomposed_input_ports_0[2].valid, _T_569) @[Mux.scala 46:16]
    node _T_572 = eq(UInt<1>("h01"), _T_564) @[Mux.scala 46:19]
    node _T_573 = mux(_T_572, decomposed_input_ports_0[1].valid, _T_571) @[Mux.scala 46:16]
    node _T_574 = eq(UInt<1>("h00"), _T_564) @[Mux.scala 46:19]
    node _T_575 = mux(_T_574, decomposed_input_ports_0[0].valid, _T_573) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_575 @[Router_Hw.scala 83:85]
    node _T_586 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_588 = eq(UInt<3>("h04"), _T_586) @[Mux.scala 46:19]
    node _T_589 = mux(_T_588, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_590 = eq(UInt<2>("h03"), _T_586) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[3].bits, _T_589) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<2>("h02"), _T_586) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[2].bits, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<1>("h01"), _T_586) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[1].bits, _T_593) @[Mux.scala 46:16]
    node _T_596 = eq(UInt<1>("h00"), _T_586) @[Mux.scala 46:19]
    node _T_597 = mux(_T_596, decomposed_input_ports_0[0].bits, _T_595) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_597 @[Router_Hw.scala 81:84]
    node _T_598 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_600 = eq(UInt<3>("h04"), _T_598) @[Mux.scala 46:19]
    node _T_601 = mux(_T_600, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_602 = eq(UInt<2>("h03"), _T_598) @[Mux.scala 46:19]
    node _T_603 = mux(_T_602, decomposed_input_ports_0[3].valid, _T_601) @[Mux.scala 46:16]
    node _T_604 = eq(UInt<2>("h02"), _T_598) @[Mux.scala 46:19]
    node _T_605 = mux(_T_604, decomposed_input_ports_0[2].valid, _T_603) @[Mux.scala 46:16]
    node _T_606 = eq(UInt<1>("h01"), _T_598) @[Mux.scala 46:19]
    node _T_607 = mux(_T_606, decomposed_input_ports_0[1].valid, _T_605) @[Mux.scala 46:16]
    node _T_608 = eq(UInt<1>("h00"), _T_598) @[Mux.scala 46:19]
    node _T_609 = mux(_T_608, decomposed_input_ports_0[0].valid, _T_607) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_609 @[Router_Hw.scala 83:85]
    node _T_620 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_622 = eq(UInt<3>("h04"), _T_620) @[Mux.scala 46:19]
    node _T_623 = mux(_T_622, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_624 = eq(UInt<2>("h03"), _T_620) @[Mux.scala 46:19]
    node _T_625 = mux(_T_624, decomposed_input_ports_0[3].bits, _T_623) @[Mux.scala 46:16]
    node _T_626 = eq(UInt<2>("h02"), _T_620) @[Mux.scala 46:19]
    node _T_627 = mux(_T_626, decomposed_input_ports_0[2].bits, _T_625) @[Mux.scala 46:16]
    node _T_628 = eq(UInt<1>("h01"), _T_620) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[1].bits, _T_627) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<1>("h00"), _T_620) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[0].bits, _T_629) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_631 @[Router_Hw.scala 81:84]
    node _T_632 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_634 = eq(UInt<3>("h04"), _T_632) @[Mux.scala 46:19]
    node _T_635 = mux(_T_634, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_636 = eq(UInt<2>("h03"), _T_632) @[Mux.scala 46:19]
    node _T_637 = mux(_T_636, decomposed_input_ports_0[3].valid, _T_635) @[Mux.scala 46:16]
    node _T_638 = eq(UInt<2>("h02"), _T_632) @[Mux.scala 46:19]
    node _T_639 = mux(_T_638, decomposed_input_ports_0[2].valid, _T_637) @[Mux.scala 46:16]
    node _T_640 = eq(UInt<1>("h01"), _T_632) @[Mux.scala 46:19]
    node _T_641 = mux(_T_640, decomposed_input_ports_0[1].valid, _T_639) @[Mux.scala 46:16]
    node _T_642 = eq(UInt<1>("h00"), _T_632) @[Mux.scala 46:19]
    node _T_643 = mux(_T_642, decomposed_input_ports_0[0].valid, _T_641) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_643 @[Router_Hw.scala 83:85]
    node _T_644 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_646 = eq(_T_644, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_648 = mux(_T_646, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_649 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_651 = eq(_T_649, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_653 = mux(_T_651, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_654 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_656 = eq(_T_654, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_658 = mux(_T_656, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_659 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_661 = eq(_T_659, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_663 = mux(_T_661, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_664 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_666 = eq(_T_664, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_668 = mux(_T_666, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_669 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_671 = eq(_T_669, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_673 = mux(_T_671, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_674 = and(_T_648, _T_653) @[Router_Hw.scala 93:99]
    node _T_675 = and(_T_674, _T_658) @[Router_Hw.scala 93:99]
    node _T_676 = and(_T_675, _T_663) @[Router_Hw.scala 93:99]
    node _T_677 = and(_T_676, _T_668) @[Router_Hw.scala 93:99]
    node _T_678 = and(_T_677, _T_673) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_678 @[Router_Hw.scala 93:73]
    node _T_679 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_681 = eq(_T_679, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_683 = mux(_T_681, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_684 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_686 = eq(_T_684, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_688 = mux(_T_686, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_689 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_691 = eq(_T_689, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_693 = mux(_T_691, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_694 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_696 = eq(_T_694, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_698 = mux(_T_696, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_699 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_701 = eq(_T_699, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_703 = mux(_T_701, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_704 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_706 = eq(_T_704, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_708 = mux(_T_706, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_709 = and(_T_683, _T_688) @[Router_Hw.scala 93:99]
    node _T_710 = and(_T_709, _T_693) @[Router_Hw.scala 93:99]
    node _T_711 = and(_T_710, _T_698) @[Router_Hw.scala 93:99]
    node _T_712 = and(_T_711, _T_703) @[Router_Hw.scala 93:99]
    node _T_713 = and(_T_712, _T_708) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_713 @[Router_Hw.scala 93:73]
    node _T_714 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_716 = eq(_T_714, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_718 = mux(_T_716, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_719 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_721 = eq(_T_719, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_723 = mux(_T_721, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_724 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_726 = eq(_T_724, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_728 = mux(_T_726, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_729 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_731 = eq(_T_729, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_733 = mux(_T_731, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_734 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_736 = eq(_T_734, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_738 = mux(_T_736, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_739 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_741 = eq(_T_739, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_743 = mux(_T_741, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_744 = and(_T_718, _T_723) @[Router_Hw.scala 93:99]
    node _T_745 = and(_T_744, _T_728) @[Router_Hw.scala 93:99]
    node _T_746 = and(_T_745, _T_733) @[Router_Hw.scala 93:99]
    node _T_747 = and(_T_746, _T_738) @[Router_Hw.scala 93:99]
    node _T_748 = and(_T_747, _T_743) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_748 @[Router_Hw.scala 93:73]
    node _T_749 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_751 = eq(_T_749, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_753 = mux(_T_751, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_754 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_756 = eq(_T_754, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_758 = mux(_T_756, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_759 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_761 = eq(_T_759, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_763 = mux(_T_761, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_764 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_766 = eq(_T_764, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_768 = mux(_T_766, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_769 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_771 = eq(_T_769, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_773 = mux(_T_771, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_774 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_776 = eq(_T_774, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_778 = mux(_T_776, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_779 = and(_T_753, _T_758) @[Router_Hw.scala 93:99]
    node _T_780 = and(_T_779, _T_763) @[Router_Hw.scala 93:99]
    node _T_781 = and(_T_780, _T_768) @[Router_Hw.scala 93:99]
    node _T_782 = and(_T_781, _T_773) @[Router_Hw.scala 93:99]
    node _T_783 = and(_T_782, _T_778) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_783 @[Router_Hw.scala 93:73]
    node _T_784 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_786 = eq(_T_784, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_788 = mux(_T_786, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_789 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_791 = eq(_T_789, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_793 = mux(_T_791, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_794 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_796 = eq(_T_794, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_798 = mux(_T_796, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_799 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_801 = eq(_T_799, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_803 = mux(_T_801, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_804 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_806 = eq(_T_804, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_808 = mux(_T_806, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_809 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_811 = eq(_T_809, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_813 = mux(_T_811, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_814 = and(_T_788, _T_793) @[Router_Hw.scala 93:99]
    node _T_815 = and(_T_814, _T_798) @[Router_Hw.scala 93:99]
    node _T_816 = and(_T_815, _T_803) @[Router_Hw.scala 93:99]
    node _T_817 = and(_T_816, _T_808) @[Router_Hw.scala 93:99]
    node _T_818 = and(_T_817, _T_813) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_818 @[Router_Hw.scala 93:73]
    wire _T_823 : UInt<18>[1] @[Router_Hw.scala 117:45]
    _T_823[0] <= UInt<18>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_823)) @[Router_Hw.scala 117:37]
    node _T_840 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_840 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h010")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 17, 0) @[Router_Hw.scala 131:39]
    node _T_842 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_842 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    node _T_253 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_253 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_254 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_254 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_255 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_255 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_256 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_256 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    reg _T_309 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_309[0] @[Router_Hw.scala 165:54]
    reg _T_315 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_315 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_318 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_318 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_309[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_315 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_318 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_323 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_323[0] @[Router_Hw.scala 165:54]
    reg _T_329 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_329 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_332 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_332 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_323[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_329 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_332 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_337 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_337[0] @[Router_Hw.scala 165:54]
    reg _T_343 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_343 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_346 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_346 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_337[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_343 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_346 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_351 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_351[0] @[Router_Hw.scala 165:54]
    reg _T_357 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_357 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_360 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_360 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_351[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_357 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_360 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_365 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_365[0] @[Router_Hw.scala 165:54]
    reg _T_371 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_371 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_374 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_374 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_365[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_371 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_374 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<10> @[Router_Hw.scala 74:25]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_387 = eq(UInt<2>("h03"), _T_385) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<2>("h02"), _T_385) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[2].bits, _T_388) @[Mux.scala 46:16]
    node _T_391 = eq(UInt<1>("h01"), _T_385) @[Mux.scala 46:19]
    node _T_392 = mux(_T_391, decomposed_input_ports_0[1].bits, _T_390) @[Mux.scala 46:16]
    node _T_393 = eq(UInt<1>("h00"), _T_385) @[Mux.scala 46:19]
    node _T_394 = mux(_T_393, decomposed_input_ports_0[0].bits, _T_392) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_394 @[Router_Hw.scala 81:84]
    node _T_395 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_397 = eq(UInt<2>("h03"), _T_395) @[Mux.scala 46:19]
    node _T_398 = mux(_T_397, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_399 = eq(UInt<2>("h02"), _T_395) @[Mux.scala 46:19]
    node _T_400 = mux(_T_399, decomposed_input_ports_0[2].valid, _T_398) @[Mux.scala 46:16]
    node _T_401 = eq(UInt<1>("h01"), _T_395) @[Mux.scala 46:19]
    node _T_402 = mux(_T_401, decomposed_input_ports_0[1].valid, _T_400) @[Mux.scala 46:16]
    node _T_403 = eq(UInt<1>("h00"), _T_395) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_0[0].valid, _T_402) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_404 @[Router_Hw.scala 83:85]
    node _T_413 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_415 = eq(UInt<2>("h03"), _T_413) @[Mux.scala 46:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_417 = eq(UInt<2>("h02"), _T_413) @[Mux.scala 46:19]
    node _T_418 = mux(_T_417, decomposed_input_ports_0[2].bits, _T_416) @[Mux.scala 46:16]
    node _T_419 = eq(UInt<1>("h01"), _T_413) @[Mux.scala 46:19]
    node _T_420 = mux(_T_419, decomposed_input_ports_0[1].bits, _T_418) @[Mux.scala 46:16]
    node _T_421 = eq(UInt<1>("h00"), _T_413) @[Mux.scala 46:19]
    node _T_422 = mux(_T_421, decomposed_input_ports_0[0].bits, _T_420) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_422 @[Router_Hw.scala 81:84]
    node _T_423 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_425 = eq(UInt<2>("h03"), _T_423) @[Mux.scala 46:19]
    node _T_426 = mux(_T_425, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_427 = eq(UInt<2>("h02"), _T_423) @[Mux.scala 46:19]
    node _T_428 = mux(_T_427, decomposed_input_ports_0[2].valid, _T_426) @[Mux.scala 46:16]
    node _T_429 = eq(UInt<1>("h01"), _T_423) @[Mux.scala 46:19]
    node _T_430 = mux(_T_429, decomposed_input_ports_0[1].valid, _T_428) @[Mux.scala 46:16]
    node _T_431 = eq(UInt<1>("h00"), _T_423) @[Mux.scala 46:19]
    node _T_432 = mux(_T_431, decomposed_input_ports_0[0].valid, _T_430) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_432 @[Router_Hw.scala 83:85]
    node _T_441 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_443 = eq(UInt<2>("h03"), _T_441) @[Mux.scala 46:19]
    node _T_444 = mux(_T_443, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_445 = eq(UInt<2>("h02"), _T_441) @[Mux.scala 46:19]
    node _T_446 = mux(_T_445, decomposed_input_ports_0[2].bits, _T_444) @[Mux.scala 46:16]
    node _T_447 = eq(UInt<1>("h01"), _T_441) @[Mux.scala 46:19]
    node _T_448 = mux(_T_447, decomposed_input_ports_0[1].bits, _T_446) @[Mux.scala 46:16]
    node _T_449 = eq(UInt<1>("h00"), _T_441) @[Mux.scala 46:19]
    node _T_450 = mux(_T_449, decomposed_input_ports_0[0].bits, _T_448) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_450 @[Router_Hw.scala 81:84]
    node _T_451 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_453 = eq(UInt<2>("h03"), _T_451) @[Mux.scala 46:19]
    node _T_454 = mux(_T_453, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_455 = eq(UInt<2>("h02"), _T_451) @[Mux.scala 46:19]
    node _T_456 = mux(_T_455, decomposed_input_ports_0[2].valid, _T_454) @[Mux.scala 46:16]
    node _T_457 = eq(UInt<1>("h01"), _T_451) @[Mux.scala 46:19]
    node _T_458 = mux(_T_457, decomposed_input_ports_0[1].valid, _T_456) @[Mux.scala 46:16]
    node _T_459 = eq(UInt<1>("h00"), _T_451) @[Mux.scala 46:19]
    node _T_460 = mux(_T_459, decomposed_input_ports_0[0].valid, _T_458) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_460 @[Router_Hw.scala 83:85]
    node _T_469 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_471 = eq(UInt<2>("h03"), _T_469) @[Mux.scala 46:19]
    node _T_472 = mux(_T_471, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_473 = eq(UInt<2>("h02"), _T_469) @[Mux.scala 46:19]
    node _T_474 = mux(_T_473, decomposed_input_ports_0[2].bits, _T_472) @[Mux.scala 46:16]
    node _T_475 = eq(UInt<1>("h01"), _T_469) @[Mux.scala 46:19]
    node _T_476 = mux(_T_475, decomposed_input_ports_0[1].bits, _T_474) @[Mux.scala 46:16]
    node _T_477 = eq(UInt<1>("h00"), _T_469) @[Mux.scala 46:19]
    node _T_478 = mux(_T_477, decomposed_input_ports_0[0].bits, _T_476) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_478 @[Router_Hw.scala 81:84]
    node _T_479 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_481 = eq(UInt<2>("h03"), _T_479) @[Mux.scala 46:19]
    node _T_482 = mux(_T_481, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_483 = eq(UInt<2>("h02"), _T_479) @[Mux.scala 46:19]
    node _T_484 = mux(_T_483, decomposed_input_ports_0[2].valid, _T_482) @[Mux.scala 46:16]
    node _T_485 = eq(UInt<1>("h01"), _T_479) @[Mux.scala 46:19]
    node _T_486 = mux(_T_485, decomposed_input_ports_0[1].valid, _T_484) @[Mux.scala 46:16]
    node _T_487 = eq(UInt<1>("h00"), _T_479) @[Mux.scala 46:19]
    node _T_488 = mux(_T_487, decomposed_input_ports_0[0].valid, _T_486) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_488 @[Router_Hw.scala 83:85]
    node _T_497 = bits(config_wire, 9, 8) @[Router_Hw.scala 82:28]
    node _T_499 = eq(UInt<2>("h03"), _T_497) @[Mux.scala 46:19]
    node _T_500 = mux(_T_499, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_501 = eq(UInt<2>("h02"), _T_497) @[Mux.scala 46:19]
    node _T_502 = mux(_T_501, decomposed_input_ports_0[2].bits, _T_500) @[Mux.scala 46:16]
    node _T_503 = eq(UInt<1>("h01"), _T_497) @[Mux.scala 46:19]
    node _T_504 = mux(_T_503, decomposed_input_ports_0[1].bits, _T_502) @[Mux.scala 46:16]
    node _T_505 = eq(UInt<1>("h00"), _T_497) @[Mux.scala 46:19]
    node _T_506 = mux(_T_505, decomposed_input_ports_0[0].bits, _T_504) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_506 @[Router_Hw.scala 81:84]
    node _T_507 = bits(config_wire, 9, 8) @[Router_Hw.scala 84:28]
    node _T_509 = eq(UInt<2>("h03"), _T_507) @[Mux.scala 46:19]
    node _T_510 = mux(_T_509, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_511 = eq(UInt<2>("h02"), _T_507) @[Mux.scala 46:19]
    node _T_512 = mux(_T_511, decomposed_input_ports_0[2].valid, _T_510) @[Mux.scala 46:16]
    node _T_513 = eq(UInt<1>("h01"), _T_507) @[Mux.scala 46:19]
    node _T_514 = mux(_T_513, decomposed_input_ports_0[1].valid, _T_512) @[Mux.scala 46:16]
    node _T_515 = eq(UInt<1>("h00"), _T_507) @[Mux.scala 46:19]
    node _T_516 = mux(_T_515, decomposed_input_ports_0[0].valid, _T_514) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_516 @[Router_Hw.scala 83:85]
    node _T_517 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_519 = eq(_T_517, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_521 = mux(_T_519, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_522 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_524 = eq(_T_522, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_526 = mux(_T_524, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_527 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_529 = eq(_T_527, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_531 = mux(_T_529, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_532 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_534 = eq(_T_532, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_536 = mux(_T_534, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_537 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_539 = eq(_T_537, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_541 = mux(_T_539, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_542 = and(_T_521, _T_526) @[Router_Hw.scala 93:99]
    node _T_543 = and(_T_542, _T_531) @[Router_Hw.scala 93:99]
    node _T_544 = and(_T_543, _T_536) @[Router_Hw.scala 93:99]
    node _T_545 = and(_T_544, _T_541) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_545 @[Router_Hw.scala 93:73]
    node _T_546 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_548 = eq(_T_546, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_550 = mux(_T_548, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_551 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_553 = eq(_T_551, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_555 = mux(_T_553, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_556 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_558 = eq(_T_556, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_560 = mux(_T_558, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_561 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_563 = eq(_T_561, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_565 = mux(_T_563, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_566 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_568 = eq(_T_566, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_570 = mux(_T_568, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_571 = and(_T_550, _T_555) @[Router_Hw.scala 93:99]
    node _T_572 = and(_T_571, _T_560) @[Router_Hw.scala 93:99]
    node _T_573 = and(_T_572, _T_565) @[Router_Hw.scala 93:99]
    node _T_574 = and(_T_573, _T_570) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_574 @[Router_Hw.scala 93:73]
    node _T_575 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_577 = eq(_T_575, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_579 = mux(_T_577, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_580 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_582 = eq(_T_580, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_584 = mux(_T_582, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_585 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_587 = eq(_T_585, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_589 = mux(_T_587, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_590 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_592 = eq(_T_590, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_594 = mux(_T_592, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_595 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_597 = eq(_T_595, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_599 = mux(_T_597, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_600 = and(_T_579, _T_584) @[Router_Hw.scala 93:99]
    node _T_601 = and(_T_600, _T_589) @[Router_Hw.scala 93:99]
    node _T_602 = and(_T_601, _T_594) @[Router_Hw.scala 93:99]
    node _T_603 = and(_T_602, _T_599) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_603 @[Router_Hw.scala 93:73]
    node _T_604 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_606 = eq(_T_604, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_608 = mux(_T_606, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_609 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_611 = eq(_T_609, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_613 = mux(_T_611, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_614 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_616 = eq(_T_614, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_618 = mux(_T_616, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_619 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_621 = eq(_T_619, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_623 = mux(_T_621, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_624 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_626 = eq(_T_624, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_628 = mux(_T_626, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_629 = and(_T_608, _T_613) @[Router_Hw.scala 93:99]
    node _T_630 = and(_T_629, _T_618) @[Router_Hw.scala 93:99]
    node _T_631 = and(_T_630, _T_623) @[Router_Hw.scala 93:99]
    node _T_632 = and(_T_631, _T_628) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_632 @[Router_Hw.scala 93:73]
    wire _T_637 : UInt<10>[1] @[Router_Hw.scala 117:45]
    _T_637[0] <= UInt<10>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_637)) @[Router_Hw.scala 117:37]
    node _T_654 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_654 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0a")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 9, 0) @[Router_Hw.scala 131:39]
    node _T_656 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_656 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    node _T_253 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_253 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_254 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_254 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_255 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_255 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_256 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_256 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    reg _T_309 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_309[0] @[Router_Hw.scala 165:54]
    reg _T_315 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_315 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_318 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_318 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_309[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_315 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_318 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_323 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_323[0] @[Router_Hw.scala 165:54]
    reg _T_329 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_329 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_332 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_332 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_323[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_329 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_332 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_337 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_337[0] @[Router_Hw.scala 165:54]
    reg _T_343 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_343 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_346 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_346 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_337[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_343 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_346 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_351 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_351[0] @[Router_Hw.scala 165:54]
    reg _T_357 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_357 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_360 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_360 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_351[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_357 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_360 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_365 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_365[0] @[Router_Hw.scala 165:54]
    reg _T_371 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_371 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_374 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_374 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_365[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_371 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_374 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<10> @[Router_Hw.scala 74:25]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_387 = eq(UInt<2>("h03"), _T_385) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<2>("h02"), _T_385) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[2].bits, _T_388) @[Mux.scala 46:16]
    node _T_391 = eq(UInt<1>("h01"), _T_385) @[Mux.scala 46:19]
    node _T_392 = mux(_T_391, decomposed_input_ports_0[1].bits, _T_390) @[Mux.scala 46:16]
    node _T_393 = eq(UInt<1>("h00"), _T_385) @[Mux.scala 46:19]
    node _T_394 = mux(_T_393, decomposed_input_ports_0[0].bits, _T_392) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_394 @[Router_Hw.scala 81:84]
    node _T_395 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_397 = eq(UInt<2>("h03"), _T_395) @[Mux.scala 46:19]
    node _T_398 = mux(_T_397, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_399 = eq(UInt<2>("h02"), _T_395) @[Mux.scala 46:19]
    node _T_400 = mux(_T_399, decomposed_input_ports_0[2].valid, _T_398) @[Mux.scala 46:16]
    node _T_401 = eq(UInt<1>("h01"), _T_395) @[Mux.scala 46:19]
    node _T_402 = mux(_T_401, decomposed_input_ports_0[1].valid, _T_400) @[Mux.scala 46:16]
    node _T_403 = eq(UInt<1>("h00"), _T_395) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_0[0].valid, _T_402) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_404 @[Router_Hw.scala 83:85]
    node _T_413 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_415 = eq(UInt<2>("h03"), _T_413) @[Mux.scala 46:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_417 = eq(UInt<2>("h02"), _T_413) @[Mux.scala 46:19]
    node _T_418 = mux(_T_417, decomposed_input_ports_0[2].bits, _T_416) @[Mux.scala 46:16]
    node _T_419 = eq(UInt<1>("h01"), _T_413) @[Mux.scala 46:19]
    node _T_420 = mux(_T_419, decomposed_input_ports_0[1].bits, _T_418) @[Mux.scala 46:16]
    node _T_421 = eq(UInt<1>("h00"), _T_413) @[Mux.scala 46:19]
    node _T_422 = mux(_T_421, decomposed_input_ports_0[0].bits, _T_420) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_422 @[Router_Hw.scala 81:84]
    node _T_423 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_425 = eq(UInt<2>("h03"), _T_423) @[Mux.scala 46:19]
    node _T_426 = mux(_T_425, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_427 = eq(UInt<2>("h02"), _T_423) @[Mux.scala 46:19]
    node _T_428 = mux(_T_427, decomposed_input_ports_0[2].valid, _T_426) @[Mux.scala 46:16]
    node _T_429 = eq(UInt<1>("h01"), _T_423) @[Mux.scala 46:19]
    node _T_430 = mux(_T_429, decomposed_input_ports_0[1].valid, _T_428) @[Mux.scala 46:16]
    node _T_431 = eq(UInt<1>("h00"), _T_423) @[Mux.scala 46:19]
    node _T_432 = mux(_T_431, decomposed_input_ports_0[0].valid, _T_430) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_432 @[Router_Hw.scala 83:85]
    node _T_441 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_443 = eq(UInt<2>("h03"), _T_441) @[Mux.scala 46:19]
    node _T_444 = mux(_T_443, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_445 = eq(UInt<2>("h02"), _T_441) @[Mux.scala 46:19]
    node _T_446 = mux(_T_445, decomposed_input_ports_0[2].bits, _T_444) @[Mux.scala 46:16]
    node _T_447 = eq(UInt<1>("h01"), _T_441) @[Mux.scala 46:19]
    node _T_448 = mux(_T_447, decomposed_input_ports_0[1].bits, _T_446) @[Mux.scala 46:16]
    node _T_449 = eq(UInt<1>("h00"), _T_441) @[Mux.scala 46:19]
    node _T_450 = mux(_T_449, decomposed_input_ports_0[0].bits, _T_448) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_450 @[Router_Hw.scala 81:84]
    node _T_451 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_453 = eq(UInt<2>("h03"), _T_451) @[Mux.scala 46:19]
    node _T_454 = mux(_T_453, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_455 = eq(UInt<2>("h02"), _T_451) @[Mux.scala 46:19]
    node _T_456 = mux(_T_455, decomposed_input_ports_0[2].valid, _T_454) @[Mux.scala 46:16]
    node _T_457 = eq(UInt<1>("h01"), _T_451) @[Mux.scala 46:19]
    node _T_458 = mux(_T_457, decomposed_input_ports_0[1].valid, _T_456) @[Mux.scala 46:16]
    node _T_459 = eq(UInt<1>("h00"), _T_451) @[Mux.scala 46:19]
    node _T_460 = mux(_T_459, decomposed_input_ports_0[0].valid, _T_458) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_460 @[Router_Hw.scala 83:85]
    node _T_469 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_471 = eq(UInt<2>("h03"), _T_469) @[Mux.scala 46:19]
    node _T_472 = mux(_T_471, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_473 = eq(UInt<2>("h02"), _T_469) @[Mux.scala 46:19]
    node _T_474 = mux(_T_473, decomposed_input_ports_0[2].bits, _T_472) @[Mux.scala 46:16]
    node _T_475 = eq(UInt<1>("h01"), _T_469) @[Mux.scala 46:19]
    node _T_476 = mux(_T_475, decomposed_input_ports_0[1].bits, _T_474) @[Mux.scala 46:16]
    node _T_477 = eq(UInt<1>("h00"), _T_469) @[Mux.scala 46:19]
    node _T_478 = mux(_T_477, decomposed_input_ports_0[0].bits, _T_476) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_478 @[Router_Hw.scala 81:84]
    node _T_479 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_481 = eq(UInt<2>("h03"), _T_479) @[Mux.scala 46:19]
    node _T_482 = mux(_T_481, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_483 = eq(UInt<2>("h02"), _T_479) @[Mux.scala 46:19]
    node _T_484 = mux(_T_483, decomposed_input_ports_0[2].valid, _T_482) @[Mux.scala 46:16]
    node _T_485 = eq(UInt<1>("h01"), _T_479) @[Mux.scala 46:19]
    node _T_486 = mux(_T_485, decomposed_input_ports_0[1].valid, _T_484) @[Mux.scala 46:16]
    node _T_487 = eq(UInt<1>("h00"), _T_479) @[Mux.scala 46:19]
    node _T_488 = mux(_T_487, decomposed_input_ports_0[0].valid, _T_486) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_488 @[Router_Hw.scala 83:85]
    node _T_497 = bits(config_wire, 9, 8) @[Router_Hw.scala 82:28]
    node _T_499 = eq(UInt<2>("h03"), _T_497) @[Mux.scala 46:19]
    node _T_500 = mux(_T_499, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_501 = eq(UInt<2>("h02"), _T_497) @[Mux.scala 46:19]
    node _T_502 = mux(_T_501, decomposed_input_ports_0[2].bits, _T_500) @[Mux.scala 46:16]
    node _T_503 = eq(UInt<1>("h01"), _T_497) @[Mux.scala 46:19]
    node _T_504 = mux(_T_503, decomposed_input_ports_0[1].bits, _T_502) @[Mux.scala 46:16]
    node _T_505 = eq(UInt<1>("h00"), _T_497) @[Mux.scala 46:19]
    node _T_506 = mux(_T_505, decomposed_input_ports_0[0].bits, _T_504) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_506 @[Router_Hw.scala 81:84]
    node _T_507 = bits(config_wire, 9, 8) @[Router_Hw.scala 84:28]
    node _T_509 = eq(UInt<2>("h03"), _T_507) @[Mux.scala 46:19]
    node _T_510 = mux(_T_509, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_511 = eq(UInt<2>("h02"), _T_507) @[Mux.scala 46:19]
    node _T_512 = mux(_T_511, decomposed_input_ports_0[2].valid, _T_510) @[Mux.scala 46:16]
    node _T_513 = eq(UInt<1>("h01"), _T_507) @[Mux.scala 46:19]
    node _T_514 = mux(_T_513, decomposed_input_ports_0[1].valid, _T_512) @[Mux.scala 46:16]
    node _T_515 = eq(UInt<1>("h00"), _T_507) @[Mux.scala 46:19]
    node _T_516 = mux(_T_515, decomposed_input_ports_0[0].valid, _T_514) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_516 @[Router_Hw.scala 83:85]
    node _T_517 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_519 = eq(_T_517, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_521 = mux(_T_519, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_522 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_524 = eq(_T_522, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_526 = mux(_T_524, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_527 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_529 = eq(_T_527, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_531 = mux(_T_529, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_532 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_534 = eq(_T_532, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_536 = mux(_T_534, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_537 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_539 = eq(_T_537, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_541 = mux(_T_539, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_542 = and(_T_521, _T_526) @[Router_Hw.scala 93:99]
    node _T_543 = and(_T_542, _T_531) @[Router_Hw.scala 93:99]
    node _T_544 = and(_T_543, _T_536) @[Router_Hw.scala 93:99]
    node _T_545 = and(_T_544, _T_541) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_545 @[Router_Hw.scala 93:73]
    node _T_546 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_548 = eq(_T_546, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_550 = mux(_T_548, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_551 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_553 = eq(_T_551, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_555 = mux(_T_553, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_556 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_558 = eq(_T_556, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_560 = mux(_T_558, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_561 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_563 = eq(_T_561, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_565 = mux(_T_563, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_566 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_568 = eq(_T_566, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_570 = mux(_T_568, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_571 = and(_T_550, _T_555) @[Router_Hw.scala 93:99]
    node _T_572 = and(_T_571, _T_560) @[Router_Hw.scala 93:99]
    node _T_573 = and(_T_572, _T_565) @[Router_Hw.scala 93:99]
    node _T_574 = and(_T_573, _T_570) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_574 @[Router_Hw.scala 93:73]
    node _T_575 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_577 = eq(_T_575, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_579 = mux(_T_577, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_580 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_582 = eq(_T_580, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_584 = mux(_T_582, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_585 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_587 = eq(_T_585, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_589 = mux(_T_587, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_590 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_592 = eq(_T_590, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_594 = mux(_T_592, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_595 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_597 = eq(_T_595, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_599 = mux(_T_597, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_600 = and(_T_579, _T_584) @[Router_Hw.scala 93:99]
    node _T_601 = and(_T_600, _T_589) @[Router_Hw.scala 93:99]
    node _T_602 = and(_T_601, _T_594) @[Router_Hw.scala 93:99]
    node _T_603 = and(_T_602, _T_599) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_603 @[Router_Hw.scala 93:73]
    node _T_604 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_606 = eq(_T_604, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_608 = mux(_T_606, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_609 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_611 = eq(_T_609, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_613 = mux(_T_611, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_614 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_616 = eq(_T_614, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_618 = mux(_T_616, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_619 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_621 = eq(_T_619, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_623 = mux(_T_621, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_624 = bits(config_wire, 9, 8) @[Router_Hw.scala 90:22]
    node _T_626 = eq(_T_624, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_628 = mux(_T_626, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_629 = and(_T_608, _T_613) @[Router_Hw.scala 93:99]
    node _T_630 = and(_T_629, _T_618) @[Router_Hw.scala 93:99]
    node _T_631 = and(_T_630, _T_623) @[Router_Hw.scala 93:99]
    node _T_632 = and(_T_631, _T_628) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_632 @[Router_Hw.scala 93:73]
    wire _T_637 : UInt<10>[1] @[Router_Hw.scala 117:45]
    _T_637[0] <= UInt<10>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_637)) @[Router_Hw.scala 117:37]
    node _T_654 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_654 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0d")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 9, 0) @[Router_Hw.scala 131:39]
    node _T_656 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_656 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 147:57]
    node _T_212 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_212 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_213 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_213 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_214 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_214 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    reg _T_260 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_260[0] @[Router_Hw.scala 165:54]
    reg _T_266 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_266 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_269 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_269 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_260[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_266 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_269 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_274 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_274[0] @[Router_Hw.scala 165:54]
    reg _T_280 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_280 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_283 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_283 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_274[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_280 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_283 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_288 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_288[0] @[Router_Hw.scala 165:54]
    reg _T_294 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_294 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_297 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_297 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_288[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_294 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_297 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_302 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_302[0] @[Router_Hw.scala 165:54]
    reg _T_308 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_308 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_311 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_311 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_302[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_308 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_311 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<8> @[Router_Hw.scala 74:25]
    node _T_320 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_322 = eq(UInt<2>("h02"), _T_320) @[Mux.scala 46:19]
    node _T_323 = mux(_T_322, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_324 = eq(UInt<1>("h01"), _T_320) @[Mux.scala 46:19]
    node _T_325 = mux(_T_324, decomposed_input_ports_0[1].bits, _T_323) @[Mux.scala 46:16]
    node _T_326 = eq(UInt<1>("h00"), _T_320) @[Mux.scala 46:19]
    node _T_327 = mux(_T_326, decomposed_input_ports_0[0].bits, _T_325) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_327 @[Router_Hw.scala 81:84]
    node _T_328 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_330 = eq(UInt<2>("h02"), _T_328) @[Mux.scala 46:19]
    node _T_331 = mux(_T_330, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_332 = eq(UInt<1>("h01"), _T_328) @[Mux.scala 46:19]
    node _T_333 = mux(_T_332, decomposed_input_ports_0[1].valid, _T_331) @[Mux.scala 46:16]
    node _T_334 = eq(UInt<1>("h00"), _T_328) @[Mux.scala 46:19]
    node _T_335 = mux(_T_334, decomposed_input_ports_0[0].valid, _T_333) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_335 @[Router_Hw.scala 83:85]
    node _T_342 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_344 = eq(UInt<2>("h02"), _T_342) @[Mux.scala 46:19]
    node _T_345 = mux(_T_344, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_346 = eq(UInt<1>("h01"), _T_342) @[Mux.scala 46:19]
    node _T_347 = mux(_T_346, decomposed_input_ports_0[1].bits, _T_345) @[Mux.scala 46:16]
    node _T_348 = eq(UInt<1>("h00"), _T_342) @[Mux.scala 46:19]
    node _T_349 = mux(_T_348, decomposed_input_ports_0[0].bits, _T_347) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_349 @[Router_Hw.scala 81:84]
    node _T_350 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_352 = eq(UInt<2>("h02"), _T_350) @[Mux.scala 46:19]
    node _T_353 = mux(_T_352, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_354 = eq(UInt<1>("h01"), _T_350) @[Mux.scala 46:19]
    node _T_355 = mux(_T_354, decomposed_input_ports_0[1].valid, _T_353) @[Mux.scala 46:16]
    node _T_356 = eq(UInt<1>("h00"), _T_350) @[Mux.scala 46:19]
    node _T_357 = mux(_T_356, decomposed_input_ports_0[0].valid, _T_355) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_357 @[Router_Hw.scala 83:85]
    node _T_364 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_366 = eq(UInt<2>("h02"), _T_364) @[Mux.scala 46:19]
    node _T_367 = mux(_T_366, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_368 = eq(UInt<1>("h01"), _T_364) @[Mux.scala 46:19]
    node _T_369 = mux(_T_368, decomposed_input_ports_0[1].bits, _T_367) @[Mux.scala 46:16]
    node _T_370 = eq(UInt<1>("h00"), _T_364) @[Mux.scala 46:19]
    node _T_371 = mux(_T_370, decomposed_input_ports_0[0].bits, _T_369) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_371 @[Router_Hw.scala 81:84]
    node _T_372 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_374 = eq(UInt<2>("h02"), _T_372) @[Mux.scala 46:19]
    node _T_375 = mux(_T_374, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_376 = eq(UInt<1>("h01"), _T_372) @[Mux.scala 46:19]
    node _T_377 = mux(_T_376, decomposed_input_ports_0[1].valid, _T_375) @[Mux.scala 46:16]
    node _T_378 = eq(UInt<1>("h00"), _T_372) @[Mux.scala 46:19]
    node _T_379 = mux(_T_378, decomposed_input_ports_0[0].valid, _T_377) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_379 @[Router_Hw.scala 83:85]
    node _T_386 = bits(config_wire, 7, 6) @[Router_Hw.scala 82:28]
    node _T_388 = eq(UInt<2>("h02"), _T_386) @[Mux.scala 46:19]
    node _T_389 = mux(_T_388, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_390 = eq(UInt<1>("h01"), _T_386) @[Mux.scala 46:19]
    node _T_391 = mux(_T_390, decomposed_input_ports_0[1].bits, _T_389) @[Mux.scala 46:16]
    node _T_392 = eq(UInt<1>("h00"), _T_386) @[Mux.scala 46:19]
    node _T_393 = mux(_T_392, decomposed_input_ports_0[0].bits, _T_391) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_393 @[Router_Hw.scala 81:84]
    node _T_394 = bits(config_wire, 7, 6) @[Router_Hw.scala 84:28]
    node _T_396 = eq(UInt<2>("h02"), _T_394) @[Mux.scala 46:19]
    node _T_397 = mux(_T_396, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_398 = eq(UInt<1>("h01"), _T_394) @[Mux.scala 46:19]
    node _T_399 = mux(_T_398, decomposed_input_ports_0[1].valid, _T_397) @[Mux.scala 46:16]
    node _T_400 = eq(UInt<1>("h00"), _T_394) @[Mux.scala 46:19]
    node _T_401 = mux(_T_400, decomposed_input_ports_0[0].valid, _T_399) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_401 @[Router_Hw.scala 83:85]
    node _T_402 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_404 = eq(_T_402, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_406 = mux(_T_404, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_407 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_409 = eq(_T_407, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_411 = mux(_T_409, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_412 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_414 = eq(_T_412, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_416 = mux(_T_414, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_417 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_419 = eq(_T_417, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_421 = mux(_T_419, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_422 = and(_T_406, _T_411) @[Router_Hw.scala 93:99]
    node _T_423 = and(_T_422, _T_416) @[Router_Hw.scala 93:99]
    node _T_424 = and(_T_423, _T_421) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_424 @[Router_Hw.scala 93:73]
    node _T_425 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_427 = eq(_T_425, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_429 = mux(_T_427, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_430 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_432 = eq(_T_430, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_434 = mux(_T_432, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_435 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_437 = eq(_T_435, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_439 = mux(_T_437, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_440 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_442 = eq(_T_440, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_444 = mux(_T_442, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_445 = and(_T_429, _T_434) @[Router_Hw.scala 93:99]
    node _T_446 = and(_T_445, _T_439) @[Router_Hw.scala 93:99]
    node _T_447 = and(_T_446, _T_444) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_447 @[Router_Hw.scala 93:73]
    node _T_448 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_450 = eq(_T_448, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_452 = mux(_T_450, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_453 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_455 = eq(_T_453, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_457 = mux(_T_455, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_458 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_460 = eq(_T_458, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_462 = mux(_T_460, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_463 = bits(config_wire, 7, 6) @[Router_Hw.scala 90:22]
    node _T_465 = eq(_T_463, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_467 = mux(_T_465, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_468 = and(_T_452, _T_457) @[Router_Hw.scala 93:99]
    node _T_469 = and(_T_468, _T_462) @[Router_Hw.scala 93:99]
    node _T_470 = and(_T_469, _T_467) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_470 @[Router_Hw.scala 93:73]
    wire _T_475 : UInt<8>[1] @[Router_Hw.scala 117:45]
    _T_475[0] <= UInt<8>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<8>[1], clock with : (reset => (reset, _T_475)) @[Router_Hw.scala 117:37]
    node _T_492 = bits(config_register_file[0], 7, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_492 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h018")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 7, 0) @[Router_Hw.scala 131:39]
    node _T_494 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_494 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    node _T_310 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_310 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_311 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_311 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_312 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_312 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_313 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_313 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_314 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_314 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 147:57]
    reg _T_388 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_388[0] @[Router_Hw.scala 165:54]
    reg _T_394 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_394 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_397 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_397 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_388[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_394 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_397 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_402 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_402[0] @[Router_Hw.scala 165:54]
    reg _T_408 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_408 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_411 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_411 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_402[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_408 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_411 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_416 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_416[0] @[Router_Hw.scala 165:54]
    reg _T_422 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_422 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_425 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_425 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_416[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_422 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_425 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_430 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_430[0] @[Router_Hw.scala 165:54]
    reg _T_436 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_436 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_439 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_439 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_430[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_436 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_439 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_444 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_444[0] @[Router_Hw.scala 165:54]
    reg _T_450 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_450 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_453 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_453 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_444[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_450 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_453 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_458 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_458[0] @[Router_Hw.scala 165:54]
    reg _T_464 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_464 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_467 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_467 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_458[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_464 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_467 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_472 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[6].ready <= _T_472[0] @[Router_Hw.scala 165:54]
    reg _T_478 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_478 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 168:19]
    reg _T_481 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_481 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 170:20]
    _T_472[0] <= io.out[6].ready @[Router_Hw.scala 187:32]
    io.out[6].bits <= _T_478 @[Router_Hw.scala 189:34]
    io.out[6].valid <= _T_481 @[Router_Hw.scala 190:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_486 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[7].ready <= _T_486[0] @[Router_Hw.scala 165:54]
    reg _T_492 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_492 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 168:19]
    reg _T_495 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_495 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 170:20]
    _T_486[0] <= io.out[7].ready @[Router_Hw.scala 187:32]
    io.out[7].bits <= _T_492 @[Router_Hw.scala 189:34]
    io.out[7].valid <= _T_495 @[Router_Hw.scala 190:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<24> @[Router_Hw.scala 74:25]
    node _T_508 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_510 = eq(UInt<3>("h04"), _T_508) @[Mux.scala 46:19]
    node _T_511 = mux(_T_510, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_512 = eq(UInt<2>("h03"), _T_508) @[Mux.scala 46:19]
    node _T_513 = mux(_T_512, decomposed_input_ports_0[3].bits, _T_511) @[Mux.scala 46:16]
    node _T_514 = eq(UInt<2>("h02"), _T_508) @[Mux.scala 46:19]
    node _T_515 = mux(_T_514, decomposed_input_ports_0[2].bits, _T_513) @[Mux.scala 46:16]
    node _T_516 = eq(UInt<1>("h01"), _T_508) @[Mux.scala 46:19]
    node _T_517 = mux(_T_516, decomposed_input_ports_0[1].bits, _T_515) @[Mux.scala 46:16]
    node _T_518 = eq(UInt<1>("h00"), _T_508) @[Mux.scala 46:19]
    node _T_519 = mux(_T_518, decomposed_input_ports_0[0].bits, _T_517) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_519 @[Router_Hw.scala 81:84]
    node _T_520 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_522 = eq(UInt<3>("h04"), _T_520) @[Mux.scala 46:19]
    node _T_523 = mux(_T_522, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_524 = eq(UInt<2>("h03"), _T_520) @[Mux.scala 46:19]
    node _T_525 = mux(_T_524, decomposed_input_ports_0[3].valid, _T_523) @[Mux.scala 46:16]
    node _T_526 = eq(UInt<2>("h02"), _T_520) @[Mux.scala 46:19]
    node _T_527 = mux(_T_526, decomposed_input_ports_0[2].valid, _T_525) @[Mux.scala 46:16]
    node _T_528 = eq(UInt<1>("h01"), _T_520) @[Mux.scala 46:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[1].valid, _T_527) @[Mux.scala 46:16]
    node _T_530 = eq(UInt<1>("h00"), _T_520) @[Mux.scala 46:19]
    node _T_531 = mux(_T_530, decomposed_input_ports_0[0].valid, _T_529) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_531 @[Router_Hw.scala 83:85]
    node _T_542 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_544 = eq(UInt<3>("h04"), _T_542) @[Mux.scala 46:19]
    node _T_545 = mux(_T_544, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_546 = eq(UInt<2>("h03"), _T_542) @[Mux.scala 46:19]
    node _T_547 = mux(_T_546, decomposed_input_ports_0[3].bits, _T_545) @[Mux.scala 46:16]
    node _T_548 = eq(UInt<2>("h02"), _T_542) @[Mux.scala 46:19]
    node _T_549 = mux(_T_548, decomposed_input_ports_0[2].bits, _T_547) @[Mux.scala 46:16]
    node _T_550 = eq(UInt<1>("h01"), _T_542) @[Mux.scala 46:19]
    node _T_551 = mux(_T_550, decomposed_input_ports_0[1].bits, _T_549) @[Mux.scala 46:16]
    node _T_552 = eq(UInt<1>("h00"), _T_542) @[Mux.scala 46:19]
    node _T_553 = mux(_T_552, decomposed_input_ports_0[0].bits, _T_551) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_553 @[Router_Hw.scala 81:84]
    node _T_554 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_556 = eq(UInt<3>("h04"), _T_554) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_558 = eq(UInt<2>("h03"), _T_554) @[Mux.scala 46:19]
    node _T_559 = mux(_T_558, decomposed_input_ports_0[3].valid, _T_557) @[Mux.scala 46:16]
    node _T_560 = eq(UInt<2>("h02"), _T_554) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[2].valid, _T_559) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<1>("h01"), _T_554) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[1].valid, _T_561) @[Mux.scala 46:16]
    node _T_564 = eq(UInt<1>("h00"), _T_554) @[Mux.scala 46:19]
    node _T_565 = mux(_T_564, decomposed_input_ports_0[0].valid, _T_563) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_565 @[Router_Hw.scala 83:85]
    node _T_576 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_578 = eq(UInt<3>("h04"), _T_576) @[Mux.scala 46:19]
    node _T_579 = mux(_T_578, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_580 = eq(UInt<2>("h03"), _T_576) @[Mux.scala 46:19]
    node _T_581 = mux(_T_580, decomposed_input_ports_0[3].bits, _T_579) @[Mux.scala 46:16]
    node _T_582 = eq(UInt<2>("h02"), _T_576) @[Mux.scala 46:19]
    node _T_583 = mux(_T_582, decomposed_input_ports_0[2].bits, _T_581) @[Mux.scala 46:16]
    node _T_584 = eq(UInt<1>("h01"), _T_576) @[Mux.scala 46:19]
    node _T_585 = mux(_T_584, decomposed_input_ports_0[1].bits, _T_583) @[Mux.scala 46:16]
    node _T_586 = eq(UInt<1>("h00"), _T_576) @[Mux.scala 46:19]
    node _T_587 = mux(_T_586, decomposed_input_ports_0[0].bits, _T_585) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_587 @[Router_Hw.scala 81:84]
    node _T_588 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_590 = eq(UInt<3>("h04"), _T_588) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<2>("h03"), _T_588) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[3].valid, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<2>("h02"), _T_588) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[2].valid, _T_593) @[Mux.scala 46:16]
    node _T_596 = eq(UInt<1>("h01"), _T_588) @[Mux.scala 46:19]
    node _T_597 = mux(_T_596, decomposed_input_ports_0[1].valid, _T_595) @[Mux.scala 46:16]
    node _T_598 = eq(UInt<1>("h00"), _T_588) @[Mux.scala 46:19]
    node _T_599 = mux(_T_598, decomposed_input_ports_0[0].valid, _T_597) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_599 @[Router_Hw.scala 83:85]
    node _T_610 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_612 = eq(UInt<3>("h04"), _T_610) @[Mux.scala 46:19]
    node _T_613 = mux(_T_612, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_614 = eq(UInt<2>("h03"), _T_610) @[Mux.scala 46:19]
    node _T_615 = mux(_T_614, decomposed_input_ports_0[3].bits, _T_613) @[Mux.scala 46:16]
    node _T_616 = eq(UInt<2>("h02"), _T_610) @[Mux.scala 46:19]
    node _T_617 = mux(_T_616, decomposed_input_ports_0[2].bits, _T_615) @[Mux.scala 46:16]
    node _T_618 = eq(UInt<1>("h01"), _T_610) @[Mux.scala 46:19]
    node _T_619 = mux(_T_618, decomposed_input_ports_0[1].bits, _T_617) @[Mux.scala 46:16]
    node _T_620 = eq(UInt<1>("h00"), _T_610) @[Mux.scala 46:19]
    node _T_621 = mux(_T_620, decomposed_input_ports_0[0].bits, _T_619) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_621 @[Router_Hw.scala 81:84]
    node _T_622 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_624 = eq(UInt<3>("h04"), _T_622) @[Mux.scala 46:19]
    node _T_625 = mux(_T_624, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_626 = eq(UInt<2>("h03"), _T_622) @[Mux.scala 46:19]
    node _T_627 = mux(_T_626, decomposed_input_ports_0[3].valid, _T_625) @[Mux.scala 46:16]
    node _T_628 = eq(UInt<2>("h02"), _T_622) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[2].valid, _T_627) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<1>("h01"), _T_622) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[1].valid, _T_629) @[Mux.scala 46:16]
    node _T_632 = eq(UInt<1>("h00"), _T_622) @[Mux.scala 46:19]
    node _T_633 = mux(_T_632, decomposed_input_ports_0[0].valid, _T_631) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_633 @[Router_Hw.scala 83:85]
    node _T_644 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_646 = eq(UInt<3>("h04"), _T_644) @[Mux.scala 46:19]
    node _T_647 = mux(_T_646, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_648 = eq(UInt<2>("h03"), _T_644) @[Mux.scala 46:19]
    node _T_649 = mux(_T_648, decomposed_input_ports_0[3].bits, _T_647) @[Mux.scala 46:16]
    node _T_650 = eq(UInt<2>("h02"), _T_644) @[Mux.scala 46:19]
    node _T_651 = mux(_T_650, decomposed_input_ports_0[2].bits, _T_649) @[Mux.scala 46:16]
    node _T_652 = eq(UInt<1>("h01"), _T_644) @[Mux.scala 46:19]
    node _T_653 = mux(_T_652, decomposed_input_ports_0[1].bits, _T_651) @[Mux.scala 46:16]
    node _T_654 = eq(UInt<1>("h00"), _T_644) @[Mux.scala 46:19]
    node _T_655 = mux(_T_654, decomposed_input_ports_0[0].bits, _T_653) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_655 @[Router_Hw.scala 81:84]
    node _T_656 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_658 = eq(UInt<3>("h04"), _T_656) @[Mux.scala 46:19]
    node _T_659 = mux(_T_658, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_660 = eq(UInt<2>("h03"), _T_656) @[Mux.scala 46:19]
    node _T_661 = mux(_T_660, decomposed_input_ports_0[3].valid, _T_659) @[Mux.scala 46:16]
    node _T_662 = eq(UInt<2>("h02"), _T_656) @[Mux.scala 46:19]
    node _T_663 = mux(_T_662, decomposed_input_ports_0[2].valid, _T_661) @[Mux.scala 46:16]
    node _T_664 = eq(UInt<1>("h01"), _T_656) @[Mux.scala 46:19]
    node _T_665 = mux(_T_664, decomposed_input_ports_0[1].valid, _T_663) @[Mux.scala 46:16]
    node _T_666 = eq(UInt<1>("h00"), _T_656) @[Mux.scala 46:19]
    node _T_667 = mux(_T_666, decomposed_input_ports_0[0].valid, _T_665) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_667 @[Router_Hw.scala 83:85]
    node _T_678 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_680 = eq(UInt<3>("h04"), _T_678) @[Mux.scala 46:19]
    node _T_681 = mux(_T_680, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_682 = eq(UInt<2>("h03"), _T_678) @[Mux.scala 46:19]
    node _T_683 = mux(_T_682, decomposed_input_ports_0[3].bits, _T_681) @[Mux.scala 46:16]
    node _T_684 = eq(UInt<2>("h02"), _T_678) @[Mux.scala 46:19]
    node _T_685 = mux(_T_684, decomposed_input_ports_0[2].bits, _T_683) @[Mux.scala 46:16]
    node _T_686 = eq(UInt<1>("h01"), _T_678) @[Mux.scala 46:19]
    node _T_687 = mux(_T_686, decomposed_input_ports_0[1].bits, _T_685) @[Mux.scala 46:16]
    node _T_688 = eq(UInt<1>("h00"), _T_678) @[Mux.scala 46:19]
    node _T_689 = mux(_T_688, decomposed_input_ports_0[0].bits, _T_687) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_689 @[Router_Hw.scala 81:84]
    node _T_690 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_692 = eq(UInt<3>("h04"), _T_690) @[Mux.scala 46:19]
    node _T_693 = mux(_T_692, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_694 = eq(UInt<2>("h03"), _T_690) @[Mux.scala 46:19]
    node _T_695 = mux(_T_694, decomposed_input_ports_0[3].valid, _T_693) @[Mux.scala 46:16]
    node _T_696 = eq(UInt<2>("h02"), _T_690) @[Mux.scala 46:19]
    node _T_697 = mux(_T_696, decomposed_input_ports_0[2].valid, _T_695) @[Mux.scala 46:16]
    node _T_698 = eq(UInt<1>("h01"), _T_690) @[Mux.scala 46:19]
    node _T_699 = mux(_T_698, decomposed_input_ports_0[1].valid, _T_697) @[Mux.scala 46:16]
    node _T_700 = eq(UInt<1>("h00"), _T_690) @[Mux.scala 46:19]
    node _T_701 = mux(_T_700, decomposed_input_ports_0[0].valid, _T_699) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_701 @[Router_Hw.scala 83:85]
    node _T_712 = bits(config_wire, 20, 18) @[Router_Hw.scala 82:28]
    node _T_714 = eq(UInt<3>("h04"), _T_712) @[Mux.scala 46:19]
    node _T_715 = mux(_T_714, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_716 = eq(UInt<2>("h03"), _T_712) @[Mux.scala 46:19]
    node _T_717 = mux(_T_716, decomposed_input_ports_0[3].bits, _T_715) @[Mux.scala 46:16]
    node _T_718 = eq(UInt<2>("h02"), _T_712) @[Mux.scala 46:19]
    node _T_719 = mux(_T_718, decomposed_input_ports_0[2].bits, _T_717) @[Mux.scala 46:16]
    node _T_720 = eq(UInt<1>("h01"), _T_712) @[Mux.scala 46:19]
    node _T_721 = mux(_T_720, decomposed_input_ports_0[1].bits, _T_719) @[Mux.scala 46:16]
    node _T_722 = eq(UInt<1>("h00"), _T_712) @[Mux.scala 46:19]
    node _T_723 = mux(_T_722, decomposed_input_ports_0[0].bits, _T_721) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].bits <= _T_723 @[Router_Hw.scala 81:84]
    node _T_724 = bits(config_wire, 20, 18) @[Router_Hw.scala 84:28]
    node _T_726 = eq(UInt<3>("h04"), _T_724) @[Mux.scala 46:19]
    node _T_727 = mux(_T_726, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_728 = eq(UInt<2>("h03"), _T_724) @[Mux.scala 46:19]
    node _T_729 = mux(_T_728, decomposed_input_ports_0[3].valid, _T_727) @[Mux.scala 46:16]
    node _T_730 = eq(UInt<2>("h02"), _T_724) @[Mux.scala 46:19]
    node _T_731 = mux(_T_730, decomposed_input_ports_0[2].valid, _T_729) @[Mux.scala 46:16]
    node _T_732 = eq(UInt<1>("h01"), _T_724) @[Mux.scala 46:19]
    node _T_733 = mux(_T_732, decomposed_input_ports_0[1].valid, _T_731) @[Mux.scala 46:16]
    node _T_734 = eq(UInt<1>("h00"), _T_724) @[Mux.scala 46:19]
    node _T_735 = mux(_T_734, decomposed_input_ports_0[0].valid, _T_733) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].valid <= _T_735 @[Router_Hw.scala 83:85]
    node _T_746 = bits(config_wire, 23, 21) @[Router_Hw.scala 82:28]
    node _T_748 = eq(UInt<3>("h04"), _T_746) @[Mux.scala 46:19]
    node _T_749 = mux(_T_748, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_750 = eq(UInt<2>("h03"), _T_746) @[Mux.scala 46:19]
    node _T_751 = mux(_T_750, decomposed_input_ports_0[3].bits, _T_749) @[Mux.scala 46:16]
    node _T_752 = eq(UInt<2>("h02"), _T_746) @[Mux.scala 46:19]
    node _T_753 = mux(_T_752, decomposed_input_ports_0[2].bits, _T_751) @[Mux.scala 46:16]
    node _T_754 = eq(UInt<1>("h01"), _T_746) @[Mux.scala 46:19]
    node _T_755 = mux(_T_754, decomposed_input_ports_0[1].bits, _T_753) @[Mux.scala 46:16]
    node _T_756 = eq(UInt<1>("h00"), _T_746) @[Mux.scala 46:19]
    node _T_757 = mux(_T_756, decomposed_input_ports_0[0].bits, _T_755) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].bits <= _T_757 @[Router_Hw.scala 81:84]
    node _T_758 = bits(config_wire, 23, 21) @[Router_Hw.scala 84:28]
    node _T_760 = eq(UInt<3>("h04"), _T_758) @[Mux.scala 46:19]
    node _T_761 = mux(_T_760, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_762 = eq(UInt<2>("h03"), _T_758) @[Mux.scala 46:19]
    node _T_763 = mux(_T_762, decomposed_input_ports_0[3].valid, _T_761) @[Mux.scala 46:16]
    node _T_764 = eq(UInt<2>("h02"), _T_758) @[Mux.scala 46:19]
    node _T_765 = mux(_T_764, decomposed_input_ports_0[2].valid, _T_763) @[Mux.scala 46:16]
    node _T_766 = eq(UInt<1>("h01"), _T_758) @[Mux.scala 46:19]
    node _T_767 = mux(_T_766, decomposed_input_ports_0[1].valid, _T_765) @[Mux.scala 46:16]
    node _T_768 = eq(UInt<1>("h00"), _T_758) @[Mux.scala 46:19]
    node _T_769 = mux(_T_768, decomposed_input_ports_0[0].valid, _T_767) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].valid <= _T_769 @[Router_Hw.scala 83:85]
    node _T_770 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_772 = eq(_T_770, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_774 = mux(_T_772, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_775 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_777 = eq(_T_775, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_779 = mux(_T_777, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_780 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_782 = eq(_T_780, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_784 = mux(_T_782, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_785 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_787 = eq(_T_785, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_789 = mux(_T_787, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_790 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_792 = eq(_T_790, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_794 = mux(_T_792, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_795 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_797 = eq(_T_795, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_799 = mux(_T_797, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_800 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_802 = eq(_T_800, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_804 = mux(_T_802, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_805 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_807 = eq(_T_805, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_809 = mux(_T_807, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_810 = and(_T_774, _T_779) @[Router_Hw.scala 93:99]
    node _T_811 = and(_T_810, _T_784) @[Router_Hw.scala 93:99]
    node _T_812 = and(_T_811, _T_789) @[Router_Hw.scala 93:99]
    node _T_813 = and(_T_812, _T_794) @[Router_Hw.scala 93:99]
    node _T_814 = and(_T_813, _T_799) @[Router_Hw.scala 93:99]
    node _T_815 = and(_T_814, _T_804) @[Router_Hw.scala 93:99]
    node _T_816 = and(_T_815, _T_809) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_816 @[Router_Hw.scala 93:73]
    node _T_817 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_819 = eq(_T_817, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_821 = mux(_T_819, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_822 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_824 = eq(_T_822, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_826 = mux(_T_824, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_827 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_829 = eq(_T_827, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_831 = mux(_T_829, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_832 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_834 = eq(_T_832, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_836 = mux(_T_834, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_837 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_839 = eq(_T_837, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_841 = mux(_T_839, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_842 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_844 = eq(_T_842, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_846 = mux(_T_844, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_847 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_849 = eq(_T_847, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_851 = mux(_T_849, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_852 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_854 = eq(_T_852, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_856 = mux(_T_854, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_857 = and(_T_821, _T_826) @[Router_Hw.scala 93:99]
    node _T_858 = and(_T_857, _T_831) @[Router_Hw.scala 93:99]
    node _T_859 = and(_T_858, _T_836) @[Router_Hw.scala 93:99]
    node _T_860 = and(_T_859, _T_841) @[Router_Hw.scala 93:99]
    node _T_861 = and(_T_860, _T_846) @[Router_Hw.scala 93:99]
    node _T_862 = and(_T_861, _T_851) @[Router_Hw.scala 93:99]
    node _T_863 = and(_T_862, _T_856) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_863 @[Router_Hw.scala 93:73]
    node _T_864 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_866 = eq(_T_864, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_868 = mux(_T_866, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_869 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_871 = eq(_T_869, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_873 = mux(_T_871, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_874 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_876 = eq(_T_874, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_878 = mux(_T_876, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_879 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_881 = eq(_T_879, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_883 = mux(_T_881, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_884 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_886 = eq(_T_884, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_888 = mux(_T_886, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_889 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_891 = eq(_T_889, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_893 = mux(_T_891, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_894 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_896 = eq(_T_894, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_898 = mux(_T_896, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_899 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_901 = eq(_T_899, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_903 = mux(_T_901, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_904 = and(_T_868, _T_873) @[Router_Hw.scala 93:99]
    node _T_905 = and(_T_904, _T_878) @[Router_Hw.scala 93:99]
    node _T_906 = and(_T_905, _T_883) @[Router_Hw.scala 93:99]
    node _T_907 = and(_T_906, _T_888) @[Router_Hw.scala 93:99]
    node _T_908 = and(_T_907, _T_893) @[Router_Hw.scala 93:99]
    node _T_909 = and(_T_908, _T_898) @[Router_Hw.scala 93:99]
    node _T_910 = and(_T_909, _T_903) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_910 @[Router_Hw.scala 93:73]
    node _T_911 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_913 = eq(_T_911, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_915 = mux(_T_913, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_916 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_918 = eq(_T_916, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_920 = mux(_T_918, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_921 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_923 = eq(_T_921, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_925 = mux(_T_923, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_926 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_928 = eq(_T_926, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_930 = mux(_T_928, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_931 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_933 = eq(_T_931, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_935 = mux(_T_933, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_936 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_938 = eq(_T_936, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_940 = mux(_T_938, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_941 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_943 = eq(_T_941, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_945 = mux(_T_943, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_946 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_948 = eq(_T_946, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_950 = mux(_T_948, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_951 = and(_T_915, _T_920) @[Router_Hw.scala 93:99]
    node _T_952 = and(_T_951, _T_925) @[Router_Hw.scala 93:99]
    node _T_953 = and(_T_952, _T_930) @[Router_Hw.scala 93:99]
    node _T_954 = and(_T_953, _T_935) @[Router_Hw.scala 93:99]
    node _T_955 = and(_T_954, _T_940) @[Router_Hw.scala 93:99]
    node _T_956 = and(_T_955, _T_945) @[Router_Hw.scala 93:99]
    node _T_957 = and(_T_956, _T_950) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_957 @[Router_Hw.scala 93:73]
    node _T_958 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_960 = eq(_T_958, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_962 = mux(_T_960, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_963 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_965 = eq(_T_963, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_967 = mux(_T_965, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_968 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_970 = eq(_T_968, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_972 = mux(_T_970, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_973 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_975 = eq(_T_973, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_977 = mux(_T_975, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_978 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_980 = eq(_T_978, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_982 = mux(_T_980, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_983 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_985 = eq(_T_983, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_987 = mux(_T_985, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_988 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_990 = eq(_T_988, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_992 = mux(_T_990, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_993 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_995 = eq(_T_993, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_997 = mux(_T_995, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_998 = and(_T_962, _T_967) @[Router_Hw.scala 93:99]
    node _T_999 = and(_T_998, _T_972) @[Router_Hw.scala 93:99]
    node _T_1000 = and(_T_999, _T_977) @[Router_Hw.scala 93:99]
    node _T_1001 = and(_T_1000, _T_982) @[Router_Hw.scala 93:99]
    node _T_1002 = and(_T_1001, _T_987) @[Router_Hw.scala 93:99]
    node _T_1003 = and(_T_1002, _T_992) @[Router_Hw.scala 93:99]
    node _T_1004 = and(_T_1003, _T_997) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_1004 @[Router_Hw.scala 93:73]
    wire _T_1009 : UInt<24>[1] @[Router_Hw.scala 117:45]
    _T_1009[0] <= UInt<24>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_1009)) @[Router_Hw.scala 117:37]
    node _T_1026 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_1026 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h012")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 23, 0) @[Router_Hw.scala 131:39]
    node _T_1028 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_1028 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[2] @[Router_Hw.scala 147:57]
    node _T_179 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_179 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_180 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_180 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 147:57]
    reg _T_226 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_226[0] @[Router_Hw.scala 165:54]
    reg _T_232 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_232 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_235 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_235 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_226[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_232 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_235 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_240 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_240[0] @[Router_Hw.scala 165:54]
    reg _T_246 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_246 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_249 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_249 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_240[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_246 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_249 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_254 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_254[0] @[Router_Hw.scala 165:54]
    reg _T_260 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_260 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_263 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_263 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_254[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_260 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_263 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_268 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_268[0] @[Router_Hw.scala 165:54]
    reg _T_274 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_274 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_277 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_277 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_268[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_274 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_277 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<4> @[Router_Hw.scala 74:25]
    node _T_284 = bits(config_wire, 0, 0) @[Router_Hw.scala 82:28]
    node _T_286 = eq(UInt<1>("h01"), _T_284) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_288 = eq(UInt<1>("h00"), _T_284) @[Mux.scala 46:19]
    node _T_289 = mux(_T_288, decomposed_input_ports_0[0].bits, _T_287) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_289 @[Router_Hw.scala 81:84]
    node _T_290 = bits(config_wire, 0, 0) @[Router_Hw.scala 84:28]
    node _T_292 = eq(UInt<1>("h01"), _T_290) @[Mux.scala 46:19]
    node _T_293 = mux(_T_292, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_294 = eq(UInt<1>("h00"), _T_290) @[Mux.scala 46:19]
    node _T_295 = mux(_T_294, decomposed_input_ports_0[0].valid, _T_293) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_295 @[Router_Hw.scala 83:85]
    node _T_300 = bits(config_wire, 1, 1) @[Router_Hw.scala 82:28]
    node _T_302 = eq(UInt<1>("h01"), _T_300) @[Mux.scala 46:19]
    node _T_303 = mux(_T_302, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_304 = eq(UInt<1>("h00"), _T_300) @[Mux.scala 46:19]
    node _T_305 = mux(_T_304, decomposed_input_ports_0[0].bits, _T_303) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_305 @[Router_Hw.scala 81:84]
    node _T_306 = bits(config_wire, 1, 1) @[Router_Hw.scala 84:28]
    node _T_308 = eq(UInt<1>("h01"), _T_306) @[Mux.scala 46:19]
    node _T_309 = mux(_T_308, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_310 = eq(UInt<1>("h00"), _T_306) @[Mux.scala 46:19]
    node _T_311 = mux(_T_310, decomposed_input_ports_0[0].valid, _T_309) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_311 @[Router_Hw.scala 83:85]
    node _T_316 = bits(config_wire, 2, 2) @[Router_Hw.scala 82:28]
    node _T_318 = eq(UInt<1>("h01"), _T_316) @[Mux.scala 46:19]
    node _T_319 = mux(_T_318, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_320 = eq(UInt<1>("h00"), _T_316) @[Mux.scala 46:19]
    node _T_321 = mux(_T_320, decomposed_input_ports_0[0].bits, _T_319) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_321 @[Router_Hw.scala 81:84]
    node _T_322 = bits(config_wire, 2, 2) @[Router_Hw.scala 84:28]
    node _T_324 = eq(UInt<1>("h01"), _T_322) @[Mux.scala 46:19]
    node _T_325 = mux(_T_324, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_326 = eq(UInt<1>("h00"), _T_322) @[Mux.scala 46:19]
    node _T_327 = mux(_T_326, decomposed_input_ports_0[0].valid, _T_325) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_327 @[Router_Hw.scala 83:85]
    node _T_332 = bits(config_wire, 3, 3) @[Router_Hw.scala 82:28]
    node _T_334 = eq(UInt<1>("h01"), _T_332) @[Mux.scala 46:19]
    node _T_335 = mux(_T_334, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_336 = eq(UInt<1>("h00"), _T_332) @[Mux.scala 46:19]
    node _T_337 = mux(_T_336, decomposed_input_ports_0[0].bits, _T_335) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_337 @[Router_Hw.scala 81:84]
    node _T_338 = bits(config_wire, 3, 3) @[Router_Hw.scala 84:28]
    node _T_340 = eq(UInt<1>("h01"), _T_338) @[Mux.scala 46:19]
    node _T_341 = mux(_T_340, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_342 = eq(UInt<1>("h00"), _T_338) @[Mux.scala 46:19]
    node _T_343 = mux(_T_342, decomposed_input_ports_0[0].valid, _T_341) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_343 @[Router_Hw.scala 83:85]
    node _T_344 = bits(config_wire, 0, 0) @[Router_Hw.scala 90:22]
    node _T_346 = eq(_T_344, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_348 = mux(_T_346, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_349 = bits(config_wire, 1, 1) @[Router_Hw.scala 90:22]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_353 = mux(_T_351, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_354 = bits(config_wire, 2, 2) @[Router_Hw.scala 90:22]
    node _T_356 = eq(_T_354, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_358 = mux(_T_356, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_359 = bits(config_wire, 3, 3) @[Router_Hw.scala 90:22]
    node _T_361 = eq(_T_359, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_363 = mux(_T_361, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_364 = and(_T_348, _T_353) @[Router_Hw.scala 93:99]
    node _T_365 = and(_T_364, _T_358) @[Router_Hw.scala 93:99]
    node _T_366 = and(_T_365, _T_363) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_366 @[Router_Hw.scala 93:73]
    node _T_367 = bits(config_wire, 0, 0) @[Router_Hw.scala 90:22]
    node _T_369 = eq(_T_367, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_371 = mux(_T_369, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_372 = bits(config_wire, 1, 1) @[Router_Hw.scala 90:22]
    node _T_374 = eq(_T_372, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_376 = mux(_T_374, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_377 = bits(config_wire, 2, 2) @[Router_Hw.scala 90:22]
    node _T_379 = eq(_T_377, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_381 = mux(_T_379, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_382 = bits(config_wire, 3, 3) @[Router_Hw.scala 90:22]
    node _T_384 = eq(_T_382, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_386 = mux(_T_384, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_387 = and(_T_371, _T_376) @[Router_Hw.scala 93:99]
    node _T_388 = and(_T_387, _T_381) @[Router_Hw.scala 93:99]
    node _T_389 = and(_T_388, _T_386) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_389 @[Router_Hw.scala 93:73]
    wire _T_394 : UInt<4>[1] @[Router_Hw.scala 117:45]
    _T_394[0] <= UInt<4>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<4>[1], clock with : (reset => (reset, _T_394)) @[Router_Hw.scala 117:37]
    node _T_411 = bits(config_register_file[0], 3, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_411 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h015")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 3, 0) @[Router_Hw.scala 131:39]
    node _T_413 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_413 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 147:57]
    node _T_343 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_343 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_344 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_344 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_345 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_345 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_346 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_346 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_347 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_347 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    node _T_348 = bits(io.in[5].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[5].bits <= _T_348 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 155:54]
    io.in[5].ready <= decomposed_input_ports_0[5].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 147:57]
    reg _T_422 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_422[0] @[Router_Hw.scala 165:54]
    reg _T_428 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_428 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_431 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_431 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_422[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_428 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_431 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_436 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_436[0] @[Router_Hw.scala 165:54]
    reg _T_442 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_442 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_445 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_445 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_436[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_442 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_445 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_450 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_450[0] @[Router_Hw.scala 165:54]
    reg _T_456 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_456 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_459 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_459 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_450[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_456 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_459 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_464 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_464[0] @[Router_Hw.scala 165:54]
    reg _T_470 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_470 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_473 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_473 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_464[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_470 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_473 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_478 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_478[0] @[Router_Hw.scala 165:54]
    reg _T_484 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_484 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_487 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_487 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_478[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_484 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_487 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_492 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_492[0] @[Router_Hw.scala 165:54]
    reg _T_498 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_498 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_501 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_501 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_492[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_498 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_501 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_506 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[6].ready <= _T_506[0] @[Router_Hw.scala 165:54]
    reg _T_512 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_512 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 168:19]
    reg _T_515 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_515 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 170:20]
    _T_506[0] <= io.out[6].ready @[Router_Hw.scala 187:32]
    io.out[6].bits <= _T_512 @[Router_Hw.scala 189:34]
    io.out[6].valid <= _T_515 @[Router_Hw.scala 190:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_520 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[7].ready <= _T_520[0] @[Router_Hw.scala 165:54]
    reg _T_526 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_526 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 168:19]
    reg _T_529 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_529 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 170:20]
    _T_520[0] <= io.out[7].ready @[Router_Hw.scala 187:32]
    io.out[7].bits <= _T_526 @[Router_Hw.scala 189:34]
    io.out[7].valid <= _T_529 @[Router_Hw.scala 190:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<24> @[Router_Hw.scala 74:25]
    node _T_544 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_546 = eq(UInt<3>("h05"), _T_544) @[Mux.scala 46:19]
    node _T_547 = mux(_T_546, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_548 = eq(UInt<3>("h04"), _T_544) @[Mux.scala 46:19]
    node _T_549 = mux(_T_548, decomposed_input_ports_0[4].bits, _T_547) @[Mux.scala 46:16]
    node _T_550 = eq(UInt<2>("h03"), _T_544) @[Mux.scala 46:19]
    node _T_551 = mux(_T_550, decomposed_input_ports_0[3].bits, _T_549) @[Mux.scala 46:16]
    node _T_552 = eq(UInt<2>("h02"), _T_544) @[Mux.scala 46:19]
    node _T_553 = mux(_T_552, decomposed_input_ports_0[2].bits, _T_551) @[Mux.scala 46:16]
    node _T_554 = eq(UInt<1>("h01"), _T_544) @[Mux.scala 46:19]
    node _T_555 = mux(_T_554, decomposed_input_ports_0[1].bits, _T_553) @[Mux.scala 46:16]
    node _T_556 = eq(UInt<1>("h00"), _T_544) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[0].bits, _T_555) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_557 @[Router_Hw.scala 81:84]
    node _T_558 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_560 = eq(UInt<3>("h05"), _T_558) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<3>("h04"), _T_558) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[4].valid, _T_561) @[Mux.scala 46:16]
    node _T_564 = eq(UInt<2>("h03"), _T_558) @[Mux.scala 46:19]
    node _T_565 = mux(_T_564, decomposed_input_ports_0[3].valid, _T_563) @[Mux.scala 46:16]
    node _T_566 = eq(UInt<2>("h02"), _T_558) @[Mux.scala 46:19]
    node _T_567 = mux(_T_566, decomposed_input_ports_0[2].valid, _T_565) @[Mux.scala 46:16]
    node _T_568 = eq(UInt<1>("h01"), _T_558) @[Mux.scala 46:19]
    node _T_569 = mux(_T_568, decomposed_input_ports_0[1].valid, _T_567) @[Mux.scala 46:16]
    node _T_570 = eq(UInt<1>("h00"), _T_558) @[Mux.scala 46:19]
    node _T_571 = mux(_T_570, decomposed_input_ports_0[0].valid, _T_569) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_571 @[Router_Hw.scala 83:85]
    node _T_584 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_586 = eq(UInt<3>("h05"), _T_584) @[Mux.scala 46:19]
    node _T_587 = mux(_T_586, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_588 = eq(UInt<3>("h04"), _T_584) @[Mux.scala 46:19]
    node _T_589 = mux(_T_588, decomposed_input_ports_0[4].bits, _T_587) @[Mux.scala 46:16]
    node _T_590 = eq(UInt<2>("h03"), _T_584) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[3].bits, _T_589) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<2>("h02"), _T_584) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[2].bits, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<1>("h01"), _T_584) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[1].bits, _T_593) @[Mux.scala 46:16]
    node _T_596 = eq(UInt<1>("h00"), _T_584) @[Mux.scala 46:19]
    node _T_597 = mux(_T_596, decomposed_input_ports_0[0].bits, _T_595) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_597 @[Router_Hw.scala 81:84]
    node _T_598 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_600 = eq(UInt<3>("h05"), _T_598) @[Mux.scala 46:19]
    node _T_601 = mux(_T_600, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_602 = eq(UInt<3>("h04"), _T_598) @[Mux.scala 46:19]
    node _T_603 = mux(_T_602, decomposed_input_ports_0[4].valid, _T_601) @[Mux.scala 46:16]
    node _T_604 = eq(UInt<2>("h03"), _T_598) @[Mux.scala 46:19]
    node _T_605 = mux(_T_604, decomposed_input_ports_0[3].valid, _T_603) @[Mux.scala 46:16]
    node _T_606 = eq(UInt<2>("h02"), _T_598) @[Mux.scala 46:19]
    node _T_607 = mux(_T_606, decomposed_input_ports_0[2].valid, _T_605) @[Mux.scala 46:16]
    node _T_608 = eq(UInt<1>("h01"), _T_598) @[Mux.scala 46:19]
    node _T_609 = mux(_T_608, decomposed_input_ports_0[1].valid, _T_607) @[Mux.scala 46:16]
    node _T_610 = eq(UInt<1>("h00"), _T_598) @[Mux.scala 46:19]
    node _T_611 = mux(_T_610, decomposed_input_ports_0[0].valid, _T_609) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_611 @[Router_Hw.scala 83:85]
    node _T_624 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_626 = eq(UInt<3>("h05"), _T_624) @[Mux.scala 46:19]
    node _T_627 = mux(_T_626, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_628 = eq(UInt<3>("h04"), _T_624) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[4].bits, _T_627) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<2>("h03"), _T_624) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[3].bits, _T_629) @[Mux.scala 46:16]
    node _T_632 = eq(UInt<2>("h02"), _T_624) @[Mux.scala 46:19]
    node _T_633 = mux(_T_632, decomposed_input_ports_0[2].bits, _T_631) @[Mux.scala 46:16]
    node _T_634 = eq(UInt<1>("h01"), _T_624) @[Mux.scala 46:19]
    node _T_635 = mux(_T_634, decomposed_input_ports_0[1].bits, _T_633) @[Mux.scala 46:16]
    node _T_636 = eq(UInt<1>("h00"), _T_624) @[Mux.scala 46:19]
    node _T_637 = mux(_T_636, decomposed_input_ports_0[0].bits, _T_635) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_637 @[Router_Hw.scala 81:84]
    node _T_638 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_640 = eq(UInt<3>("h05"), _T_638) @[Mux.scala 46:19]
    node _T_641 = mux(_T_640, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_642 = eq(UInt<3>("h04"), _T_638) @[Mux.scala 46:19]
    node _T_643 = mux(_T_642, decomposed_input_ports_0[4].valid, _T_641) @[Mux.scala 46:16]
    node _T_644 = eq(UInt<2>("h03"), _T_638) @[Mux.scala 46:19]
    node _T_645 = mux(_T_644, decomposed_input_ports_0[3].valid, _T_643) @[Mux.scala 46:16]
    node _T_646 = eq(UInt<2>("h02"), _T_638) @[Mux.scala 46:19]
    node _T_647 = mux(_T_646, decomposed_input_ports_0[2].valid, _T_645) @[Mux.scala 46:16]
    node _T_648 = eq(UInt<1>("h01"), _T_638) @[Mux.scala 46:19]
    node _T_649 = mux(_T_648, decomposed_input_ports_0[1].valid, _T_647) @[Mux.scala 46:16]
    node _T_650 = eq(UInt<1>("h00"), _T_638) @[Mux.scala 46:19]
    node _T_651 = mux(_T_650, decomposed_input_ports_0[0].valid, _T_649) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_651 @[Router_Hw.scala 83:85]
    node _T_664 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_666 = eq(UInt<3>("h05"), _T_664) @[Mux.scala 46:19]
    node _T_667 = mux(_T_666, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_668 = eq(UInt<3>("h04"), _T_664) @[Mux.scala 46:19]
    node _T_669 = mux(_T_668, decomposed_input_ports_0[4].bits, _T_667) @[Mux.scala 46:16]
    node _T_670 = eq(UInt<2>("h03"), _T_664) @[Mux.scala 46:19]
    node _T_671 = mux(_T_670, decomposed_input_ports_0[3].bits, _T_669) @[Mux.scala 46:16]
    node _T_672 = eq(UInt<2>("h02"), _T_664) @[Mux.scala 46:19]
    node _T_673 = mux(_T_672, decomposed_input_ports_0[2].bits, _T_671) @[Mux.scala 46:16]
    node _T_674 = eq(UInt<1>("h01"), _T_664) @[Mux.scala 46:19]
    node _T_675 = mux(_T_674, decomposed_input_ports_0[1].bits, _T_673) @[Mux.scala 46:16]
    node _T_676 = eq(UInt<1>("h00"), _T_664) @[Mux.scala 46:19]
    node _T_677 = mux(_T_676, decomposed_input_ports_0[0].bits, _T_675) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_677 @[Router_Hw.scala 81:84]
    node _T_678 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_680 = eq(UInt<3>("h05"), _T_678) @[Mux.scala 46:19]
    node _T_681 = mux(_T_680, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_682 = eq(UInt<3>("h04"), _T_678) @[Mux.scala 46:19]
    node _T_683 = mux(_T_682, decomposed_input_ports_0[4].valid, _T_681) @[Mux.scala 46:16]
    node _T_684 = eq(UInt<2>("h03"), _T_678) @[Mux.scala 46:19]
    node _T_685 = mux(_T_684, decomposed_input_ports_0[3].valid, _T_683) @[Mux.scala 46:16]
    node _T_686 = eq(UInt<2>("h02"), _T_678) @[Mux.scala 46:19]
    node _T_687 = mux(_T_686, decomposed_input_ports_0[2].valid, _T_685) @[Mux.scala 46:16]
    node _T_688 = eq(UInt<1>("h01"), _T_678) @[Mux.scala 46:19]
    node _T_689 = mux(_T_688, decomposed_input_ports_0[1].valid, _T_687) @[Mux.scala 46:16]
    node _T_690 = eq(UInt<1>("h00"), _T_678) @[Mux.scala 46:19]
    node _T_691 = mux(_T_690, decomposed_input_ports_0[0].valid, _T_689) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_691 @[Router_Hw.scala 83:85]
    node _T_704 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_706 = eq(UInt<3>("h05"), _T_704) @[Mux.scala 46:19]
    node _T_707 = mux(_T_706, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_708 = eq(UInt<3>("h04"), _T_704) @[Mux.scala 46:19]
    node _T_709 = mux(_T_708, decomposed_input_ports_0[4].bits, _T_707) @[Mux.scala 46:16]
    node _T_710 = eq(UInt<2>("h03"), _T_704) @[Mux.scala 46:19]
    node _T_711 = mux(_T_710, decomposed_input_ports_0[3].bits, _T_709) @[Mux.scala 46:16]
    node _T_712 = eq(UInt<2>("h02"), _T_704) @[Mux.scala 46:19]
    node _T_713 = mux(_T_712, decomposed_input_ports_0[2].bits, _T_711) @[Mux.scala 46:16]
    node _T_714 = eq(UInt<1>("h01"), _T_704) @[Mux.scala 46:19]
    node _T_715 = mux(_T_714, decomposed_input_ports_0[1].bits, _T_713) @[Mux.scala 46:16]
    node _T_716 = eq(UInt<1>("h00"), _T_704) @[Mux.scala 46:19]
    node _T_717 = mux(_T_716, decomposed_input_ports_0[0].bits, _T_715) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_717 @[Router_Hw.scala 81:84]
    node _T_718 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_720 = eq(UInt<3>("h05"), _T_718) @[Mux.scala 46:19]
    node _T_721 = mux(_T_720, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_722 = eq(UInt<3>("h04"), _T_718) @[Mux.scala 46:19]
    node _T_723 = mux(_T_722, decomposed_input_ports_0[4].valid, _T_721) @[Mux.scala 46:16]
    node _T_724 = eq(UInt<2>("h03"), _T_718) @[Mux.scala 46:19]
    node _T_725 = mux(_T_724, decomposed_input_ports_0[3].valid, _T_723) @[Mux.scala 46:16]
    node _T_726 = eq(UInt<2>("h02"), _T_718) @[Mux.scala 46:19]
    node _T_727 = mux(_T_726, decomposed_input_ports_0[2].valid, _T_725) @[Mux.scala 46:16]
    node _T_728 = eq(UInt<1>("h01"), _T_718) @[Mux.scala 46:19]
    node _T_729 = mux(_T_728, decomposed_input_ports_0[1].valid, _T_727) @[Mux.scala 46:16]
    node _T_730 = eq(UInt<1>("h00"), _T_718) @[Mux.scala 46:19]
    node _T_731 = mux(_T_730, decomposed_input_ports_0[0].valid, _T_729) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_731 @[Router_Hw.scala 83:85]
    node _T_744 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_746 = eq(UInt<3>("h05"), _T_744) @[Mux.scala 46:19]
    node _T_747 = mux(_T_746, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_748 = eq(UInt<3>("h04"), _T_744) @[Mux.scala 46:19]
    node _T_749 = mux(_T_748, decomposed_input_ports_0[4].bits, _T_747) @[Mux.scala 46:16]
    node _T_750 = eq(UInt<2>("h03"), _T_744) @[Mux.scala 46:19]
    node _T_751 = mux(_T_750, decomposed_input_ports_0[3].bits, _T_749) @[Mux.scala 46:16]
    node _T_752 = eq(UInt<2>("h02"), _T_744) @[Mux.scala 46:19]
    node _T_753 = mux(_T_752, decomposed_input_ports_0[2].bits, _T_751) @[Mux.scala 46:16]
    node _T_754 = eq(UInt<1>("h01"), _T_744) @[Mux.scala 46:19]
    node _T_755 = mux(_T_754, decomposed_input_ports_0[1].bits, _T_753) @[Mux.scala 46:16]
    node _T_756 = eq(UInt<1>("h00"), _T_744) @[Mux.scala 46:19]
    node _T_757 = mux(_T_756, decomposed_input_ports_0[0].bits, _T_755) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_757 @[Router_Hw.scala 81:84]
    node _T_758 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_760 = eq(UInt<3>("h05"), _T_758) @[Mux.scala 46:19]
    node _T_761 = mux(_T_760, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_762 = eq(UInt<3>("h04"), _T_758) @[Mux.scala 46:19]
    node _T_763 = mux(_T_762, decomposed_input_ports_0[4].valid, _T_761) @[Mux.scala 46:16]
    node _T_764 = eq(UInt<2>("h03"), _T_758) @[Mux.scala 46:19]
    node _T_765 = mux(_T_764, decomposed_input_ports_0[3].valid, _T_763) @[Mux.scala 46:16]
    node _T_766 = eq(UInt<2>("h02"), _T_758) @[Mux.scala 46:19]
    node _T_767 = mux(_T_766, decomposed_input_ports_0[2].valid, _T_765) @[Mux.scala 46:16]
    node _T_768 = eq(UInt<1>("h01"), _T_758) @[Mux.scala 46:19]
    node _T_769 = mux(_T_768, decomposed_input_ports_0[1].valid, _T_767) @[Mux.scala 46:16]
    node _T_770 = eq(UInt<1>("h00"), _T_758) @[Mux.scala 46:19]
    node _T_771 = mux(_T_770, decomposed_input_ports_0[0].valid, _T_769) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_771 @[Router_Hw.scala 83:85]
    node _T_784 = bits(config_wire, 20, 18) @[Router_Hw.scala 82:28]
    node _T_786 = eq(UInt<3>("h05"), _T_784) @[Mux.scala 46:19]
    node _T_787 = mux(_T_786, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_788 = eq(UInt<3>("h04"), _T_784) @[Mux.scala 46:19]
    node _T_789 = mux(_T_788, decomposed_input_ports_0[4].bits, _T_787) @[Mux.scala 46:16]
    node _T_790 = eq(UInt<2>("h03"), _T_784) @[Mux.scala 46:19]
    node _T_791 = mux(_T_790, decomposed_input_ports_0[3].bits, _T_789) @[Mux.scala 46:16]
    node _T_792 = eq(UInt<2>("h02"), _T_784) @[Mux.scala 46:19]
    node _T_793 = mux(_T_792, decomposed_input_ports_0[2].bits, _T_791) @[Mux.scala 46:16]
    node _T_794 = eq(UInt<1>("h01"), _T_784) @[Mux.scala 46:19]
    node _T_795 = mux(_T_794, decomposed_input_ports_0[1].bits, _T_793) @[Mux.scala 46:16]
    node _T_796 = eq(UInt<1>("h00"), _T_784) @[Mux.scala 46:19]
    node _T_797 = mux(_T_796, decomposed_input_ports_0[0].bits, _T_795) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].bits <= _T_797 @[Router_Hw.scala 81:84]
    node _T_798 = bits(config_wire, 20, 18) @[Router_Hw.scala 84:28]
    node _T_800 = eq(UInt<3>("h05"), _T_798) @[Mux.scala 46:19]
    node _T_801 = mux(_T_800, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_802 = eq(UInt<3>("h04"), _T_798) @[Mux.scala 46:19]
    node _T_803 = mux(_T_802, decomposed_input_ports_0[4].valid, _T_801) @[Mux.scala 46:16]
    node _T_804 = eq(UInt<2>("h03"), _T_798) @[Mux.scala 46:19]
    node _T_805 = mux(_T_804, decomposed_input_ports_0[3].valid, _T_803) @[Mux.scala 46:16]
    node _T_806 = eq(UInt<2>("h02"), _T_798) @[Mux.scala 46:19]
    node _T_807 = mux(_T_806, decomposed_input_ports_0[2].valid, _T_805) @[Mux.scala 46:16]
    node _T_808 = eq(UInt<1>("h01"), _T_798) @[Mux.scala 46:19]
    node _T_809 = mux(_T_808, decomposed_input_ports_0[1].valid, _T_807) @[Mux.scala 46:16]
    node _T_810 = eq(UInt<1>("h00"), _T_798) @[Mux.scala 46:19]
    node _T_811 = mux(_T_810, decomposed_input_ports_0[0].valid, _T_809) @[Mux.scala 46:16]
    decomposed_output_ports_0[6].valid <= _T_811 @[Router_Hw.scala 83:85]
    node _T_824 = bits(config_wire, 23, 21) @[Router_Hw.scala 82:28]
    node _T_826 = eq(UInt<3>("h05"), _T_824) @[Mux.scala 46:19]
    node _T_827 = mux(_T_826, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_828 = eq(UInt<3>("h04"), _T_824) @[Mux.scala 46:19]
    node _T_829 = mux(_T_828, decomposed_input_ports_0[4].bits, _T_827) @[Mux.scala 46:16]
    node _T_830 = eq(UInt<2>("h03"), _T_824) @[Mux.scala 46:19]
    node _T_831 = mux(_T_830, decomposed_input_ports_0[3].bits, _T_829) @[Mux.scala 46:16]
    node _T_832 = eq(UInt<2>("h02"), _T_824) @[Mux.scala 46:19]
    node _T_833 = mux(_T_832, decomposed_input_ports_0[2].bits, _T_831) @[Mux.scala 46:16]
    node _T_834 = eq(UInt<1>("h01"), _T_824) @[Mux.scala 46:19]
    node _T_835 = mux(_T_834, decomposed_input_ports_0[1].bits, _T_833) @[Mux.scala 46:16]
    node _T_836 = eq(UInt<1>("h00"), _T_824) @[Mux.scala 46:19]
    node _T_837 = mux(_T_836, decomposed_input_ports_0[0].bits, _T_835) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].bits <= _T_837 @[Router_Hw.scala 81:84]
    node _T_838 = bits(config_wire, 23, 21) @[Router_Hw.scala 84:28]
    node _T_840 = eq(UInt<3>("h05"), _T_838) @[Mux.scala 46:19]
    node _T_841 = mux(_T_840, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_842 = eq(UInt<3>("h04"), _T_838) @[Mux.scala 46:19]
    node _T_843 = mux(_T_842, decomposed_input_ports_0[4].valid, _T_841) @[Mux.scala 46:16]
    node _T_844 = eq(UInt<2>("h03"), _T_838) @[Mux.scala 46:19]
    node _T_845 = mux(_T_844, decomposed_input_ports_0[3].valid, _T_843) @[Mux.scala 46:16]
    node _T_846 = eq(UInt<2>("h02"), _T_838) @[Mux.scala 46:19]
    node _T_847 = mux(_T_846, decomposed_input_ports_0[2].valid, _T_845) @[Mux.scala 46:16]
    node _T_848 = eq(UInt<1>("h01"), _T_838) @[Mux.scala 46:19]
    node _T_849 = mux(_T_848, decomposed_input_ports_0[1].valid, _T_847) @[Mux.scala 46:16]
    node _T_850 = eq(UInt<1>("h00"), _T_838) @[Mux.scala 46:19]
    node _T_851 = mux(_T_850, decomposed_input_ports_0[0].valid, _T_849) @[Mux.scala 46:16]
    decomposed_output_ports_0[7].valid <= _T_851 @[Router_Hw.scala 83:85]
    node _T_852 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_854 = eq(_T_852, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_856 = mux(_T_854, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_857 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_859 = eq(_T_857, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_861 = mux(_T_859, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_862 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_864 = eq(_T_862, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_866 = mux(_T_864, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_867 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_869 = eq(_T_867, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_871 = mux(_T_869, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_872 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_874 = eq(_T_872, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_876 = mux(_T_874, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_877 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_879 = eq(_T_877, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_881 = mux(_T_879, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_882 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_884 = eq(_T_882, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_886 = mux(_T_884, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_887 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_889 = eq(_T_887, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_891 = mux(_T_889, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_892 = and(_T_856, _T_861) @[Router_Hw.scala 93:99]
    node _T_893 = and(_T_892, _T_866) @[Router_Hw.scala 93:99]
    node _T_894 = and(_T_893, _T_871) @[Router_Hw.scala 93:99]
    node _T_895 = and(_T_894, _T_876) @[Router_Hw.scala 93:99]
    node _T_896 = and(_T_895, _T_881) @[Router_Hw.scala 93:99]
    node _T_897 = and(_T_896, _T_886) @[Router_Hw.scala 93:99]
    node _T_898 = and(_T_897, _T_891) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_898 @[Router_Hw.scala 93:73]
    node _T_899 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_901 = eq(_T_899, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_903 = mux(_T_901, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_904 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_906 = eq(_T_904, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_908 = mux(_T_906, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_909 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_911 = eq(_T_909, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_913 = mux(_T_911, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_914 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_916 = eq(_T_914, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_918 = mux(_T_916, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_919 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_921 = eq(_T_919, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_923 = mux(_T_921, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_924 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_926 = eq(_T_924, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_928 = mux(_T_926, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_929 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_931 = eq(_T_929, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_933 = mux(_T_931, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_934 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_936 = eq(_T_934, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_938 = mux(_T_936, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_939 = and(_T_903, _T_908) @[Router_Hw.scala 93:99]
    node _T_940 = and(_T_939, _T_913) @[Router_Hw.scala 93:99]
    node _T_941 = and(_T_940, _T_918) @[Router_Hw.scala 93:99]
    node _T_942 = and(_T_941, _T_923) @[Router_Hw.scala 93:99]
    node _T_943 = and(_T_942, _T_928) @[Router_Hw.scala 93:99]
    node _T_944 = and(_T_943, _T_933) @[Router_Hw.scala 93:99]
    node _T_945 = and(_T_944, _T_938) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_945 @[Router_Hw.scala 93:73]
    node _T_946 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_948 = eq(_T_946, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_950 = mux(_T_948, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_951 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_953 = eq(_T_951, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_955 = mux(_T_953, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_956 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_958 = eq(_T_956, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_960 = mux(_T_958, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_961 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_963 = eq(_T_961, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_965 = mux(_T_963, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_966 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_968 = eq(_T_966, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_970 = mux(_T_968, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_971 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_973 = eq(_T_971, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_975 = mux(_T_973, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_976 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_978 = eq(_T_976, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_980 = mux(_T_978, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_981 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_983 = eq(_T_981, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_985 = mux(_T_983, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_986 = and(_T_950, _T_955) @[Router_Hw.scala 93:99]
    node _T_987 = and(_T_986, _T_960) @[Router_Hw.scala 93:99]
    node _T_988 = and(_T_987, _T_965) @[Router_Hw.scala 93:99]
    node _T_989 = and(_T_988, _T_970) @[Router_Hw.scala 93:99]
    node _T_990 = and(_T_989, _T_975) @[Router_Hw.scala 93:99]
    node _T_991 = and(_T_990, _T_980) @[Router_Hw.scala 93:99]
    node _T_992 = and(_T_991, _T_985) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_992 @[Router_Hw.scala 93:73]
    node _T_993 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_995 = eq(_T_993, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_997 = mux(_T_995, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_998 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1000 = eq(_T_998, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1002 = mux(_T_1000, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1003 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1005 = eq(_T_1003, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1007 = mux(_T_1005, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1008 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1010 = eq(_T_1008, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1012 = mux(_T_1010, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1013 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1015 = eq(_T_1013, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1017 = mux(_T_1015, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1018 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1020 = eq(_T_1018, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1022 = mux(_T_1020, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1023 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1025 = eq(_T_1023, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1027 = mux(_T_1025, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1028 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1030 = eq(_T_1028, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_1032 = mux(_T_1030, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1033 = and(_T_997, _T_1002) @[Router_Hw.scala 93:99]
    node _T_1034 = and(_T_1033, _T_1007) @[Router_Hw.scala 93:99]
    node _T_1035 = and(_T_1034, _T_1012) @[Router_Hw.scala 93:99]
    node _T_1036 = and(_T_1035, _T_1017) @[Router_Hw.scala 93:99]
    node _T_1037 = and(_T_1036, _T_1022) @[Router_Hw.scala 93:99]
    node _T_1038 = and(_T_1037, _T_1027) @[Router_Hw.scala 93:99]
    node _T_1039 = and(_T_1038, _T_1032) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_1039 @[Router_Hw.scala 93:73]
    node _T_1040 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1042 = eq(_T_1040, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1044 = mux(_T_1042, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1045 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1047 = eq(_T_1045, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1049 = mux(_T_1047, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1050 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1052 = eq(_T_1050, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1054 = mux(_T_1052, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1055 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1057 = eq(_T_1055, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1059 = mux(_T_1057, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1060 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1062 = eq(_T_1060, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1064 = mux(_T_1062, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1065 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1067 = eq(_T_1065, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1069 = mux(_T_1067, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1070 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1072 = eq(_T_1070, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1074 = mux(_T_1072, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1075 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1077 = eq(_T_1075, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_1079 = mux(_T_1077, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1080 = and(_T_1044, _T_1049) @[Router_Hw.scala 93:99]
    node _T_1081 = and(_T_1080, _T_1054) @[Router_Hw.scala 93:99]
    node _T_1082 = and(_T_1081, _T_1059) @[Router_Hw.scala 93:99]
    node _T_1083 = and(_T_1082, _T_1064) @[Router_Hw.scala 93:99]
    node _T_1084 = and(_T_1083, _T_1069) @[Router_Hw.scala 93:99]
    node _T_1085 = and(_T_1084, _T_1074) @[Router_Hw.scala 93:99]
    node _T_1086 = and(_T_1085, _T_1079) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_1086 @[Router_Hw.scala 93:73]
    node _T_1087 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_1089 = eq(_T_1087, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1091 = mux(_T_1089, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1092 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_1094 = eq(_T_1092, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1096 = mux(_T_1094, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1097 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_1099 = eq(_T_1097, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1101 = mux(_T_1099, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1102 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_1104 = eq(_T_1102, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1106 = mux(_T_1104, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1107 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_1109 = eq(_T_1107, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1111 = mux(_T_1109, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1112 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_1114 = eq(_T_1112, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1116 = mux(_T_1114, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1117 = bits(config_wire, 20, 18) @[Router_Hw.scala 90:22]
    node _T_1119 = eq(_T_1117, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1121 = mux(_T_1119, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1122 = bits(config_wire, 23, 21) @[Router_Hw.scala 90:22]
    node _T_1124 = eq(_T_1122, UInt<3>("h05")) @[Router_Hw.scala 90:53]
    node _T_1126 = mux(_T_1124, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_1127 = and(_T_1091, _T_1096) @[Router_Hw.scala 93:99]
    node _T_1128 = and(_T_1127, _T_1101) @[Router_Hw.scala 93:99]
    node _T_1129 = and(_T_1128, _T_1106) @[Router_Hw.scala 93:99]
    node _T_1130 = and(_T_1129, _T_1111) @[Router_Hw.scala 93:99]
    node _T_1131 = and(_T_1130, _T_1116) @[Router_Hw.scala 93:99]
    node _T_1132 = and(_T_1131, _T_1121) @[Router_Hw.scala 93:99]
    node _T_1133 = and(_T_1132, _T_1126) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[5].ready <= _T_1133 @[Router_Hw.scala 93:73]
    wire _T_1138 : UInt<24>[1] @[Router_Hw.scala 117:45]
    _T_1138[0] <= UInt<24>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_1138)) @[Router_Hw.scala 117:37]
    node _T_1155 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_1155 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0f")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 23, 0) @[Router_Hw.scala 131:39]
    node _T_1157 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_1157 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    node _T_294 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_294 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_295 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_295 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_296 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_296 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_297 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_297 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_298 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_298 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 147:57]
    reg _T_358 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_358[0] @[Router_Hw.scala 165:54]
    reg _T_364 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_364 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_367 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_367 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_358[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_364 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_367 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_372 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_372[0] @[Router_Hw.scala 165:54]
    reg _T_378 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_378 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_381 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_381 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_372[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_378 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_381 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_386 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_386[0] @[Router_Hw.scala 165:54]
    reg _T_392 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_392 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_395 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_395 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_386[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_392 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_395 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_400 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_400[0] @[Router_Hw.scala 165:54]
    reg _T_406 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_406 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_409 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_409 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_400[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_406 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_409 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_414 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_414[0] @[Router_Hw.scala 165:54]
    reg _T_420 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_420 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_423 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_423 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_414[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_420 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_423 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_428 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_428[0] @[Router_Hw.scala 165:54]
    reg _T_434 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_434 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_437 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_437 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_428[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_434 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_437 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<18> @[Router_Hw.scala 74:25]
    node _T_450 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_452 = eq(UInt<3>("h04"), _T_450) @[Mux.scala 46:19]
    node _T_453 = mux(_T_452, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_454 = eq(UInt<2>("h03"), _T_450) @[Mux.scala 46:19]
    node _T_455 = mux(_T_454, decomposed_input_ports_0[3].bits, _T_453) @[Mux.scala 46:16]
    node _T_456 = eq(UInt<2>("h02"), _T_450) @[Mux.scala 46:19]
    node _T_457 = mux(_T_456, decomposed_input_ports_0[2].bits, _T_455) @[Mux.scala 46:16]
    node _T_458 = eq(UInt<1>("h01"), _T_450) @[Mux.scala 46:19]
    node _T_459 = mux(_T_458, decomposed_input_ports_0[1].bits, _T_457) @[Mux.scala 46:16]
    node _T_460 = eq(UInt<1>("h00"), _T_450) @[Mux.scala 46:19]
    node _T_461 = mux(_T_460, decomposed_input_ports_0[0].bits, _T_459) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_461 @[Router_Hw.scala 81:84]
    node _T_462 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_464 = eq(UInt<3>("h04"), _T_462) @[Mux.scala 46:19]
    node _T_465 = mux(_T_464, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_466 = eq(UInt<2>("h03"), _T_462) @[Mux.scala 46:19]
    node _T_467 = mux(_T_466, decomposed_input_ports_0[3].valid, _T_465) @[Mux.scala 46:16]
    node _T_468 = eq(UInt<2>("h02"), _T_462) @[Mux.scala 46:19]
    node _T_469 = mux(_T_468, decomposed_input_ports_0[2].valid, _T_467) @[Mux.scala 46:16]
    node _T_470 = eq(UInt<1>("h01"), _T_462) @[Mux.scala 46:19]
    node _T_471 = mux(_T_470, decomposed_input_ports_0[1].valid, _T_469) @[Mux.scala 46:16]
    node _T_472 = eq(UInt<1>("h00"), _T_462) @[Mux.scala 46:19]
    node _T_473 = mux(_T_472, decomposed_input_ports_0[0].valid, _T_471) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_473 @[Router_Hw.scala 83:85]
    node _T_484 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_486 = eq(UInt<3>("h04"), _T_484) @[Mux.scala 46:19]
    node _T_487 = mux(_T_486, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_488 = eq(UInt<2>("h03"), _T_484) @[Mux.scala 46:19]
    node _T_489 = mux(_T_488, decomposed_input_ports_0[3].bits, _T_487) @[Mux.scala 46:16]
    node _T_490 = eq(UInt<2>("h02"), _T_484) @[Mux.scala 46:19]
    node _T_491 = mux(_T_490, decomposed_input_ports_0[2].bits, _T_489) @[Mux.scala 46:16]
    node _T_492 = eq(UInt<1>("h01"), _T_484) @[Mux.scala 46:19]
    node _T_493 = mux(_T_492, decomposed_input_ports_0[1].bits, _T_491) @[Mux.scala 46:16]
    node _T_494 = eq(UInt<1>("h00"), _T_484) @[Mux.scala 46:19]
    node _T_495 = mux(_T_494, decomposed_input_ports_0[0].bits, _T_493) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_495 @[Router_Hw.scala 81:84]
    node _T_496 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_498 = eq(UInt<3>("h04"), _T_496) @[Mux.scala 46:19]
    node _T_499 = mux(_T_498, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_500 = eq(UInt<2>("h03"), _T_496) @[Mux.scala 46:19]
    node _T_501 = mux(_T_500, decomposed_input_ports_0[3].valid, _T_499) @[Mux.scala 46:16]
    node _T_502 = eq(UInt<2>("h02"), _T_496) @[Mux.scala 46:19]
    node _T_503 = mux(_T_502, decomposed_input_ports_0[2].valid, _T_501) @[Mux.scala 46:16]
    node _T_504 = eq(UInt<1>("h01"), _T_496) @[Mux.scala 46:19]
    node _T_505 = mux(_T_504, decomposed_input_ports_0[1].valid, _T_503) @[Mux.scala 46:16]
    node _T_506 = eq(UInt<1>("h00"), _T_496) @[Mux.scala 46:19]
    node _T_507 = mux(_T_506, decomposed_input_ports_0[0].valid, _T_505) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_507 @[Router_Hw.scala 83:85]
    node _T_518 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_520 = eq(UInt<3>("h04"), _T_518) @[Mux.scala 46:19]
    node _T_521 = mux(_T_520, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_522 = eq(UInt<2>("h03"), _T_518) @[Mux.scala 46:19]
    node _T_523 = mux(_T_522, decomposed_input_ports_0[3].bits, _T_521) @[Mux.scala 46:16]
    node _T_524 = eq(UInt<2>("h02"), _T_518) @[Mux.scala 46:19]
    node _T_525 = mux(_T_524, decomposed_input_ports_0[2].bits, _T_523) @[Mux.scala 46:16]
    node _T_526 = eq(UInt<1>("h01"), _T_518) @[Mux.scala 46:19]
    node _T_527 = mux(_T_526, decomposed_input_ports_0[1].bits, _T_525) @[Mux.scala 46:16]
    node _T_528 = eq(UInt<1>("h00"), _T_518) @[Mux.scala 46:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[0].bits, _T_527) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_529 @[Router_Hw.scala 81:84]
    node _T_530 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_532 = eq(UInt<3>("h04"), _T_530) @[Mux.scala 46:19]
    node _T_533 = mux(_T_532, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_534 = eq(UInt<2>("h03"), _T_530) @[Mux.scala 46:19]
    node _T_535 = mux(_T_534, decomposed_input_ports_0[3].valid, _T_533) @[Mux.scala 46:16]
    node _T_536 = eq(UInt<2>("h02"), _T_530) @[Mux.scala 46:19]
    node _T_537 = mux(_T_536, decomposed_input_ports_0[2].valid, _T_535) @[Mux.scala 46:16]
    node _T_538 = eq(UInt<1>("h01"), _T_530) @[Mux.scala 46:19]
    node _T_539 = mux(_T_538, decomposed_input_ports_0[1].valid, _T_537) @[Mux.scala 46:16]
    node _T_540 = eq(UInt<1>("h00"), _T_530) @[Mux.scala 46:19]
    node _T_541 = mux(_T_540, decomposed_input_ports_0[0].valid, _T_539) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_541 @[Router_Hw.scala 83:85]
    node _T_552 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_554 = eq(UInt<3>("h04"), _T_552) @[Mux.scala 46:19]
    node _T_555 = mux(_T_554, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_556 = eq(UInt<2>("h03"), _T_552) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[3].bits, _T_555) @[Mux.scala 46:16]
    node _T_558 = eq(UInt<2>("h02"), _T_552) @[Mux.scala 46:19]
    node _T_559 = mux(_T_558, decomposed_input_ports_0[2].bits, _T_557) @[Mux.scala 46:16]
    node _T_560 = eq(UInt<1>("h01"), _T_552) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[1].bits, _T_559) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<1>("h00"), _T_552) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[0].bits, _T_561) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_563 @[Router_Hw.scala 81:84]
    node _T_564 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_566 = eq(UInt<3>("h04"), _T_564) @[Mux.scala 46:19]
    node _T_567 = mux(_T_566, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_568 = eq(UInt<2>("h03"), _T_564) @[Mux.scala 46:19]
    node _T_569 = mux(_T_568, decomposed_input_ports_0[3].valid, _T_567) @[Mux.scala 46:16]
    node _T_570 = eq(UInt<2>("h02"), _T_564) @[Mux.scala 46:19]
    node _T_571 = mux(_T_570, decomposed_input_ports_0[2].valid, _T_569) @[Mux.scala 46:16]
    node _T_572 = eq(UInt<1>("h01"), _T_564) @[Mux.scala 46:19]
    node _T_573 = mux(_T_572, decomposed_input_ports_0[1].valid, _T_571) @[Mux.scala 46:16]
    node _T_574 = eq(UInt<1>("h00"), _T_564) @[Mux.scala 46:19]
    node _T_575 = mux(_T_574, decomposed_input_ports_0[0].valid, _T_573) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_575 @[Router_Hw.scala 83:85]
    node _T_586 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_588 = eq(UInt<3>("h04"), _T_586) @[Mux.scala 46:19]
    node _T_589 = mux(_T_588, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_590 = eq(UInt<2>("h03"), _T_586) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[3].bits, _T_589) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<2>("h02"), _T_586) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[2].bits, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<1>("h01"), _T_586) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[1].bits, _T_593) @[Mux.scala 46:16]
    node _T_596 = eq(UInt<1>("h00"), _T_586) @[Mux.scala 46:19]
    node _T_597 = mux(_T_596, decomposed_input_ports_0[0].bits, _T_595) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_597 @[Router_Hw.scala 81:84]
    node _T_598 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_600 = eq(UInt<3>("h04"), _T_598) @[Mux.scala 46:19]
    node _T_601 = mux(_T_600, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_602 = eq(UInt<2>("h03"), _T_598) @[Mux.scala 46:19]
    node _T_603 = mux(_T_602, decomposed_input_ports_0[3].valid, _T_601) @[Mux.scala 46:16]
    node _T_604 = eq(UInt<2>("h02"), _T_598) @[Mux.scala 46:19]
    node _T_605 = mux(_T_604, decomposed_input_ports_0[2].valid, _T_603) @[Mux.scala 46:16]
    node _T_606 = eq(UInt<1>("h01"), _T_598) @[Mux.scala 46:19]
    node _T_607 = mux(_T_606, decomposed_input_ports_0[1].valid, _T_605) @[Mux.scala 46:16]
    node _T_608 = eq(UInt<1>("h00"), _T_598) @[Mux.scala 46:19]
    node _T_609 = mux(_T_608, decomposed_input_ports_0[0].valid, _T_607) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_609 @[Router_Hw.scala 83:85]
    node _T_620 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_622 = eq(UInt<3>("h04"), _T_620) @[Mux.scala 46:19]
    node _T_623 = mux(_T_622, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_624 = eq(UInt<2>("h03"), _T_620) @[Mux.scala 46:19]
    node _T_625 = mux(_T_624, decomposed_input_ports_0[3].bits, _T_623) @[Mux.scala 46:16]
    node _T_626 = eq(UInt<2>("h02"), _T_620) @[Mux.scala 46:19]
    node _T_627 = mux(_T_626, decomposed_input_ports_0[2].bits, _T_625) @[Mux.scala 46:16]
    node _T_628 = eq(UInt<1>("h01"), _T_620) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[1].bits, _T_627) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<1>("h00"), _T_620) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[0].bits, _T_629) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_631 @[Router_Hw.scala 81:84]
    node _T_632 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_634 = eq(UInt<3>("h04"), _T_632) @[Mux.scala 46:19]
    node _T_635 = mux(_T_634, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_636 = eq(UInt<2>("h03"), _T_632) @[Mux.scala 46:19]
    node _T_637 = mux(_T_636, decomposed_input_ports_0[3].valid, _T_635) @[Mux.scala 46:16]
    node _T_638 = eq(UInt<2>("h02"), _T_632) @[Mux.scala 46:19]
    node _T_639 = mux(_T_638, decomposed_input_ports_0[2].valid, _T_637) @[Mux.scala 46:16]
    node _T_640 = eq(UInt<1>("h01"), _T_632) @[Mux.scala 46:19]
    node _T_641 = mux(_T_640, decomposed_input_ports_0[1].valid, _T_639) @[Mux.scala 46:16]
    node _T_642 = eq(UInt<1>("h00"), _T_632) @[Mux.scala 46:19]
    node _T_643 = mux(_T_642, decomposed_input_ports_0[0].valid, _T_641) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_643 @[Router_Hw.scala 83:85]
    node _T_644 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_646 = eq(_T_644, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_648 = mux(_T_646, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_649 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_651 = eq(_T_649, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_653 = mux(_T_651, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_654 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_656 = eq(_T_654, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_658 = mux(_T_656, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_659 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_661 = eq(_T_659, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_663 = mux(_T_661, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_664 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_666 = eq(_T_664, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_668 = mux(_T_666, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_669 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_671 = eq(_T_669, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_673 = mux(_T_671, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_674 = and(_T_648, _T_653) @[Router_Hw.scala 93:99]
    node _T_675 = and(_T_674, _T_658) @[Router_Hw.scala 93:99]
    node _T_676 = and(_T_675, _T_663) @[Router_Hw.scala 93:99]
    node _T_677 = and(_T_676, _T_668) @[Router_Hw.scala 93:99]
    node _T_678 = and(_T_677, _T_673) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_678 @[Router_Hw.scala 93:73]
    node _T_679 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_681 = eq(_T_679, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_683 = mux(_T_681, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_684 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_686 = eq(_T_684, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_688 = mux(_T_686, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_689 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_691 = eq(_T_689, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_693 = mux(_T_691, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_694 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_696 = eq(_T_694, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_698 = mux(_T_696, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_699 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_701 = eq(_T_699, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_703 = mux(_T_701, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_704 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_706 = eq(_T_704, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_708 = mux(_T_706, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_709 = and(_T_683, _T_688) @[Router_Hw.scala 93:99]
    node _T_710 = and(_T_709, _T_693) @[Router_Hw.scala 93:99]
    node _T_711 = and(_T_710, _T_698) @[Router_Hw.scala 93:99]
    node _T_712 = and(_T_711, _T_703) @[Router_Hw.scala 93:99]
    node _T_713 = and(_T_712, _T_708) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_713 @[Router_Hw.scala 93:73]
    node _T_714 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_716 = eq(_T_714, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_718 = mux(_T_716, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_719 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_721 = eq(_T_719, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_723 = mux(_T_721, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_724 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_726 = eq(_T_724, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_728 = mux(_T_726, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_729 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_731 = eq(_T_729, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_733 = mux(_T_731, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_734 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_736 = eq(_T_734, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_738 = mux(_T_736, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_739 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_741 = eq(_T_739, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_743 = mux(_T_741, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_744 = and(_T_718, _T_723) @[Router_Hw.scala 93:99]
    node _T_745 = and(_T_744, _T_728) @[Router_Hw.scala 93:99]
    node _T_746 = and(_T_745, _T_733) @[Router_Hw.scala 93:99]
    node _T_747 = and(_T_746, _T_738) @[Router_Hw.scala 93:99]
    node _T_748 = and(_T_747, _T_743) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_748 @[Router_Hw.scala 93:73]
    node _T_749 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_751 = eq(_T_749, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_753 = mux(_T_751, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_754 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_756 = eq(_T_754, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_758 = mux(_T_756, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_759 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_761 = eq(_T_759, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_763 = mux(_T_761, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_764 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_766 = eq(_T_764, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_768 = mux(_T_766, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_769 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_771 = eq(_T_769, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_773 = mux(_T_771, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_774 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_776 = eq(_T_774, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_778 = mux(_T_776, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_779 = and(_T_753, _T_758) @[Router_Hw.scala 93:99]
    node _T_780 = and(_T_779, _T_763) @[Router_Hw.scala 93:99]
    node _T_781 = and(_T_780, _T_768) @[Router_Hw.scala 93:99]
    node _T_782 = and(_T_781, _T_773) @[Router_Hw.scala 93:99]
    node _T_783 = and(_T_782, _T_778) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_783 @[Router_Hw.scala 93:73]
    node _T_784 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_786 = eq(_T_784, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_788 = mux(_T_786, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_789 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_791 = eq(_T_789, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_793 = mux(_T_791, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_794 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_796 = eq(_T_794, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_798 = mux(_T_796, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_799 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_801 = eq(_T_799, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_803 = mux(_T_801, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_804 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_806 = eq(_T_804, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_808 = mux(_T_806, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_809 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_811 = eq(_T_809, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_813 = mux(_T_811, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_814 = and(_T_788, _T_793) @[Router_Hw.scala 93:99]
    node _T_815 = and(_T_814, _T_798) @[Router_Hw.scala 93:99]
    node _T_816 = and(_T_815, _T_803) @[Router_Hw.scala 93:99]
    node _T_817 = and(_T_816, _T_808) @[Router_Hw.scala 93:99]
    node _T_818 = and(_T_817, _T_813) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_818 @[Router_Hw.scala 93:73]
    wire _T_823 : UInt<18>[1] @[Router_Hw.scala 117:45]
    _T_823[0] <= UInt<18>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_823)) @[Router_Hw.scala 117:37]
    node _T_840 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_840 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h014")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 17, 0) @[Router_Hw.scala 131:39]
    node _T_842 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_842 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 147:57]
    node _T_204 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_204 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_205 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_205 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_206 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_206 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 147:57]
    reg _T_245 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_245[0] @[Router_Hw.scala 165:54]
    reg _T_251 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_251 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_254 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_254 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_245[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_251 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_254 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_259 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_259[0] @[Router_Hw.scala 165:54]
    reg _T_265 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_265 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_268 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_268 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_259[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_265 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_268 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_273 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_273[0] @[Router_Hw.scala 165:54]
    reg _T_279 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_279 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_282 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_282 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_273[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_279 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_282 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<6> @[Router_Hw.scala 74:25]
    node _T_291 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_293 = eq(UInt<2>("h02"), _T_291) @[Mux.scala 46:19]
    node _T_294 = mux(_T_293, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_295 = eq(UInt<1>("h01"), _T_291) @[Mux.scala 46:19]
    node _T_296 = mux(_T_295, decomposed_input_ports_0[1].bits, _T_294) @[Mux.scala 46:16]
    node _T_297 = eq(UInt<1>("h00"), _T_291) @[Mux.scala 46:19]
    node _T_298 = mux(_T_297, decomposed_input_ports_0[0].bits, _T_296) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_298 @[Router_Hw.scala 81:84]
    node _T_299 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_301 = eq(UInt<2>("h02"), _T_299) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_299) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].valid, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_299) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].valid, _T_304) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_306 @[Router_Hw.scala 83:85]
    node _T_313 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_315 = eq(UInt<2>("h02"), _T_313) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_317 = eq(UInt<1>("h01"), _T_313) @[Mux.scala 46:19]
    node _T_318 = mux(_T_317, decomposed_input_ports_0[1].bits, _T_316) @[Mux.scala 46:16]
    node _T_319 = eq(UInt<1>("h00"), _T_313) @[Mux.scala 46:19]
    node _T_320 = mux(_T_319, decomposed_input_ports_0[0].bits, _T_318) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_320 @[Router_Hw.scala 81:84]
    node _T_321 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_323 = eq(UInt<2>("h02"), _T_321) @[Mux.scala 46:19]
    node _T_324 = mux(_T_323, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_325 = eq(UInt<1>("h01"), _T_321) @[Mux.scala 46:19]
    node _T_326 = mux(_T_325, decomposed_input_ports_0[1].valid, _T_324) @[Mux.scala 46:16]
    node _T_327 = eq(UInt<1>("h00"), _T_321) @[Mux.scala 46:19]
    node _T_328 = mux(_T_327, decomposed_input_ports_0[0].valid, _T_326) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_328 @[Router_Hw.scala 83:85]
    node _T_335 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_337 = eq(UInt<2>("h02"), _T_335) @[Mux.scala 46:19]
    node _T_338 = mux(_T_337, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_339 = eq(UInt<1>("h01"), _T_335) @[Mux.scala 46:19]
    node _T_340 = mux(_T_339, decomposed_input_ports_0[1].bits, _T_338) @[Mux.scala 46:16]
    node _T_341 = eq(UInt<1>("h00"), _T_335) @[Mux.scala 46:19]
    node _T_342 = mux(_T_341, decomposed_input_ports_0[0].bits, _T_340) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_342 @[Router_Hw.scala 81:84]
    node _T_343 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_345 = eq(UInt<2>("h02"), _T_343) @[Mux.scala 46:19]
    node _T_346 = mux(_T_345, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_347 = eq(UInt<1>("h01"), _T_343) @[Mux.scala 46:19]
    node _T_348 = mux(_T_347, decomposed_input_ports_0[1].valid, _T_346) @[Mux.scala 46:16]
    node _T_349 = eq(UInt<1>("h00"), _T_343) @[Mux.scala 46:19]
    node _T_350 = mux(_T_349, decomposed_input_ports_0[0].valid, _T_348) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_350 @[Router_Hw.scala 83:85]
    node _T_351 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_353 = eq(_T_351, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_355 = mux(_T_353, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_356 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_358 = eq(_T_356, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_360 = mux(_T_358, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_361 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_363 = eq(_T_361, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_365 = mux(_T_363, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_366 = and(_T_355, _T_360) @[Router_Hw.scala 93:99]
    node _T_367 = and(_T_366, _T_365) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_367 @[Router_Hw.scala 93:73]
    node _T_368 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_370 = eq(_T_368, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_372 = mux(_T_370, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_373 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_375 = eq(_T_373, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_377 = mux(_T_375, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_378 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_380 = eq(_T_378, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_382 = mux(_T_380, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_383 = and(_T_372, _T_377) @[Router_Hw.scala 93:99]
    node _T_384 = and(_T_383, _T_382) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_384 @[Router_Hw.scala 93:73]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_387 = eq(_T_385, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_389 = mux(_T_387, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_390 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_392 = eq(_T_390, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_394 = mux(_T_392, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_395 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_397 = eq(_T_395, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_399 = mux(_T_397, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_400 = and(_T_389, _T_394) @[Router_Hw.scala 93:99]
    node _T_401 = and(_T_400, _T_399) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_401 @[Router_Hw.scala 93:73]
    wire _T_406 : UInt<6>[1] @[Router_Hw.scala 117:45]
    _T_406[0] <= UInt<6>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<6>[1], clock with : (reset => (reset, _T_406)) @[Router_Hw.scala 117:37]
    node _T_423 = bits(config_register_file[0], 5, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_423 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[2].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h09")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[2].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[2].bits, 5, 0) @[Router_Hw.scala 131:39]
    node _T_425 = and(io.in[2].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_425 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 147:57]
    node _T_204 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_204 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_205 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_205 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_206 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_206 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 147:57]
    reg _T_245 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_245[0] @[Router_Hw.scala 165:54]
    reg _T_251 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_251 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_254 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_254 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_245[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_251 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_254 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_259 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_259[0] @[Router_Hw.scala 165:54]
    reg _T_265 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_265 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_268 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_268 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_259[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_265 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_268 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_273 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_273[0] @[Router_Hw.scala 165:54]
    reg _T_279 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_279 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_282 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_282 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_273[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_279 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_282 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<6> @[Router_Hw.scala 74:25]
    node _T_291 = bits(config_wire, 1, 0) @[Router_Hw.scala 82:28]
    node _T_293 = eq(UInt<2>("h02"), _T_291) @[Mux.scala 46:19]
    node _T_294 = mux(_T_293, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_295 = eq(UInt<1>("h01"), _T_291) @[Mux.scala 46:19]
    node _T_296 = mux(_T_295, decomposed_input_ports_0[1].bits, _T_294) @[Mux.scala 46:16]
    node _T_297 = eq(UInt<1>("h00"), _T_291) @[Mux.scala 46:19]
    node _T_298 = mux(_T_297, decomposed_input_ports_0[0].bits, _T_296) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_298 @[Router_Hw.scala 81:84]
    node _T_299 = bits(config_wire, 1, 0) @[Router_Hw.scala 84:28]
    node _T_301 = eq(UInt<2>("h02"), _T_299) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_299) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].valid, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_299) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].valid, _T_304) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_306 @[Router_Hw.scala 83:85]
    node _T_313 = bits(config_wire, 3, 2) @[Router_Hw.scala 82:28]
    node _T_315 = eq(UInt<2>("h02"), _T_313) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_317 = eq(UInt<1>("h01"), _T_313) @[Mux.scala 46:19]
    node _T_318 = mux(_T_317, decomposed_input_ports_0[1].bits, _T_316) @[Mux.scala 46:16]
    node _T_319 = eq(UInt<1>("h00"), _T_313) @[Mux.scala 46:19]
    node _T_320 = mux(_T_319, decomposed_input_ports_0[0].bits, _T_318) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_320 @[Router_Hw.scala 81:84]
    node _T_321 = bits(config_wire, 3, 2) @[Router_Hw.scala 84:28]
    node _T_323 = eq(UInt<2>("h02"), _T_321) @[Mux.scala 46:19]
    node _T_324 = mux(_T_323, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_325 = eq(UInt<1>("h01"), _T_321) @[Mux.scala 46:19]
    node _T_326 = mux(_T_325, decomposed_input_ports_0[1].valid, _T_324) @[Mux.scala 46:16]
    node _T_327 = eq(UInt<1>("h00"), _T_321) @[Mux.scala 46:19]
    node _T_328 = mux(_T_327, decomposed_input_ports_0[0].valid, _T_326) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_328 @[Router_Hw.scala 83:85]
    node _T_335 = bits(config_wire, 5, 4) @[Router_Hw.scala 82:28]
    node _T_337 = eq(UInt<2>("h02"), _T_335) @[Mux.scala 46:19]
    node _T_338 = mux(_T_337, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_339 = eq(UInt<1>("h01"), _T_335) @[Mux.scala 46:19]
    node _T_340 = mux(_T_339, decomposed_input_ports_0[1].bits, _T_338) @[Mux.scala 46:16]
    node _T_341 = eq(UInt<1>("h00"), _T_335) @[Mux.scala 46:19]
    node _T_342 = mux(_T_341, decomposed_input_ports_0[0].bits, _T_340) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_342 @[Router_Hw.scala 81:84]
    node _T_343 = bits(config_wire, 5, 4) @[Router_Hw.scala 84:28]
    node _T_345 = eq(UInt<2>("h02"), _T_343) @[Mux.scala 46:19]
    node _T_346 = mux(_T_345, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_347 = eq(UInt<1>("h01"), _T_343) @[Mux.scala 46:19]
    node _T_348 = mux(_T_347, decomposed_input_ports_0[1].valid, _T_346) @[Mux.scala 46:16]
    node _T_349 = eq(UInt<1>("h00"), _T_343) @[Mux.scala 46:19]
    node _T_350 = mux(_T_349, decomposed_input_ports_0[0].valid, _T_348) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_350 @[Router_Hw.scala 83:85]
    node _T_351 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_353 = eq(_T_351, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_355 = mux(_T_353, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_356 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_358 = eq(_T_356, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_360 = mux(_T_358, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_361 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_363 = eq(_T_361, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_365 = mux(_T_363, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_366 = and(_T_355, _T_360) @[Router_Hw.scala 93:99]
    node _T_367 = and(_T_366, _T_365) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_367 @[Router_Hw.scala 93:73]
    node _T_368 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_370 = eq(_T_368, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_372 = mux(_T_370, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_373 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_375 = eq(_T_373, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_377 = mux(_T_375, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_378 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_380 = eq(_T_378, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_382 = mux(_T_380, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_383 = and(_T_372, _T_377) @[Router_Hw.scala 93:99]
    node _T_384 = and(_T_383, _T_382) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_384 @[Router_Hw.scala 93:73]
    node _T_385 = bits(config_wire, 1, 0) @[Router_Hw.scala 90:22]
    node _T_387 = eq(_T_385, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_389 = mux(_T_387, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_390 = bits(config_wire, 3, 2) @[Router_Hw.scala 90:22]
    node _T_392 = eq(_T_390, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_394 = mux(_T_392, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_395 = bits(config_wire, 5, 4) @[Router_Hw.scala 90:22]
    node _T_397 = eq(_T_395, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_399 = mux(_T_397, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_400 = and(_T_389, _T_394) @[Router_Hw.scala 93:99]
    node _T_401 = and(_T_400, _T_399) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_401 @[Router_Hw.scala 93:73]
    wire _T_406 : UInt<6>[1] @[Router_Hw.scala 117:45]
    _T_406[0] <= UInt<6>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<6>[1], clock with : (reset => (reset, _T_406)) @[Router_Hw.scala 117:37]
    node _T_423 = bits(config_register_file[0], 5, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_423 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0c")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 5, 0) @[Router_Hw.scala 131:39]
    node _T_425 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_425 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module Router_Hw_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 147:57]
    node _T_294 = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[0].bits <= _T_294 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 155:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 158:33]
    node _T_295 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[1].bits <= _T_295 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 155:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 158:33]
    node _T_296 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[2].bits <= _T_296 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 155:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 158:33]
    node _T_297 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[3].bits <= _T_297 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 155:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 158:33]
    node _T_298 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 154:35]
    decomposed_input_ports_0[4].bits <= _T_298 @[Router_Hw.scala 153:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 155:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 158:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 147:57]
    reg _T_358 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[0].ready <= _T_358[0] @[Router_Hw.scala 165:54]
    reg _T_364 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_364 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 168:19]
    reg _T_367 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_367 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 170:20]
    _T_358[0] <= io.out[0].ready @[Router_Hw.scala 187:32]
    io.out[0].bits <= _T_364 @[Router_Hw.scala 189:34]
    io.out[0].valid <= _T_367 @[Router_Hw.scala 190:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_372 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[1].ready <= _T_372[0] @[Router_Hw.scala 165:54]
    reg _T_378 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_378 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 168:19]
    reg _T_381 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_381 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 170:20]
    _T_372[0] <= io.out[1].ready @[Router_Hw.scala 187:32]
    io.out[1].bits <= _T_378 @[Router_Hw.scala 189:34]
    io.out[1].valid <= _T_381 @[Router_Hw.scala 190:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_386 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[2].ready <= _T_386[0] @[Router_Hw.scala 165:54]
    reg _T_392 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_392 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 168:19]
    reg _T_395 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_395 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 170:20]
    _T_386[0] <= io.out[2].ready @[Router_Hw.scala 187:32]
    io.out[2].bits <= _T_392 @[Router_Hw.scala 189:34]
    io.out[2].valid <= _T_395 @[Router_Hw.scala 190:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_400 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[3].ready <= _T_400[0] @[Router_Hw.scala 165:54]
    reg _T_406 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_406 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 168:19]
    reg _T_409 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_409 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 170:20]
    _T_400[0] <= io.out[3].ready @[Router_Hw.scala 187:32]
    io.out[3].bits <= _T_406 @[Router_Hw.scala 189:34]
    io.out[3].valid <= _T_409 @[Router_Hw.scala 190:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_414 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[4].ready <= _T_414[0] @[Router_Hw.scala 165:54]
    reg _T_420 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_420 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 168:19]
    reg _T_423 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_423 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 170:20]
    _T_414[0] <= io.out[4].ready @[Router_Hw.scala 187:32]
    io.out[4].bits <= _T_420 @[Router_Hw.scala 189:34]
    io.out[4].valid <= _T_423 @[Router_Hw.scala 190:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    reg _T_428 : UInt<1>[1], clock @[Router_Hw.scala 163:29]
    decomposed_output_ports_0[5].ready <= _T_428[0] @[Router_Hw.scala 165:54]
    reg _T_434 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Router_Hw.scala 167:32]
    _T_434 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 168:19]
    reg _T_437 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router_Hw.scala 169:33]
    _T_437 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 170:20]
    _T_428[0] <= io.out[5].ready @[Router_Hw.scala 187:32]
    io.out[5].bits <= _T_434 @[Router_Hw.scala 189:34]
    io.out[5].valid <= _T_437 @[Router_Hw.scala 190:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 191:36]
    wire config_wire : UInt<18> @[Router_Hw.scala 74:25]
    node _T_450 = bits(config_wire, 2, 0) @[Router_Hw.scala 82:28]
    node _T_452 = eq(UInt<3>("h04"), _T_450) @[Mux.scala 46:19]
    node _T_453 = mux(_T_452, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_454 = eq(UInt<2>("h03"), _T_450) @[Mux.scala 46:19]
    node _T_455 = mux(_T_454, decomposed_input_ports_0[3].bits, _T_453) @[Mux.scala 46:16]
    node _T_456 = eq(UInt<2>("h02"), _T_450) @[Mux.scala 46:19]
    node _T_457 = mux(_T_456, decomposed_input_ports_0[2].bits, _T_455) @[Mux.scala 46:16]
    node _T_458 = eq(UInt<1>("h01"), _T_450) @[Mux.scala 46:19]
    node _T_459 = mux(_T_458, decomposed_input_ports_0[1].bits, _T_457) @[Mux.scala 46:16]
    node _T_460 = eq(UInt<1>("h00"), _T_450) @[Mux.scala 46:19]
    node _T_461 = mux(_T_460, decomposed_input_ports_0[0].bits, _T_459) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].bits <= _T_461 @[Router_Hw.scala 81:84]
    node _T_462 = bits(config_wire, 2, 0) @[Router_Hw.scala 84:28]
    node _T_464 = eq(UInt<3>("h04"), _T_462) @[Mux.scala 46:19]
    node _T_465 = mux(_T_464, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_466 = eq(UInt<2>("h03"), _T_462) @[Mux.scala 46:19]
    node _T_467 = mux(_T_466, decomposed_input_ports_0[3].valid, _T_465) @[Mux.scala 46:16]
    node _T_468 = eq(UInt<2>("h02"), _T_462) @[Mux.scala 46:19]
    node _T_469 = mux(_T_468, decomposed_input_ports_0[2].valid, _T_467) @[Mux.scala 46:16]
    node _T_470 = eq(UInt<1>("h01"), _T_462) @[Mux.scala 46:19]
    node _T_471 = mux(_T_470, decomposed_input_ports_0[1].valid, _T_469) @[Mux.scala 46:16]
    node _T_472 = eq(UInt<1>("h00"), _T_462) @[Mux.scala 46:19]
    node _T_473 = mux(_T_472, decomposed_input_ports_0[0].valid, _T_471) @[Mux.scala 46:16]
    decomposed_output_ports_0[0].valid <= _T_473 @[Router_Hw.scala 83:85]
    node _T_484 = bits(config_wire, 5, 3) @[Router_Hw.scala 82:28]
    node _T_486 = eq(UInt<3>("h04"), _T_484) @[Mux.scala 46:19]
    node _T_487 = mux(_T_486, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_488 = eq(UInt<2>("h03"), _T_484) @[Mux.scala 46:19]
    node _T_489 = mux(_T_488, decomposed_input_ports_0[3].bits, _T_487) @[Mux.scala 46:16]
    node _T_490 = eq(UInt<2>("h02"), _T_484) @[Mux.scala 46:19]
    node _T_491 = mux(_T_490, decomposed_input_ports_0[2].bits, _T_489) @[Mux.scala 46:16]
    node _T_492 = eq(UInt<1>("h01"), _T_484) @[Mux.scala 46:19]
    node _T_493 = mux(_T_492, decomposed_input_ports_0[1].bits, _T_491) @[Mux.scala 46:16]
    node _T_494 = eq(UInt<1>("h00"), _T_484) @[Mux.scala 46:19]
    node _T_495 = mux(_T_494, decomposed_input_ports_0[0].bits, _T_493) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].bits <= _T_495 @[Router_Hw.scala 81:84]
    node _T_496 = bits(config_wire, 5, 3) @[Router_Hw.scala 84:28]
    node _T_498 = eq(UInt<3>("h04"), _T_496) @[Mux.scala 46:19]
    node _T_499 = mux(_T_498, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_500 = eq(UInt<2>("h03"), _T_496) @[Mux.scala 46:19]
    node _T_501 = mux(_T_500, decomposed_input_ports_0[3].valid, _T_499) @[Mux.scala 46:16]
    node _T_502 = eq(UInt<2>("h02"), _T_496) @[Mux.scala 46:19]
    node _T_503 = mux(_T_502, decomposed_input_ports_0[2].valid, _T_501) @[Mux.scala 46:16]
    node _T_504 = eq(UInt<1>("h01"), _T_496) @[Mux.scala 46:19]
    node _T_505 = mux(_T_504, decomposed_input_ports_0[1].valid, _T_503) @[Mux.scala 46:16]
    node _T_506 = eq(UInt<1>("h00"), _T_496) @[Mux.scala 46:19]
    node _T_507 = mux(_T_506, decomposed_input_ports_0[0].valid, _T_505) @[Mux.scala 46:16]
    decomposed_output_ports_0[1].valid <= _T_507 @[Router_Hw.scala 83:85]
    node _T_518 = bits(config_wire, 8, 6) @[Router_Hw.scala 82:28]
    node _T_520 = eq(UInt<3>("h04"), _T_518) @[Mux.scala 46:19]
    node _T_521 = mux(_T_520, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_522 = eq(UInt<2>("h03"), _T_518) @[Mux.scala 46:19]
    node _T_523 = mux(_T_522, decomposed_input_ports_0[3].bits, _T_521) @[Mux.scala 46:16]
    node _T_524 = eq(UInt<2>("h02"), _T_518) @[Mux.scala 46:19]
    node _T_525 = mux(_T_524, decomposed_input_ports_0[2].bits, _T_523) @[Mux.scala 46:16]
    node _T_526 = eq(UInt<1>("h01"), _T_518) @[Mux.scala 46:19]
    node _T_527 = mux(_T_526, decomposed_input_ports_0[1].bits, _T_525) @[Mux.scala 46:16]
    node _T_528 = eq(UInt<1>("h00"), _T_518) @[Mux.scala 46:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[0].bits, _T_527) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].bits <= _T_529 @[Router_Hw.scala 81:84]
    node _T_530 = bits(config_wire, 8, 6) @[Router_Hw.scala 84:28]
    node _T_532 = eq(UInt<3>("h04"), _T_530) @[Mux.scala 46:19]
    node _T_533 = mux(_T_532, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_534 = eq(UInt<2>("h03"), _T_530) @[Mux.scala 46:19]
    node _T_535 = mux(_T_534, decomposed_input_ports_0[3].valid, _T_533) @[Mux.scala 46:16]
    node _T_536 = eq(UInt<2>("h02"), _T_530) @[Mux.scala 46:19]
    node _T_537 = mux(_T_536, decomposed_input_ports_0[2].valid, _T_535) @[Mux.scala 46:16]
    node _T_538 = eq(UInt<1>("h01"), _T_530) @[Mux.scala 46:19]
    node _T_539 = mux(_T_538, decomposed_input_ports_0[1].valid, _T_537) @[Mux.scala 46:16]
    node _T_540 = eq(UInt<1>("h00"), _T_530) @[Mux.scala 46:19]
    node _T_541 = mux(_T_540, decomposed_input_ports_0[0].valid, _T_539) @[Mux.scala 46:16]
    decomposed_output_ports_0[2].valid <= _T_541 @[Router_Hw.scala 83:85]
    node _T_552 = bits(config_wire, 11, 9) @[Router_Hw.scala 82:28]
    node _T_554 = eq(UInt<3>("h04"), _T_552) @[Mux.scala 46:19]
    node _T_555 = mux(_T_554, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_556 = eq(UInt<2>("h03"), _T_552) @[Mux.scala 46:19]
    node _T_557 = mux(_T_556, decomposed_input_ports_0[3].bits, _T_555) @[Mux.scala 46:16]
    node _T_558 = eq(UInt<2>("h02"), _T_552) @[Mux.scala 46:19]
    node _T_559 = mux(_T_558, decomposed_input_ports_0[2].bits, _T_557) @[Mux.scala 46:16]
    node _T_560 = eq(UInt<1>("h01"), _T_552) @[Mux.scala 46:19]
    node _T_561 = mux(_T_560, decomposed_input_ports_0[1].bits, _T_559) @[Mux.scala 46:16]
    node _T_562 = eq(UInt<1>("h00"), _T_552) @[Mux.scala 46:19]
    node _T_563 = mux(_T_562, decomposed_input_ports_0[0].bits, _T_561) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].bits <= _T_563 @[Router_Hw.scala 81:84]
    node _T_564 = bits(config_wire, 11, 9) @[Router_Hw.scala 84:28]
    node _T_566 = eq(UInt<3>("h04"), _T_564) @[Mux.scala 46:19]
    node _T_567 = mux(_T_566, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_568 = eq(UInt<2>("h03"), _T_564) @[Mux.scala 46:19]
    node _T_569 = mux(_T_568, decomposed_input_ports_0[3].valid, _T_567) @[Mux.scala 46:16]
    node _T_570 = eq(UInt<2>("h02"), _T_564) @[Mux.scala 46:19]
    node _T_571 = mux(_T_570, decomposed_input_ports_0[2].valid, _T_569) @[Mux.scala 46:16]
    node _T_572 = eq(UInt<1>("h01"), _T_564) @[Mux.scala 46:19]
    node _T_573 = mux(_T_572, decomposed_input_ports_0[1].valid, _T_571) @[Mux.scala 46:16]
    node _T_574 = eq(UInt<1>("h00"), _T_564) @[Mux.scala 46:19]
    node _T_575 = mux(_T_574, decomposed_input_ports_0[0].valid, _T_573) @[Mux.scala 46:16]
    decomposed_output_ports_0[3].valid <= _T_575 @[Router_Hw.scala 83:85]
    node _T_586 = bits(config_wire, 14, 12) @[Router_Hw.scala 82:28]
    node _T_588 = eq(UInt<3>("h04"), _T_586) @[Mux.scala 46:19]
    node _T_589 = mux(_T_588, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_590 = eq(UInt<2>("h03"), _T_586) @[Mux.scala 46:19]
    node _T_591 = mux(_T_590, decomposed_input_ports_0[3].bits, _T_589) @[Mux.scala 46:16]
    node _T_592 = eq(UInt<2>("h02"), _T_586) @[Mux.scala 46:19]
    node _T_593 = mux(_T_592, decomposed_input_ports_0[2].bits, _T_591) @[Mux.scala 46:16]
    node _T_594 = eq(UInt<1>("h01"), _T_586) @[Mux.scala 46:19]
    node _T_595 = mux(_T_594, decomposed_input_ports_0[1].bits, _T_593) @[Mux.scala 46:16]
    node _T_596 = eq(UInt<1>("h00"), _T_586) @[Mux.scala 46:19]
    node _T_597 = mux(_T_596, decomposed_input_ports_0[0].bits, _T_595) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].bits <= _T_597 @[Router_Hw.scala 81:84]
    node _T_598 = bits(config_wire, 14, 12) @[Router_Hw.scala 84:28]
    node _T_600 = eq(UInt<3>("h04"), _T_598) @[Mux.scala 46:19]
    node _T_601 = mux(_T_600, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_602 = eq(UInt<2>("h03"), _T_598) @[Mux.scala 46:19]
    node _T_603 = mux(_T_602, decomposed_input_ports_0[3].valid, _T_601) @[Mux.scala 46:16]
    node _T_604 = eq(UInt<2>("h02"), _T_598) @[Mux.scala 46:19]
    node _T_605 = mux(_T_604, decomposed_input_ports_0[2].valid, _T_603) @[Mux.scala 46:16]
    node _T_606 = eq(UInt<1>("h01"), _T_598) @[Mux.scala 46:19]
    node _T_607 = mux(_T_606, decomposed_input_ports_0[1].valid, _T_605) @[Mux.scala 46:16]
    node _T_608 = eq(UInt<1>("h00"), _T_598) @[Mux.scala 46:19]
    node _T_609 = mux(_T_608, decomposed_input_ports_0[0].valid, _T_607) @[Mux.scala 46:16]
    decomposed_output_ports_0[4].valid <= _T_609 @[Router_Hw.scala 83:85]
    node _T_620 = bits(config_wire, 17, 15) @[Router_Hw.scala 82:28]
    node _T_622 = eq(UInt<3>("h04"), _T_620) @[Mux.scala 46:19]
    node _T_623 = mux(_T_622, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_624 = eq(UInt<2>("h03"), _T_620) @[Mux.scala 46:19]
    node _T_625 = mux(_T_624, decomposed_input_ports_0[3].bits, _T_623) @[Mux.scala 46:16]
    node _T_626 = eq(UInt<2>("h02"), _T_620) @[Mux.scala 46:19]
    node _T_627 = mux(_T_626, decomposed_input_ports_0[2].bits, _T_625) @[Mux.scala 46:16]
    node _T_628 = eq(UInt<1>("h01"), _T_620) @[Mux.scala 46:19]
    node _T_629 = mux(_T_628, decomposed_input_ports_0[1].bits, _T_627) @[Mux.scala 46:16]
    node _T_630 = eq(UInt<1>("h00"), _T_620) @[Mux.scala 46:19]
    node _T_631 = mux(_T_630, decomposed_input_ports_0[0].bits, _T_629) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].bits <= _T_631 @[Router_Hw.scala 81:84]
    node _T_632 = bits(config_wire, 17, 15) @[Router_Hw.scala 84:28]
    node _T_634 = eq(UInt<3>("h04"), _T_632) @[Mux.scala 46:19]
    node _T_635 = mux(_T_634, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_636 = eq(UInt<2>("h03"), _T_632) @[Mux.scala 46:19]
    node _T_637 = mux(_T_636, decomposed_input_ports_0[3].valid, _T_635) @[Mux.scala 46:16]
    node _T_638 = eq(UInt<2>("h02"), _T_632) @[Mux.scala 46:19]
    node _T_639 = mux(_T_638, decomposed_input_ports_0[2].valid, _T_637) @[Mux.scala 46:16]
    node _T_640 = eq(UInt<1>("h01"), _T_632) @[Mux.scala 46:19]
    node _T_641 = mux(_T_640, decomposed_input_ports_0[1].valid, _T_639) @[Mux.scala 46:16]
    node _T_642 = eq(UInt<1>("h00"), _T_632) @[Mux.scala 46:19]
    node _T_643 = mux(_T_642, decomposed_input_ports_0[0].valid, _T_641) @[Mux.scala 46:16]
    decomposed_output_ports_0[5].valid <= _T_643 @[Router_Hw.scala 83:85]
    node _T_644 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_646 = eq(_T_644, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_648 = mux(_T_646, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_649 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_651 = eq(_T_649, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_653 = mux(_T_651, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_654 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_656 = eq(_T_654, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_658 = mux(_T_656, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_659 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_661 = eq(_T_659, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_663 = mux(_T_661, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_664 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_666 = eq(_T_664, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_668 = mux(_T_666, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_669 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_671 = eq(_T_669, UInt<1>("h00")) @[Router_Hw.scala 90:53]
    node _T_673 = mux(_T_671, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_674 = and(_T_648, _T_653) @[Router_Hw.scala 93:99]
    node _T_675 = and(_T_674, _T_658) @[Router_Hw.scala 93:99]
    node _T_676 = and(_T_675, _T_663) @[Router_Hw.scala 93:99]
    node _T_677 = and(_T_676, _T_668) @[Router_Hw.scala 93:99]
    node _T_678 = and(_T_677, _T_673) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[0].ready <= _T_678 @[Router_Hw.scala 93:73]
    node _T_679 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_681 = eq(_T_679, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_683 = mux(_T_681, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_684 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_686 = eq(_T_684, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_688 = mux(_T_686, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_689 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_691 = eq(_T_689, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_693 = mux(_T_691, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_694 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_696 = eq(_T_694, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_698 = mux(_T_696, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_699 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_701 = eq(_T_699, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_703 = mux(_T_701, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_704 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_706 = eq(_T_704, UInt<1>("h01")) @[Router_Hw.scala 90:53]
    node _T_708 = mux(_T_706, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_709 = and(_T_683, _T_688) @[Router_Hw.scala 93:99]
    node _T_710 = and(_T_709, _T_693) @[Router_Hw.scala 93:99]
    node _T_711 = and(_T_710, _T_698) @[Router_Hw.scala 93:99]
    node _T_712 = and(_T_711, _T_703) @[Router_Hw.scala 93:99]
    node _T_713 = and(_T_712, _T_708) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[1].ready <= _T_713 @[Router_Hw.scala 93:73]
    node _T_714 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_716 = eq(_T_714, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_718 = mux(_T_716, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_719 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_721 = eq(_T_719, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_723 = mux(_T_721, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_724 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_726 = eq(_T_724, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_728 = mux(_T_726, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_729 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_731 = eq(_T_729, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_733 = mux(_T_731, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_734 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_736 = eq(_T_734, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_738 = mux(_T_736, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_739 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_741 = eq(_T_739, UInt<2>("h02")) @[Router_Hw.scala 90:53]
    node _T_743 = mux(_T_741, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_744 = and(_T_718, _T_723) @[Router_Hw.scala 93:99]
    node _T_745 = and(_T_744, _T_728) @[Router_Hw.scala 93:99]
    node _T_746 = and(_T_745, _T_733) @[Router_Hw.scala 93:99]
    node _T_747 = and(_T_746, _T_738) @[Router_Hw.scala 93:99]
    node _T_748 = and(_T_747, _T_743) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[2].ready <= _T_748 @[Router_Hw.scala 93:73]
    node _T_749 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_751 = eq(_T_749, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_753 = mux(_T_751, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_754 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_756 = eq(_T_754, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_758 = mux(_T_756, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_759 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_761 = eq(_T_759, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_763 = mux(_T_761, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_764 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_766 = eq(_T_764, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_768 = mux(_T_766, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_769 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_771 = eq(_T_769, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_773 = mux(_T_771, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_774 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_776 = eq(_T_774, UInt<2>("h03")) @[Router_Hw.scala 90:53]
    node _T_778 = mux(_T_776, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_779 = and(_T_753, _T_758) @[Router_Hw.scala 93:99]
    node _T_780 = and(_T_779, _T_763) @[Router_Hw.scala 93:99]
    node _T_781 = and(_T_780, _T_768) @[Router_Hw.scala 93:99]
    node _T_782 = and(_T_781, _T_773) @[Router_Hw.scala 93:99]
    node _T_783 = and(_T_782, _T_778) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[3].ready <= _T_783 @[Router_Hw.scala 93:73]
    node _T_784 = bits(config_wire, 2, 0) @[Router_Hw.scala 90:22]
    node _T_786 = eq(_T_784, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_788 = mux(_T_786, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_789 = bits(config_wire, 5, 3) @[Router_Hw.scala 90:22]
    node _T_791 = eq(_T_789, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_793 = mux(_T_791, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_794 = bits(config_wire, 8, 6) @[Router_Hw.scala 90:22]
    node _T_796 = eq(_T_794, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_798 = mux(_T_796, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_799 = bits(config_wire, 11, 9) @[Router_Hw.scala 90:22]
    node _T_801 = eq(_T_799, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_803 = mux(_T_801, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_804 = bits(config_wire, 14, 12) @[Router_Hw.scala 90:22]
    node _T_806 = eq(_T_804, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_808 = mux(_T_806, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_809 = bits(config_wire, 17, 15) @[Router_Hw.scala 90:22]
    node _T_811 = eq(_T_809, UInt<3>("h04")) @[Router_Hw.scala 90:53]
    node _T_813 = mux(_T_811, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 90:10]
    node _T_814 = and(_T_788, _T_793) @[Router_Hw.scala 93:99]
    node _T_815 = and(_T_814, _T_798) @[Router_Hw.scala 93:99]
    node _T_816 = and(_T_815, _T_803) @[Router_Hw.scala 93:99]
    node _T_817 = and(_T_816, _T_808) @[Router_Hw.scala 93:99]
    node _T_818 = and(_T_817, _T_813) @[Router_Hw.scala 93:99]
    decomposed_input_ports_0[4].ready <= _T_818 @[Router_Hw.scala 93:73]
    wire _T_823 : UInt<18>[1] @[Router_Hw.scala 117:45]
    _T_823[0] <= UInt<18>("h00") @[Router_Hw.scala 117:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_823)) @[Router_Hw.scala 117:37]
    node _T_840 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 118:55]
    config_wire <= _T_840 @[Router_Hw.scala 118:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 128:44]
    node module_id_match = eq(config_module_id, UInt<5>("h017")) @[Router_Hw.scala 129:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 130:38]
    node config_data = bits(io.in[0].bits, 17, 0) @[Router_Hw.scala 131:39]
    node _T_842 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 132:22]
    when _T_842 : @[Router_Hw.scala 132:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 133:38]
      skip @[Router_Hw.scala 132:41]
    
  module delay_pipe_hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module alu_hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_221 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_221 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_222 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_222 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_223 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_223 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_224 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_224 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_249 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_249[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_255 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_255 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_258 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_258 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_249[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_255 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_258 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<9> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_1 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_268 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_270 = eq(UInt<2>("h03"), _T_268) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<2>("h02"), _T_268) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, decomposed_input_ports_0[2].bits, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<1>("h01"), _T_268) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, decomposed_input_ports_0[1].bits, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<1>("h00"), _T_268) @[Mux.scala 46:19]
    node _T_277 = mux(_T_276, decomposed_input_ports_0[0].bits, _T_275) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_277 @[Dedicated_PE_Hw.scala 136:32]
    node _T_278 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_280 = eq(UInt<2>("h03"), _T_278) @[Mux.scala 46:19]
    node _T_281 = mux(_T_280, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_282 = eq(UInt<2>("h02"), _T_278) @[Mux.scala 46:19]
    node _T_283 = mux(_T_282, decomposed_input_ports_0[2].valid, _T_281) @[Mux.scala 46:16]
    node _T_284 = eq(UInt<1>("h01"), _T_278) @[Mux.scala 46:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_0[1].valid, _T_283) @[Mux.scala 46:16]
    node _T_286 = eq(UInt<1>("h00"), _T_278) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[0].valid, _T_285) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_287 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_288 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_288 @[Dedicated_PE_Hw.scala 145:30]
    node _T_297 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_318 = bits(config_wire, 8, 6) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_318 @[Dedicated_PE_Hw.scala 152:22]
    node _T_319 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_323 = mux(_T_321, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_324 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_328 = mux(_T_326, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_329 = and(_T_323, _T_328) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_329 @[Dedicated_PE_Hw.scala 164:73]
    node _T_330 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_332 = eq(_T_330, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_334 = mux(_T_332, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_335 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_337 = eq(_T_335, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_339 = mux(_T_337, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_340 = and(_T_334, _T_339) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_340 @[Dedicated_PE_Hw.scala 164:73]
    node _T_341 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_343 = eq(_T_341, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_345 = mux(_T_343, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_346 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_348 = eq(_T_346, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_350 = mux(_T_348, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_351 = and(_T_345, _T_350) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_351 @[Dedicated_PE_Hw.scala 164:73]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_354 = eq(_T_352, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_356 = mux(_T_354, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_357 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_359 = eq(_T_357, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_361 = mux(_T_359, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_362 = and(_T_356, _T_361) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_362 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_367 : UInt<9>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_367[0] <= UInt<9>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<9>[1], clock with : (reset => (reset, _T_367)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_384 = bits(config_register_file[0], 8, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_384 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<3>("h06")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 8, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_386 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_386 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module delay_pipe_hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module delay_pipe_hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module delay_pipe_hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module alu_hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module alu_hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4] @[Dedicated_PE_Hw.scala 215:57]
    wire decomposed_input_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_263 = bits(io.in[0].bits, 31, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_263 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_264 = bits(io.in[0].bits, 63, 32) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_1[0].bits <= _T_264 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_1[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_265 = and(decomposed_input_ports_0[0].ready, decomposed_input_ports_1[0].ready) @[Dedicated_PE_Hw.scala 226:90]
    io.in[0].ready <= _T_265 @[Dedicated_PE_Hw.scala 226:33]
    node _T_266 = bits(io.in[1].bits, 31, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_266 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_267 = bits(io.in[1].bits, 63, 32) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_1[1].bits <= _T_267 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_1[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_268 = and(decomposed_input_ports_0[1].ready, decomposed_input_ports_1[1].ready) @[Dedicated_PE_Hw.scala 226:90]
    io.in[1].ready <= _T_268 @[Dedicated_PE_Hw.scala 226:33]
    node _T_269 = bits(io.in[2].bits, 31, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_269 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_270 = bits(io.in[2].bits, 63, 32) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_1[2].bits <= _T_270 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_1[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_271 = and(decomposed_input_ports_0[2].ready, decomposed_input_ports_1[2].ready) @[Dedicated_PE_Hw.scala 226:90]
    io.in[2].ready <= _T_271 @[Dedicated_PE_Hw.scala 226:33]
    node _T_272 = bits(io.in[3].bits, 31, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_272 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_273 = bits(io.in[3].bits, 63, 32) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_1[3].bits <= _T_273 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_1[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    node _T_274 = and(decomposed_input_ports_0[3].ready, decomposed_input_ports_1[3].ready) @[Dedicated_PE_Hw.scala 226:90]
    io.in[3].ready <= _T_274 @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[1] @[Dedicated_PE_Hw.scala 215:57]
    wire decomposed_output_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_320 : UInt<1>[2], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_320[0] @[Dedicated_PE_Hw.scala 233:54]
    decomposed_output_ports_1[0].ready <= _T_320[1] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_327 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    node _T_328 = cat(decomposed_output_ports_0[0].bits, decomposed_output_ports_1[0].bits) @[Cat.scala 30:58]
    _T_327 <= _T_328 @[Dedicated_PE_Hw.scala 236:19]
    reg _T_331 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    node _T_332 = and(decomposed_output_ports_0[0].valid, decomposed_output_ports_1[0].valid) @[Dedicated_PE_Hw.scala 238:77]
    _T_331 <= _T_332 @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_320[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      _T_320[1] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_327 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_331 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<30> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_2 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_3 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_delaypipes_hw_2 of delay_pipe_hw_4 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_2.clock <= clock
    all_delaypipes_hw_2.reset <= reset
    inst all_delaypipes_hw_3 of delay_pipe_hw_5 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_3.clock <= clock
    all_delaypipes_hw_3.reset <= reset
    inst all_alus_hw_0 of alu_hw_1 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    inst all_alus_hw_1 of alu_hw_2 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_1.clock <= clock
    all_alus_hw_1.reset <= reset
    node _T_342 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_344 = eq(UInt<2>("h03"), _T_342) @[Mux.scala 46:19]
    node _T_345 = mux(_T_344, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_346 = eq(UInt<2>("h02"), _T_342) @[Mux.scala 46:19]
    node _T_347 = mux(_T_346, decomposed_input_ports_0[2].bits, _T_345) @[Mux.scala 46:16]
    node _T_348 = eq(UInt<1>("h01"), _T_342) @[Mux.scala 46:19]
    node _T_349 = mux(_T_348, decomposed_input_ports_0[1].bits, _T_347) @[Mux.scala 46:16]
    node _T_350 = eq(UInt<1>("h00"), _T_342) @[Mux.scala 46:19]
    node _T_351 = mux(_T_350, decomposed_input_ports_0[0].bits, _T_349) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_351 @[Dedicated_PE_Hw.scala 136:32]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_354 = eq(UInt<2>("h03"), _T_352) @[Mux.scala 46:19]
    node _T_355 = mux(_T_354, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_356 = eq(UInt<2>("h02"), _T_352) @[Mux.scala 46:19]
    node _T_357 = mux(_T_356, decomposed_input_ports_0[2].valid, _T_355) @[Mux.scala 46:16]
    node _T_358 = eq(UInt<1>("h01"), _T_352) @[Mux.scala 46:19]
    node _T_359 = mux(_T_358, decomposed_input_ports_0[1].valid, _T_357) @[Mux.scala 46:16]
    node _T_360 = eq(UInt<1>("h00"), _T_352) @[Mux.scala 46:19]
    node _T_361 = mux(_T_360, decomposed_input_ports_0[0].valid, _T_359) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_361 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_362 = bits(config_wire, 11, 8) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_362 @[Dedicated_PE_Hw.scala 145:30]
    node _T_371 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_373 = eq(UInt<2>("h03"), _T_371) @[Mux.scala 46:19]
    node _T_374 = mux(_T_373, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_375 = eq(UInt<2>("h02"), _T_371) @[Mux.scala 46:19]
    node _T_376 = mux(_T_375, decomposed_input_ports_0[2].bits, _T_374) @[Mux.scala 46:16]
    node _T_377 = eq(UInt<1>("h01"), _T_371) @[Mux.scala 46:19]
    node _T_378 = mux(_T_377, decomposed_input_ports_0[1].bits, _T_376) @[Mux.scala 46:16]
    node _T_379 = eq(UInt<1>("h00"), _T_371) @[Mux.scala 46:19]
    node _T_380 = mux(_T_379, decomposed_input_ports_0[0].bits, _T_378) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_380 @[Dedicated_PE_Hw.scala 136:32]
    node _T_381 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_383 = eq(UInt<2>("h03"), _T_381) @[Mux.scala 46:19]
    node _T_384 = mux(_T_383, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_385 = eq(UInt<2>("h02"), _T_381) @[Mux.scala 46:19]
    node _T_386 = mux(_T_385, decomposed_input_ports_0[2].valid, _T_384) @[Mux.scala 46:16]
    node _T_387 = eq(UInt<1>("h01"), _T_381) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[1].valid, _T_386) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<1>("h00"), _T_381) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[0].valid, _T_388) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_390 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_391 = bits(config_wire, 15, 12) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_391 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_392 = bits(config_wire, 26, 24) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_392 @[Dedicated_PE_Hw.scala 152:22]
    node _T_401 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 137:30]
    node _T_403 = eq(UInt<2>("h03"), _T_401) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_1[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_405 = eq(UInt<2>("h02"), _T_401) @[Mux.scala 46:19]
    node _T_406 = mux(_T_405, decomposed_input_ports_1[2].bits, _T_404) @[Mux.scala 46:16]
    node _T_407 = eq(UInt<1>("h01"), _T_401) @[Mux.scala 46:19]
    node _T_408 = mux(_T_407, decomposed_input_ports_1[1].bits, _T_406) @[Mux.scala 46:16]
    node _T_409 = eq(UInt<1>("h00"), _T_401) @[Mux.scala 46:19]
    node _T_410 = mux(_T_409, decomposed_input_ports_1[0].bits, _T_408) @[Mux.scala 46:16]
    all_delaypipes_hw_2.io.in.bits <= _T_410 @[Dedicated_PE_Hw.scala 136:32]
    node _T_411 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 139:30]
    node _T_413 = eq(UInt<2>("h03"), _T_411) @[Mux.scala 46:19]
    node _T_414 = mux(_T_413, decomposed_input_ports_1[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_415 = eq(UInt<2>("h02"), _T_411) @[Mux.scala 46:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_1[2].valid, _T_414) @[Mux.scala 46:16]
    node _T_417 = eq(UInt<1>("h01"), _T_411) @[Mux.scala 46:19]
    node _T_418 = mux(_T_417, decomposed_input_ports_1[1].valid, _T_416) @[Mux.scala 46:16]
    node _T_419 = eq(UInt<1>("h00"), _T_411) @[Mux.scala 46:19]
    node _T_420 = mux(_T_419, decomposed_input_ports_1[0].valid, _T_418) @[Mux.scala 46:16]
    all_delaypipes_hw_2.io.in.valid <= _T_420 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_1.io.in[0].bits <= all_delaypipes_hw_2.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_1.io.in[0].valid <= all_delaypipes_hw_2.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_2.io.out.ready <= all_alus_hw_1.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_421 = bits(config_wire, 19, 16) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_2.io.delay <= _T_421 @[Dedicated_PE_Hw.scala 145:30]
    node _T_430 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 137:30]
    node _T_432 = eq(UInt<2>("h03"), _T_430) @[Mux.scala 46:19]
    node _T_433 = mux(_T_432, decomposed_input_ports_1[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_434 = eq(UInt<2>("h02"), _T_430) @[Mux.scala 46:19]
    node _T_435 = mux(_T_434, decomposed_input_ports_1[2].bits, _T_433) @[Mux.scala 46:16]
    node _T_436 = eq(UInt<1>("h01"), _T_430) @[Mux.scala 46:19]
    node _T_437 = mux(_T_436, decomposed_input_ports_1[1].bits, _T_435) @[Mux.scala 46:16]
    node _T_438 = eq(UInt<1>("h00"), _T_430) @[Mux.scala 46:19]
    node _T_439 = mux(_T_438, decomposed_input_ports_1[0].bits, _T_437) @[Mux.scala 46:16]
    all_delaypipes_hw_3.io.in.bits <= _T_439 @[Dedicated_PE_Hw.scala 136:32]
    node _T_440 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 139:30]
    node _T_442 = eq(UInt<2>("h03"), _T_440) @[Mux.scala 46:19]
    node _T_443 = mux(_T_442, decomposed_input_ports_1[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_444 = eq(UInt<2>("h02"), _T_440) @[Mux.scala 46:19]
    node _T_445 = mux(_T_444, decomposed_input_ports_1[2].valid, _T_443) @[Mux.scala 46:16]
    node _T_446 = eq(UInt<1>("h01"), _T_440) @[Mux.scala 46:19]
    node _T_447 = mux(_T_446, decomposed_input_ports_1[1].valid, _T_445) @[Mux.scala 46:16]
    node _T_448 = eq(UInt<1>("h00"), _T_440) @[Mux.scala 46:19]
    node _T_449 = mux(_T_448, decomposed_input_ports_1[0].valid, _T_447) @[Mux.scala 46:16]
    all_delaypipes_hw_3.io.in.valid <= _T_449 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_1.io.in[1].bits <= all_delaypipes_hw_3.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_1.io.in[1].valid <= all_delaypipes_hw_3.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_3.io.out.ready <= all_alus_hw_1.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_450 = bits(config_wire, 23, 20) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_3.io.delay <= _T_450 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_1[0].bits <= all_alus_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_1[0].valid <= all_alus_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_1.io.out.ready <= decomposed_output_ports_1[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_451 = bits(config_wire, 29, 27) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_1.io.opcode <= _T_451 @[Dedicated_PE_Hw.scala 152:22]
    node _T_452 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_454 = eq(_T_452, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_456 = mux(_T_454, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_457 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_459 = eq(_T_457, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_461 = mux(_T_459, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_462 = and(_T_456, _T_461) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_462 @[Dedicated_PE_Hw.scala 164:73]
    node _T_463 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_465 = eq(_T_463, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_467 = mux(_T_465, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_468 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_470 = eq(_T_468, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_472 = mux(_T_470, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_473 = and(_T_467, _T_472) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_473 @[Dedicated_PE_Hw.scala 164:73]
    node _T_474 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_476 = eq(_T_474, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_478 = mux(_T_476, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_479 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_481 = eq(_T_479, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_483 = mux(_T_481, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_484 = and(_T_478, _T_483) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_484 @[Dedicated_PE_Hw.scala 164:73]
    node _T_485 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_487 = eq(_T_485, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_489 = mux(_T_487, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_490 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_492 = eq(_T_490, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_494 = mux(_T_492, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_495 = and(_T_489, _T_494) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_495 @[Dedicated_PE_Hw.scala 164:73]
    node _T_496 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_498 = eq(_T_496, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_500 = mux(_T_498, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_501 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_503 = eq(_T_501, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_505 = mux(_T_503, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_506 = and(_T_500, _T_505) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_1[0].ready <= _T_506 @[Dedicated_PE_Hw.scala 164:73]
    node _T_507 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_509 = eq(_T_507, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_511 = mux(_T_509, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_512 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_514 = eq(_T_512, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_516 = mux(_T_514, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_517 = and(_T_511, _T_516) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_1[1].ready <= _T_517 @[Dedicated_PE_Hw.scala 164:73]
    node _T_518 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_520 = eq(_T_518, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_522 = mux(_T_520, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_523 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_525 = eq(_T_523, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_527 = mux(_T_525, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_528 = and(_T_522, _T_527) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_1[2].ready <= _T_528 @[Dedicated_PE_Hw.scala 164:73]
    node _T_529 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_531 = eq(_T_529, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_533 = mux(_T_531, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_534 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_536 = eq(_T_534, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_538 = mux(_T_536, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_539 = and(_T_533, _T_538) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_1[3].ready <= _T_539 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_544 : UInt<30>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_544[0] <= UInt<30>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<30>[1], clock with : (reset => (reset, _T_544)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_561 = bits(config_register_file[0], 29, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_561 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 29, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_563 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_563 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module alu_hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module alu_hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<1>}
    
    node alu_results_0 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node _T_41 = add(io.in[0].bits, io.in[1].bits) @[fullinst.scala 36:47]
    node alu_results_1 = tail(_T_41, 1) @[fullinst.scala 36:47]
    node _T_43 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_43 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_46 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_46 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_48 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_48 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_229 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_229 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_230 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_230 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_231 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_231 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_232 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_232 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[2] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_264 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_264[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_270 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_270 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_273 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_273 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_264[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_270 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_273 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    reg _T_277 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[1].ready <= _T_277[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_283 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_283 <= decomposed_output_ports_0[1].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_286 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_286 <= decomposed_output_ports_0[1].valid @[Dedicated_PE_Hw.scala 238:20]
    _T_277[0] <= io.out[1].ready @[Dedicated_PE_Hw.scala 258:32]
    io.out[1].bits <= _T_283 @[Dedicated_PE_Hw.scala 260:34]
    io.out[1].valid <= _T_286 @[Dedicated_PE_Hw.scala 261:35]
    io.out[1].config <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 262:36]
    wire config_wire : UInt<16> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_6 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_7 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_delaypipes_hw_2 of delay_pipe_hw_8 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_2.clock <= clock
    all_delaypipes_hw_2.reset <= reset
    inst all_delaypipes_hw_3 of delay_pipe_hw_9 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_3.clock <= clock
    all_delaypipes_hw_3.reset <= reset
    inst all_alus_hw_0 of alu_hw_3 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    inst all_alus_hw_1 of alu_hw_4 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_1.clock <= clock
    all_alus_hw_1.reset <= reset
    node _T_297 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 8, 8) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    node _T_326 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_328 = eq(UInt<2>("h03"), _T_326) @[Mux.scala 46:19]
    node _T_329 = mux(_T_328, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_330 = eq(UInt<2>("h02"), _T_326) @[Mux.scala 46:19]
    node _T_331 = mux(_T_330, decomposed_input_ports_0[2].bits, _T_329) @[Mux.scala 46:16]
    node _T_332 = eq(UInt<1>("h01"), _T_326) @[Mux.scala 46:19]
    node _T_333 = mux(_T_332, decomposed_input_ports_0[1].bits, _T_331) @[Mux.scala 46:16]
    node _T_334 = eq(UInt<1>("h00"), _T_326) @[Mux.scala 46:19]
    node _T_335 = mux(_T_334, decomposed_input_ports_0[0].bits, _T_333) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_335 @[Dedicated_PE_Hw.scala 136:32]
    node _T_336 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_338 = eq(UInt<2>("h03"), _T_336) @[Mux.scala 46:19]
    node _T_339 = mux(_T_338, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_340 = eq(UInt<2>("h02"), _T_336) @[Mux.scala 46:19]
    node _T_341 = mux(_T_340, decomposed_input_ports_0[2].valid, _T_339) @[Mux.scala 46:16]
    node _T_342 = eq(UInt<1>("h01"), _T_336) @[Mux.scala 46:19]
    node _T_343 = mux(_T_342, decomposed_input_ports_0[1].valid, _T_341) @[Mux.scala 46:16]
    node _T_344 = eq(UInt<1>("h00"), _T_336) @[Mux.scala 46:19]
    node _T_345 = mux(_T_344, decomposed_input_ports_0[0].valid, _T_343) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_345 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_346 = bits(config_wire, 9, 9) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_346 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_347 = bits(config_wire, 14, 12) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_347 @[Dedicated_PE_Hw.scala 152:22]
    node _T_356 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 137:30]
    node _T_358 = eq(UInt<2>("h03"), _T_356) @[Mux.scala 46:19]
    node _T_359 = mux(_T_358, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_360 = eq(UInt<2>("h02"), _T_356) @[Mux.scala 46:19]
    node _T_361 = mux(_T_360, decomposed_input_ports_0[2].bits, _T_359) @[Mux.scala 46:16]
    node _T_362 = eq(UInt<1>("h01"), _T_356) @[Mux.scala 46:19]
    node _T_363 = mux(_T_362, decomposed_input_ports_0[1].bits, _T_361) @[Mux.scala 46:16]
    node _T_364 = eq(UInt<1>("h00"), _T_356) @[Mux.scala 46:19]
    node _T_365 = mux(_T_364, decomposed_input_ports_0[0].bits, _T_363) @[Mux.scala 46:16]
    all_delaypipes_hw_2.io.in.bits <= _T_365 @[Dedicated_PE_Hw.scala 136:32]
    node _T_366 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 139:30]
    node _T_368 = eq(UInt<2>("h03"), _T_366) @[Mux.scala 46:19]
    node _T_369 = mux(_T_368, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_370 = eq(UInt<2>("h02"), _T_366) @[Mux.scala 46:19]
    node _T_371 = mux(_T_370, decomposed_input_ports_0[2].valid, _T_369) @[Mux.scala 46:16]
    node _T_372 = eq(UInt<1>("h01"), _T_366) @[Mux.scala 46:19]
    node _T_373 = mux(_T_372, decomposed_input_ports_0[1].valid, _T_371) @[Mux.scala 46:16]
    node _T_374 = eq(UInt<1>("h00"), _T_366) @[Mux.scala 46:19]
    node _T_375 = mux(_T_374, decomposed_input_ports_0[0].valid, _T_373) @[Mux.scala 46:16]
    all_delaypipes_hw_2.io.in.valid <= _T_375 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_1.io.in[0].bits <= all_delaypipes_hw_2.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_1.io.in[0].valid <= all_delaypipes_hw_2.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_2.io.out.ready <= all_alus_hw_1.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_376 = bits(config_wire, 10, 10) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_2.io.delay <= _T_376 @[Dedicated_PE_Hw.scala 145:30]
    node _T_385 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 137:30]
    node _T_387 = eq(UInt<2>("h03"), _T_385) @[Mux.scala 46:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_389 = eq(UInt<2>("h02"), _T_385) @[Mux.scala 46:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_0[2].bits, _T_388) @[Mux.scala 46:16]
    node _T_391 = eq(UInt<1>("h01"), _T_385) @[Mux.scala 46:19]
    node _T_392 = mux(_T_391, decomposed_input_ports_0[1].bits, _T_390) @[Mux.scala 46:16]
    node _T_393 = eq(UInt<1>("h00"), _T_385) @[Mux.scala 46:19]
    node _T_394 = mux(_T_393, decomposed_input_ports_0[0].bits, _T_392) @[Mux.scala 46:16]
    all_delaypipes_hw_3.io.in.bits <= _T_394 @[Dedicated_PE_Hw.scala 136:32]
    node _T_395 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 139:30]
    node _T_397 = eq(UInt<2>("h03"), _T_395) @[Mux.scala 46:19]
    node _T_398 = mux(_T_397, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_399 = eq(UInt<2>("h02"), _T_395) @[Mux.scala 46:19]
    node _T_400 = mux(_T_399, decomposed_input_ports_0[2].valid, _T_398) @[Mux.scala 46:16]
    node _T_401 = eq(UInt<1>("h01"), _T_395) @[Mux.scala 46:19]
    node _T_402 = mux(_T_401, decomposed_input_ports_0[1].valid, _T_400) @[Mux.scala 46:16]
    node _T_403 = eq(UInt<1>("h00"), _T_395) @[Mux.scala 46:19]
    node _T_404 = mux(_T_403, decomposed_input_ports_0[0].valid, _T_402) @[Mux.scala 46:16]
    all_delaypipes_hw_3.io.in.valid <= _T_404 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_1.io.in[1].bits <= all_delaypipes_hw_3.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_1.io.in[1].valid <= all_delaypipes_hw_3.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_3.io.out.ready <= all_alus_hw_1.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_405 = bits(config_wire, 11, 11) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_3.io.delay <= _T_405 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[1].bits <= all_alus_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[1].valid <= all_alus_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_1.io.out.ready <= decomposed_output_ports_0[1].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_406 = bits(config_wire, 15, 15) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_1.io.opcode <= _T_406 @[Dedicated_PE_Hw.scala 152:22]
    node _T_407 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_409 = eq(_T_407, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_411 = mux(_T_409, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_412 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_414 = eq(_T_412, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_416 = mux(_T_414, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_417 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_419 = eq(_T_417, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_421 = mux(_T_419, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_422 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_424 = eq(_T_422, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_426 = mux(_T_424, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_427 = and(_T_411, _T_416) @[Dedicated_PE_Hw.scala 164:99]
    node _T_428 = and(_T_427, _T_421) @[Dedicated_PE_Hw.scala 164:99]
    node _T_429 = and(_T_428, _T_426) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_429 @[Dedicated_PE_Hw.scala 164:73]
    node _T_430 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_432 = eq(_T_430, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_434 = mux(_T_432, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_435 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_437 = eq(_T_435, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_439 = mux(_T_437, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_440 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_442 = eq(_T_440, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_444 = mux(_T_442, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_445 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_447 = eq(_T_445, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_449 = mux(_T_447, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_450 = and(_T_434, _T_439) @[Dedicated_PE_Hw.scala 164:99]
    node _T_451 = and(_T_450, _T_444) @[Dedicated_PE_Hw.scala 164:99]
    node _T_452 = and(_T_451, _T_449) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_452 @[Dedicated_PE_Hw.scala 164:73]
    node _T_453 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_455 = eq(_T_453, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_457 = mux(_T_455, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_458 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_460 = eq(_T_458, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_462 = mux(_T_460, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_463 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_465 = eq(_T_463, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_467 = mux(_T_465, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_468 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_470 = eq(_T_468, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_472 = mux(_T_470, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_473 = and(_T_457, _T_462) @[Dedicated_PE_Hw.scala 164:99]
    node _T_474 = and(_T_473, _T_467) @[Dedicated_PE_Hw.scala 164:99]
    node _T_475 = and(_T_474, _T_472) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_475 @[Dedicated_PE_Hw.scala 164:73]
    node _T_476 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_478 = eq(_T_476, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_480 = mux(_T_478, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_481 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_483 = eq(_T_481, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_485 = mux(_T_483, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_486 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 160:22]
    node _T_488 = eq(_T_486, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_490 = mux(_T_488, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_491 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 160:22]
    node _T_493 = eq(_T_491, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_495 = mux(_T_493, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_496 = and(_T_480, _T_485) @[Dedicated_PE_Hw.scala 164:99]
    node _T_497 = and(_T_496, _T_490) @[Dedicated_PE_Hw.scala 164:99]
    node _T_498 = and(_T_497, _T_495) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_498 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_503 : UInt<16>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_503[0] <= UInt<16>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<16>[1], clock with : (reset => (reset, _T_503)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_520 = bits(config_register_file[0], 15, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_520 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 15, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_522 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_522 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module alu_hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<2>}
    
    node alu_results_0 = gt(io.in[0].bits, io.in[1].bits) @[fullinst.scala 55:48]
    node alu_results_1 = geq(io.in[0].bits, io.in[1].bits) @[fullinst.scala 56:48]
    node alu_results_2 = lt(io.in[0].bits, io.in[1].bits) @[fullinst.scala 57:48]
    node alu_results_3 = leq(io.in[0].bits, io.in[1].bits) @[fullinst.scala 58:48]
    node _T_42 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_42 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_45 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_45 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_48 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_48 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_51 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_51 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_53 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_221 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_221 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_222 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_222 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_223 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_223 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_224 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_224 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_249 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_249[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_255 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_255 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_258 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_258 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_249[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_255 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_258 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<8> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_10 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_11 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_5 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_268 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_270 = eq(UInt<2>("h03"), _T_268) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<2>("h02"), _T_268) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, decomposed_input_ports_0[2].bits, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<1>("h01"), _T_268) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, decomposed_input_ports_0[1].bits, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<1>("h00"), _T_268) @[Mux.scala 46:19]
    node _T_277 = mux(_T_276, decomposed_input_ports_0[0].bits, _T_275) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_277 @[Dedicated_PE_Hw.scala 136:32]
    node _T_278 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_280 = eq(UInt<2>("h03"), _T_278) @[Mux.scala 46:19]
    node _T_281 = mux(_T_280, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_282 = eq(UInt<2>("h02"), _T_278) @[Mux.scala 46:19]
    node _T_283 = mux(_T_282, decomposed_input_ports_0[2].valid, _T_281) @[Mux.scala 46:16]
    node _T_284 = eq(UInt<1>("h01"), _T_278) @[Mux.scala 46:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_0[1].valid, _T_283) @[Mux.scala 46:16]
    node _T_286 = eq(UInt<1>("h00"), _T_278) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[0].valid, _T_285) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_287 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_288 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_288 @[Dedicated_PE_Hw.scala 145:30]
    node _T_297 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_318 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_318 @[Dedicated_PE_Hw.scala 152:22]
    node _T_319 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_323 = mux(_T_321, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_324 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_328 = mux(_T_326, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_329 = and(_T_323, _T_328) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_329 @[Dedicated_PE_Hw.scala 164:73]
    node _T_330 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_332 = eq(_T_330, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_334 = mux(_T_332, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_335 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_337 = eq(_T_335, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_339 = mux(_T_337, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_340 = and(_T_334, _T_339) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_340 @[Dedicated_PE_Hw.scala 164:73]
    node _T_341 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_343 = eq(_T_341, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_345 = mux(_T_343, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_346 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_348 = eq(_T_346, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_350 = mux(_T_348, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_351 = and(_T_345, _T_350) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_351 @[Dedicated_PE_Hw.scala 164:73]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_354 = eq(_T_352, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_356 = mux(_T_354, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_357 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_359 = eq(_T_357, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_361 = mux(_T_359, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_362 = and(_T_356, _T_361) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_362 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_367 : UInt<8>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_367[0] <= UInt<8>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<8>[1], clock with : (reset => (reset, _T_367)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_384 = bits(config_register_file[0], 7, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_384 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<3>("h05")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 7, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_386 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_386 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module alu_hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<1>}
    
    node _T_41 = bits(io.in[1].bits, 18, 0) @[fullinst.scala 48:58]
    node alu_results_0 = dshl(io.in[0].bits, _T_41) @[fullinst.scala 48:49]
    node alu_results_1 = rem(io.in[0].bits, io.in[1].bits) @[fullinst.scala 54:48]
    node _T_43 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_43 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_46 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_46 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_48 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_48 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_221 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_221 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_222 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_222 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_223 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_223 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_224 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_224 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_249 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_249[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_255 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_255 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_258 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_258 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_249[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_255 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_258 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<7> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_12 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_13 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_6 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_268 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_270 = eq(UInt<2>("h03"), _T_268) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<2>("h02"), _T_268) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, decomposed_input_ports_0[2].bits, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<1>("h01"), _T_268) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, decomposed_input_ports_0[1].bits, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<1>("h00"), _T_268) @[Mux.scala 46:19]
    node _T_277 = mux(_T_276, decomposed_input_ports_0[0].bits, _T_275) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_277 @[Dedicated_PE_Hw.scala 136:32]
    node _T_278 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_280 = eq(UInt<2>("h03"), _T_278) @[Mux.scala 46:19]
    node _T_281 = mux(_T_280, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_282 = eq(UInt<2>("h02"), _T_278) @[Mux.scala 46:19]
    node _T_283 = mux(_T_282, decomposed_input_ports_0[2].valid, _T_281) @[Mux.scala 46:16]
    node _T_284 = eq(UInt<1>("h01"), _T_278) @[Mux.scala 46:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_0[1].valid, _T_283) @[Mux.scala 46:16]
    node _T_286 = eq(UInt<1>("h00"), _T_278) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[0].valid, _T_285) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_287 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_288 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_288 @[Dedicated_PE_Hw.scala 145:30]
    node _T_297 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_318 = bits(config_wire, 6, 6) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_318 @[Dedicated_PE_Hw.scala 152:22]
    node _T_319 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_323 = mux(_T_321, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_324 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_328 = mux(_T_326, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_329 = and(_T_323, _T_328) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_329 @[Dedicated_PE_Hw.scala 164:73]
    node _T_330 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_332 = eq(_T_330, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_334 = mux(_T_332, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_335 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_337 = eq(_T_335, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_339 = mux(_T_337, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_340 = and(_T_334, _T_339) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_340 @[Dedicated_PE_Hw.scala 164:73]
    node _T_341 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_343 = eq(_T_341, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_345 = mux(_T_343, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_346 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_348 = eq(_T_346, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_350 = mux(_T_348, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_351 = and(_T_345, _T_350) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_351 @[Dedicated_PE_Hw.scala 164:73]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_354 = eq(_T_352, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_356 = mux(_T_354, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_357 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_359 = eq(_T_357, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_361 = mux(_T_359, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_362 = and(_T_356, _T_361) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_362 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_367 : UInt<7>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_367[0] <= UInt<7>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<7>[1], clock with : (reset => (reset, _T_367)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_384 = bits(config_register_file[0], 6, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_384 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<3>("h07")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 6, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_386 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_386 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<64>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module delay_pipe_hw_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T_22 : UInt<64>[16], clock @[Dedicated_PE_Hw.scala 307:24]
    reg _T_44 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 308:25]
    reg _T_65 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 309:23]
    reg _T_68 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 310:23]
    io.out.bits <= _T_22[_T_65] @[Dedicated_PE_Hw.scala 311:17]
    io.out.valid <= _T_44[_T_65] @[Dedicated_PE_Hw.scala 312:18]
    _T_22[_T_68] <= io.in.bits @[Dedicated_PE_Hw.scala 313:21]
    _T_44[_T_68] <= io.in.valid @[Dedicated_PE_Hw.scala 314:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 315:17]
    node _T_74 = add(_T_65, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 316:18]
    node _T_75 = tail(_T_74, 1) @[Dedicated_PE_Hw.scala 316:18]
    _T_65 <= _T_75 @[Dedicated_PE_Hw.scala 316:10]
    node _T_76 = add(_T_65, io.delay) @[Dedicated_PE_Hw.scala 317:18]
    node _T_77 = tail(_T_76, 1) @[Dedicated_PE_Hw.scala 317:18]
    _T_68 <= _T_77 @[Dedicated_PE_Hw.scala 317:10]
    
  module alu_hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_221 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_221 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_222 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_222 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_223 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_223 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_224 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_224 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_249 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_249[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_255 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_255 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_258 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_258 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_249[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_255 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_258 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<15> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_14 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_15 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_7 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_268 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_270 = eq(UInt<2>("h03"), _T_268) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<2>("h02"), _T_268) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, decomposed_input_ports_0[2].bits, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<1>("h01"), _T_268) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, decomposed_input_ports_0[1].bits, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<1>("h00"), _T_268) @[Mux.scala 46:19]
    node _T_277 = mux(_T_276, decomposed_input_ports_0[0].bits, _T_275) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_277 @[Dedicated_PE_Hw.scala 136:32]
    node _T_278 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_280 = eq(UInt<2>("h03"), _T_278) @[Mux.scala 46:19]
    node _T_281 = mux(_T_280, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_282 = eq(UInt<2>("h02"), _T_278) @[Mux.scala 46:19]
    node _T_283 = mux(_T_282, decomposed_input_ports_0[2].valid, _T_281) @[Mux.scala 46:16]
    node _T_284 = eq(UInt<1>("h01"), _T_278) @[Mux.scala 46:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_0[1].valid, _T_283) @[Mux.scala 46:16]
    node _T_286 = eq(UInt<1>("h00"), _T_278) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[0].valid, _T_285) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_287 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_288 = bits(config_wire, 7, 4) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_288 @[Dedicated_PE_Hw.scala 145:30]
    node _T_297 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 11, 8) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_318 = bits(config_wire, 14, 12) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_318 @[Dedicated_PE_Hw.scala 152:22]
    node _T_319 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_323 = mux(_T_321, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_324 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_328 = mux(_T_326, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_329 = and(_T_323, _T_328) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_329 @[Dedicated_PE_Hw.scala 164:73]
    node _T_330 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_332 = eq(_T_330, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_334 = mux(_T_332, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_335 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_337 = eq(_T_335, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_339 = mux(_T_337, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_340 = and(_T_334, _T_339) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_340 @[Dedicated_PE_Hw.scala 164:73]
    node _T_341 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_343 = eq(_T_341, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_345 = mux(_T_343, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_346 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_348 = eq(_T_346, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_350 = mux(_T_348, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_351 = and(_T_345, _T_350) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_351 @[Dedicated_PE_Hw.scala 164:73]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_354 = eq(_T_352, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_356 = mux(_T_354, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_357 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_359 = eq(_T_357, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_361 = mux(_T_359, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_362 = and(_T_356, _T_361) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_362 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_367 : UInt<15>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_367[0] <= UInt<15>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<15>[1], clock with : (reset => (reset, _T_367)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_384 = bits(config_register_file[0], 14, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_384 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 14, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_386 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_386 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module delay_pipe_hw_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module delay_pipe_hw_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 319:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 319:12]
    
  module alu_hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T_41 = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:47]
    node _T_42 = asUInt(_T_41) @[fullinst.scala 37:47]
    node alu_results_0 = tail(_T_42, 1) @[fullinst.scala 37:47]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:47]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:47]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:47]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:47]
    node _T_44 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_44 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_47 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_47 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_50 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_50 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_53 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_53 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_56 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 349:20]
    when _T_56 : @[Dedicated_PE_Hw.scala 349:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 350:19]
      skip @[Dedicated_PE_Hw.scala 349:37]
    else : @[Dedicated_PE_Hw.scala 351:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 352:19]
      skip @[Dedicated_PE_Hw.scala 351:16]
    node _T_58 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 368:50]
    io.out.valid <= _T_58 @[Dedicated_PE_Hw.scala 368:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 370:20]
    
  module Dedicated_PE_Hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 215:57]
    node _T_221 = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[0].bits <= _T_221 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_222 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[1].bits <= _T_222 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_223 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[2].bits <= _T_223 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 226:33]
    node _T_224 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 222:35]
    decomposed_input_ports_0[3].bits <= _T_224 @[Dedicated_PE_Hw.scala 221:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 223:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 226:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 215:57]
    reg _T_249 : UInt<1>[1], clock @[Dedicated_PE_Hw.scala 231:29]
    decomposed_output_ports_0[0].ready <= _T_249[0] @[Dedicated_PE_Hw.scala 233:54]
    reg _T_255 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Dedicated_PE_Hw.scala 235:32]
    _T_255 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 236:19]
    reg _T_258 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dedicated_PE_Hw.scala 237:33]
    _T_258 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 238:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 243:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 244:33]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 245:36]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 246:37]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 247:67]
      skip @[Dedicated_PE_Hw.scala 244:33]
    else : @[Dedicated_PE_Hw.scala 248:14]
      _T_249[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].bits <= _T_255 @[Dedicated_PE_Hw.scala 252:36]
      io.out[0].valid <= _T_258 @[Dedicated_PE_Hw.scala 253:37]
      skip @[Dedicated_PE_Hw.scala 248:14]
    wire config_wire : UInt<9> @[Dedicated_PE_Hw.scala 114:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_16 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_17 @[Dedicated_PE_Hw.scala 117:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_8 @[Dedicated_PE_Hw.scala 118:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_268 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 137:30]
    node _T_270 = eq(UInt<2>("h03"), _T_268) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<2>("h02"), _T_268) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, decomposed_input_ports_0[2].bits, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<1>("h01"), _T_268) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, decomposed_input_ports_0[1].bits, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<1>("h00"), _T_268) @[Mux.scala 46:19]
    node _T_277 = mux(_T_276, decomposed_input_ports_0[0].bits, _T_275) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.bits <= _T_277 @[Dedicated_PE_Hw.scala 136:32]
    node _T_278 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 139:30]
    node _T_280 = eq(UInt<2>("h03"), _T_278) @[Mux.scala 46:19]
    node _T_281 = mux(_T_280, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_282 = eq(UInt<2>("h02"), _T_278) @[Mux.scala 46:19]
    node _T_283 = mux(_T_282, decomposed_input_ports_0[2].valid, _T_281) @[Mux.scala 46:16]
    node _T_284 = eq(UInt<1>("h01"), _T_278) @[Mux.scala 46:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_0[1].valid, _T_283) @[Mux.scala 46:16]
    node _T_286 = eq(UInt<1>("h00"), _T_278) @[Mux.scala 46:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_0[0].valid, _T_285) @[Mux.scala 46:16]
    all_delaypipes_hw_0.io.in.valid <= _T_287 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_288 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_0.io.delay <= _T_288 @[Dedicated_PE_Hw.scala 145:30]
    node _T_297 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 137:30]
    node _T_299 = eq(UInt<2>("h03"), _T_297) @[Mux.scala 46:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_301 = eq(UInt<2>("h02"), _T_297) @[Mux.scala 46:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_0[2].bits, _T_300) @[Mux.scala 46:16]
    node _T_303 = eq(UInt<1>("h01"), _T_297) @[Mux.scala 46:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_0[1].bits, _T_302) @[Mux.scala 46:16]
    node _T_305 = eq(UInt<1>("h00"), _T_297) @[Mux.scala 46:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_0[0].bits, _T_304) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.bits <= _T_306 @[Dedicated_PE_Hw.scala 136:32]
    node _T_307 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 139:30]
    node _T_309 = eq(UInt<2>("h03"), _T_307) @[Mux.scala 46:19]
    node _T_310 = mux(_T_309, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_311 = eq(UInt<2>("h02"), _T_307) @[Mux.scala 46:19]
    node _T_312 = mux(_T_311, decomposed_input_ports_0[2].valid, _T_310) @[Mux.scala 46:16]
    node _T_313 = eq(UInt<1>("h01"), _T_307) @[Mux.scala 46:19]
    node _T_314 = mux(_T_313, decomposed_input_ports_0[1].valid, _T_312) @[Mux.scala 46:16]
    node _T_315 = eq(UInt<1>("h00"), _T_307) @[Mux.scala 46:19]
    node _T_316 = mux(_T_315, decomposed_input_ports_0[0].valid, _T_314) @[Mux.scala 46:16]
    all_delaypipes_hw_1.io.in.valid <= _T_316 @[Dedicated_PE_Hw.scala 138:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 141:38]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 142:39]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 143:34]
    node _T_317 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 145:44]
    all_delaypipes_hw_1.io.delay <= _T_317 @[Dedicated_PE_Hw.scala 145:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 148:96]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 149:97]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 150:25]
    node _T_318 = bits(config_wire, 8, 6) @[Dedicated_PE_Hw.scala 152:36]
    all_alus_hw_0.io.opcode <= _T_318 @[Dedicated_PE_Hw.scala 152:22]
    node _T_319 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_323 = mux(_T_321, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_324 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_328 = mux(_T_326, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_329 = and(_T_323, _T_328) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[0].ready <= _T_329 @[Dedicated_PE_Hw.scala 164:73]
    node _T_330 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_332 = eq(_T_330, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_334 = mux(_T_332, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_335 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_337 = eq(_T_335, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_339 = mux(_T_337, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_340 = and(_T_334, _T_339) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[1].ready <= _T_340 @[Dedicated_PE_Hw.scala 164:73]
    node _T_341 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_343 = eq(_T_341, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_345 = mux(_T_343, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_346 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_348 = eq(_T_346, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_350 = mux(_T_348, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_351 = and(_T_345, _T_350) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[2].ready <= _T_351 @[Dedicated_PE_Hw.scala 164:73]
    node _T_352 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 160:22]
    node _T_354 = eq(_T_352, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_356 = mux(_T_354, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_357 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 160:22]
    node _T_359 = eq(_T_357, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 160:53]
    node _T_361 = mux(_T_359, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 160:10]
    node _T_362 = and(_T_356, _T_361) @[Dedicated_PE_Hw.scala 164:99]
    decomposed_input_ports_0[3].ready <= _T_362 @[Dedicated_PE_Hw.scala 164:73]
    wire _T_367 : UInt<9>[1] @[Dedicated_PE_Hw.scala 188:45]
    _T_367[0] <= UInt<9>("h00") @[Dedicated_PE_Hw.scala 188:45]
    reg config_register_file : UInt<9>[1], clock with : (reset => (reset, _T_367)) @[Dedicated_PE_Hw.scala 188:37]
    node _T_384 = bits(config_register_file[0], 8, 0) @[Dedicated_PE_Hw.scala 189:55]
    config_wire <= _T_384 @[Dedicated_PE_Hw.scala 189:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 196:44]
    node module_id_match = eq(config_module_id, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 197:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 198:38]
    node config_data = bits(io.in[0].bits, 8, 0) @[Dedicated_PE_Hw.scala 199:39]
    node _T_386 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 200:22]
    when _T_386 : @[Dedicated_PE_Hw.scala 200:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 201:38]
      skip @[Dedicated_PE_Hw.scala 200:41]
    
  module Shared_PE_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    io.out[0].config <= io.in[0].config @[Shared_PE_Hw.scala 35:14]
    io.in[0].ready <= io.out[0].ready @[Shared_PE_Hw.scala 35:14]
    io.out[0].bits <= io.in[0].bits @[Shared_PE_Hw.scala 35:14]
    io.out[0].valid <= io.in[0].valid @[Shared_PE_Hw.scala 35:14]
    io.out[1].config <= io.in[1].config @[Shared_PE_Hw.scala 35:14]
    io.in[1].ready <= io.out[1].ready @[Shared_PE_Hw.scala 35:14]
    io.out[1].bits <= io.in[1].bits @[Shared_PE_Hw.scala 35:14]
    io.out[1].valid <= io.in[1].valid @[Shared_PE_Hw.scala 35:14]
    io.out[2].config <= io.in[2].config @[Shared_PE_Hw.scala 35:14]
    io.in[2].ready <= io.out[2].ready @[Shared_PE_Hw.scala 35:14]
    io.out[2].bits <= io.in[2].bits @[Shared_PE_Hw.scala 35:14]
    io.out[2].valid <= io.in[2].valid @[Shared_PE_Hw.scala 35:14]
    io.out[3].config <= io.in[3].config @[Shared_PE_Hw.scala 35:14]
    io.in[3].ready <= io.out[3].ready @[Shared_PE_Hw.scala 35:14]
    io.out[3].bits <= io.in[3].bits @[Shared_PE_Hw.scala 35:14]
    io.out[3].valid <= io.in[3].valid @[Shared_PE_Hw.scala 35:14]
    
  module Shared_PE_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    io.out[0].config <= io.in[0].config @[Shared_PE_Hw.scala 35:14]
    io.in[0].ready <= io.out[0].ready @[Shared_PE_Hw.scala 35:14]
    io.out[0].bits <= io.in[0].bits @[Shared_PE_Hw.scala 35:14]
    io.out[0].valid <= io.in[0].valid @[Shared_PE_Hw.scala 35:14]
    io.out[1].config <= io.in[1].config @[Shared_PE_Hw.scala 35:14]
    io.in[1].ready <= io.out[1].ready @[Shared_PE_Hw.scala 35:14]
    io.out[1].bits <= io.in[1].bits @[Shared_PE_Hw.scala 35:14]
    io.out[1].valid <= io.in[1].valid @[Shared_PE_Hw.scala 35:14]
    io.out[2].config <= io.in[2].config @[Shared_PE_Hw.scala 35:14]
    io.in[2].ready <= io.out[2].ready @[Shared_PE_Hw.scala 35:14]
    io.out[2].bits <= io.in[2].bits @[Shared_PE_Hw.scala 35:14]
    io.out[2].valid <= io.in[2].valid @[Shared_PE_Hw.scala 35:14]
    io.out[3].config <= io.in[3].config @[Shared_PE_Hw.scala 35:14]
    io.in[3].ready <= io.out[3].ready @[Shared_PE_Hw.scala 35:14]
    io.out[3].bits <= io.in[3].bits @[Shared_PE_Hw.scala 35:14]
    io.out[3].valid <= io.in[3].valid @[Shared_PE_Hw.scala 35:14]
    
  module Cgra_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2]}
    
    inst VectorPort_Hw of VectorPort_Hw @[Cgra_Hw.scala 33:63]
    VectorPort_Hw.clock <= clock
    VectorPort_Hw.reset <= reset
    inst VectorPort_Hw_1 of VectorPort_Hw_1 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_1.clock <= clock
    VectorPort_Hw_1.reset <= reset
    inst VectorPort_Hw_2 of VectorPort_Hw_2 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_2.clock <= clock
    VectorPort_Hw_2.reset <= reset
    inst VectorPort_Hw_3 of VectorPort_Hw_3 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_3.clock <= clock
    VectorPort_Hw_3.reset <= reset
    inst Router_Hw of Router_Hw @[Cgra_Hw.scala 38:51]
    Router_Hw.clock <= clock
    Router_Hw.reset <= reset
    inst Router_Hw_1 of Router_Hw_1 @[Cgra_Hw.scala 38:51]
    Router_Hw_1.clock <= clock
    Router_Hw_1.reset <= reset
    inst Router_Hw_2 of Router_Hw_2 @[Cgra_Hw.scala 38:51]
    Router_Hw_2.clock <= clock
    Router_Hw_2.reset <= reset
    inst Router_Hw_3 of Router_Hw_3 @[Cgra_Hw.scala 38:51]
    Router_Hw_3.clock <= clock
    Router_Hw_3.reset <= reset
    inst Router_Hw_4 of Router_Hw_4 @[Cgra_Hw.scala 38:51]
    Router_Hw_4.clock <= clock
    Router_Hw_4.reset <= reset
    inst Router_Hw_5 of Router_Hw_5 @[Cgra_Hw.scala 38:51]
    Router_Hw_5.clock <= clock
    Router_Hw_5.reset <= reset
    inst Router_Hw_6 of Router_Hw_6 @[Cgra_Hw.scala 38:51]
    Router_Hw_6.clock <= clock
    Router_Hw_6.reset <= reset
    inst Router_Hw_7 of Router_Hw_7 @[Cgra_Hw.scala 38:51]
    Router_Hw_7.clock <= clock
    Router_Hw_7.reset <= reset
    inst Router_Hw_8 of Router_Hw_8 @[Cgra_Hw.scala 38:51]
    Router_Hw_8.clock <= clock
    Router_Hw_8.reset <= reset
    inst Router_Hw_9 of Router_Hw_9 @[Cgra_Hw.scala 38:51]
    Router_Hw_9.clock <= clock
    Router_Hw_9.reset <= reset
    inst Router_Hw_10 of Router_Hw_10 @[Cgra_Hw.scala 38:51]
    Router_Hw_10.clock <= clock
    Router_Hw_10.reset <= reset
    inst Router_Hw_11 of Router_Hw_11 @[Cgra_Hw.scala 38:51]
    Router_Hw_11.clock <= clock
    Router_Hw_11.reset <= reset
    inst Router_Hw_12 of Router_Hw_12 @[Cgra_Hw.scala 38:51]
    Router_Hw_12.clock <= clock
    Router_Hw_12.reset <= reset
    inst Router_Hw_13 of Router_Hw_13 @[Cgra_Hw.scala 38:51]
    Router_Hw_13.clock <= clock
    Router_Hw_13.reset <= reset
    inst Router_Hw_14 of Router_Hw_14 @[Cgra_Hw.scala 38:51]
    Router_Hw_14.clock <= clock
    Router_Hw_14.reset <= reset
    inst Router_Hw_15 of Router_Hw_15 @[Cgra_Hw.scala 38:51]
    Router_Hw_15.clock <= clock
    Router_Hw_15.reset <= reset
    inst Dedicated_PE_Hw of Dedicated_PE_Hw @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw.clock <= clock
    Dedicated_PE_Hw.reset <= reset
    inst Dedicated_PE_Hw_1 of Dedicated_PE_Hw_1 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_1.clock <= clock
    Dedicated_PE_Hw_1.reset <= reset
    inst Dedicated_PE_Hw_2 of Dedicated_PE_Hw_2 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_2.clock <= clock
    Dedicated_PE_Hw_2.reset <= reset
    inst Dedicated_PE_Hw_3 of Dedicated_PE_Hw_3 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_3.clock <= clock
    Dedicated_PE_Hw_3.reset <= reset
    inst Dedicated_PE_Hw_4 of Dedicated_PE_Hw_4 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_4.clock <= clock
    Dedicated_PE_Hw_4.reset <= reset
    inst Dedicated_PE_Hw_5 of Dedicated_PE_Hw_5 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_5.clock <= clock
    Dedicated_PE_Hw_5.reset <= reset
    inst Dedicated_PE_Hw_6 of Dedicated_PE_Hw_6 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_6.clock <= clock
    Dedicated_PE_Hw_6.reset <= reset
    inst Shared_PE_Hw of Shared_PE_Hw @[Cgra_Hw.scala 48:60]
    Shared_PE_Hw.clock <= clock
    Shared_PE_Hw.reset <= reset
    inst Shared_PE_Hw_1 of Shared_PE_Hw_1 @[Cgra_Hw.scala 48:60]
    Shared_PE_Hw_1.clock <= clock
    Shared_PE_Hw_1.reset <= reset
    VectorPort_Hw_1.io.in[0].config <= io.in[0].config @[Cgra_Hw.scala 78:47]
    io.in[0].ready <= VectorPort_Hw_1.io.in[0].ready @[Cgra_Hw.scala 78:47]
    VectorPort_Hw_1.io.in[0].bits <= io.in[0].bits @[Cgra_Hw.scala 78:47]
    VectorPort_Hw_1.io.in[0].valid <= io.in[0].valid @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].config <= io.in[1].config @[Cgra_Hw.scala 78:47]
    io.in[1].ready <= VectorPort_Hw.io.in[0].ready @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].bits <= io.in[1].bits @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].valid <= io.in[1].valid @[Cgra_Hw.scala 78:47]
    io.out[0].config <= VectorPort_Hw_3.io.out[0].config @[Cgra_Hw.scala 80:48]
    VectorPort_Hw_3.io.out[0].ready <= io.out[0].ready @[Cgra_Hw.scala 80:48]
    io.out[0].bits <= VectorPort_Hw_3.io.out[0].bits @[Cgra_Hw.scala 80:48]
    io.out[0].valid <= VectorPort_Hw_3.io.out[0].valid @[Cgra_Hw.scala 80:48]
    io.out[1].config <= VectorPort_Hw_2.io.out[0].config @[Cgra_Hw.scala 80:48]
    VectorPort_Hw_2.io.out[0].ready <= io.out[1].ready @[Cgra_Hw.scala 80:48]
    io.out[1].bits <= VectorPort_Hw_2.io.out[0].bits @[Cgra_Hw.scala 80:48]
    io.out[1].valid <= VectorPort_Hw_2.io.out[0].valid @[Cgra_Hw.scala 80:48]
    Router_Hw_6.io.in[0].config <= VectorPort_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[0].ready <= Router_Hw_6.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[0].bits <= VectorPort_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[0].valid <= VectorPort_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].config <= VectorPort_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[1].ready <= Router_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].bits <= VectorPort_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].valid <= VectorPort_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].config <= VectorPort_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[2].ready <= Router_Hw_14.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].bits <= VectorPort_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].valid <= VectorPort_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].config <= VectorPort_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[0].ready <= Router_Hw_13.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].bits <= VectorPort_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].valid <= VectorPort_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].config <= VectorPort_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[1].ready <= Router_Hw_7.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].bits <= VectorPort_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].valid <= VectorPort_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].config <= VectorPort_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[2].ready <= Router_Hw_2.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].bits <= VectorPort_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].valid <= VectorPort_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].config <= Router_Hw_5.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[2].ready <= VectorPort_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].bits <= Router_Hw_5.io.out[2].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].valid <= Router_Hw_5.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].config <= Router_Hw_12.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[2].ready <= VectorPort_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].bits <= Router_Hw_12.io.out[2].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].valid <= Router_Hw_12.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].config <= Router_Hw_8.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[1].ready <= VectorPort_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].bits <= Router_Hw_8.io.out[1].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].valid <= Router_Hw_8.io.out[1].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].config <= Router_Hw_10.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[3].ready <= VectorPort_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].bits <= Router_Hw_10.io.out[3].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].valid <= Router_Hw_10.io.out[3].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].config <= Router_Hw_4.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[5].ready <= VectorPort_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].bits <= Router_Hw_4.io.out[5].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].valid <= Router_Hw_4.io.out[5].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].config <= Router_Hw_15.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[5].ready <= VectorPort_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].bits <= Router_Hw_15.io.out[5].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].valid <= Router_Hw_15.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].config <= Router_Hw_13.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[1].ready <= Router_Hw_6.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].bits <= Router_Hw_13.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].valid <= Router_Hw_13.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].config <= Router_Hw_13.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[0].ready <= Router_Hw_7.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].bits <= Router_Hw_13.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].valid <= Router_Hw_13.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].config <= Router_Hw_13.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[2].ready <= Dedicated_PE_Hw_5.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].bits <= Router_Hw_13.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].valid <= Router_Hw_13.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].config <= Router_Hw_6.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[2].ready <= Router_Hw_13.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].bits <= Router_Hw_6.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].valid <= Router_Hw_6.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].config <= Router_Hw_6.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[4].ready <= Dedicated_PE_Hw_5.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].bits <= Router_Hw_6.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].valid <= Router_Hw_6.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].config <= Router_Hw_6.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[0].ready <= Router_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].bits <= Router_Hw_6.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].valid <= Router_Hw_6.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].config <= Router_Hw_6.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[3].ready <= Dedicated_PE_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].bits <= Router_Hw_6.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].valid <= Router_Hw_6.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].config <= Router_Hw_6.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[1].ready <= Router_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].bits <= Router_Hw_6.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].valid <= Router_Hw_6.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].config <= Router_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[2].ready <= Router_Hw_6.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].bits <= Router_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].valid <= Router_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].config <= Router_Hw.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[4].ready <= Dedicated_PE_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].bits <= Router_Hw.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].valid <= Router_Hw.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].config <= Router_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[0].ready <= Router_Hw_11.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].bits <= Router_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].valid <= Router_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].config <= Router_Hw.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[3].ready <= Dedicated_PE_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].bits <= Router_Hw.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].valid <= Router_Hw.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].config <= Router_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[1].ready <= Router_Hw_14.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].bits <= Router_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].valid <= Router_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].config <= Router_Hw_14.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[1].ready <= Router_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].bits <= Router_Hw_14.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].valid <= Router_Hw_14.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].config <= Router_Hw_14.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[2].ready <= Dedicated_PE_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].bits <= Router_Hw_14.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].valid <= Router_Hw_14.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].config <= Router_Hw_14.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[0].ready <= Router_Hw_5.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].bits <= Router_Hw_14.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].valid <= Router_Hw_14.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].config <= Router_Hw_7.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[0].ready <= Router_Hw_13.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].bits <= Router_Hw_7.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].valid <= Router_Hw_7.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].config <= Router_Hw_7.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[3].ready <= Dedicated_PE_Hw_5.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].bits <= Router_Hw_7.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].valid <= Router_Hw_7.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].config <= Router_Hw_7.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[2].ready <= Router_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].bits <= Router_Hw_7.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].valid <= Router_Hw_7.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].config <= Router_Hw_7.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[4].ready <= Dedicated_PE_Hw_6.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].bits <= Router_Hw_7.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].valid <= Router_Hw_7.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].config <= Router_Hw_7.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[1].ready <= Router_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].bits <= Router_Hw_7.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].valid <= Router_Hw_7.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].config <= Router_Hw_1.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[3].ready <= Router_Hw_7.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].bits <= Router_Hw_1.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].valid <= Router_Hw_1.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].config <= Router_Hw_1.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[5].ready <= Dedicated_PE_Hw_5.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].bits <= Router_Hw_1.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].valid <= Router_Hw_1.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].config <= Router_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[0].ready <= Router_Hw_6.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].bits <= Router_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].valid <= Router_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].config <= Router_Hw_1.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[4].ready <= Dedicated_PE_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].bits <= Router_Hw_1.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].valid <= Router_Hw_1.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].config <= Router_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[2].ready <= Router_Hw_11.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].bits <= Router_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].valid <= Router_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].config <= Router_Hw_1.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[6].ready <= Dedicated_PE_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].bits <= Router_Hw_1.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].valid <= Router_Hw_1.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].config <= Router_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[1].ready <= Router_Hw_9.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].bits <= Router_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].valid <= Router_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].config <= Router_Hw_1.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[7].ready <= Dedicated_PE_Hw_6.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].bits <= Router_Hw_1.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].valid <= Router_Hw_1.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].config <= Router_Hw_11.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[3].ready <= Router_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].bits <= Router_Hw_11.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].valid <= Router_Hw_11.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].config <= Router_Hw_11.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[5].ready <= Dedicated_PE_Hw_2.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].bits <= Router_Hw_11.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].valid <= Router_Hw_11.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].config <= Router_Hw_11.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[0].ready <= Router_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].bits <= Router_Hw_11.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].valid <= Router_Hw_11.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].config <= Router_Hw_11.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[4].ready <= Dedicated_PE_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].bits <= Router_Hw_11.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].valid <= Router_Hw_11.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].config <= Router_Hw_11.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[2].ready <= Router_Hw_5.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].bits <= Router_Hw_11.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].valid <= Router_Hw_11.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].config <= Router_Hw_11.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[6].ready <= Shared_PE_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].bits <= Router_Hw_11.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].valid <= Router_Hw_11.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].config <= Router_Hw_11.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[1].ready <= Router_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].bits <= Router_Hw_11.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].valid <= Router_Hw_11.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].config <= Router_Hw_11.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[7].ready <= Dedicated_PE_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].bits <= Router_Hw_11.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].valid <= Router_Hw_11.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].config <= Router_Hw_5.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[3].ready <= Router_Hw_11.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].bits <= Router_Hw_5.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].valid <= Router_Hw_5.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].config <= Router_Hw_5.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[4].ready <= Dedicated_PE_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].bits <= Router_Hw_5.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].valid <= Router_Hw_5.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].config <= Router_Hw_5.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[0].ready <= Router_Hw_14.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].bits <= Router_Hw_5.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].valid <= Router_Hw_5.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].config <= Router_Hw_5.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[1].ready <= Router_Hw_12.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].bits <= Router_Hw_5.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].valid <= Router_Hw_5.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].config <= Router_Hw_5.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[5].ready <= Shared_PE_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].bits <= Router_Hw_5.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].valid <= Router_Hw_5.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].config <= Router_Hw_2.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[0].ready <= Router_Hw_7.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].bits <= Router_Hw_2.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].valid <= Router_Hw_2.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].config <= Router_Hw_2.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[3].ready <= Dedicated_PE_Hw_6.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].bits <= Router_Hw_2.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].valid <= Router_Hw_2.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].config <= Router_Hw_2.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[2].ready <= Router_Hw_9.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].bits <= Router_Hw_2.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].valid <= Router_Hw_2.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].config <= Router_Hw_2.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[4].ready <= Dedicated_PE_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].bits <= Router_Hw_2.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].valid <= Router_Hw_2.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].config <= Router_Hw_2.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[1].ready <= Router_Hw_10.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].bits <= Router_Hw_2.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].valid <= Router_Hw_2.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].config <= Router_Hw_9.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[3].ready <= Router_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].bits <= Router_Hw_9.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].valid <= Router_Hw_9.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].config <= Router_Hw_9.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[5].ready <= Dedicated_PE_Hw_6.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].bits <= Router_Hw_9.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].valid <= Router_Hw_9.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].config <= Router_Hw_9.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[0].ready <= Router_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].bits <= Router_Hw_9.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].valid <= Router_Hw_9.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].config <= Router_Hw_9.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[4].ready <= Dedicated_PE_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].bits <= Router_Hw_9.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].valid <= Router_Hw_9.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].config <= Router_Hw_9.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[2].ready <= Router_Hw_3.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].bits <= Router_Hw_9.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].valid <= Router_Hw_9.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].config <= Router_Hw_9.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[6].ready <= Dedicated_PE_Hw_4.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].bits <= Router_Hw_9.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].valid <= Router_Hw_9.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].config <= Router_Hw_9.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[1].ready <= Router_Hw_4.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].bits <= Router_Hw_9.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].valid <= Router_Hw_9.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].config <= Router_Hw_9.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[7].ready <= Dedicated_PE_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].bits <= Router_Hw_9.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].valid <= Router_Hw_9.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].config <= Router_Hw_3.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[3].ready <= Router_Hw_9.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].bits <= Router_Hw_3.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].valid <= Router_Hw_3.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].config <= Router_Hw_3.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[5].ready <= Dedicated_PE_Hw_3.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].bits <= Router_Hw_3.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].valid <= Router_Hw_3.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].config <= Router_Hw_3.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[0].ready <= Router_Hw_11.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].bits <= Router_Hw_3.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].valid <= Router_Hw_3.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].config <= Router_Hw_3.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[4].ready <= Shared_PE_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].bits <= Router_Hw_3.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].valid <= Router_Hw_3.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].config <= Router_Hw_3.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[2].ready <= Router_Hw_12.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].bits <= Router_Hw_3.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].valid <= Router_Hw_3.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].config <= Router_Hw_3.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[6].ready <= Shared_PE_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].bits <= Router_Hw_3.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].valid <= Router_Hw_3.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].config <= Router_Hw_3.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[1].ready <= Router_Hw_15.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].bits <= Router_Hw_3.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].valid <= Router_Hw_3.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].config <= Router_Hw_3.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[7].ready <= Dedicated_PE_Hw_4.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].bits <= Router_Hw_3.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].valid <= Router_Hw_3.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].config <= Router_Hw_12.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[3].ready <= Router_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].bits <= Router_Hw_12.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].valid <= Router_Hw_12.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].config <= Router_Hw_12.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[4].ready <= Shared_PE_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].bits <= Router_Hw_12.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].valid <= Router_Hw_12.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].config <= Router_Hw_12.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[0].ready <= Router_Hw_5.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].bits <= Router_Hw_12.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].valid <= Router_Hw_12.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].config <= Router_Hw_12.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[1].ready <= Router_Hw_8.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].bits <= Router_Hw_12.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].valid <= Router_Hw_12.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].config <= Router_Hw_12.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[5].ready <= Shared_PE_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].bits <= Router_Hw_12.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].valid <= Router_Hw_12.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].config <= Router_Hw_10.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[0].ready <= Router_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].bits <= Router_Hw_10.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].valid <= Router_Hw_10.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].config <= Router_Hw_10.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[2].ready <= Dedicated_PE_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].bits <= Router_Hw_10.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].valid <= Router_Hw_10.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].config <= Router_Hw_10.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[1].ready <= Router_Hw_4.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].bits <= Router_Hw_10.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].valid <= Router_Hw_10.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].config <= Router_Hw_4.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[2].ready <= Router_Hw_10.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].bits <= Router_Hw_4.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].valid <= Router_Hw_4.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].config <= Router_Hw_4.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[4].ready <= Dedicated_PE_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].bits <= Router_Hw_4.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].valid <= Router_Hw_4.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].config <= Router_Hw_4.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[0].ready <= Router_Hw_9.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].bits <= Router_Hw_4.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].valid <= Router_Hw_4.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].config <= Router_Hw_4.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[3].ready <= Dedicated_PE_Hw_4.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].bits <= Router_Hw_4.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].valid <= Router_Hw_4.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].config <= Router_Hw_4.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[1].ready <= Router_Hw_15.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].bits <= Router_Hw_4.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].valid <= Router_Hw_4.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].config <= Router_Hw_15.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[2].ready <= Router_Hw_4.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].bits <= Router_Hw_15.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].valid <= Router_Hw_15.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].config <= Router_Hw_15.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[4].ready <= Dedicated_PE_Hw_4.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].bits <= Router_Hw_15.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].valid <= Router_Hw_15.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].config <= Router_Hw_15.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[0].ready <= Router_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].bits <= Router_Hw_15.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].valid <= Router_Hw_15.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].config <= Router_Hw_15.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[3].ready <= Shared_PE_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].bits <= Router_Hw_15.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].valid <= Router_Hw_15.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].config <= Router_Hw_15.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[1].ready <= Router_Hw_8.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].bits <= Router_Hw_15.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].valid <= Router_Hw_15.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].config <= Router_Hw_8.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[2].ready <= Router_Hw_15.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].bits <= Router_Hw_8.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].valid <= Router_Hw_8.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].config <= Router_Hw_8.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[3].ready <= Shared_PE_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].bits <= Router_Hw_8.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].valid <= Router_Hw_8.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].config <= Router_Hw_8.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[0].ready <= Router_Hw_12.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].bits <= Router_Hw_8.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].valid <= Router_Hw_8.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].config <= Dedicated_PE_Hw_5.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.out[0].ready <= Router_Hw_1.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].bits <= Dedicated_PE_Hw_5.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].valid <= Dedicated_PE_Hw_5.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].config <= Dedicated_PE_Hw_2.io.out[1].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.out[1].ready <= Router_Hw_1.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].bits <= Dedicated_PE_Hw_2.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].valid <= Dedicated_PE_Hw_2.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].config <= Dedicated_PE_Hw_2.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.out[0].ready <= Router_Hw_11.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].bits <= Dedicated_PE_Hw_2.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].valid <= Dedicated_PE_Hw_2.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].config <= Dedicated_PE_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.out[0].ready <= Router_Hw_5.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].bits <= Dedicated_PE_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].valid <= Dedicated_PE_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].config <= Dedicated_PE_Hw_6.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.out[0].ready <= Router_Hw_9.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].bits <= Dedicated_PE_Hw_6.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].valid <= Dedicated_PE_Hw_6.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].config <= Dedicated_PE_Hw_3.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.out[0].ready <= Router_Hw_3.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].bits <= Dedicated_PE_Hw_3.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].valid <= Dedicated_PE_Hw_3.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].config <= Dedicated_PE_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.out[0].ready <= Router_Hw_4.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].bits <= Dedicated_PE_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].valid <= Dedicated_PE_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].config <= Dedicated_PE_Hw_4.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.out[0].ready <= Router_Hw_15.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].bits <= Dedicated_PE_Hw_4.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].valid <= Dedicated_PE_Hw_4.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].config <= Shared_PE_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[0].ready <= Router_Hw_11.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].bits <= Shared_PE_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].valid <= Shared_PE_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].config <= Shared_PE_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[1].ready <= Router_Hw_5.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].bits <= Shared_PE_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].valid <= Shared_PE_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].config <= Shared_PE_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[2].ready <= Router_Hw_3.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].bits <= Shared_PE_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].valid <= Shared_PE_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].config <= Shared_PE_Hw_1.io.out[3].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[3].ready <= Router_Hw_12.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].bits <= Shared_PE_Hw_1.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].valid <= Shared_PE_Hw_1.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].config <= Shared_PE_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[0].ready <= Router_Hw_3.io.in[6].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].bits <= Shared_PE_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].valid <= Shared_PE_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].config <= Shared_PE_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[1].ready <= Router_Hw_12.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].bits <= Shared_PE_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].valid <= Shared_PE_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].config <= Shared_PE_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[2].ready <= Router_Hw_15.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].bits <= Shared_PE_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].valid <= Shared_PE_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].config <= Shared_PE_Hw.io.out[3].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[3].ready <= Router_Hw_8.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].bits <= Shared_PE_Hw.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].valid <= Shared_PE_Hw.io.out[3].valid @[Cgra_Hw.scala 82:48]
    
