--------------------------------------------------------------------------------
Release 8.2i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

C:\Xilinx\bin\nt\trce.exe -ise D:/AzMemari/Az5/Az5.ise -intstyle ise -e 3 -l 3
-s 5 -xml Main Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,speed:             xc3s400,-5 (PRODUCTION 1.38 2006-05-03)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
f           |    3.111(R)|    1.075(R)|clk_BUFGP         |   0.000|
l1          |    0.800(R)|    1.599(R)|clk_BUFGP         |   0.000|
l2          |    0.817(R)|    1.578(R)|clk_BUFGP         |   0.000|
l3          |    2.369(R)|    1.218(R)|clk_BUFGP         |   0.000|
r           |    7.010(R)|   -1.735(R)|clk_BUFGP         |   0.000|
s1<0>       |    3.921(R)|   -0.174(R)|clk_BUFGP         |   0.000|
s1<1>       |    4.995(R)|   -0.368(R)|clk_BUFGP         |   0.000|
s2<0>       |    5.020(R)|   -0.814(R)|clk_BUFGP         |   0.000|
s2<1>       |    4.367(R)|   -0.175(R)|clk_BUFGP         |   0.000|
x<0>        |    4.912(R)|   -0.832(R)|clk_BUFGP         |   0.000|
x<1>        |    4.625(R)|   -1.017(R)|clk_BUFGP         |   0.000|
x<2>        |    3.981(R)|   -0.529(R)|clk_BUFGP         |   0.000|
x<3>        |    4.246(R)|   -0.560(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z1<0>       |   13.193(R)|clk_BUFGP         |   0.000|
z1<1>       |   13.786(R)|clk_BUFGP         |   0.000|
z1<2>       |   13.585(R)|clk_BUFGP         |   0.000|
z1<3>       |   13.595(R)|clk_BUFGP         |   0.000|
z1<4>       |   13.526(R)|clk_BUFGP         |   0.000|
z1<5>       |   13.453(R)|clk_BUFGP         |   0.000|
z1<6>       |   13.252(R)|clk_BUFGP         |   0.000|
z2<0>       |   13.076(R)|clk_BUFGP         |   0.000|
z2<1>       |   13.590(R)|clk_BUFGP         |   0.000|
z2<2>       |   14.051(R)|clk_BUFGP         |   0.000|
z2<3>       |   14.023(R)|clk_BUFGP         |   0.000|
z2<4>       |   14.301(R)|clk_BUFGP         |   0.000|
z2<5>       |   13.772(R)|clk_BUFGP         |   0.000|
z2<6>       |   14.077(R)|clk_BUFGP         |   0.000|
z3<0>       |   13.164(R)|clk_BUFGP         |   0.000|
z3<1>       |   13.644(R)|clk_BUFGP         |   0.000|
z3<2>       |   13.190(R)|clk_BUFGP         |   0.000|
z3<3>       |   13.043(R)|clk_BUFGP         |   0.000|
z3<4>       |   12.690(R)|clk_BUFGP         |   0.000|
z3<5>       |   13.806(R)|clk_BUFGP         |   0.000|
z3<6>       |   12.746(R)|clk_BUFGP         |   0.000|
z4<0>       |   17.173(R)|clk_BUFGP         |   0.000|
z4<1>       |   17.253(R)|clk_BUFGP         |   0.000|
z4<2>       |   16.864(R)|clk_BUFGP         |   0.000|
z4<3>       |   17.085(R)|clk_BUFGP         |   0.000|
z4<4>       |   16.269(R)|clk_BUFGP         |   0.000|
z4<5>       |   16.731(R)|clk_BUFGP         |   0.000|
z4<6>       |   16.757(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.223|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
r              |z4<0>          |   14.970|
r              |z4<1>          |   14.837|
r              |z4<2>          |   14.448|
r              |z4<3>          |   14.882|
r              |z4<4>          |   13.958|
r              |z4<5>          |   14.420|
r              |z4<6>          |   14.554|
---------------+---------------+---------+


Analysis completed Sun Nov 17 20:23:23 2019
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



