
salvacao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e20c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  0800e3a0  0800e3a0  0001e3a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed88  0800ed88  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ed88  0800ed88  0001ed88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed90  0800ed90  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed90  0800ed90  0001ed90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ed94  0800ed94  0001ed94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800ed98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006ba4  200001dc  0800ef74  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00010000  20006d80  0800ef74  00026d80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c604  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c57  00000000  00000000  0003c810  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015f0  00000000  00000000  00040468  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001418  00000000  00000000  00041a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024b84  00000000  00000000  00042e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014436  00000000  00000000  000679f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cccdf  00000000  00000000  0007be2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00148b09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a70  00000000  00000000  00148b84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e384 	.word	0x0800e384

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800e384 	.word	0x0800e384

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <IMU_config>:
//includes
#include "main.h"
#include "IMU_read.h"


void IMU_config(SPI_HandleTypeDef *hspi){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

	uint8_t write_words[10];

	//accelerometer config
	write_words[0]=BMX055_RESET_REG;
 8000f50:	2314      	movs	r3, #20
 8000f52:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET; //accelerometer soft reset
 8000f54:	23b6      	movs	r3, #182	; 0xb6
 8000f56:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_ACC_PMU_RANGE_REG;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_ACC_RANGE_2;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_ACC_PMU_BW_REG;
 8000f60:	2310      	movs	r3, #16
 8000f62:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_ACC_PMU_BW_7_81;
 8000f64:	2308      	movs	r3, #8
 8000f66:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_ACC_PMU_LPW_REG;
 8000f68:	2311      	movs	r3, #17
 8000f6a:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_ACC_PMU_LPW_MODE_NOMAL|BMX055_ACC_PMU_LPW_SLEEP_DUR_0_5MS;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2110      	movs	r1, #16
 8000f74:	4833      	ldr	r0, [pc, #204]	; (8001044 <IMU_config+0xfc>)
 8000f76:	f003 f9a9 	bl	80042cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 8000f7a:	f107 010c 	add.w	r1, r7, #12
 8000f7e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f82:	2208      	movs	r2, #8
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f005 f98d 	bl	80062a4 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8000f8a:	2064      	movs	r0, #100	; 0x64
 8000f8c:	f001 ff32 	bl	8002df4 <HAL_Delay>
	  	  HAL_Delay(100);
	  	  HAL_SPI_Transmit(&hspi1, write_words+4, 2, 2000);
	  	  HAL_Delay(100);
	  	  HAL_SPI_Transmit(&hspi1, write_words+6, 2, 2000);
	  	  HAL_Delay(100);*/
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	2110      	movs	r1, #16
 8000f94:	482b      	ldr	r0, [pc, #172]	; (8001044 <IMU_config+0xfc>)
 8000f96:	f003 f999 	bl	80042cc <HAL_GPIO_WritePin>

	// gyroscope config
	write_words[0]=BMX055_RESET_REG;
 8000f9a:	2314      	movs	r3, #20
 8000f9c:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 8000f9e:	23b6      	movs	r3, #182	; 0xb6
 8000fa0:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_GYRO_RANGE_REG;
 8000fa2:	230f      	movs	r3, #15
 8000fa4:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_GYRO_RANGE_262_4; // Select Gyro Range(262.4 LSB/°/s)
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_GYRO_BW_REG;
 8000faa:	2310      	movs	r3, #16
 8000fac:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_GYRO_BW_64; // Select Gyro BW   (32Hz)
 8000fae:	2306      	movs	r3, #6
 8000fb0:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_GYRO_LPM1_REG;
 8000fb2:	2311      	movs	r3, #17
 8000fb4:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_GYRO_LPM1_MODE_NOMAL|BMX055_GYRO_LPM1_SLEEP_DUR_2MS;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	4822      	ldr	r0, [pc, #136]	; (8001048 <IMU_config+0x100>)
 8000fc0:	f003 f984 	bl	80042cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 8000fc4:	f107 010c 	add.w	r1, r7, #12
 8000fc8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000fcc:	2208      	movs	r2, #8
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f005 f968 	bl	80062a4 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8000fd4:	2064      	movs	r0, #100	; 0x64
 8000fd6:	f001 ff0d 	bl	8002df4 <HAL_Delay>
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2104      	movs	r1, #4
 8000fde:	481a      	ldr	r0, [pc, #104]	; (8001048 <IMU_config+0x100>)
 8000fe0:	f003 f974 	bl	80042cc <HAL_GPIO_WritePin>

	// magnetometer config
	write_words[0]=BMX055_RESET_REG;
 8000fe4:	2314      	movs	r3, #20
 8000fe6:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 8000fe8:	23b6      	movs	r3, #182	; 0xb6
 8000fea:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_MAG_POW_CTL_REG;
 8000fec:	234b      	movs	r3, #75	; 0x4b
 8000fee:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_MAG_POW_CTL_SLEEP_MODE; // Select Sleep mode
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_MAG_ADV_OP_OUTPUT_REG;
 8000ff4:	234c      	movs	r3, #76	; 0x4c
 8000ff6:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_MAG_DATA_RATE_10; // (NomalMode, ODR 10Hz)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_MAG_REP_XY_REG;
 8000ffc:	2351      	movs	r3, #81	; 0x51
 8000ffe:	74bb      	strb	r3, [r7, #18]
	write_words[7]=0x04; // Repetitions for X-Y Axis  0x04 -> 0b00000100 -> (1+2(2^2)) = 9
 8001000:	2304      	movs	r3, #4
 8001002:	74fb      	strb	r3, [r7, #19]
	write_words[8]=BMX055_MAG_REP_Z_REG;
 8001004:	2352      	movs	r3, #82	; 0x52
 8001006:	753b      	strb	r3, [r7, #20]
	write_words[9]= 0x0F; // Repetitions for Z-Axis  0x0F-> 0b00001111-> (1 +(2^0 + 2^1 + 2^2 + 2^3) = 15
 8001008:	230f      	movs	r3, #15
 800100a:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001012:	480d      	ldr	r0, [pc, #52]	; (8001048 <IMU_config+0x100>)
 8001014:	f003 f95a 	bl	80042cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 10, 2000);
 8001018:	f107 010c 	add.w	r1, r7, #12
 800101c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001020:	220a      	movs	r2, #10
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f005 f93e 	bl	80062a4 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8001028:	2064      	movs	r0, #100	; 0x64
 800102a:	f001 fee3 	bl	8002df4 <HAL_Delay>
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001034:	4804      	ldr	r0, [pc, #16]	; (8001048 <IMU_config+0x100>)
 8001036:	f003 f949 	bl	80042cc <HAL_GPIO_WritePin>

}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40020000 	.word	0x40020000
 8001048:	40020400 	.word	0x40020400

0800104c <IMU_acc_read>:

void IMU_acc_read(SPI_HandleTypeDef *hspi, int *accel_data){
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_ACC_DATA_START_REG;
 8001056:	2382      	movs	r3, #130	; 0x82
 8001058:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET); //read acceloremeter data
 800105a:	2200      	movs	r2, #0
 800105c:	2110      	movs	r1, #16
 800105e:	4836      	ldr	r0, [pc, #216]	; (8001138 <IMU_acc_read+0xec>)
 8001060:	f003 f934 	bl	80042cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001064:	f107 0113 	add.w	r1, r7, #19
 8001068:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800106c:	2201      	movs	r2, #1
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f005 f918 	bl	80062a4 <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e00c      	b.n	8001094 <IMU_acc_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f107 020c 	add.w	r2, r7, #12
 8001080:	18d1      	adds	r1, r2, r3
 8001082:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001086:	2201      	movs	r2, #1
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f005 fa3f 	bl	800650c <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	3301      	adds	r3, #1
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2b05      	cmp	r3, #5
 8001098:	ddef      	ble.n	800107a <IMU_acc_read+0x2e>
		//readI2c(accl_addr, BMX055_ACC_DATA_START_REG+i, 1, &accl_data[i]);
	}
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2110      	movs	r1, #16
 800109e:	4826      	ldr	r0, [pc, #152]	; (8001138 <IMU_acc_read+0xec>)
 80010a0:	f003 f914 	bl	80042cc <HAL_GPIO_WritePin>
	accel_data[0]=((store_data[1]<<4)+(store_data[0]>>4));
 80010a4:	7b7b      	ldrb	r3, [r7, #13]
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	7b3a      	ldrb	r2, [r7, #12]
 80010aa:	0912      	lsrs	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	441a      	add	r2, r3
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	601a      	str	r2, [r3, #0]
	accel_data[1]=((store_data[3]<<4)+(store_data[2]>>4));
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	011a      	lsls	r2, r3, #4
 80010b8:	7bbb      	ldrb	r3, [r7, #14]
 80010ba:	091b      	lsrs	r3, r3, #4
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	4619      	mov	r1, r3
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	3304      	adds	r3, #4
 80010c4:	440a      	add	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]
	accel_data[2]=((store_data[5]<<4)+(store_data[4]>>4));
 80010c8:	7c7b      	ldrb	r3, [r7, #17]
 80010ca:	011a      	lsls	r2, r3, #4
 80010cc:	7c3b      	ldrb	r3, [r7, #16]
 80010ce:	091b      	lsrs	r3, r3, #4
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	4619      	mov	r1, r3
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	3308      	adds	r3, #8
 80010d8:	440a      	add	r2, r1
 80010da:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 80010dc:	2064      	movs	r0, #100	; 0x64
 80010de:	f001 fe89 	bl	8002df4 <HAL_Delay>

	if (accel_data[0] > 2047)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010ea:	db05      	blt.n	80010f8 <IMU_acc_read+0xac>
	{
		accel_data[0] -= 4096;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f5a3 5280 	sub.w	r2, r3, #4096	; 0x1000
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (accel_data[1]> 2047)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	3304      	adds	r3, #4
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001102:	db07      	blt.n	8001114 <IMU_acc_read+0xc8>
	{
		accel_data[1] -= 4096;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	3304      	adds	r3, #4
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	3304      	adds	r3, #4
 800110e:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 8001112:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (accel_data[2] > 2047)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	3308      	adds	r3, #8
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800111e:	db07      	blt.n	8001130 <IMU_acc_read+0xe4>
	{
		accel_data[2] -= 4096;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	3308      	adds	r3, #8
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	3308      	adds	r3, #8
 800112a:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800112e:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 8001130:	bf00      	nop
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40020000 	.word	0x40020000

0800113c <IMU_gyro_read>:

void IMU_gyro_read(SPI_HandleTypeDef *hspi, int *gyro_data){
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_GYRO_DATA_START_REG;
 8001146:	2382      	movs	r3, #130	; 0x82
 8001148:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET); //read acceloremeter data
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	4833      	ldr	r0, [pc, #204]	; (800121c <IMU_gyro_read+0xe0>)
 8001150:	f003 f8bc 	bl	80042cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001154:	f107 0113 	add.w	r1, r7, #19
 8001158:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800115c:	2201      	movs	r2, #1
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f005 f8a0 	bl	80062a4 <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	e00c      	b.n	8001184 <IMU_gyro_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f107 020c 	add.w	r2, r7, #12
 8001170:	18d1      	adds	r1, r2, r3
 8001172:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001176:	2201      	movs	r2, #1
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f005 f9c7 	bl	800650c <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	2b05      	cmp	r3, #5
 8001188:	ddef      	ble.n	800116a <IMU_gyro_read+0x2e>
		//readI2c(accl_addr, BMX055_ACC_DATA_START_REG+i, 1, &accl_data[i]);
	}
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 800118a:	2201      	movs	r2, #1
 800118c:	2104      	movs	r1, #4
 800118e:	4823      	ldr	r0, [pc, #140]	; (800121c <IMU_gyro_read+0xe0>)
 8001190:	f003 f89c 	bl	80042cc <HAL_GPIO_WritePin>
	gyro_data[0]=((store_data[1]<<8)+(store_data[0]));
 8001194:	7b7b      	ldrb	r3, [r7, #13]
 8001196:	021b      	lsls	r3, r3, #8
 8001198:	7b3a      	ldrb	r2, [r7, #12]
 800119a:	441a      	add	r2, r3
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	601a      	str	r2, [r3, #0]
	gyro_data[1]=((store_data[3]<<8)+(store_data[2]));
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	021a      	lsls	r2, r3, #8
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	4619      	mov	r1, r3
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3304      	adds	r3, #4
 80011ac:	440a      	add	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
	gyro_data[2]=((store_data[5]<<8)+(store_data[4]));
 80011b0:	7c7b      	ldrb	r3, [r7, #17]
 80011b2:	021a      	lsls	r2, r3, #8
 80011b4:	7c3b      	ldrb	r3, [r7, #16]
 80011b6:	4619      	mov	r1, r3
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	3308      	adds	r3, #8
 80011bc:	440a      	add	r2, r1
 80011be:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 80011c0:	2064      	movs	r0, #100	; 0x64
 80011c2:	f001 fe17 	bl	8002df4 <HAL_Delay>

	if (gyro_data[0] > 32767)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011ce:	db05      	blt.n	80011dc <IMU_gyro_read+0xa0>
	{
		gyro_data[0] -= 65536;
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (gyro_data[1]> 32767)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	3304      	adds	r3, #4
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011e6:	db07      	blt.n	80011f8 <IMU_gyro_read+0xbc>
	{
		gyro_data[1] -= 65536;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	3304      	adds	r3, #4
 80011f2:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80011f6:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (gyro_data[2] > 32767)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	3308      	adds	r3, #8
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001202:	db07      	blt.n	8001214 <IMU_gyro_read+0xd8>
	{
		gyro_data[2] -= 65536;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	3308      	adds	r3, #8
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3308      	adds	r3, #8
 800120e:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8001212:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 8001214:	bf00      	nop
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40020400 	.word	0x40020400

08001220 <adcInt2Volt>:
#include "adcUnitConversion.h"
#include "stdio.h"
#include "math.h"
#include "main.h"

float adcInt2Volt (unsigned long int ADCReading){
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]

	//ADCVREF reference voltage = ?
	return ((float)ADCReading/(1 << 12 ))*ADCVREF;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001232:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001270 <adcInt2Volt+0x50>
 8001236:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800123a:	ee16 0a90 	vmov	r0, s13
 800123e:	f7ff f983 	bl	8000548 <__aeabi_f2d>
 8001242:	a309      	add	r3, pc, #36	; (adr r3, 8001268 <adcInt2Volt+0x48>)
 8001244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001248:	f7ff f9d6 	bl	80005f8 <__aeabi_dmul>
 800124c:	4603      	mov	r3, r0
 800124e:	460c      	mov	r4, r1
 8001250:	4618      	mov	r0, r3
 8001252:	4621      	mov	r1, r4
 8001254:	f7ff fca8 	bl	8000ba8 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	ee07 3a90 	vmov	s15, r3
}
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	bd90      	pop	{r4, r7, pc}
 8001268:	66666666 	.word	0x66666666
 800126c:	400a6666 	.word	0x400a6666
 8001270:	45800000 	.word	0x45800000
 8001274:	00000000 	.word	0x00000000

08001278 <motorCurrent>:


float motorCurrent (int adcReading){
 8001278:	b590      	push	{r4, r7, lr}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	//0.0066 sensor's scale factor
	return (adcInt2Volt(adcReading) - BIASSENSOR)/0.0066;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ffcc 	bl	8001220 <adcInt2Volt>
 8001288:	ee10 3a10 	vmov	r3, s0
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f95b 	bl	8000548 <__aeabi_f2d>
 8001292:	a30f      	add	r3, pc, #60	; (adr r3, 80012d0 <motorCurrent+0x58>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7fe fff6 	bl	8000288 <__aeabi_dsub>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	4618      	mov	r0, r3
 80012a2:	4621      	mov	r1, r4
 80012a4:	a30c      	add	r3, pc, #48	; (adr r3, 80012d8 <motorCurrent+0x60>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff facf 	bl	800084c <__aeabi_ddiv>
 80012ae:	4603      	mov	r3, r0
 80012b0:	460c      	mov	r4, r1
 80012b2:	4618      	mov	r0, r3
 80012b4:	4621      	mov	r1, r4
 80012b6:	f7ff fc77 	bl	8000ba8 <__aeabi_d2f>
 80012ba:	4603      	mov	r3, r0
 80012bc:	ee07 3a90 	vmov	s15, r3
}
 80012c0:	eeb0 0a67 	vmov.f32	s0, s15
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd90      	pop	{r4, r7, pc}
 80012ca:	bf00      	nop
 80012cc:	f3af 8000 	nop.w
 80012d0:	66666666 	.word	0x66666666
 80012d4:	3ffa6666 	.word	0x3ffa6666
 80012d8:	02752546 	.word	0x02752546
 80012dc:	3f7b089a 	.word	0x3f7b089a

080012e0 <igbtTemp>:

float igbtTemp (int adcReading){
 80012e0:	b5b0      	push	{r4, r5, r7, lr}
 80012e2:	b08c      	sub	sp, #48	; 0x30
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

	int Rmin = 160, Rmax = 16100;
 80012e8:	23a0      	movs	r3, #160	; 0xa0
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012ec:	f643 63e4 	movw	r3, #16100	; 0x3ee4
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
	float Vmin = 0.05, Vmax = 3.25;
 80012f2:	4b27      	ldr	r3, [pc, #156]	; (8001390 <igbtTemp+0xb0>)
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
 80012f6:	4b27      	ldr	r3, [pc, #156]	; (8001394 <igbtTemp+0xb4>)
 80012f8:	623b      	str	r3, [r7, #32]
	int Tmin = 0, Tmax = 150;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	2396      	movs	r3, #150	; 0x96
 8001300:	61bb      	str	r3, [r7, #24]

	float m, b, T;
	m = b = T = 0;
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	60fb      	str	r3, [r7, #12]

	m = 53.085;//(Tmin-Tmax)/(Vmax-Vmin);
 8001310:	4b21      	ldr	r3, [pc, #132]	; (8001398 <igbtTemp+0xb8>)
 8001312:	60fb      	str	r3, [r7, #12]
	b = 22.025;//Tmin - m*Vmax;
 8001314:	4b21      	ldr	r3, [pc, #132]	; (800139c <igbtTemp+0xbc>)
 8001316:	613b      	str	r3, [r7, #16]

	T = m*(adcInt2Volt(adcReading)/3.3)+b;
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f7ff f915 	bl	8000548 <__aeabi_f2d>
 800131e:	4604      	mov	r4, r0
 8001320:	460d      	mov	r5, r1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff ff7b 	bl	8001220 <adcInt2Volt>
 800132a:	ee10 3a10 	vmov	r3, s0
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f90a 	bl	8000548 <__aeabi_f2d>
 8001334:	a314      	add	r3, pc, #80	; (adr r3, 8001388 <igbtTemp+0xa8>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	f7ff fa87 	bl	800084c <__aeabi_ddiv>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4620      	mov	r0, r4
 8001344:	4629      	mov	r1, r5
 8001346:	f7ff f957 	bl	80005f8 <__aeabi_dmul>
 800134a:	4603      	mov	r3, r0
 800134c:	460c      	mov	r4, r1
 800134e:	4625      	mov	r5, r4
 8001350:	461c      	mov	r4, r3
 8001352:	6938      	ldr	r0, [r7, #16]
 8001354:	f7ff f8f8 	bl	8000548 <__aeabi_f2d>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4620      	mov	r0, r4
 800135e:	4629      	mov	r1, r5
 8001360:	f7fe ff94 	bl	800028c <__adddf3>
 8001364:	4603      	mov	r3, r0
 8001366:	460c      	mov	r4, r1
 8001368:	4618      	mov	r0, r3
 800136a:	4621      	mov	r1, r4
 800136c:	f7ff fc1c 	bl	8000ba8 <__aeabi_d2f>
 8001370:	4603      	mov	r3, r0
 8001372:	617b      	str	r3, [r7, #20]

	return T;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	ee07 3a90 	vmov	s15, r3
}
 800137a:	eeb0 0a67 	vmov.f32	s0, s15
 800137e:	3730      	adds	r7, #48	; 0x30
 8001380:	46bd      	mov	sp, r7
 8001382:	bdb0      	pop	{r4, r5, r7, pc}
 8001384:	f3af 8000 	nop.w
 8001388:	66666666 	.word	0x66666666
 800138c:	400a6666 	.word	0x400a6666
 8001390:	3d4ccccd 	.word	0x3d4ccccd
 8001394:	40500000 	.word	0x40500000
 8001398:	4254570a 	.word	0x4254570a
 800139c:	41b03333 	.word	0x41b03333

080013a0 <motorTemp>:

float motorTemp (unsigned long int adcReading){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08c      	sub	sp, #48	; 0x30
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

	int Rmin = 1600, Rmax = 4000;   //resistance
 80013a8:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 80013ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013ae:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
	float Vmin = 0.05, Vmax = 3.25; //voltage
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <motorTemp+0x6c>)
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <motorTemp+0x70>)
 80013ba:	623b      	str	r3, [r7, #32]
	int Tmin=0, Tmax=150;			//temperature
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
 80013c0:	2396      	movs	r3, #150	; 0x96
 80013c2:	61bb      	str	r3, [r7, #24]

	float m, b, Rt, T;
	m = b = Rt = T = 0;
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	60bb      	str	r3, [r7, #8]

	/*m = (Tmin-Tmax)/(Vmin-Vmax);
	b = Tmin-Vmin*m; */
	m = -119.81;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <motorTemp+0x74>)
 80013d8:	60bb      	str	r3, [r7, #8]
	b = 365.61;
 80013da:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <motorTemp+0x78>)
 80013dc:	60fb      	str	r3, [r7, #12]

	T = m*(adcInt2Volt(adcReading))+b;
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff ff1e 	bl	8001220 <adcInt2Volt>
 80013e4:	eeb0 7a40 	vmov.f32	s14, s0
 80013e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80013f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f8:	edc7 7a05 	vstr	s15, [r7, #20]

	return T;
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	ee07 3a90 	vmov	s15, r3

}
 8001402:	eeb0 0a67 	vmov.f32	s0, s15
 8001406:	3730      	adds	r7, #48	; 0x30
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	3d4ccccd 	.word	0x3d4ccccd
 8001410:	40500000 	.word	0x40500000
 8001414:	c2ef9eb8 	.word	0xc2ef9eb8
 8001418:	43b6ce14 	.word	0x43b6ce14

0800141c <voltageAC>:

float voltageAC (int adcReading){
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

	/*
	 * R1 = R28 = 75k
	 * R2 = R30 = 10k
	 */
	int R1 = 75000;
 8001424:	4b11      	ldr	r3, [pc, #68]	; (800146c <voltageAC+0x50>)
 8001426:	617b      	str	r3, [r7, #20]
	int R2 = 10000;
 8001428:	f242 7310 	movw	r3, #10000	; 0x2710
 800142c:	613b      	str	r3, [r7, #16]

	float Vout = adcInt2Volt(adcReading);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fef5 	bl	8001220 <adcInt2Volt>
 8001436:	ed87 0a03 	vstr	s0, [r7, #12]

	float Vin = ((R1*R2)/R2)*Vout;
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	fb02 f203 	mul.w	r2, r2, r3
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	fb92 f3f3 	sdiv	r3, r2, r3
 8001448:	ee07 3a90 	vmov	s15, r3
 800144c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001450:	ed97 7a03 	vldr	s14, [r7, #12]
 8001454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001458:	edc7 7a02 	vstr	s15, [r7, #8]

	return Vin;
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	ee07 3a90 	vmov	s15, r3

}
 8001462:	eeb0 0a67 	vmov.f32	s0, s15
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	000124f8 	.word	0x000124f8

08001470 <voltageDC>:

float voltageDC (int adcReading){
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	 * R1 = R9 = 300k
	 * R2 = R12 = 2k
	 * R3 = R10 = 39  <- negligenciar?
	 */

	int R1 = 250000;
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <voltageDC+0x54>)
 800147a:	61fb      	str	r3, [r7, #28]
	int R2 = 2000;
 800147c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001480:	61bb      	str	r3, [r7, #24]
	int R3 = 39;
 8001482:	2327      	movs	r3, #39	; 0x27
 8001484:	617b      	str	r3, [r7, #20]

	float Vout = adcInt2Volt(adcReading);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fec9 	bl	8001220 <adcInt2Volt>
 800148e:	ed87 0a04 	vstr	s0, [r7, #16]

	float Vin = ((R1*R2)/R2)*Vout;
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	fb02 f203 	mul.w	r2, r2, r3
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	fb92 f3f3 	sdiv	r3, r2, r3
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a8:	ed97 7a04 	vldr	s14, [r7, #16]
 80014ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b0:	edc7 7a03 	vstr	s15, [r7, #12]

	return Vin;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	ee07 3a90 	vmov	s15, r3

}
 80014ba:	eeb0 0a67 	vmov.f32	s0, s15
 80014be:	3720      	adds	r7, #32
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	0003d090 	.word	0x0003d090

080014c8 <pedalPos>:


float pedalPos (int adcReading){
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

	float pos = (adcInt2Volt(adcReading)/ADCVREF)*100;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fea4 	bl	8001220 <adcInt2Volt>
 80014d8:	ee10 3a10 	vmov	r3, s0
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f833 	bl	8000548 <__aeabi_f2d>
 80014e2:	a310      	add	r3, pc, #64	; (adr r3, 8001524 <pedalPos+0x5c>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7ff f9b0 	bl	800084c <__aeabi_ddiv>
 80014ec:	4603      	mov	r3, r0
 80014ee:	460c      	mov	r4, r1
 80014f0:	4618      	mov	r0, r3
 80014f2:	4621      	mov	r1, r4
 80014f4:	f04f 0200 	mov.w	r2, #0
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <pedalPos+0x58>)
 80014fa:	f7ff f87d 	bl	80005f8 <__aeabi_dmul>
 80014fe:	4603      	mov	r3, r0
 8001500:	460c      	mov	r4, r1
 8001502:	4618      	mov	r0, r3
 8001504:	4621      	mov	r1, r4
 8001506:	f7ff fb4f 	bl	8000ba8 <__aeabi_d2f>
 800150a:	4603      	mov	r3, r0
 800150c:	60fb      	str	r3, [r7, #12]

	return pos;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	ee07 3a90 	vmov	s15, r3

}
 8001514:	eeb0 0a67 	vmov.f32	s0, s15
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	40590000 	.word	0x40590000
 8001524:	66666666 	.word	0x66666666
 8001528:	400a6666 	.word	0x400a6666
 800152c:	00000000 	.word	0x00000000

08001530 <motorSpeed>:
 */

#include "main.h"
#include "encoderMode.h"

int motorSpeed (uint32_t *cnt1, uint32_t *tick, TIM_HandleTypeDef htim2){
 8001530:	b082      	sub	sp, #8
 8001532:	b590      	push	{r4, r7, lr}
 8001534:	ed2d 8b02 	vpush	{d8}
 8001538:	b087      	sub	sp, #28
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	6039      	str	r1, [r7, #0]
 8001540:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001544:	e881 000c 	stmia.w	r1, {r2, r3}

	uint32_t cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8001548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	613b      	str	r3, [r7, #16]
	int diff = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]

	printf("cnt1 = %lu counter2 = %lu\n",*cnt1,cnt2);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	4619      	mov	r1, r3
 800155a:	483d      	ldr	r0, [pc, #244]	; (8001650 <motorSpeed+0x120>)
 800155c:	f00a fe22 	bl	800c1a4 <iprintf>

	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 8001560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0310 	and.w	r3, r3, #16
 8001568:	2b10      	cmp	r3, #16
 800156a:	d113      	bne.n	8001594 <motorSpeed+0x64>
		if(cnt2 < *cnt1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	429a      	cmp	r2, r3
 8001574:	d205      	bcs.n	8001582 <motorSpeed+0x52>
			diff = *cnt1 - cnt2;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	e01b      	b.n	80015ba <motorSpeed+0x8a>
		else
			diff = (65535 - cnt2) + *cnt1;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800158e:	33ff      	adds	r3, #255	; 0xff
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	e012      	b.n	80015ba <motorSpeed+0x8a>
	} else {
		if(cnt2 > *cnt1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	429a      	cmp	r2, r3
 800159c:	d905      	bls.n	80015aa <motorSpeed+0x7a>
			diff = cnt2 - *cnt1;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	e007      	b.n	80015ba <motorSpeed+0x8a>
		else
			diff = (65535 - *cnt1) + cnt2;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80015b6:	33ff      	adds	r3, #255	; 0xff
 80015b8:	617b      	str	r3, [r7, #20]
	}



	printf("diff = %d\n", diff);
 80015ba:	6979      	ldr	r1, [r7, #20]
 80015bc:	4825      	ldr	r0, [pc, #148]	; (8001654 <motorSpeed+0x124>)
 80015be:	f00a fdf1 	bl	800c1a4 <iprintf>
	//float speed = (((float)(diff)/8)*60)*2;  //((diff/8)*60)/0.02;  // change when sysTimer configured
	float speed = (((float)(diff)/4)*60)/(HAL_GetTick() - *tick)*0.001;
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	ee07 3a90 	vmov	s15, r3
 80015c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015cc:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80015d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015d4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001658 <motorSpeed+0x128>
 80015d8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80015dc:	f001 fbfe 	bl	8002ddc <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	ee07 3a90 	vmov	s15, r3
 80015ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f0:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80015f4:	ee17 0a10 	vmov	r0, s14
 80015f8:	f7fe ffa6 	bl	8000548 <__aeabi_f2d>
 80015fc:	a312      	add	r3, pc, #72	; (adr r3, 8001648 <motorSpeed+0x118>)
 80015fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001602:	f7fe fff9 	bl	80005f8 <__aeabi_dmul>
 8001606:	4603      	mov	r3, r0
 8001608:	460c      	mov	r4, r1
 800160a:	4618      	mov	r0, r3
 800160c:	4621      	mov	r1, r4
 800160e:	f7ff facb 	bl	8000ba8 <__aeabi_d2f>
 8001612:	4603      	mov	r3, r0
 8001614:	60fb      	str	r3, [r7, #12]


	*tick = HAL_GetTick();
 8001616:	f001 fbe1 	bl	8002ddc <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	601a      	str	r2, [r3, #0]
	*cnt1 = cnt2;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	601a      	str	r2, [r3, #0]
	//printf("aqui %f\n",speed);
	return speed;
 8001626:	edd7 7a03 	vldr	s15, [r7, #12]
 800162a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800162e:	ee17 3a90 	vmov	r3, s15
}
 8001632:	4618      	mov	r0, r3
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	ecbd 8b02 	vpop	{d8}
 800163c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001640:	b002      	add	sp, #8
 8001642:	4770      	bx	lr
 8001644:	f3af 8000 	nop.w
 8001648:	d2f1a9fc 	.word	0xd2f1a9fc
 800164c:	3f50624d 	.word	0x3f50624d
 8001650:	0800e3a0 	.word	0x0800e3a0
 8001654:	0800e3bc 	.word	0x0800e3bc
 8001658:	42700000 	.word	0x42700000

0800165c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001664:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001668:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b00      	cmp	r3, #0
 8001672:	d013      	beq.n	800169c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001674:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001678:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800167c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00b      	beq.n	800169c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001684:	e000      	b.n	8001688 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001686:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001688:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0f9      	beq.n	8001686 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001692:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800169c:	687b      	ldr	r3, [r7, #4]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <HAL_ADC_ConvCpltCallback+0x40>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d110      	bne.n	80016e0 <HAL_ADC_ConvCpltCallback+0x34>
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	e00a      	b.n	80016da <HAL_ADC_ConvCpltCallback+0x2e>
			{
				adc_dma[i]=buffer_dma[i];
 80016c4:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <HAL_ADC_ConvCpltCallback+0x44>)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016cc:	4909      	ldr	r1, [pc, #36]	; (80016f4 <HAL_ADC_ConvCpltCallback+0x48>)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	3301      	adds	r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2b0b      	cmp	r3, #11
 80016de:	ddf1      	ble.n	80016c4 <HAL_ADC_ConvCpltCallback+0x18>
			}

		//printf("buff %lu\n", adc_dma[0]);
	}
}
 80016e0:	bf00      	nop
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	40012000 	.word	0x40012000
 80016f0:	20001a54 	.word	0x20001a54
 80016f4:	20001754 	.word	0x20001754

080016f8 <HAL_TIM_PeriodElapsedCallback>:
//void SysTick_Handler(void){

	//HAL_IncTick();
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b091      	sub	sp, #68	; 0x44
 80016fc:	af0e      	add	r7, sp, #56	; 0x38
 80016fe:	6078      	str	r0, [r7, #4]

	//UNUSED(htim); será preciso?

	//counter2 = __HAL_TIM_GET_COUNTER(&htim2);
	//printf("%lu\n", HAL_GetTick());
	speed = motorSpeed(&counter1, &tick, htim2);
 8001700:	4e0f      	ldr	r6, [pc, #60]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001702:	466d      	mov	r5, sp
 8001704:	f106 0408 	add.w	r4, r6, #8
 8001708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001714:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001718:	e885 0003 	stmia.w	r5, {r0, r1}
 800171c:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001720:	4908      	ldr	r1, [pc, #32]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001722:	4809      	ldr	r0, [pc, #36]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001724:	f7ff ff04 	bl	8001530 <motorSpeed>
 8001728:	ee07 0a90 	vmov	s15, r0
 800172c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001732:	edc3 7a00 	vstr	s15, [r3]

	/* passa a fazer-se aqui?
	sprintf(str, "%f ", speed);
	update_file("encoder_data.txt", str, get_timestamp(&hrtc, &currentTime, &currentDate), stamp, &(fil[12]), &bw); */

}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800173e:	bf00      	nop
 8001740:	20002c00 	.word	0x20002c00
 8001744:	20000208 	.word	0x20000208
 8001748:	20000204 	.word	0x20000204
 800174c:	2000020c 	.word	0x2000020c

08001750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b09b      	sub	sp, #108	; 0x6c
 8001754:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001756:	f001 fadb 	bl	8002d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175a:	f000 fb83 	bl	8001e64 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  printf("hallo");
 800175e:	485a      	ldr	r0, [pc, #360]	; (80018c8 <main+0x178>)
 8001760:	f00a fd20 	bl	800c1a4 <iprintf>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001764:	f000 fdea 	bl	800233c <MX_GPIO_Init>
  MX_DMA_Init();
 8001768:	f000 fdb8 	bl	80022dc <MX_DMA_Init>
  MX_SPI2_Init();
 800176c:	f000 fcf8 	bl	8002160 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001770:	f000 fbea 	bl	8001f48 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8001774:	f000 fcd4 	bl	8002120 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001778:	f006 fb86 	bl	8007e88 <MX_FATFS_Init>
  MX_TIM6_Init();
 800177c:	f000 fd78 	bl	8002270 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001780:	f000 fd24 	bl	80021cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8001784:	2201      	movs	r2, #1
 8001786:	2110      	movs	r1, #16
 8001788:	4850      	ldr	r0, [pc, #320]	; (80018cc <main+0x17c>)
 800178a:	f002 fd9f 	bl	80042cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 800178e:	2201      	movs	r2, #1
 8001790:	2104      	movs	r1, #4
 8001792:	484f      	ldr	r0, [pc, #316]	; (80018d0 <main+0x180>)
 8001794:	f002 fd9a 	bl	80042cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 8001798:	2201      	movs	r2, #1
 800179a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800179e:	484c      	ldr	r0, [pc, #304]	; (80018d0 <main+0x180>)
 80017a0:	f002 fd94 	bl	80042cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 80017a4:	2201      	movs	r2, #1
 80017a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017aa:	4849      	ldr	r0, [pc, #292]	; (80018d0 <main+0x180>)
 80017ac:	f002 fd8e 	bl	80042cc <HAL_GPIO_WritePin>

  fresult = f_mount(&fs, "", 0 );
 80017b0:	2200      	movs	r2, #0
 80017b2:	4948      	ldr	r1, [pc, #288]	; (80018d4 <main+0x184>)
 80017b4:	4848      	ldr	r0, [pc, #288]	; (80018d8 <main+0x188>)
 80017b6:	f009 f853 	bl	800a860 <f_mount>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4b47      	ldr	r3, [pc, #284]	; (80018dc <main+0x18c>)
 80017c0:	701a      	strb	r2, [r3, #0]
  if(fresult == FR_OK){
 80017c2:	4b46      	ldr	r3, [pc, #280]	; (80018dc <main+0x18c>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <main+0x80>
	  printf("Mount feito\n");
 80017ca:	4845      	ldr	r0, [pc, #276]	; (80018e0 <main+0x190>)
 80017cc:	f00a fd5e 	bl	800c28c <puts>
  }
  fresult = f_open(&fil, "agora17.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80017d0:	220a      	movs	r2, #10
 80017d2:	4944      	ldr	r1, [pc, #272]	; (80018e4 <main+0x194>)
 80017d4:	4844      	ldr	r0, [pc, #272]	; (80018e8 <main+0x198>)
 80017d6:	f009 f889 	bl	800a8ec <f_open>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	4b3f      	ldr	r3, [pc, #252]	; (80018dc <main+0x18c>)
 80017e0:	701a      	strb	r2, [r3, #0]
  if(fresult != FR_OK){
 80017e2:	4b3e      	ldr	r3, [pc, #248]	; (80018dc <main+0x18c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <main+0xa0>
  	  printf("agora17.txt fodeu\n");
 80017ea:	4840      	ldr	r0, [pc, #256]	; (80018ec <main+0x19c>)
 80017ec:	f00a fd4e 	bl	800c28c <puts>
  }
  fresult = f_printf(&fil, "kay\n");
 80017f0:	493f      	ldr	r1, [pc, #252]	; (80018f0 <main+0x1a0>)
 80017f2:	483d      	ldr	r0, [pc, #244]	; (80018e8 <main+0x198>)
 80017f4:	f009 fcfa 	bl	800b1ec <f_printf>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	4b37      	ldr	r3, [pc, #220]	; (80018dc <main+0x18c>)
 80017fe:	701a      	strb	r2, [r3, #0]
  if(fresult != FR_OK){
 8001800:	4b36      	ldr	r3, [pc, #216]	; (80018dc <main+0x18c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d002      	beq.n	800180e <main+0xbe>
	  printf("agora17.txt fprintf falhou\n");
 8001808:	483a      	ldr	r0, [pc, #232]	; (80018f4 <main+0x1a4>)
 800180a:	f00a fd3f 	bl	800c28c <puts>
  }
  f_close(&fil);
 800180e:	4836      	ldr	r0, [pc, #216]	; (80018e8 <main+0x198>)
 8001810:	f009 fc4a 	bl	800b0a8 <f_close>


  fresult = update_file("test.txt", "hey\n", "", "", &fil, &bw);
 8001814:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <main+0x1a8>)
 8001816:	9301      	str	r3, [sp, #4]
 8001818:	4b33      	ldr	r3, [pc, #204]	; (80018e8 <main+0x198>)
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	4b2d      	ldr	r3, [pc, #180]	; (80018d4 <main+0x184>)
 800181e:	4a2d      	ldr	r2, [pc, #180]	; (80018d4 <main+0x184>)
 8001820:	4936      	ldr	r1, [pc, #216]	; (80018fc <main+0x1ac>)
 8001822:	4837      	ldr	r0, [pc, #220]	; (8001900 <main+0x1b0>)
 8001824:	f000 fe5c 	bl	80024e0 <update_file>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	4b2b      	ldr	r3, [pc, #172]	; (80018dc <main+0x18c>)
 800182e:	701a      	strb	r2, [r3, #0]
  if(fresult!=FR_OK){
 8001830:	4b2a      	ldr	r3, [pc, #168]	; (80018dc <main+0x18c>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d002      	beq.n	800183e <main+0xee>
	  printf("test.txt fodeu\n");
 8001838:	4832      	ldr	r0, [pc, #200]	; (8001904 <main+0x1b4>)
 800183a:	f00a fd27 	bl	800c28c <puts>
  }

  char str2[30];

  IMU_config(&hspi2);
 800183e:	4832      	ldr	r0, [pc, #200]	; (8001908 <main+0x1b8>)
 8001840:	f7ff fb82 	bl	8000f48 <IMU_config>

  HAL_TIM_Base_Start_IT(&htim6);
 8001844:	4831      	ldr	r0, [pc, #196]	; (800190c <main+0x1bc>)
 8001846:	f005 fa48 	bl	8006cda <HAL_TIM_Base_Start_IT>

  //Initialize encoder mode
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800184a:	213c      	movs	r1, #60	; 0x3c
 800184c:	4830      	ldr	r0, [pc, #192]	; (8001910 <main+0x1c0>)
 800184e:	f005 fafa 	bl	8006e46 <HAL_TIM_Encoder_Start>
  tick = HAL_GetTick();
 8001852:	f001 fac3 	bl	8002ddc <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <main+0x1c4>)
 800185a:	601a      	str	r2, [r3, #0]
  counter1 = __HAL_TIM_GET_COUNTER(&htim2);
 800185c:	4b2c      	ldr	r3, [pc, #176]	; (8001910 <main+0x1c0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	4a2d      	ldr	r2, [pc, #180]	; (8001918 <main+0x1c8>)
 8001864:	6013      	str	r3, [r2, #0]

  uint8_t aux[5], aux2[1], aux3[1], str3[4], str[5];
  uint8_t ref[5];
    aux[0]=0b10000001;
 8001866:	2381      	movs	r3, #129	; 0x81
 8001868:	773b      	strb	r3, [r7, #28]
    for(int i=1; i<=4; i++){
 800186a:	2301      	movs	r3, #1
 800186c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800186e:	e008      	b.n	8001882 <main+0x132>
  	  aux[i]=0b00000000;
 8001870:	f107 021c 	add.w	r2, r7, #28
 8001874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001876:	4413      	add	r3, r2
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]
    for(int i=1; i<=4; i++){
 800187c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800187e:	3301      	adds	r3, #1
 8001880:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001882:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001884:	2b04      	cmp	r3, #4
 8001886:	ddf3      	ble.n	8001870 <main+0x120>
    }
    aux2[0]=0b00000000;
 8001888:	2300      	movs	r3, #0
 800188a:	763b      	strb	r3, [r7, #24]


	HAL_ADC_Start_DMA(&hadc1, buffer_dma, NR_ADC_CHANNELS);
 800188c:	220c      	movs	r2, #12
 800188e:	4923      	ldr	r1, [pc, #140]	; (800191c <main+0x1cc>)
 8001890:	4823      	ldr	r0, [pc, #140]	; (8001920 <main+0x1d0>)
 8001892:	f001 fb15 	bl	8002ec0 <HAL_ADC_Start_DMA>


	fresult = update_file("test2.txt", "hey", "", "", &fil, &bw);
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <main+0x1a8>)
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <main+0x198>)
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <main+0x184>)
 80018a0:	4a0c      	ldr	r2, [pc, #48]	; (80018d4 <main+0x184>)
 80018a2:	4920      	ldr	r1, [pc, #128]	; (8001924 <main+0x1d4>)
 80018a4:	4820      	ldr	r0, [pc, #128]	; (8001928 <main+0x1d8>)
 80018a6:	f000 fe1b 	bl	80024e0 <update_file>
 80018aa:	4603      	mov	r3, r0
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <main+0x18c>)
 80018b0:	701a      	strb	r2, [r3, #0]
	if(fresult!=FR_OK){
 80018b2:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <main+0x18c>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <main+0x170>
		printf("test.txt fodeu\n");
 80018ba:	4812      	ldr	r0, [pc, #72]	; (8001904 <main+0x1b4>)
 80018bc:	f00a fce6 	bl	800c28c <puts>
	}

    for(int i=0; i<4; i++){
 80018c0:	2300      	movs	r3, #0
 80018c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80018c4:	e03f      	b.n	8001946 <main+0x1f6>
 80018c6:	bf00      	nop
 80018c8:	0800e3c8 	.word	0x0800e3c8
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020400 	.word	0x40020400
 80018d4:	0800e3d0 	.word	0x0800e3d0
 80018d8:	2000071c 	.word	0x2000071c
 80018dc:	20001bcc 	.word	0x20001bcc
 80018e0:	0800e3d4 	.word	0x0800e3d4
 80018e4:	0800e3e0 	.word	0x0800e3e0
 80018e8:	20002ca8 	.word	0x20002ca8
 80018ec:	0800e3ec 	.word	0x0800e3ec
 80018f0:	0800e400 	.word	0x0800e400
 80018f4:	0800e408 	.word	0x0800e408
 80018f8:	20001b40 	.word	0x20001b40
 80018fc:	0800e424 	.word	0x0800e424
 8001900:	0800e42c 	.word	0x0800e42c
 8001904:	0800e438 	.word	0x0800e438
 8001908:	200006c0 	.word	0x200006c0
 800190c:	20001ae4 	.word	0x20001ae4
 8001910:	20002c00 	.word	0x20002c00
 8001914:	20000208 	.word	0x20000208
 8001918:	20000204 	.word	0x20000204
 800191c:	20001a54 	.word	0x20001a54
 8001920:	200017a4 	.word	0x200017a4
 8001924:	0800e448 	.word	0x0800e448
 8001928:	0800e44c 	.word	0x0800e44c
    	  printf("aux %d - %d\n", i, aux[i]);
 800192c:	f107 021c 	add.w	r2, r7, #28
 8001930:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001932:	4413      	add	r3, r2
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	461a      	mov	r2, r3
 8001938:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800193a:	48c2      	ldr	r0, [pc, #776]	; (8001c44 <main+0x4f4>)
 800193c:	f00a fc32 	bl	800c1a4 <iprintf>
    for(int i=0; i<4; i++){
 8001940:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001942:	3301      	adds	r3, #1
 8001944:	65bb      	str	r3, [r7, #88]	; 0x58
 8001946:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001948:	2b03      	cmp	r3, #3
 800194a:	ddef      	ble.n	800192c <main+0x1dc>
    /* USER CODE BEGIN 3 */


	  //printf("time_subsec %lu\n", time_subsec);

	  uint32_t read=adc_dma[0];
 800194c:	4bbe      	ldr	r3, [pc, #760]	; (8001c48 <main+0x4f8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	64fb      	str	r3, [r7, #76]	; 0x4c
	  motor_temp = motorTemp(read);
 8001952:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001954:	f7ff fd24 	bl	80013a0 <motorTemp>
 8001958:	eef0 7a40 	vmov.f32	s15, s0
 800195c:	4bbb      	ldr	r3, [pc, #748]	; (8001c4c <main+0x4fc>)
 800195e:	edc3 7a00 	vstr	s15, [r3]
	  printf("temp %f\n", motor_temp);
 8001962:	4bba      	ldr	r3, [pc, #744]	; (8001c4c <main+0x4fc>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdee 	bl	8000548 <__aeabi_f2d>
 800196c:	4603      	mov	r3, r0
 800196e:	460c      	mov	r4, r1
 8001970:	461a      	mov	r2, r3
 8001972:	4623      	mov	r3, r4
 8001974:	48b6      	ldr	r0, [pc, #728]	; (8001c50 <main+0x500>)
 8001976:	f00a fc15 	bl	800c1a4 <iprintf>
	  read=adc_dma[1];
 800197a:	4bb3      	ldr	r3, [pc, #716]	; (8001c48 <main+0x4f8>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  float brk = pedalPos(read);
 8001980:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fda0 	bl	80014c8 <pedalPos>
 8001988:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
	  printf("brk %f", brk);
 800198c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800198e:	f7fe fddb 	bl	8000548 <__aeabi_f2d>
 8001992:	4603      	mov	r3, r0
 8001994:	460c      	mov	r4, r1
 8001996:	461a      	mov	r2, r3
 8001998:	4623      	mov	r3, r4
 800199a:	48ae      	ldr	r0, [pc, #696]	; (8001c54 <main+0x504>)
 800199c:	f00a fc02 	bl	800c1a4 <iprintf>
	  read=adc_dma[2];
 80019a0:	4ba9      	ldr	r3, [pc, #676]	; (8001c48 <main+0x4f8>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	64fb      	str	r3, [r7, #76]	; 0x4c
	  float acc = pedalPos(read);
 80019a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fd8d 	bl	80014c8 <pedalPos>
 80019ae:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
	  printf("acc %f", acc);
 80019b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80019b4:	f7fe fdc8 	bl	8000548 <__aeabi_f2d>
 80019b8:	4603      	mov	r3, r0
 80019ba:	460c      	mov	r4, r1
 80019bc:	461a      	mov	r2, r3
 80019be:	4623      	mov	r3, r4
 80019c0:	48a5      	ldr	r0, [pc, #660]	; (8001c58 <main+0x508>)
 80019c2:	f00a fbef 	bl	800c1a4 <iprintf>

	  read=adc_dma[3];
 80019c6:	4ba0      	ldr	r3, [pc, #640]	; (8001c48 <main+0x4f8>)
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	64fb      	str	r3, [r7, #76]	; 0x4c
	  current_ph1 = motorCurrent(read);
 80019cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fc52 	bl	8001278 <motorCurrent>
 80019d4:	eef0 7a40 	vmov.f32	s15, s0
 80019d8:	4ba0      	ldr	r3, [pc, #640]	; (8001c5c <main+0x50c>)
 80019da:	edc3 7a00 	vstr	s15, [r3]
	  c1=current_ph1;
 80019de:	4b9f      	ldr	r3, [pc, #636]	; (8001c5c <main+0x50c>)
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e8:	ee17 2a90 	vmov	r2, s15
 80019ec:	4b9c      	ldr	r3, [pc, #624]	; (8001c60 <main+0x510>)
 80019ee:	601a      	str	r2, [r3, #0]
	  printf("current1 %ld", c1);
 80019f0:	4b9b      	ldr	r3, [pc, #620]	; (8001c60 <main+0x510>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	489b      	ldr	r0, [pc, #620]	; (8001c64 <main+0x514>)
 80019f8:	f00a fbd4 	bl	800c1a4 <iprintf>
	  read=adc_dma[4];
 80019fc:	4b92      	ldr	r3, [pc, #584]	; (8001c48 <main+0x4f8>)
 80019fe:	691b      	ldr	r3, [r3, #16]
 8001a00:	64fb      	str	r3, [r7, #76]	; 0x4c
	  current_ph2 = motorCurrent(read);
 8001a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fc37 	bl	8001278 <motorCurrent>
 8001a0a:	eef0 7a40 	vmov.f32	s15, s0
 8001a0e:	4b96      	ldr	r3, [pc, #600]	; (8001c68 <main+0x518>)
 8001a10:	edc3 7a00 	vstr	s15, [r3]
	  read=adc_dma[5];
 8001a14:	4b8c      	ldr	r3, [pc, #560]	; (8001c48 <main+0x4f8>)
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	64fb      	str	r3, [r7, #76]	; 0x4c
	  current_ph3 = motorCurrent(read);
 8001a1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fc2b 	bl	8001278 <motorCurrent>
 8001a22:	eef0 7a40 	vmov.f32	s15, s0
 8001a26:	4b91      	ldr	r3, [pc, #580]	; (8001c6c <main+0x51c>)
 8001a28:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[6];
 8001a2c:	4b86      	ldr	r3, [pc, #536]	; (8001c48 <main+0x4f8>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	64fb      	str	r3, [r7, #76]	; 0x4c
	  conv_temp = igbtTemp(read);
 8001a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fc53 	bl	80012e0 <igbtTemp>
 8001a3a:	eef0 7a40 	vmov.f32	s15, s0
 8001a3e:	4b8c      	ldr	r3, [pc, #560]	; (8001c70 <main+0x520>)
 8001a40:	edc3 7a00 	vstr	s15, [r3]
	  printf("temp %f\n", conv_temp);
 8001a44:	4b8a      	ldr	r3, [pc, #552]	; (8001c70 <main+0x520>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd7d 	bl	8000548 <__aeabi_f2d>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	460c      	mov	r4, r1
 8001a52:	461a      	mov	r2, r3
 8001a54:	4623      	mov	r3, r4
 8001a56:	487e      	ldr	r0, [pc, #504]	; (8001c50 <main+0x500>)
 8001a58:	f00a fba4 	bl	800c1a4 <iprintf>
	  read=adc_dma[7];
 8001a5c:	4b7a      	ldr	r3, [pc, #488]	; (8001c48 <main+0x4f8>)
 8001a5e:	69db      	ldr	r3, [r3, #28]
 8001a60:	64fb      	str	r3, [r7, #76]	; 0x4c
	  dc_voltage=voltageDC(read);
 8001a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fd03 	bl	8001470 <voltageDC>
 8001a6a:	eef0 7a40 	vmov.f32	s15, s0
 8001a6e:	4b81      	ldr	r3, [pc, #516]	; (8001c74 <main+0x524>)
 8001a70:	edc3 7a00 	vstr	s15, [r3]
	  read=adc_dma[8];
 8001a74:	4b74      	ldr	r3, [pc, #464]	; (8001c48 <main+0x4f8>)
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	64fb      	str	r3, [r7, #76]	; 0x4c
	  dc_current=motorCurrent(read); //função corrente dc?
 8001a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fbfb 	bl	8001278 <motorCurrent>
 8001a82:	eef0 7a40 	vmov.f32	s15, s0
 8001a86:	4b7c      	ldr	r3, [pc, #496]	; (8001c78 <main+0x528>)
 8001a88:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[9];
 8001a8c:	4b6e      	ldr	r3, [pc, #440]	; (8001c48 <main+0x4f8>)
 8001a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a90:	64fb      	str	r3, [r7, #76]	; 0x4c
	  voltage_ph1=voltageAC(read);
 8001a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fcc1 	bl	800141c <voltageAC>
 8001a9a:	eef0 7a40 	vmov.f32	s15, s0
 8001a9e:	4b77      	ldr	r3, [pc, #476]	; (8001c7c <main+0x52c>)
 8001aa0:	edc3 7a00 	vstr	s15, [r3]
	  read=adc_dma[10];
 8001aa4:	4b68      	ldr	r3, [pc, #416]	; (8001c48 <main+0x4f8>)
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
	  voltage_ph2=voltageAC(read);
 8001aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fcb5 	bl	800141c <voltageAC>
 8001ab2:	eef0 7a40 	vmov.f32	s15, s0
 8001ab6:	4b72      	ldr	r3, [pc, #456]	; (8001c80 <main+0x530>)
 8001ab8:	edc3 7a00 	vstr	s15, [r3]
	  read=adc_dma[11];
 8001abc:	4b62      	ldr	r3, [pc, #392]	; (8001c48 <main+0x4f8>)
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	64fb      	str	r3, [r7, #76]	; 0x4c
	  voltage_ph3=voltageAC(read);
 8001ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fca9 	bl	800141c <voltageAC>
 8001aca:	eef0 7a40 	vmov.f32	s15, s0
 8001ace:	4b6d      	ldr	r3, [pc, #436]	; (8001c84 <main+0x534>)
 8001ad0:	edc3 7a00 	vstr	s15, [r3]
		  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
	  }
	  else if(brk>50)*/


	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ada:	486b      	ldr	r0, [pc, #428]	; (8001c88 <main+0x538>)
 8001adc:	f002 fbf6 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux, 5, 1000);
 8001ae0:	f107 011c 	add.w	r1, r7, #28
 8001ae4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ae8:	2205      	movs	r2, #5
 8001aea:	4868      	ldr	r0, [pc, #416]	; (8001c8c <main+0x53c>)
 8001aec:	f004 fbda 	bl	80062a4 <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001af6:	4864      	ldr	r0, [pc, #400]	; (8001c88 <main+0x538>)
 8001af8:	f002 fbe8 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8001afc:	2001      	movs	r0, #1
 8001afe:	f001 f979 	bl	8002df4 <HAL_Delay>


	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001b02:	2200      	movs	r2, #0
 8001b04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b08:	485f      	ldr	r0, [pc, #380]	; (8001c88 <main+0x538>)
 8001b0a:	f002 fbdf 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux2, 1, 1000);
 8001b0e:	f107 0118 	add.w	r1, r7, #24
 8001b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b16:	2201      	movs	r2, #1
 8001b18:	485c      	ldr	r0, [pc, #368]	; (8001c8c <main+0x53c>)
 8001b1a:	f004 fbc3 	bl	80062a4 <HAL_SPI_Transmit>
	  HAL_Delay(1);
 8001b1e:	2001      	movs	r0, #1
 8001b20:	f001 f968 	bl	8002df4 <HAL_Delay>
	  HAL_SPI_Receive(&hspi2, str, 4, 1000);
 8001b24:	f107 0108 	add.w	r1, r7, #8
 8001b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	4857      	ldr	r0, [pc, #348]	; (8001c8c <main+0x53c>)
 8001b30:	f004 fcec 	bl	800650c <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b3a:	4853      	ldr	r0, [pc, #332]	; (8001c88 <main+0x538>)
 8001b3c:	f002 fbc6 	bl	80042cc <HAL_GPIO_WritePin>
	  //HAL_SPI_Receive(&hspi2, str, 4, 200);
	  printf("Aquiii\n");
 8001b40:	4853      	ldr	r0, [pc, #332]	; (8001c90 <main+0x540>)
 8001b42:	f00a fba3 	bl	800c28c <puts>
	  printf("%d %d %d %d\n", str[0], str[1], str[2], str[3]);
 8001b46:	7a3b      	ldrb	r3, [r7, #8]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	7a7b      	ldrb	r3, [r7, #9]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	7abb      	ldrb	r3, [r7, #10]
 8001b50:	4618      	mov	r0, r3
 8001b52:	7afb      	ldrb	r3, [r7, #11]
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	4603      	mov	r3, r0
 8001b58:	484e      	ldr	r0, [pc, #312]	; (8001c94 <main+0x544>)
 8001b5a:	f00a fb23 	bl	800c1a4 <iprintf>


	  //ler velocidades do tmc
	  aux3[0]=0x6A;
 8001b5e:	236a      	movs	r3, #106	; 0x6a
 8001b60:	753b      	strb	r3, [r7, #20]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001b62:	2200      	movs	r2, #0
 8001b64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b68:	4847      	ldr	r0, [pc, #284]	; (8001c88 <main+0x538>)
 8001b6a:	f002 fbaf 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001b6e:	f107 0114 	add.w	r1, r7, #20
 8001b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b76:	2201      	movs	r2, #1
 8001b78:	4844      	ldr	r0, [pc, #272]	; (8001c8c <main+0x53c>)
 8001b7a:	f004 fb93 	bl	80062a4 <HAL_SPI_Transmit>
	  HAL_Delay(1);
 8001b7e:	2001      	movs	r0, #1
 8001b80:	f001 f938 	bl	8002df4 <HAL_Delay>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001b84:	f107 0110 	add.w	r1, r7, #16
 8001b88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	483f      	ldr	r0, [pc, #252]	; (8001c8c <main+0x53c>)
 8001b90:	f004 fcbc 	bl	800650c <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b9a:	483b      	ldr	r0, [pc, #236]	; (8001c88 <main+0x538>)
 8001b9c:	f002 fb96 	bl	80042cc <HAL_GPIO_WritePin>
	  printf("PID VELOCITY ACTUAL: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);
 8001ba0:	7c3b      	ldrb	r3, [r7, #16]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	7c7b      	ldrb	r3, [r7, #17]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	7cbb      	ldrb	r3, [r7, #18]
 8001baa:	4618      	mov	r0, r3
 8001bac:	7cfb      	ldrb	r3, [r7, #19]
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	4839      	ldr	r0, [pc, #228]	; (8001c98 <main+0x548>)
 8001bb4:	f00a faf6 	bl	800c1a4 <iprintf>

	  aux3[0]=0x22;
 8001bb8:	2322      	movs	r3, #34	; 0x22
 8001bba:	753b      	strb	r3, [r7, #20]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bc2:	4831      	ldr	r0, [pc, #196]	; (8001c88 <main+0x538>)
 8001bc4:	f002 fb82 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001bc8:	f107 0114 	add.w	r1, r7, #20
 8001bcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	482e      	ldr	r0, [pc, #184]	; (8001c8c <main+0x53c>)
 8001bd4:	f004 fb66 	bl	80062a4 <HAL_SPI_Transmit>
	  HAL_Delay(1);
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f001 f90b 	bl	8002df4 <HAL_Delay>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001bde:	f107 0110 	add.w	r1, r7, #16
 8001be2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be6:	2204      	movs	r2, #4
 8001be8:	4828      	ldr	r0, [pc, #160]	; (8001c8c <main+0x53c>)
 8001bea:	f004 fc8f 	bl	800650c <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf4:	4824      	ldr	r0, [pc, #144]	; (8001c88 <main+0x538>)
 8001bf6:	f002 fb69 	bl	80042cc <HAL_GPIO_WritePin>
	  printf("OPENLOOP VELOCITY ACTUAL: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);
 8001bfa:	7c3b      	ldrb	r3, [r7, #16]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	7c7b      	ldrb	r3, [r7, #17]
 8001c00:	461a      	mov	r2, r3
 8001c02:	7cbb      	ldrb	r3, [r7, #18]
 8001c04:	4618      	mov	r0, r3
 8001c06:	7cfb      	ldrb	r3, [r7, #19]
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4823      	ldr	r0, [pc, #140]	; (8001c9c <main+0x54c>)
 8001c0e:	f00a fac9 	bl	800c1a4 <iprintf>

	  aux3[0]=0x41;
 8001c12:	2341      	movs	r3, #65	; 0x41
 8001c14:	753b      	strb	r3, [r7, #20]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c1c:	481a      	ldr	r0, [pc, #104]	; (8001c88 <main+0x538>)
 8001c1e:	f002 fb55 	bl	80042cc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001c22:	f107 0114 	add.w	r1, r7, #20
 8001c26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4817      	ldr	r0, [pc, #92]	; (8001c8c <main+0x53c>)
 8001c2e:	f004 fb39 	bl	80062a4 <HAL_SPI_Transmit>
	  HAL_Delay(1);
 8001c32:	2001      	movs	r0, #1
 8001c34:	f001 f8de 	bl	8002df4 <HAL_Delay>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001c38:	f107 0110 	add.w	r1, r7, #16
 8001c3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c40:	2204      	movs	r2, #4
 8001c42:	e02d      	b.n	8001ca0 <main+0x550>
 8001c44:	0800e458 	.word	0x0800e458
 8001c48:	20001754 	.word	0x20001754
 8001c4c:	20000658 	.word	0x20000658
 8001c50:	0800e468 	.word	0x0800e468
 8001c54:	0800e474 	.word	0x0800e474
 8001c58:	0800e47c 	.word	0x0800e47c
 8001c5c:	20001784 	.word	0x20001784
 8001c60:	200017f0 	.word	0x200017f0
 8001c64:	0800e484 	.word	0x0800e484
 8001c68:	20001794 	.word	0x20001794
 8001c6c:	200017a0 	.word	0x200017a0
 8001c70:	20001790 	.word	0x20001790
 8001c74:	20001bc8 	.word	0x20001bc8
 8001c78:	20001b30 	.word	0x20001b30
 8001c7c:	20000718 	.word	0x20000718
 8001c80:	2000179c 	.word	0x2000179c
 8001c84:	20001798 	.word	0x20001798
 8001c88:	40020400 	.word	0x40020400
 8001c8c:	200006c0 	.word	0x200006c0
 8001c90:	0800e494 	.word	0x0800e494
 8001c94:	0800e49c 	.word	0x0800e49c
 8001c98:	0800e4ac 	.word	0x0800e4ac
 8001c9c:	0800e4d0 	.word	0x0800e4d0
 8001ca0:	485c      	ldr	r0, [pc, #368]	; (8001e14 <main+0x6c4>)
 8001ca2:	f004 fc33 	bl	800650c <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cac:	485a      	ldr	r0, [pc, #360]	; (8001e18 <main+0x6c8>)
 8001cae:	f002 fb0d 	bl	80042cc <HAL_GPIO_WritePin>
	  printf("AENC DECODER COUNT: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);
 8001cb2:	7c3b      	ldrb	r3, [r7, #16]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	7c7b      	ldrb	r3, [r7, #17]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	7cbb      	ldrb	r3, [r7, #18]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	7cfb      	ldrb	r3, [r7, #19]
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4855      	ldr	r0, [pc, #340]	; (8001e1c <main+0x6cc>)
 8001cc6:	f00a fa6d 	bl	800c1a4 <iprintf>

	  sprintf(str2,"%f ", brk);
 8001cca:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ccc:	f7fe fc3c 	bl	8000548 <__aeabi_f2d>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	460c      	mov	r4, r1
 8001cd4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4623      	mov	r3, r4
 8001cdc:	4950      	ldr	r1, [pc, #320]	; (8001e20 <main+0x6d0>)
 8001cde:	f00a fadd 	bl	800c29c <siprintf>
	  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001ce2:	4b50      	ldr	r3, [pc, #320]	; (8001e24 <main+0x6d4>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b50      	ldr	r3, [pc, #320]	; (8001e28 <main+0x6d8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4950      	ldr	r1, [pc, #320]	; (8001e2c <main+0x6dc>)
 8001cec:	4850      	ldr	r0, [pc, #320]	; (8001e30 <main+0x6e0>)
 8001cee:	f00a fad5 	bl	800c29c <siprintf>
	  update_file("brake.txt", str2, stamp, "", &fil2, &bw);
 8001cf2:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001cf6:	4b4f      	ldr	r3, [pc, #316]	; (8001e34 <main+0x6e4>)
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	4b4f      	ldr	r3, [pc, #316]	; (8001e38 <main+0x6e8>)
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4b4f      	ldr	r3, [pc, #316]	; (8001e3c <main+0x6ec>)
 8001d00:	4a4b      	ldr	r2, [pc, #300]	; (8001e30 <main+0x6e0>)
 8001d02:	484f      	ldr	r0, [pc, #316]	; (8001e40 <main+0x6f0>)
 8001d04:	f000 fbec 	bl	80024e0 <update_file>
	  stamp[0]='\0';
 8001d08:	4b49      	ldr	r3, [pc, #292]	; (8001e30 <main+0x6e0>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	701a      	strb	r2, [r3, #0]

	  sprintf(str2,"%f ", acc);
 8001d0e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001d10:	f7fe fc1a 	bl	8000548 <__aeabi_f2d>
 8001d14:	4603      	mov	r3, r0
 8001d16:	460c      	mov	r4, r1
 8001d18:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4623      	mov	r3, r4
 8001d20:	493f      	ldr	r1, [pc, #252]	; (8001e20 <main+0x6d0>)
 8001d22:	f00a fabb 	bl	800c29c <siprintf>
	  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001d26:	4b3f      	ldr	r3, [pc, #252]	; (8001e24 <main+0x6d4>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <main+0x6d8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	493f      	ldr	r1, [pc, #252]	; (8001e2c <main+0x6dc>)
 8001d30:	483f      	ldr	r0, [pc, #252]	; (8001e30 <main+0x6e0>)
 8001d32:	f00a fab3 	bl	800c29c <siprintf>
	  update_file("throttle.txt", str2, stamp, "", &fil2, &bw);
 8001d36:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d3a:	4b3e      	ldr	r3, [pc, #248]	; (8001e34 <main+0x6e4>)
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	4b3e      	ldr	r3, [pc, #248]	; (8001e38 <main+0x6e8>)
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	4b3e      	ldr	r3, [pc, #248]	; (8001e3c <main+0x6ec>)
 8001d44:	4a3a      	ldr	r2, [pc, #232]	; (8001e30 <main+0x6e0>)
 8001d46:	483f      	ldr	r0, [pc, #252]	; (8001e44 <main+0x6f4>)
 8001d48:	f000 fbca 	bl	80024e0 <update_file>
	  stamp[0]='\0';
 8001d4c:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <main+0x6e0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]


	  //update_file("teste.txt", "chico da tina", "ah", "ah\n", &fil, &bw);
	  IMU_acc_read(&hspi2, accel_data);
 8001d52:	493d      	ldr	r1, [pc, #244]	; (8001e48 <main+0x6f8>)
 8001d54:	482f      	ldr	r0, [pc, #188]	; (8001e14 <main+0x6c4>)
 8001d56:	f7ff f979 	bl	800104c <IMU_acc_read>
	  for(int i=0; i<=2; i++){
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	657b      	str	r3, [r7, #84]	; 0x54
 8001d5e:	e022      	b.n	8001da6 <main+0x656>
		  sprintf(str2, "accel[%d] - %d ", i, accel_data[i]);
 8001d60:	4a39      	ldr	r2, [pc, #228]	; (8001e48 <main+0x6f8>)
 8001d62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001d6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d6e:	4937      	ldr	r1, [pc, #220]	; (8001e4c <main+0x6fc>)
 8001d70:	f00a fa94 	bl	800c29c <siprintf>
		  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001d74:	4b2b      	ldr	r3, [pc, #172]	; (8001e24 <main+0x6d4>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <main+0x6d8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	492b      	ldr	r1, [pc, #172]	; (8001e2c <main+0x6dc>)
 8001d7e:	482c      	ldr	r0, [pc, #176]	; (8001e30 <main+0x6e0>)
 8001d80:	f00a fa8c 	bl	800c29c <siprintf>
		  update_file("acc.txt", str2, stamp, "", &fil2, &bw);
 8001d84:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d88:	4b2a      	ldr	r3, [pc, #168]	; (8001e34 <main+0x6e4>)
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	4b2a      	ldr	r3, [pc, #168]	; (8001e38 <main+0x6e8>)
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	4b2a      	ldr	r3, [pc, #168]	; (8001e3c <main+0x6ec>)
 8001d92:	4a27      	ldr	r2, [pc, #156]	; (8001e30 <main+0x6e0>)
 8001d94:	482e      	ldr	r0, [pc, #184]	; (8001e50 <main+0x700>)
 8001d96:	f000 fba3 	bl	80024e0 <update_file>
		  stamp[0]='\0';
 8001d9a:	4b25      	ldr	r3, [pc, #148]	; (8001e30 <main+0x6e0>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<=2; i++){
 8001da0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001da2:	3301      	adds	r3, #1
 8001da4:	657b      	str	r3, [r7, #84]	; 0x54
 8001da6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	ddd9      	ble.n	8001d60 <main+0x610>
	  }


	  IMU_gyro_read(&hspi2, gyro_data);
 8001dac:	4929      	ldr	r1, [pc, #164]	; (8001e54 <main+0x704>)
 8001dae:	4819      	ldr	r0, [pc, #100]	; (8001e14 <main+0x6c4>)
 8001db0:	f7ff f9c4 	bl	800113c <IMU_gyro_read>
	  for(int i=0; i<=2; i++){
 8001db4:	2300      	movs	r3, #0
 8001db6:	653b      	str	r3, [r7, #80]	; 0x50
 8001db8:	e022      	b.n	8001e00 <main+0x6b0>
		  sprintf(str2, "gyro[%d] - %d ", i, gyro_data[i]);
 8001dba:	4a26      	ldr	r2, [pc, #152]	; (8001e54 <main+0x704>)
 8001dbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001dc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001dc8:	4923      	ldr	r1, [pc, #140]	; (8001e58 <main+0x708>)
 8001dca:	f00a fa67 	bl	800c29c <siprintf>
		  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <main+0x6d4>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <main+0x6d8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4915      	ldr	r1, [pc, #84]	; (8001e2c <main+0x6dc>)
 8001dd8:	4815      	ldr	r0, [pc, #84]	; (8001e30 <main+0x6e0>)
 8001dda:	f00a fa5f 	bl	800c29c <siprintf>
		  update_file("gyro.txt", str2, stamp, "", &fil2, &bw);
 8001dde:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <main+0x6e4>)
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	4b14      	ldr	r3, [pc, #80]	; (8001e38 <main+0x6e8>)
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <main+0x6ec>)
 8001dec:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <main+0x6e0>)
 8001dee:	481b      	ldr	r0, [pc, #108]	; (8001e5c <main+0x70c>)
 8001df0:	f000 fb76 	bl	80024e0 <update_file>
		   stamp[0]='\0';
 8001df4:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <main+0x6e0>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<=2; i++){
 8001dfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	653b      	str	r3, [r7, #80]	; 0x50
 8001e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	ddd9      	ble.n	8001dba <main+0x66a>
	  }

	  printf("TIME - %lu", __unix_sec);
 8001e06:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <main+0x6d4>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4814      	ldr	r0, [pc, #80]	; (8001e60 <main+0x710>)
 8001e0e:	f00a f9c9 	bl	800c1a4 <iprintf>
  {
 8001e12:	e59b      	b.n	800194c <main+0x1fc>
 8001e14:	200006c0 	.word	0x200006c0
 8001e18:	40020400 	.word	0x40020400
 8001e1c:	0800e4f8 	.word	0x0800e4f8
 8001e20:	0800e51c 	.word	0x0800e51c
 8001e24:	20000200 	.word	0x20000200
 8001e28:	200001fc 	.word	0x200001fc
 8001e2c:	0800e520 	.word	0x0800e520
 8001e30:	20002c44 	.word	0x20002c44
 8001e34:	20001b40 	.word	0x20001b40
 8001e38:	20003cd8 	.word	0x20003cd8
 8001e3c:	0800e3d0 	.word	0x0800e3d0
 8001e40:	0800e528 	.word	0x0800e528
 8001e44:	0800e534 	.word	0x0800e534
 8001e48:	20001b24 	.word	0x20001b24
 8001e4c:	0800e544 	.word	0x0800e544
 8001e50:	0800e554 	.word	0x0800e554
 8001e54:	20001b34 	.word	0x20001b34
 8001e58:	0800e55c 	.word	0x0800e55c
 8001e5c:	0800e56c 	.word	0x0800e56c
 8001e60:	0800e578 	.word	0x0800e578

08001e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b094      	sub	sp, #80	; 0x50
 8001e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e6a:	f107 0320 	add.w	r3, r7, #32
 8001e6e:	2230      	movs	r2, #48	; 0x30
 8001e70:	2100      	movs	r1, #0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f009 fd31 	bl	800b8da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e78:	f107 030c 	add.w	r3, r7, #12
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60bb      	str	r3, [r7, #8]
 8001e8c:	4b2c      	ldr	r3, [pc, #176]	; (8001f40 <SystemClock_Config+0xdc>)
 8001e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e90:	4a2b      	ldr	r2, [pc, #172]	; (8001f40 <SystemClock_Config+0xdc>)
 8001e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e96:	6413      	str	r3, [r2, #64]	; 0x40
 8001e98:	4b29      	ldr	r3, [pc, #164]	; (8001f40 <SystemClock_Config+0xdc>)
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <SystemClock_Config+0xe0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a25      	ldr	r2, [pc, #148]	; (8001f44 <SystemClock_Config+0xe0>)
 8001eae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb2:	6013      	str	r3, [r2, #0]
 8001eb4:	4b23      	ldr	r3, [pc, #140]	; (8001f44 <SystemClock_Config+0xe0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ec4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ece:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001ed4:	2319      	movs	r3, #25
 8001ed6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ed8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001edc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ee2:	2307      	movs	r3, #7
 8001ee4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ee6:	f107 0320 	add.w	r3, r7, #32
 8001eea:	4618      	mov	r0, r3
 8001eec:	f002 fa08 	bl	8004300 <HAL_RCC_OscConfig>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001ef6:	f000 faec 	bl	80024d2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001efa:	230f      	movs	r3, #15
 8001efc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001efe:	2302      	movs	r3, #2
 8001f00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f06:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f12:	f107 030c 	add.w	r3, r7, #12
 8001f16:	2105      	movs	r1, #5
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f002 fc61 	bl	80047e0 <HAL_RCC_ClockConfig>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f24:	f000 fad5 	bl	80024d2 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2);
 8001f28:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f2c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001f30:	2000      	movs	r0, #0
 8001f32:	f002 fd3b 	bl	80049ac <HAL_RCC_MCOConfig>
}
 8001f36:	bf00      	nop
 8001f38:	3750      	adds	r7, #80	; 0x50
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40007000 	.word	0x40007000

08001f48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f4e:	463b      	mov	r3, r7
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001f5a:	4b6e      	ldr	r3, [pc, #440]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f5c:	4a6e      	ldr	r2, [pc, #440]	; (8002118 <MX_ADC1_Init+0x1d0>)
 8001f5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f60:	4b6c      	ldr	r3, [pc, #432]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f62:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f68:	4b6a      	ldr	r3, [pc, #424]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001f6e:	4b69      	ldr	r3, [pc, #420]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f74:	4b67      	ldr	r3, [pc, #412]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f76:	2201      	movs	r2, #1
 8001f78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f7a:	4b66      	ldr	r3, [pc, #408]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f82:	4b64      	ldr	r3, [pc, #400]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f88:	4b62      	ldr	r3, [pc, #392]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f8a:	4a64      	ldr	r2, [pc, #400]	; (800211c <MX_ADC1_Init+0x1d4>)
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f8e:	4b61      	ldr	r3, [pc, #388]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 8001f94:	4b5f      	ldr	r3, [pc, #380]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fa2:	4b5c      	ldr	r3, [pc, #368]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001fa8:	485a      	ldr	r0, [pc, #360]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001faa:	f000 ff45 	bl	8002e38 <HAL_ADC_Init>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001fb4:	f000 fa8d 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fc4:	463b      	mov	r3, r7
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4852      	ldr	r0, [pc, #328]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001fca:	f001 f87f 	bl	80030cc <HAL_ADC_ConfigChannel>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001fd4:	f000 fa7d 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001fd8:	230c      	movs	r3, #12
 8001fda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fe0:	463b      	mov	r3, r7
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	484b      	ldr	r0, [pc, #300]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8001fe6:	f001 f871 	bl	80030cc <HAL_ADC_ConfigChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001ff0:	f000 fa6f 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001ff4:	230d      	movs	r3, #13
 8001ff6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ffc:	463b      	mov	r3, r7
 8001ffe:	4619      	mov	r1, r3
 8002000:	4844      	ldr	r0, [pc, #272]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8002002:	f001 f863 	bl	80030cc <HAL_ADC_ConfigChannel>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800200c:	f000 fa61 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002010:	2302      	movs	r3, #2
 8002012:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002014:	2304      	movs	r3, #4
 8002016:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002018:	463b      	mov	r3, r7
 800201a:	4619      	mov	r1, r3
 800201c:	483d      	ldr	r0, [pc, #244]	; (8002114 <MX_ADC1_Init+0x1cc>)
 800201e:	f001 f855 	bl	80030cc <HAL_ADC_ConfigChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002028:	f000 fa53 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800202c:	230a      	movs	r3, #10
 800202e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002030:	2305      	movs	r3, #5
 8002032:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002034:	463b      	mov	r3, r7
 8002036:	4619      	mov	r1, r3
 8002038:	4836      	ldr	r0, [pc, #216]	; (8002114 <MX_ADC1_Init+0x1cc>)
 800203a:	f001 f847 	bl	80030cc <HAL_ADC_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8002044:	f000 fa45 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002048:	230b      	movs	r3, #11
 800204a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800204c:	2306      	movs	r3, #6
 800204e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002050:	463b      	mov	r3, r7
 8002052:	4619      	mov	r1, r3
 8002054:	482f      	ldr	r0, [pc, #188]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8002056:	f001 f839 	bl	80030cc <HAL_ADC_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002060:	f000 fa37 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002064:	2309      	movs	r3, #9
 8002066:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002068:	2307      	movs	r3, #7
 800206a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800206c:	463b      	mov	r3, r7
 800206e:	4619      	mov	r1, r3
 8002070:	4828      	ldr	r0, [pc, #160]	; (8002114 <MX_ADC1_Init+0x1cc>)
 8002072:	f001 f82b 	bl	80030cc <HAL_ADC_ConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800207c:	f000 fa29 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002080:	2303      	movs	r3, #3
 8002082:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002084:	2308      	movs	r3, #8
 8002086:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002088:	463b      	mov	r3, r7
 800208a:	4619      	mov	r1, r3
 800208c:	4821      	ldr	r0, [pc, #132]	; (8002114 <MX_ADC1_Init+0x1cc>)
 800208e:	f001 f81d 	bl	80030cc <HAL_ADC_ConfigChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8002098:	f000 fa1b 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800209c:	2306      	movs	r3, #6
 800209e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80020a0:	2309      	movs	r3, #9
 80020a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a4:	463b      	mov	r3, r7
 80020a6:	4619      	mov	r1, r3
 80020a8:	481a      	ldr	r0, [pc, #104]	; (8002114 <MX_ADC1_Init+0x1cc>)
 80020aa:	f001 f80f 	bl	80030cc <HAL_ADC_ConfigChannel>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80020b4:	f000 fa0d 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80020b8:	2307      	movs	r3, #7
 80020ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80020bc:	230a      	movs	r3, #10
 80020be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c0:	463b      	mov	r3, r7
 80020c2:	4619      	mov	r1, r3
 80020c4:	4813      	ldr	r0, [pc, #76]	; (8002114 <MX_ADC1_Init+0x1cc>)
 80020c6:	f001 f801 	bl	80030cc <HAL_ADC_ConfigChannel>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 80020d0:	f000 f9ff 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80020d4:	230e      	movs	r3, #14
 80020d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80020d8:	230b      	movs	r3, #11
 80020da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020dc:	463b      	mov	r3, r7
 80020de:	4619      	mov	r1, r3
 80020e0:	480c      	ldr	r0, [pc, #48]	; (8002114 <MX_ADC1_Init+0x1cc>)
 80020e2:	f000 fff3 	bl	80030cc <HAL_ADC_ConfigChannel>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 80020ec:	f000 f9f1 	bl	80024d2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80020f0:	230f      	movs	r3, #15
 80020f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80020f4:	230c      	movs	r3, #12
 80020f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f8:	463b      	mov	r3, r7
 80020fa:	4619      	mov	r1, r3
 80020fc:	4805      	ldr	r0, [pc, #20]	; (8002114 <MX_ADC1_Init+0x1cc>)
 80020fe:	f000 ffe5 	bl	80030cc <HAL_ADC_ConfigChannel>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8002108:	f000 f9e3 	bl	80024d2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200017a4 	.word	0x200017a4
 8002118:	40012000 	.word	0x40012000
 800211c:	0f000001 	.word	0x0f000001

08002120 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 8002126:	4a0d      	ldr	r2, [pc, #52]	; (800215c <MX_SDIO_SD_Init+0x3c>)
 8002128:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800212a:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 800212c:	2200      	movs	r2, #0
 800212e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002130:	4b09      	ldr	r3, [pc, #36]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 8002132:	2200      	movs	r2, #0
 8002134:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002136:	4b08      	ldr	r3, [pc, #32]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 8002138:	2200      	movs	r2, #0
 800213a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 800213e:	2200      	movs	r2, #0
 8002140:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002142:	4b05      	ldr	r3, [pc, #20]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 8002144:	2200      	movs	r2, #0
 8002146:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 255;
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <MX_SDIO_SD_Init+0x38>)
 800214a:	22ff      	movs	r2, #255	; 0xff
 800214c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	20001b44 	.word	0x20001b44
 800215c:	40012c00 	.word	0x40012c00

08002160 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002164:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <MX_SPI2_Init+0x64>)
 8002166:	4a18      	ldr	r2, [pc, #96]	; (80021c8 <MX_SPI2_Init+0x68>)
 8002168:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800216a:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <MX_SPI2_Init+0x64>)
 800216c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002170:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <MX_SPI2_Init+0x64>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002178:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <MX_SPI2_Init+0x64>)
 800217a:	2200      	movs	r2, #0
 800217c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800217e:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <MX_SPI2_Init+0x64>)
 8002180:	2202      	movs	r2, #2
 8002182:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002184:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <MX_SPI2_Init+0x64>)
 8002186:	2201      	movs	r2, #1
 8002188:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <MX_SPI2_Init+0x64>)
 800218c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002190:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002192:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <MX_SPI2_Init+0x64>)
 8002194:	2228      	movs	r2, #40	; 0x28
 8002196:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <MX_SPI2_Init+0x64>)
 800219a:	2200      	movs	r2, #0
 800219c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <MX_SPI2_Init+0x64>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a4:	4b07      	ldr	r3, [pc, #28]	; (80021c4 <MX_SPI2_Init+0x64>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <MX_SPI2_Init+0x64>)
 80021ac:	220a      	movs	r2, #10
 80021ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021b0:	4804      	ldr	r0, [pc, #16]	; (80021c4 <MX_SPI2_Init+0x64>)
 80021b2:	f004 f813 	bl	80061dc <HAL_SPI_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80021bc:	f000 f989 	bl	80024d2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021c0:	bf00      	nop
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200006c0 	.word	0x200006c0
 80021c8:	40003800 	.word	0x40003800

080021cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08c      	sub	sp, #48	; 0x30
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	2224      	movs	r2, #36	; 0x24
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f009 fb7d 	bl	800b8da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021e8:	4b20      	ldr	r3, [pc, #128]	; (800226c <MX_TIM2_Init+0xa0>)
 80021ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021f0:	4b1e      	ldr	r3, [pc, #120]	; (800226c <MX_TIM2_Init+0xa0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <MX_TIM2_Init+0xa0>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80021fc:	4b1b      	ldr	r3, [pc, #108]	; (800226c <MX_TIM2_Init+0xa0>)
 80021fe:	2200      	movs	r2, #0
 8002200:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002202:	4b1a      	ldr	r3, [pc, #104]	; (800226c <MX_TIM2_Init+0xa0>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002208:	4b18      	ldr	r3, [pc, #96]	; (800226c <MX_TIM2_Init+0xa0>)
 800220a:	2200      	movs	r2, #0
 800220c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800220e:	2301      	movs	r3, #1
 8002210:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002216:	2301      	movs	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002226:	2301      	movs	r3, #1
 8002228:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800222a:	2300      	movs	r3, #0
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4619      	mov	r1, r3
 8002238:	480c      	ldr	r0, [pc, #48]	; (800226c <MX_TIM2_Init+0xa0>)
 800223a:	f004 fd72 	bl	8006d22 <HAL_TIM_Encoder_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8002244:	f000 f945 	bl	80024d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	4619      	mov	r1, r3
 8002254:	4805      	ldr	r0, [pc, #20]	; (800226c <MX_TIM2_Init+0xa0>)
 8002256:	f005 f823 	bl	80072a0 <HAL_TIMEx_MasterConfigSynchronization>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002260:	f000 f937 	bl	80024d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002264:	bf00      	nop
 8002266:	3730      	adds	r7, #48	; 0x30
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20002c00 	.word	0x20002c00

08002270 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002276:	463b      	mov	r3, r7
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800227e:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <MX_TIM6_Init+0x64>)
 8002280:	4a15      	ldr	r2, [pc, #84]	; (80022d8 <MX_TIM6_Init+0x68>)
 8002282:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000;
 8002284:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <MX_TIM6_Init+0x64>)
 8002286:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800228a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <MX_TIM6_Init+0x64>)
 800228e:	2200      	movs	r2, #0
 8002290:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 8002292:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <MX_TIM6_Init+0x64>)
 8002294:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002298:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <MX_TIM6_Init+0x64>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022a0:	480c      	ldr	r0, [pc, #48]	; (80022d4 <MX_TIM6_Init+0x64>)
 80022a2:	f004 fcef 	bl	8006c84 <HAL_TIM_Base_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80022ac:	f000 f911 	bl	80024d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022b0:	2320      	movs	r3, #32
 80022b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022b8:	463b      	mov	r3, r7
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	; (80022d4 <MX_TIM6_Init+0x64>)
 80022be:	f004 ffef 	bl	80072a0 <HAL_TIMEx_MasterConfigSynchronization>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80022c8:	f000 f903 	bl	80024d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20001ae4 	.word	0x20001ae4
 80022d8:	40001000 	.word	0x40001000

080022dc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	607b      	str	r3, [r7, #4]
 80022e6:	4b14      	ldr	r3, [pc, #80]	; (8002338 <MX_DMA_Init+0x5c>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a13      	ldr	r2, [pc, #76]	; (8002338 <MX_DMA_Init+0x5c>)
 80022ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b11      	ldr	r3, [pc, #68]	; (8002338 <MX_DMA_Init+0x5c>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fa:	607b      	str	r3, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80022fe:	2200      	movs	r2, #0
 8002300:	2100      	movs	r1, #0
 8002302:	2038      	movs	r0, #56	; 0x38
 8002304:	f001 fa5d 	bl	80037c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002308:	2038      	movs	r0, #56	; 0x38
 800230a:	f001 fa76 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	203b      	movs	r0, #59	; 0x3b
 8002314:	f001 fa55 	bl	80037c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002318:	203b      	movs	r0, #59	; 0x3b
 800231a:	f001 fa6e 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800231e:	2200      	movs	r2, #0
 8002320:	2100      	movs	r1, #0
 8002322:	2045      	movs	r0, #69	; 0x45
 8002324:	f001 fa4d 	bl	80037c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002328:	2045      	movs	r0, #69	; 0x45
 800232a:	f001 fa66 	bl	80037fa <HAL_NVIC_EnableIRQ>

}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800

0800233c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	; 0x28
 8002340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	4b46      	ldr	r3, [pc, #280]	; (8002470 <MX_GPIO_Init+0x134>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a45      	ldr	r2, [pc, #276]	; (8002470 <MX_GPIO_Init+0x134>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b43      	ldr	r3, [pc, #268]	; (8002470 <MX_GPIO_Init+0x134>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <MX_GPIO_Init+0x134>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a3e      	ldr	r2, [pc, #248]	; (8002470 <MX_GPIO_Init+0x134>)
 8002378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b3c      	ldr	r3, [pc, #240]	; (8002470 <MX_GPIO_Init+0x134>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	4b38      	ldr	r3, [pc, #224]	; (8002470 <MX_GPIO_Init+0x134>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a37      	ldr	r2, [pc, #220]	; (8002470 <MX_GPIO_Init+0x134>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b35      	ldr	r3, [pc, #212]	; (8002470 <MX_GPIO_Init+0x134>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	607b      	str	r3, [r7, #4]
 80023aa:	4b31      	ldr	r3, [pc, #196]	; (8002470 <MX_GPIO_Init+0x134>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a30      	ldr	r2, [pc, #192]	; (8002470 <MX_GPIO_Init+0x134>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b2e      	ldr	r3, [pc, #184]	; (8002470 <MX_GPIO_Init+0x134>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	603b      	str	r3, [r7, #0]
 80023c6:	4b2a      	ldr	r3, [pc, #168]	; (8002470 <MX_GPIO_Init+0x134>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a29      	ldr	r2, [pc, #164]	; (8002470 <MX_GPIO_Init+0x134>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b27      	ldr	r3, [pc, #156]	; (8002470 <MX_GPIO_Init+0x134>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	2110      	movs	r1, #16
 80023e2:	4824      	ldr	r0, [pc, #144]	; (8002474 <MX_GPIO_Init+0x138>)
 80023e4:	f001 ff72 	bl	80042cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin, GPIO_PIN_RESET);
 80023e8:	2200      	movs	r2, #0
 80023ea:	f241 4104 	movw	r1, #5124	; 0x1404
 80023ee:	4822      	ldr	r0, [pc, #136]	; (8002478 <MX_GPIO_Init+0x13c>)
 80023f0:	f001 ff6c 	bl	80042cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Accel_CS_Pin */
  GPIO_InitStruct.Pin = Accel_CS_Pin;
 80023f4:	2310      	movs	r3, #16
 80023f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Accel_CS_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	481a      	ldr	r0, [pc, #104]	; (8002474 <MX_GPIO_Init+0x138>)
 800240c:	f001 fdac 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : Gyro_CS_Pin Magnet_CS_Pin SPI_CS_FOC_Pin */
  GPIO_InitStruct.Pin = Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin;
 8002410:	f241 4304 	movw	r3, #5124	; 0x1404
 8002414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002416:	2301      	movs	r3, #1
 8002418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4619      	mov	r1, r3
 8002428:	4813      	ldr	r0, [pc, #76]	; (8002478 <MX_GPIO_Init+0x13c>)
 800242a:	f001 fd9d 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Det_Pin */
  GPIO_InitStruct.Pin = SD_Det_Pin;
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002432:	2300      	movs	r3, #0
 8002434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Det_GPIO_Port, &GPIO_InitStruct);
 800243a:	f107 0314 	add.w	r3, r7, #20
 800243e:	4619      	mov	r1, r3
 8002440:	480e      	ldr	r0, [pc, #56]	; (800247c <MX_GPIO_Init+0x140>)
 8002442:	f001 fd91 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002446:	f44f 7380 	mov.w	r3, #256	; 0x100
 800244a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002454:	2300      	movs	r3, #0
 8002456:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002458:	2300      	movs	r3, #0
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	4619      	mov	r1, r3
 8002462:	4804      	ldr	r0, [pc, #16]	; (8002474 <MX_GPIO_Init+0x138>)
 8002464:	f001 fd80 	bl	8003f68 <HAL_GPIO_Init>

}
 8002468:	bf00      	nop
 800246a:	3728      	adds	r7, #40	; 0x28
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40023800 	.word	0x40023800
 8002474:	40020000 	.word	0x40020000
 8002478:	40020400 	.word	0x40020400
 800247c:	40020800 	.word	0x40020800

08002480 <__io_putchar>:

/* USER CODE BEGIN 4 */


int __io_putchar(int ch){
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff f8e6 	bl	800165c <ITM_SendChar>
	return ch;
 8002490:	687b      	ldr	r3, [r7, #4]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <_write>:

int _write(int file, char *ptr, int len){
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx = 0; DataIdx < len; DataIdx++){
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	e009      	b.n	80024c0 <_write+0x26>
		__io_putchar(*ptr++);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	1c5a      	adds	r2, r3, #1
 80024b0:	60ba      	str	r2, [r7, #8]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ffe3 	bl	8002480 <__io_putchar>
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	3301      	adds	r3, #1
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	dbf1      	blt.n	80024ac <_write+0x12>
	}
	return len;
 80024c8:	687b      	ldr	r3, [r7, #4]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024d6:	bf00      	nop
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <update_file>:
	return fresult;
}

/*********************UPDATING an existing file ***************************/
FRESULT update_file(char *filename, char *data, char *timestamp, char *msec_stamp, FIL *fil, UINT *bw)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]
	FRESULT fresult;

	strcat(data,timestamp);
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	68b8      	ldr	r0, [r7, #8]
 80024f2:	f009 fef3 	bl	800c2dc <strcat>
	strcat(data,msec_stamp);
 80024f6:	6839      	ldr	r1, [r7, #0]
 80024f8:	68b8      	ldr	r0, [r7, #8]
 80024fa:	f009 feef 	bl	800c2dc <strcat>
	strcat(data,"\n");
 80024fe:	68b8      	ldr	r0, [r7, #8]
 8002500:	f7fd fe66 	bl	80001d0 <strlen>
 8002504:	4603      	mov	r3, r0
 8002506:	461a      	mov	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4413      	add	r3, r2
 800250c:	4916      	ldr	r1, [pc, #88]	; (8002568 <update_file+0x88>)
 800250e:	461a      	mov	r2, r3
 8002510:	460b      	mov	r3, r1
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	8013      	strh	r3, [r2, #0]

	//printf("lib\n");
	/* Open the file with write access */
	fresult = f_open(fil, filename, FA_OPEN_APPEND | FA_WRITE);// FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 8002516:	2232      	movs	r2, #50	; 0x32
 8002518:	68f9      	ldr	r1, [r7, #12]
 800251a:	6a38      	ldr	r0, [r7, #32]
 800251c:	f008 f9e6 	bl	800a8ec <f_open>
 8002520:	4603      	mov	r3, r0
 8002522:	75fb      	strb	r3, [r7, #23]
	if (fresult!=FR_OK){
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <update_file+0x50>
		printf("update_file - f_open fodeu\n " );
 800252a:	4810      	ldr	r0, [pc, #64]	; (800256c <update_file+0x8c>)
 800252c:	f009 fe3a 	bl	800c1a4 <iprintf>

	/* Move to offset to the end of the file */
	//fresult = f_lseek(fil, fil->fptr);

	/* write the string to the file */
	fresult = f_printf(fil, data); //pode precisar de um "\n"
 8002530:	68b9      	ldr	r1, [r7, #8]
 8002532:	6a38      	ldr	r0, [r7, #32]
 8002534:	f008 fe5a 	bl	800b1ec <f_printf>
 8002538:	4603      	mov	r3, r0
 800253a:	75fb      	strb	r3, [r7, #23]
	if (fresult!=FR_OK){
 800253c:	7dfb      	ldrb	r3, [r7, #23]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <update_file+0x68>
			printf("update_file - f_printf fodeu\n " );
 8002542:	480b      	ldr	r0, [pc, #44]	; (8002570 <update_file+0x90>)
 8002544:	f009 fe2e 	bl	800c1a4 <iprintf>
		}
	fresult = f_close (fil);
 8002548:	6a38      	ldr	r0, [r7, #32]
 800254a:	f008 fdad 	bl	800b0a8 <f_close>
 800254e:	4603      	mov	r3, r0
 8002550:	75fb      	strb	r3, [r7, #23]
	if(fresult != FR_OK){
 8002552:	7dfb      	ldrb	r3, [r7, #23]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <update_file+0x7e>
		printf("update_file - f_close fodeu\n " );
 8002558:	4806      	ldr	r0, [pc, #24]	; (8002574 <update_file+0x94>)
 800255a:	f009 fe23 	bl	800c1a4 <iprintf>
	}
	return fresult;
 800255e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	0800e5a4 	.word	0x0800e5a4
 800256c:	0800e5a8 	.word	0x0800e5a8
 8002570:	0800e5c8 	.word	0x0800e5c8
 8002574:	0800e5e8 	.word	0x0800e5e8

08002578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
 8002582:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <HAL_MspInit+0x4c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	4a0f      	ldr	r2, [pc, #60]	; (80025c4 <HAL_MspInit+0x4c>)
 8002588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800258c:	6453      	str	r3, [r2, #68]	; 0x44
 800258e:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <HAL_MspInit+0x4c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <HAL_MspInit+0x4c>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	4a08      	ldr	r2, [pc, #32]	; (80025c4 <HAL_MspInit+0x4c>)
 80025a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a8:	6413      	str	r3, [r2, #64]	; 0x40
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_MspInit+0x4c>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800

080025c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08c      	sub	sp, #48	; 0x30
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 031c 	add.w	r3, r7, #28
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a49      	ldr	r2, [pc, #292]	; (800270c <HAL_ADC_MspInit+0x144>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	f040 808c 	bne.w	8002704 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025ec:	2300      	movs	r3, #0
 80025ee:	61bb      	str	r3, [r7, #24]
 80025f0:	4b47      	ldr	r3, [pc, #284]	; (8002710 <HAL_ADC_MspInit+0x148>)
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	4a46      	ldr	r2, [pc, #280]	; (8002710 <HAL_ADC_MspInit+0x148>)
 80025f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fa:	6453      	str	r3, [r2, #68]	; 0x44
 80025fc:	4b44      	ldr	r3, [pc, #272]	; (8002710 <HAL_ADC_MspInit+0x148>)
 80025fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002604:	61bb      	str	r3, [r7, #24]
 8002606:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	4b40      	ldr	r3, [pc, #256]	; (8002710 <HAL_ADC_MspInit+0x148>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	4a3f      	ldr	r2, [pc, #252]	; (8002710 <HAL_ADC_MspInit+0x148>)
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	6313      	str	r3, [r2, #48]	; 0x30
 8002618:	4b3d      	ldr	r3, [pc, #244]	; (8002710 <HAL_ADC_MspInit+0x148>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	4b39      	ldr	r3, [pc, #228]	; (8002710 <HAL_ADC_MspInit+0x148>)
 800262a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262c:	4a38      	ldr	r2, [pc, #224]	; (8002710 <HAL_ADC_MspInit+0x148>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6313      	str	r3, [r2, #48]	; 0x30
 8002634:	4b36      	ldr	r3, [pc, #216]	; (8002710 <HAL_ADC_MspInit+0x148>)
 8002636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	4b32      	ldr	r3, [pc, #200]	; (8002710 <HAL_ADC_MspInit+0x148>)
 8002646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002648:	4a31      	ldr	r2, [pc, #196]	; (8002710 <HAL_ADC_MspInit+0x148>)
 800264a:	f043 0302 	orr.w	r3, r3, #2
 800264e:	6313      	str	r3, [r2, #48]	; 0x30
 8002650:	4b2f      	ldr	r3, [pc, #188]	; (8002710 <HAL_ADC_MspInit+0x148>)
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = curr_u_Pin|curr_v_Pin|brk_pedal_Pin|acc_pedal_Pin 
 800265c:	233f      	movs	r3, #63	; 0x3f
 800265e:	61fb      	str	r3, [r7, #28]
                          |motor_voltage_v_Pin|motor_voltage_w_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002660:	2303      	movs	r3, #3
 8002662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002668:	f107 031c 	add.w	r3, r7, #28
 800266c:	4619      	mov	r1, r3
 800266e:	4829      	ldr	r0, [pc, #164]	; (8002714 <HAL_ADC_MspInit+0x14c>)
 8002670:	f001 fc7a 	bl	8003f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = curr_w_Pin|DC_Bus_Voltage_Pin|DC_Current_Pin|motor_voltage_u_Pin;
 8002674:	23cc      	movs	r3, #204	; 0xcc
 8002676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002678:	2303      	movs	r3, #3
 800267a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4619      	mov	r1, r3
 8002686:	4824      	ldr	r0, [pc, #144]	; (8002718 <HAL_ADC_MspInit+0x150>)
 8002688:	f001 fc6e 	bl	8003f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800268c:	2303      	movs	r3, #3
 800268e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002690:	2303      	movs	r3, #3
 8002692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002698:	f107 031c 	add.w	r3, r7, #28
 800269c:	4619      	mov	r1, r3
 800269e:	481f      	ldr	r0, [pc, #124]	; (800271c <HAL_ADC_MspInit+0x154>)
 80026a0:	f001 fc62 	bl	8003f68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80026a4:	4b1e      	ldr	r3, [pc, #120]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026a6:	4a1f      	ldr	r2, [pc, #124]	; (8002724 <HAL_ADC_MspInit+0x15c>)
 80026a8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80026aa:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026c4:	4b16      	ldr	r3, [pc, #88]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80026dc:	4b10      	ldr	r3, [pc, #64]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026de:	2200      	movs	r2, #0
 80026e0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026e2:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80026e8:	480d      	ldr	r0, [pc, #52]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026ea:	f001 f8a1 	bl	8003830 <HAL_DMA_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80026f4:	f7ff feed 	bl	80024d2 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a09      	ldr	r2, [pc, #36]	; (8002720 <HAL_ADC_MspInit+0x158>)
 80026fc:	639a      	str	r2, [r3, #56]	; 0x38
 80026fe:	4a08      	ldr	r2, [pc, #32]	; (8002720 <HAL_ADC_MspInit+0x158>)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002704:	bf00      	nop
 8002706:	3730      	adds	r7, #48	; 0x30
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40012000 	.word	0x40012000
 8002710:	40023800 	.word	0x40023800
 8002714:	40020800 	.word	0x40020800
 8002718:	40020000 	.word	0x40020000
 800271c:	40020400 	.word	0x40020400
 8002720:	200019f4 	.word	0x200019f4
 8002724:	40026410 	.word	0x40026410

08002728 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b08a      	sub	sp, #40	; 0x28
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	f107 0314 	add.w	r3, r7, #20
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a70      	ldr	r2, [pc, #448]	; (8002908 <HAL_SD_MspInit+0x1e0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	f040 80da 	bne.w	8002900 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	4b6e      	ldr	r3, [pc, #440]	; (800290c <HAL_SD_MspInit+0x1e4>)
 8002752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002754:	4a6d      	ldr	r2, [pc, #436]	; (800290c <HAL_SD_MspInit+0x1e4>)
 8002756:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800275a:	6453      	str	r3, [r2, #68]	; 0x44
 800275c:	4b6b      	ldr	r3, [pc, #428]	; (800290c <HAL_SD_MspInit+0x1e4>)
 800275e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002760:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002768:	2300      	movs	r3, #0
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	4b67      	ldr	r3, [pc, #412]	; (800290c <HAL_SD_MspInit+0x1e4>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	4a66      	ldr	r2, [pc, #408]	; (800290c <HAL_SD_MspInit+0x1e4>)
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	6313      	str	r3, [r2, #48]	; 0x30
 8002778:	4b64      	ldr	r3, [pc, #400]	; (800290c <HAL_SD_MspInit+0x1e4>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002784:	2300      	movs	r3, #0
 8002786:	60bb      	str	r3, [r7, #8]
 8002788:	4b60      	ldr	r3, [pc, #384]	; (800290c <HAL_SD_MspInit+0x1e4>)
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	4a5f      	ldr	r2, [pc, #380]	; (800290c <HAL_SD_MspInit+0x1e4>)
 800278e:	f043 0308 	orr.w	r3, r3, #8
 8002792:	6313      	str	r3, [r2, #48]	; 0x30
 8002794:	4b5d      	ldr	r3, [pc, #372]	; (800290c <HAL_SD_MspInit+0x1e4>)
 8002796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80027a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a6:	2302      	movs	r3, #2
 80027a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027aa:	2301      	movs	r3, #1
 80027ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ae:	2303      	movs	r3, #3
 80027b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80027b2:	230c      	movs	r3, #12
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b6:	f107 0314 	add.w	r3, r7, #20
 80027ba:	4619      	mov	r1, r3
 80027bc:	4854      	ldr	r0, [pc, #336]	; (8002910 <HAL_SD_MspInit+0x1e8>)
 80027be:	f001 fbd3 	bl	8003f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80027c2:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80027c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d0:	2303      	movs	r3, #3
 80027d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80027d4:	230c      	movs	r3, #12
 80027d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d8:	f107 0314 	add.w	r3, r7, #20
 80027dc:	4619      	mov	r1, r3
 80027de:	484c      	ldr	r0, [pc, #304]	; (8002910 <HAL_SD_MspInit+0x1e8>)
 80027e0:	f001 fbc2 	bl	8003f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027e4:	2304      	movs	r3, #4
 80027e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027ec:	2301      	movs	r3, #1
 80027ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f0:	2303      	movs	r3, #3
 80027f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80027f4:	230c      	movs	r3, #12
 80027f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	4619      	mov	r1, r3
 80027fe:	4845      	ldr	r0, [pc, #276]	; (8002914 <HAL_SD_MspInit+0x1ec>)
 8002800:	f001 fbb2 	bl	8003f68 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002804:	4b44      	ldr	r3, [pc, #272]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002806:	4a45      	ldr	r2, [pc, #276]	; (800291c <HAL_SD_MspInit+0x1f4>)
 8002808:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800280a:	4b43      	ldr	r3, [pc, #268]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 800280c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002810:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002812:	4b41      	ldr	r3, [pc, #260]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002818:	4b3f      	ldr	r3, [pc, #252]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800281e:	4b3e      	ldr	r3, [pc, #248]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002820:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002824:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002826:	4b3c      	ldr	r3, [pc, #240]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002828:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800282c:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800282e:	4b3a      	ldr	r3, [pc, #232]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002830:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002834:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002836:	4b38      	ldr	r3, [pc, #224]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002838:	2220      	movs	r2, #32
 800283a:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800283c:	4b36      	ldr	r3, [pc, #216]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 800283e:	2200      	movs	r2, #0
 8002840:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002842:	4b35      	ldr	r3, [pc, #212]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002844:	2204      	movs	r2, #4
 8002846:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002848:	4b33      	ldr	r3, [pc, #204]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 800284a:	2203      	movs	r2, #3
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800284e:	4b32      	ldr	r3, [pc, #200]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002850:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002854:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002856:	4b30      	ldr	r3, [pc, #192]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002858:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800285c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800285e:	482e      	ldr	r0, [pc, #184]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002860:	f000 ffe6 	bl	8003830 <HAL_DMA_Init>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 800286a:	f7ff fe32 	bl	80024d2 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a29      	ldr	r2, [pc, #164]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002872:	641a      	str	r2, [r3, #64]	; 0x40
 8002874:	4a28      	ldr	r2, [pc, #160]	; (8002918 <HAL_SD_MspInit+0x1f0>)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800287a:	4b29      	ldr	r3, [pc, #164]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 800287c:	4a29      	ldr	r2, [pc, #164]	; (8002924 <HAL_SD_MspInit+0x1fc>)
 800287e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002880:	4b27      	ldr	r3, [pc, #156]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 8002882:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002886:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002888:	4b25      	ldr	r3, [pc, #148]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 800288a:	2240      	movs	r2, #64	; 0x40
 800288c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800288e:	4b24      	ldr	r3, [pc, #144]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 8002890:	2200      	movs	r2, #0
 8002892:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002894:	4b22      	ldr	r3, [pc, #136]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 8002896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800289a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800289c:	4b20      	ldr	r3, [pc, #128]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 800289e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028a2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80028a4:	4b1e      	ldr	r3, [pc, #120]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028aa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80028ac:	4b1c      	ldr	r3, [pc, #112]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028ae:	2220      	movs	r2, #32
 80028b0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028b2:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80028b8:	4b19      	ldr	r3, [pc, #100]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028ba:	2204      	movs	r2, #4
 80028bc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80028be:	4b18      	ldr	r3, [pc, #96]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028c0:	2203      	movs	r2, #3
 80028c2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80028c4:	4b16      	ldr	r3, [pc, #88]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028c6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80028ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80028cc:	4b14      	ldr	r3, [pc, #80]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80028d2:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80028d4:	4812      	ldr	r0, [pc, #72]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028d6:	f000 ffab 	bl	8003830 <HAL_DMA_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80028e0:	f7ff fdf7 	bl	80024d2 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a0e      	ldr	r2, [pc, #56]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028e8:	63da      	str	r2, [r3, #60]	; 0x3c
 80028ea:	4a0d      	ldr	r2, [pc, #52]	; (8002920 <HAL_SD_MspInit+0x1f8>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80028f0:	2200      	movs	r2, #0
 80028f2:	2100      	movs	r1, #0
 80028f4:	2031      	movs	r0, #49	; 0x31
 80028f6:	f000 ff64 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80028fa:	2031      	movs	r0, #49	; 0x31
 80028fc:	f000 ff7d 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002900:	bf00      	nop
 8002902:	3728      	adds	r7, #40	; 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40012c00 	.word	0x40012c00
 800290c:	40023800 	.word	0x40023800
 8002910:	40020800 	.word	0x40020800
 8002914:	40020c00 	.word	0x40020c00
 8002918:	2000065c 	.word	0x2000065c
 800291c:	40026458 	.word	0x40026458
 8002920:	20001a84 	.word	0x20001a84
 8002924:	400264a0 	.word	0x400264a0

08002928 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	; 0x28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	60da      	str	r2, [r3, #12]
 800293e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a19      	ldr	r2, [pc, #100]	; (80029ac <HAL_SPI_MspInit+0x84>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d12c      	bne.n	80029a4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	4b18      	ldr	r3, [pc, #96]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	4a17      	ldr	r2, [pc, #92]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 8002954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002958:	6413      	str	r3, [r2, #64]	; 0x40
 800295a:	4b15      	ldr	r3, [pc, #84]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	4a10      	ldr	r2, [pc, #64]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 8002970:	f043 0302 	orr.w	r3, r3, #2
 8002974:	6313      	str	r3, [r2, #48]	; 0x30
 8002976:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <HAL_SPI_MspInit+0x88>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002982:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002988:	2302      	movs	r3, #2
 800298a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002990:	2303      	movs	r3, #3
 8002992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002994:	2305      	movs	r3, #5
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4805      	ldr	r0, [pc, #20]	; (80029b4 <HAL_SPI_MspInit+0x8c>)
 80029a0:	f001 fae2 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80029a4:	bf00      	nop
 80029a6:	3728      	adds	r7, #40	; 0x28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40003800 	.word	0x40003800
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020400 	.word	0x40020400

080029b8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08a      	sub	sp, #40	; 0x28
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c0:	f107 0314 	add.w	r3, r7, #20
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d8:	d12b      	bne.n	8002a32 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	4b17      	ldr	r3, [pc, #92]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	4a16      	ldr	r2, [pc, #88]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ea:	4b14      	ldr	r3, [pc, #80]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	60fb      	str	r3, [r7, #12]
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	4a0f      	ldr	r2, [pc, #60]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	4b0d      	ldr	r3, [pc, #52]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x84>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 8002a12:	2303      	movs	r3, #3
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a16:	2302      	movs	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a22:	2301      	movs	r3, #1
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4804      	ldr	r0, [pc, #16]	; (8002a40 <HAL_TIM_Encoder_MspInit+0x88>)
 8002a2e:	f001 fa9b 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	; 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000

08002a44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a0e      	ldr	r2, [pc, #56]	; (8002a8c <HAL_TIM_Base_MspInit+0x48>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d115      	bne.n	8002a82 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_TIM_Base_MspInit+0x4c>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a0c      	ldr	r2, [pc, #48]	; (8002a90 <HAL_TIM_Base_MspInit+0x4c>)
 8002a60:	f043 0310 	orr.w	r3, r3, #16
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <HAL_TIM_Base_MspInit+0x4c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2100      	movs	r1, #0
 8002a76:	2036      	movs	r0, #54	; 0x36
 8002a78:	f000 fea3 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002a7c:	2036      	movs	r0, #54	; 0x36
 8002a7e:	f000 febc 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40001000 	.word	0x40001000
 8002a90:	40023800 	.word	0x40023800

08002a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aa6:	e7fe      	b.n	8002aa6 <HardFault_Handler+0x4>

08002aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aac:	e7fe      	b.n	8002aac <MemManage_Handler+0x4>

08002aae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ab2:	e7fe      	b.n	8002ab2 <BusFault_Handler+0x4>

08002ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ab8:	e7fe      	b.n	8002ab8 <UsageFault_Handler+0x4>

08002aba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aba:	b480      	push	{r7}
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


	SystemTick += TICK_RATE; // 1 ms tick count
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <SysTick_Handler+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	3301      	adds	r3, #1
 8002aee:	4a0d      	ldr	r2, [pc, #52]	; (8002b24 <SysTick_Handler+0x40>)
 8002af0:	6013      	str	r3, [r2, #0]

			  __unix_ms += TICK_RATE;
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <SysTick_Handler+0x44>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3301      	adds	r3, #1
 8002af8:	4a0b      	ldr	r2, [pc, #44]	; (8002b28 <SysTick_Handler+0x44>)
 8002afa:	6013      	str	r3, [r2, #0]

			  if (__unix_ms >= 1000)
 8002afc:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <SysTick_Handler+0x44>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b04:	d30a      	bcc.n	8002b1c <SysTick_Handler+0x38>
			  {
			    __unix_ms -= 1000;
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <SysTick_Handler+0x44>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002b0e:	4a06      	ldr	r2, [pc, #24]	; (8002b28 <SysTick_Handler+0x44>)
 8002b10:	6013      	str	r3, [r2, #0]
			    __unix_sec++;
 8002b12:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <SysTick_Handler+0x48>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	3301      	adds	r3, #1
 8002b18:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <SysTick_Handler+0x48>)
 8002b1a:	6013      	str	r3, [r2, #0]
					else minute++;
				}
				else second++;
		}*/
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b1c:	f000 f94a 	bl	8002db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	200001f8 	.word	0x200001f8
 8002b28:	200001fc 	.word	0x200001fc
 8002b2c:	20000200 	.word	0x20000200

08002b30 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <SDIO_IRQHandler+0x10>)
 8002b36:	f002 fabd 	bl	80050b4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	20001b44 	.word	0x20001b44

08002b44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <TIM6_DAC_IRQHandler+0x10>)
 8002b4a:	f004 f9b3 	bl	8006eb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20001ae4 	.word	0x20001ae4

08002b58 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <DMA2_Stream0_IRQHandler+0x10>)
 8002b5e:	f000 ff8f 	bl	8003a80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200019f4 	.word	0x200019f4

08002b6c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <DMA2_Stream3_IRQHandler+0x10>)
 8002b72:	f000 ff85 	bl	8003a80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	2000065c 	.word	0x2000065c

08002b80 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <DMA2_Stream6_IRQHandler+0x10>)
 8002b86:	f000 ff7b 	bl	8003a80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20001a84 	.word	0x20001a84

08002b94 <_read>:
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e00a      	b.n	8002bbc <_read+0x28>
 8002ba6:	f3af 8000 	nop.w
 8002baa:	4601      	mov	r1, r0
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	1c5a      	adds	r2, r3, #1
 8002bb0:	60ba      	str	r2, [r7, #8]
 8002bb2:	b2ca      	uxtb	r2, r1
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	dbf0      	blt.n	8002ba6 <_read+0x12>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <_close>:
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
 8002bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bda:	4618      	mov	r0, r3
 8002bdc:	370c      	adds	r7, #12
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <_fstat>:
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	6039      	str	r1, [r7, #0]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bf6:	605a      	str	r2, [r3, #4]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <_isatty>:
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
 8002c0e:	2301      	movs	r3, #1
 8002c10:	4618      	mov	r0, r3
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <_lseek>:
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <_sbrk>:
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	4b11      	ldr	r3, [pc, #68]	; (8002c88 <_sbrk+0x50>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x16>
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <_sbrk+0x50>)
 8002c4a:	4a10      	ldr	r2, [pc, #64]	; (8002c8c <_sbrk+0x54>)
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <_sbrk+0x50>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <_sbrk+0x50>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	466a      	mov	r2, sp
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d907      	bls.n	8002c72 <_sbrk+0x3a>
 8002c62:	f008 fe05 	bl	800b870 <__errno>
 8002c66:	4602      	mov	r2, r0
 8002c68:	230c      	movs	r3, #12
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c70:	e006      	b.n	8002c80 <_sbrk+0x48>
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <_sbrk+0x50>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a03      	ldr	r2, [pc, #12]	; (8002c88 <_sbrk+0x50>)
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000210 	.word	0x20000210
 8002c8c:	20006d80 	.word	0x20006d80

08002c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <SystemInit+0x28>)
 8002c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9a:	4a07      	ldr	r2, [pc, #28]	; (8002cb8 <SystemInit+0x28>)
 8002c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ca4:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <SystemInit+0x28>)
 8002ca6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002caa:	609a      	str	r2, [r3, #8]
#endif
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <Reset_Handler>:
 8002cbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cf4 <LoopFillZerobss+0x14>
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	e003      	b.n	8002ccc <LoopCopyDataInit>

08002cc4 <CopyDataInit>:
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <LoopFillZerobss+0x18>)
 8002cc6:	585b      	ldr	r3, [r3, r1]
 8002cc8:	5043      	str	r3, [r0, r1]
 8002cca:	3104      	adds	r1, #4

08002ccc <LoopCopyDataInit>:
 8002ccc:	480b      	ldr	r0, [pc, #44]	; (8002cfc <LoopFillZerobss+0x1c>)
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <LoopFillZerobss+0x20>)
 8002cd0:	1842      	adds	r2, r0, r1
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d3f6      	bcc.n	8002cc4 <CopyDataInit>
 8002cd6:	4a0b      	ldr	r2, [pc, #44]	; (8002d04 <LoopFillZerobss+0x24>)
 8002cd8:	e002      	b.n	8002ce0 <LoopFillZerobss>

08002cda <FillZerobss>:
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f842 3b04 	str.w	r3, [r2], #4

08002ce0 <LoopFillZerobss>:
 8002ce0:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <LoopFillZerobss+0x28>)
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d3f9      	bcc.n	8002cda <FillZerobss>
 8002ce6:	f7ff ffd3 	bl	8002c90 <SystemInit>
 8002cea:	f008 fdc7 	bl	800b87c <__libc_init_array>
 8002cee:	f7fe fd2f 	bl	8001750 <main>
 8002cf2:	4770      	bx	lr
 8002cf4:	20020000 	.word	0x20020000
 8002cf8:	0800ed98 	.word	0x0800ed98
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	200001dc 	.word	0x200001dc
 8002d04:	200001dc 	.word	0x200001dc
 8002d08:	20006d80 	.word	0x20006d80

08002d0c <ADC_IRQHandler>:
 8002d0c:	e7fe      	b.n	8002d0c <ADC_IRQHandler>
	...

08002d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d14:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0d      	ldr	r2, [pc, #52]	; (8002d50 <HAL_Init+0x40>)
 8002d1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d20:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <HAL_Init+0x40>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0a      	ldr	r2, [pc, #40]	; (8002d50 <HAL_Init+0x40>)
 8002d26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d2c:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <HAL_Init+0x40>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a07      	ldr	r2, [pc, #28]	; (8002d50 <HAL_Init+0x40>)
 8002d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d38:	2003      	movs	r0, #3
 8002d3a:	f000 fd37 	bl	80037ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f000 f808 	bl	8002d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d44:	f7ff fc18 	bl	8002578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023c00 	.word	0x40023c00

08002d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <HAL_InitTick+0x54>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b12      	ldr	r3, [pc, #72]	; (8002dac <HAL_InitTick+0x58>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fd4f 	bl	8003816 <HAL_SYSTICK_Config>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e00e      	b.n	8002da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b0f      	cmp	r3, #15
 8002d86:	d80a      	bhi.n	8002d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d88:	2200      	movs	r2, #0
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d90:	f000 fd17 	bl	80037c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d94:	4a06      	ldr	r2, [pc, #24]	; (8002db0 <HAL_InitTick+0x5c>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e000      	b.n	8002da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20000000 	.word	0x20000000
 8002dac:	20000008 	.word	0x20000008
 8002db0:	20000004 	.word	0x20000004

08002db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_IncTick+0x20>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <HAL_IncTick+0x24>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <HAL_IncTick+0x24>)
 8002dc6:	6013      	str	r3, [r2, #0]
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000008 	.word	0x20000008
 8002dd8:	20004d08 	.word	0x20004d08

08002ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return uwTick;
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <HAL_GetTick+0x14>)
 8002de2:	681b      	ldr	r3, [r3, #0]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	20004d08 	.word	0x20004d08

08002df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dfc:	f7ff ffee 	bl	8002ddc <HAL_GetTick>
 8002e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0c:	d005      	beq.n	8002e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e0e:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <HAL_Delay+0x40>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4413      	add	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e1a:	bf00      	nop
 8002e1c:	f7ff ffde 	bl	8002ddc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d8f7      	bhi.n	8002e1c <HAL_Delay+0x28>
  {
  }
}
 8002e2c:	bf00      	nop
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	20000008 	.word	0x20000008

08002e38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e40:	2300      	movs	r3, #0
 8002e42:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e033      	b.n	8002eb6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d109      	bne.n	8002e6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fbb6 	bl	80025c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	f003 0310 	and.w	r3, r3, #16
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d118      	bne.n	8002ea8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e7e:	f023 0302 	bic.w	r3, r3, #2
 8002e82:	f043 0202 	orr.w	r2, r3, #2
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fa40 	bl	8003310 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
 8002e9e:	f043 0201 	orr.w	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ea6:	e001      	b.n	8002eac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_Start_DMA+0x1e>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e0cc      	b.n	8003078 <HAL_ADC_Start_DMA+0x1b8>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d018      	beq.n	8002f26 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0201 	orr.w	r2, r2, #1
 8002f02:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f04:	4b5e      	ldr	r3, [pc, #376]	; (8003080 <HAL_ADC_Start_DMA+0x1c0>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a5e      	ldr	r2, [pc, #376]	; (8003084 <HAL_ADC_Start_DMA+0x1c4>)
 8002f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0e:	0c9a      	lsrs	r2, r3, #18
 8002f10:	4613      	mov	r3, r2
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	4413      	add	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f18:	e002      	b.n	8002f20 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f9      	bne.n	8002f1a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	f040 80a0 	bne.w	8003076 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f3e:	f023 0301 	bic.w	r3, r3, #1
 8002f42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d007      	beq.n	8002f68 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f60:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f74:	d106      	bne.n	8002f84 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f023 0206 	bic.w	r2, r3, #6
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	645a      	str	r2, [r3, #68]	; 0x44
 8002f82:	e002      	b.n	8002f8a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f92:	4b3d      	ldr	r3, [pc, #244]	; (8003088 <HAL_ADC_Start_DMA+0x1c8>)
 8002f94:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9a:	4a3c      	ldr	r2, [pc, #240]	; (800308c <HAL_ADC_Start_DMA+0x1cc>)
 8002f9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa2:	4a3b      	ldr	r2, [pc, #236]	; (8003090 <HAL_ADC_Start_DMA+0x1d0>)
 8002fa4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002faa:	4a3a      	ldr	r2, [pc, #232]	; (8003094 <HAL_ADC_Start_DMA+0x1d4>)
 8002fac:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002fc6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fd6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	334c      	adds	r3, #76	; 0x4c
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f000 fcd0 	bl	800398c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f003 031f 	and.w	r3, r3, #31
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d12a      	bne.n	800304e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a26      	ldr	r2, [pc, #152]	; (8003098 <HAL_ADC_Start_DMA+0x1d8>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d015      	beq.n	800302e <HAL_ADC_Start_DMA+0x16e>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a25      	ldr	r2, [pc, #148]	; (800309c <HAL_ADC_Start_DMA+0x1dc>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d105      	bne.n	8003018 <HAL_ADC_Start_DMA+0x158>
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <HAL_ADC_Start_DMA+0x1c8>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00a      	beq.n	800302e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a20      	ldr	r2, [pc, #128]	; (80030a0 <HAL_ADC_Start_DMA+0x1e0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d129      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
 8003022:	4b19      	ldr	r3, [pc, #100]	; (8003088 <HAL_ADC_Start_DMA+0x1c8>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 031f 	and.w	r3, r3, #31
 800302a:	2b0f      	cmp	r3, #15
 800302c:	d823      	bhi.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d11c      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	e013      	b.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a11      	ldr	r2, [pc, #68]	; (8003098 <HAL_ADC_Start_DMA+0x1d8>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d10e      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d107      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003074:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20000000 	.word	0x20000000
 8003084:	431bde83 	.word	0x431bde83
 8003088:	40012300 	.word	0x40012300
 800308c:	08003509 	.word	0x08003509
 8003090:	080035c3 	.word	0x080035c3
 8003094:	080035df 	.word	0x080035df
 8003098:	40012000 	.word	0x40012000
 800309c:	40012100 	.word	0x40012100
 80030a0:	40012200 	.word	0x40012200

080030a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x1c>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e105      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x228>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b09      	cmp	r3, #9
 80030f6:	d925      	bls.n	8003144 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68d9      	ldr	r1, [r3, #12]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	b29b      	uxth	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	4613      	mov	r3, r2
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4413      	add	r3, r2
 800310c:	3b1e      	subs	r3, #30
 800310e:	2207      	movs	r2, #7
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43da      	mvns	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	400a      	ands	r2, r1
 800311c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68d9      	ldr	r1, [r3, #12]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	b29b      	uxth	r3, r3
 800312e:	4618      	mov	r0, r3
 8003130:	4603      	mov	r3, r0
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4403      	add	r3, r0
 8003136:	3b1e      	subs	r3, #30
 8003138:	409a      	lsls	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	60da      	str	r2, [r3, #12]
 8003142:	e022      	b.n	800318a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6919      	ldr	r1, [r3, #16]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	461a      	mov	r2, r3
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	2207      	movs	r2, #7
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43da      	mvns	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	400a      	ands	r2, r1
 8003166:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6919      	ldr	r1, [r3, #16]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	b29b      	uxth	r3, r3
 8003178:	4618      	mov	r0, r3
 800317a:	4603      	mov	r3, r0
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4403      	add	r3, r0
 8003180:	409a      	lsls	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b06      	cmp	r3, #6
 8003190:	d824      	bhi.n	80031dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	3b05      	subs	r3, #5
 80031a4:	221f      	movs	r2, #31
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	400a      	ands	r2, r1
 80031b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	4618      	mov	r0, r3
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4413      	add	r3, r2
 80031cc:	3b05      	subs	r3, #5
 80031ce:	fa00 f203 	lsl.w	r2, r0, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	635a      	str	r2, [r3, #52]	; 0x34
 80031da:	e04c      	b.n	8003276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	d824      	bhi.n	800322e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	3b23      	subs	r3, #35	; 0x23
 80031f6:	221f      	movs	r2, #31
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43da      	mvns	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	400a      	ands	r2, r1
 8003204:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	b29b      	uxth	r3, r3
 8003212:	4618      	mov	r0, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	3b23      	subs	r3, #35	; 0x23
 8003220:	fa00 f203 	lsl.w	r2, r0, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	631a      	str	r2, [r3, #48]	; 0x30
 800322c:	e023      	b.n	8003276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	3b41      	subs	r3, #65	; 0x41
 8003240:	221f      	movs	r2, #31
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43da      	mvns	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	400a      	ands	r2, r1
 800324e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	b29b      	uxth	r3, r3
 800325c:	4618      	mov	r0, r3
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	3b41      	subs	r3, #65	; 0x41
 800326a:	fa00 f203 	lsl.w	r2, r0, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003276:	4b22      	ldr	r3, [pc, #136]	; (8003300 <HAL_ADC_ConfigChannel+0x234>)
 8003278:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a21      	ldr	r2, [pc, #132]	; (8003304 <HAL_ADC_ConfigChannel+0x238>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d109      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x1cc>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b12      	cmp	r3, #18
 800328a:	d105      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a19      	ldr	r2, [pc, #100]	; (8003304 <HAL_ADC_ConfigChannel+0x238>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d123      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x21e>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b10      	cmp	r3, #16
 80032a8:	d003      	beq.n	80032b2 <HAL_ADC_ConfigChannel+0x1e6>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2b11      	cmp	r3, #17
 80032b0:	d11b      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b10      	cmp	r3, #16
 80032c4:	d111      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032c6:	4b10      	ldr	r3, [pc, #64]	; (8003308 <HAL_ADC_ConfigChannel+0x23c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a10      	ldr	r2, [pc, #64]	; (800330c <HAL_ADC_ConfigChannel+0x240>)
 80032cc:	fba2 2303 	umull	r2, r3, r2, r3
 80032d0:	0c9a      	lsrs	r2, r3, #18
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032dc:	e002      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	3b01      	subs	r3, #1
 80032e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f9      	bne.n	80032de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	40012300 	.word	0x40012300
 8003304:	40012000 	.word	0x40012000
 8003308:	20000000 	.word	0x20000000
 800330c:	431bde83 	.word	0x431bde83

08003310 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003318:	4b79      	ldr	r3, [pc, #484]	; (8003500 <ADC_Init+0x1f0>)
 800331a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	431a      	orrs	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003344:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	021a      	lsls	r2, r3, #8
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003368:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6859      	ldr	r1, [r3, #4]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800338a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6899      	ldr	r1, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68da      	ldr	r2, [r3, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a2:	4a58      	ldr	r2, [pc, #352]	; (8003504 <ADC_Init+0x1f4>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d022      	beq.n	80033ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6899      	ldr	r1, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6899      	ldr	r1, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	e00f      	b.n	800340e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800340c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0202 	bic.w	r2, r2, #2
 800341c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6899      	ldr	r1, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7e1b      	ldrb	r3, [r3, #24]
 8003428:	005a      	lsls	r2, r3, #1
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d01b      	beq.n	8003474 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800344a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800345a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6859      	ldr	r1, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	3b01      	subs	r3, #1
 8003468:	035a      	lsls	r2, r3, #13
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	e007      	b.n	8003484 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003482:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003492:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	3b01      	subs	r3, #1
 80034a0:	051a      	lsls	r2, r3, #20
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6899      	ldr	r1, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034c6:	025a      	lsls	r2, r3, #9
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689a      	ldr	r2, [r3, #8]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6899      	ldr	r1, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	029a      	lsls	r2, r3, #10
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	609a      	str	r2, [r3, #8]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	40012300 	.word	0x40012300
 8003504:	0f000001 	.word	0x0f000001

08003508 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800351e:	2b00      	cmp	r3, #0
 8003520:	d13c      	bne.n	800359c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d12b      	bne.n	8003594 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003540:	2b00      	cmp	r3, #0
 8003542:	d127      	bne.n	8003594 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800354e:	2b00      	cmp	r3, #0
 8003550:	d006      	beq.n	8003560 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800355c:	2b00      	cmp	r3, #0
 800355e:	d119      	bne.n	8003594 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0220 	bic.w	r2, r2, #32
 800356e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003574:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d105      	bne.n	8003594 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	f043 0201 	orr.w	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f7fe f889 	bl	80016ac <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800359a:	e00e      	b.n	80035ba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f7ff fd85 	bl	80030b8 <HAL_ADC_ErrorCallback>
}
 80035ae:	e004      	b.n	80035ba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	4798      	blx	r3
}
 80035ba:	bf00      	nop
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b084      	sub	sp, #16
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ce:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f7ff fd67 	bl	80030a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035d6:	bf00      	nop
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b084      	sub	sp, #16
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ea:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2240      	movs	r2, #64	; 0x40
 80035f0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff fd5a 	bl	80030b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003604:	bf00      	nop
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <__NVIC_SetPriorityGrouping>:
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003634:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_GetPriorityGrouping>:
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003658:	4b04      	ldr	r3, [pc, #16]	; (800366c <__NVIC_GetPriorityGrouping+0x18>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	f003 0307 	and.w	r3, r3, #7
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_EnableIRQ>:
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	2b00      	cmp	r3, #0
 8003680:	db0b      	blt.n	800369a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	4907      	ldr	r1, [pc, #28]	; (80036a8 <__NVIC_EnableIRQ+0x38>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2001      	movs	r0, #1
 8003692:	fa00 f202 	lsl.w	r2, r0, r2
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db0a      	blt.n	80036d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	490c      	ldr	r1, [pc, #48]	; (80036f8 <__NVIC_SetPriority+0x4c>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	0112      	lsls	r2, r2, #4
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	440b      	add	r3, r1
 80036d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80036d4:	e00a      	b.n	80036ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4908      	ldr	r1, [pc, #32]	; (80036fc <__NVIC_SetPriority+0x50>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	3b04      	subs	r3, #4
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	761a      	strb	r2, [r3, #24]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <NVIC_EncodePriority>:
{
 8003700:	b480      	push	{r7}
 8003702:	b089      	sub	sp, #36	; 0x24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f1c3 0307 	rsb	r3, r3, #7
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf28      	it	cs
 800371e:	2304      	movcs	r3, #4
 8003720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3304      	adds	r3, #4
 8003726:	2b06      	cmp	r3, #6
 8003728:	d902      	bls.n	8003730 <NVIC_EncodePriority+0x30>
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3b03      	subs	r3, #3
 800372e:	e000      	b.n	8003732 <NVIC_EncodePriority+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	f04f 32ff 	mov.w	r2, #4294967295
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	401a      	ands	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003748:	f04f 31ff 	mov.w	r1, #4294967295
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43d9      	mvns	r1, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	4313      	orrs	r3, r2
}
 800375a:	4618      	mov	r0, r3
 800375c:	3724      	adds	r7, #36	; 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
	...

08003768 <SysTick_Config>:
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3b01      	subs	r3, #1
 8003774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003778:	d301      	bcc.n	800377e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800377a:	2301      	movs	r3, #1
 800377c:	e00f      	b.n	800379e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800377e:	4a0a      	ldr	r2, [pc, #40]	; (80037a8 <SysTick_Config+0x40>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003786:	210f      	movs	r1, #15
 8003788:	f04f 30ff 	mov.w	r0, #4294967295
 800378c:	f7ff ff8e 	bl	80036ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <SysTick_Config+0x40>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003796:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <SysTick_Config+0x40>)
 8003798:	2207      	movs	r2, #7
 800379a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	e000e010 	.word	0xe000e010

080037ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ff29 	bl	800360c <__NVIC_SetPriorityGrouping>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b086      	sub	sp, #24
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	4603      	mov	r3, r0
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d4:	f7ff ff3e 	bl	8003654 <__NVIC_GetPriorityGrouping>
 80037d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	6978      	ldr	r0, [r7, #20]
 80037e0:	f7ff ff8e 	bl	8003700 <NVIC_EncodePriority>
 80037e4:	4602      	mov	r2, r0
 80037e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff5d 	bl	80036ac <__NVIC_SetPriority>
}
 80037f2:	bf00      	nop
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff ff31 	bl	8003670 <__NVIC_EnableIRQ>
}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ffa2 	bl	8003768 <SysTick_Config>
 8003824:	4603      	mov	r3, r0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800383c:	f7ff face 	bl	8002ddc <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e099      	b.n	8003980 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800386c:	e00f      	b.n	800388e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800386e:	f7ff fab5 	bl	8002ddc <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b05      	cmp	r3, #5
 800387a:	d908      	bls.n	800388e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2203      	movs	r2, #3
 8003886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e078      	b.n	8003980 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1e8      	bne.n	800386e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	4b38      	ldr	r3, [pc, #224]	; (8003988 <HAL_DMA_Init+0x158>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d107      	bne.n	80038f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f0:	4313      	orrs	r3, r2
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f023 0307 	bic.w	r3, r3, #7
 800390e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	4313      	orrs	r3, r2
 8003918:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	2b04      	cmp	r3, #4
 8003920:	d117      	bne.n	8003952 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4313      	orrs	r3, r2
 800392a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00e      	beq.n	8003952 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fa9d 	bl	8003e74 <DMA_CheckFifoParam>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800394e:	2301      	movs	r3, #1
 8003950:	e016      	b.n	8003980 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 fa54 	bl	8003e08 <DMA_CalcBaseAndBitshift>
 8003960:	4603      	mov	r3, r0
 8003962:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003968:	223f      	movs	r2, #63	; 0x3f
 800396a:	409a      	lsls	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	f010803f 	.word	0xf010803f

0800398c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d101      	bne.n	80039b2 <HAL_DMA_Start_IT+0x26>
 80039ae:	2302      	movs	r3, #2
 80039b0:	e040      	b.n	8003a34 <HAL_DMA_Start_IT+0xa8>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d12f      	bne.n	8003a26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2202      	movs	r2, #2
 80039ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68b9      	ldr	r1, [r7, #8]
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f9e6 	bl	8003dac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e4:	223f      	movs	r2, #63	; 0x3f
 80039e6:	409a      	lsls	r2, r3
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f042 0216 	orr.w	r2, r2, #22
 80039fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0208 	orr.w	r2, r2, #8
 8003a12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	e005      	b.n	8003a32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d004      	beq.n	8003a5a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2280      	movs	r2, #128	; 0x80
 8003a54:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e00c      	b.n	8003a74 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2205      	movs	r2, #5
 8003a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0201 	bic.w	r2, r2, #1
 8003a70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a8c:	4b92      	ldr	r3, [pc, #584]	; (8003cd8 <HAL_DMA_IRQHandler+0x258>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a92      	ldr	r2, [pc, #584]	; (8003cdc <HAL_DMA_IRQHandler+0x25c>)
 8003a92:	fba2 2303 	umull	r2, r3, r2, r3
 8003a96:	0a9b      	lsrs	r3, r3, #10
 8003a98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aaa:	2208      	movs	r2, #8
 8003aac:	409a      	lsls	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d01a      	beq.n	8003aec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d013      	beq.n	8003aec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0204 	bic.w	r2, r2, #4
 8003ad2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ad8:	2208      	movs	r2, #8
 8003ada:	409a      	lsls	r2, r3
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae4:	f043 0201 	orr.w	r2, r3, #1
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af0:	2201      	movs	r2, #1
 8003af2:	409a      	lsls	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d012      	beq.n	8003b22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00b      	beq.n	8003b22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2201      	movs	r2, #1
 8003b10:	409a      	lsls	r2, r3
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1a:	f043 0202 	orr.w	r2, r3, #2
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	2204      	movs	r2, #4
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d012      	beq.n	8003b58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00b      	beq.n	8003b58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b44:	2204      	movs	r2, #4
 8003b46:	409a      	lsls	r2, r3
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b50:	f043 0204 	orr.w	r2, r3, #4
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4013      	ands	r3, r2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d043      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d03c      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7a:	2210      	movs	r2, #16
 8003b7c:	409a      	lsls	r2, r3
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d018      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d108      	bne.n	8003bb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d024      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	4798      	blx	r3
 8003bae:	e01f      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d01b      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	4798      	blx	r3
 8003bc0:	e016      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d107      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0208 	bic.w	r2, r2, #8
 8003bde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	409a      	lsls	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 808e 	beq.w	8003d1e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8086 	beq.w	8003d1e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c16:	2220      	movs	r2, #32
 8003c18:	409a      	lsls	r2, r3
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b05      	cmp	r3, #5
 8003c28:	d136      	bne.n	8003c98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0216 	bic.w	r2, r2, #22
 8003c38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695a      	ldr	r2, [r3, #20]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d103      	bne.n	8003c5a <HAL_DMA_IRQHandler+0x1da>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d007      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0208 	bic.w	r2, r2, #8
 8003c68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c6e:	223f      	movs	r2, #63	; 0x3f
 8003c70:	409a      	lsls	r2, r3
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d07d      	beq.n	8003d8a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	4798      	blx	r3
        }
        return;
 8003c96:	e078      	b.n	8003d8a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d01c      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d108      	bne.n	8003cc6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d030      	beq.n	8003d1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	4798      	blx	r3
 8003cc4:	e02b      	b.n	8003d1e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d027      	beq.n	8003d1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	4798      	blx	r3
 8003cd6:	e022      	b.n	8003d1e <HAL_DMA_IRQHandler+0x29e>
 8003cd8:	20000000 	.word	0x20000000
 8003cdc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10f      	bne.n	8003d0e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0210 	bic.w	r2, r2, #16
 8003cfc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d032      	beq.n	8003d8c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d022      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2205      	movs	r2, #5
 8003d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0201 	bic.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	60bb      	str	r3, [r7, #8]
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d307      	bcc.n	8003d66 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1f2      	bne.n	8003d4a <HAL_DMA_IRQHandler+0x2ca>
 8003d64:	e000      	b.n	8003d68 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d66:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	4798      	blx	r3
 8003d88:	e000      	b.n	8003d8c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003d8a:	bf00      	nop
    }
  }
}
 8003d8c:	3718      	adds	r7, #24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop

08003d94 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	2b40      	cmp	r3, #64	; 0x40
 8003dd8:	d108      	bne.n	8003dec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003dea:	e007      	b.n	8003dfc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	60da      	str	r2, [r3, #12]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	3b10      	subs	r3, #16
 8003e18:	4a14      	ldr	r2, [pc, #80]	; (8003e6c <DMA_CalcBaseAndBitshift+0x64>)
 8003e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1e:	091b      	lsrs	r3, r3, #4
 8003e20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e22:	4a13      	ldr	r2, [pc, #76]	; (8003e70 <DMA_CalcBaseAndBitshift+0x68>)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4413      	add	r3, r2
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d909      	bls.n	8003e4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e3e:	f023 0303 	bic.w	r3, r3, #3
 8003e42:	1d1a      	adds	r2, r3, #4
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	659a      	str	r2, [r3, #88]	; 0x58
 8003e48:	e007      	b.n	8003e5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e52:	f023 0303 	bic.w	r3, r3, #3
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	aaaaaaab 	.word	0xaaaaaaab
 8003e70:	0800e668 	.word	0x0800e668

08003e74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d11f      	bne.n	8003ece <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d855      	bhi.n	8003f40 <DMA_CheckFifoParam+0xcc>
 8003e94:	a201      	add	r2, pc, #4	; (adr r2, 8003e9c <DMA_CheckFifoParam+0x28>)
 8003e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9a:	bf00      	nop
 8003e9c:	08003ead 	.word	0x08003ead
 8003ea0:	08003ebf 	.word	0x08003ebf
 8003ea4:	08003ead 	.word	0x08003ead
 8003ea8:	08003f41 	.word	0x08003f41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d045      	beq.n	8003f44 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ebc:	e042      	b.n	8003f44 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ec6:	d13f      	bne.n	8003f48 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ecc:	e03c      	b.n	8003f48 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed6:	d121      	bne.n	8003f1c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	d836      	bhi.n	8003f4c <DMA_CheckFifoParam+0xd8>
 8003ede:	a201      	add	r2, pc, #4	; (adr r2, 8003ee4 <DMA_CheckFifoParam+0x70>)
 8003ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee4:	08003ef5 	.word	0x08003ef5
 8003ee8:	08003efb 	.word	0x08003efb
 8003eec:	08003ef5 	.word	0x08003ef5
 8003ef0:	08003f0d 	.word	0x08003f0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef8:	e02f      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d024      	beq.n	8003f50 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f0a:	e021      	b.n	8003f50 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f14:	d11e      	bne.n	8003f54 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f1a:	e01b      	b.n	8003f54 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d902      	bls.n	8003f28 <DMA_CheckFifoParam+0xb4>
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	d003      	beq.n	8003f2e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f26:	e018      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f2c:	e015      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00e      	beq.n	8003f58 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f3e:	e00b      	b.n	8003f58 <DMA_CheckFifoParam+0xe4>
      break;
 8003f40:	bf00      	nop
 8003f42:	e00a      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;
 8003f44:	bf00      	nop
 8003f46:	e008      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;
 8003f48:	bf00      	nop
 8003f4a:	e006      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;
 8003f4c:	bf00      	nop
 8003f4e:	e004      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;
 8003f50:	bf00      	nop
 8003f52:	e002      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;   
 8003f54:	bf00      	nop
 8003f56:	e000      	b.n	8003f5a <DMA_CheckFifoParam+0xe6>
      break;
 8003f58:	bf00      	nop
    }
  } 
  
  return status; 
 8003f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b089      	sub	sp, #36	; 0x24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e16b      	b.n	800425c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f84:	2201      	movs	r2, #1
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4013      	ands	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	f040 815a 	bne.w	8004256 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_GPIO_Init+0x5a>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d007      	beq.n	8003fc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003fb6:	2b11      	cmp	r3, #17
 8003fb8:	d003      	beq.n	8003fc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b12      	cmp	r3, #18
 8003fc0:	d130      	bne.n	8004024 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	2203      	movs	r2, #3
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68da      	ldr	r2, [r3, #12]
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	43db      	mvns	r3, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	091b      	lsrs	r3, r3, #4
 800400e:	f003 0201 	and.w	r2, r3, #1
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	4313      	orrs	r3, r2
 800401c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	2203      	movs	r2, #3
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d003      	beq.n	8004064 <HAL_GPIO_Init+0xfc>
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	2b12      	cmp	r3, #18
 8004062:	d123      	bne.n	80040ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	08da      	lsrs	r2, r3, #3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3208      	adds	r2, #8
 800406c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004070:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	220f      	movs	r2, #15
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4313      	orrs	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	08da      	lsrs	r2, r3, #3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	3208      	adds	r2, #8
 80040a6:	69b9      	ldr	r1, [r7, #24]
 80040a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	2203      	movs	r2, #3
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	43db      	mvns	r3, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	4013      	ands	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 0203 	and.w	r2, r3, #3
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 80b4 	beq.w	8004256 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ee:	2300      	movs	r3, #0
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	4b5f      	ldr	r3, [pc, #380]	; (8004270 <HAL_GPIO_Init+0x308>)
 80040f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f6:	4a5e      	ldr	r2, [pc, #376]	; (8004270 <HAL_GPIO_Init+0x308>)
 80040f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040fc:	6453      	str	r3, [r2, #68]	; 0x44
 80040fe:	4b5c      	ldr	r3, [pc, #368]	; (8004270 <HAL_GPIO_Init+0x308>)
 8004100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800410a:	4a5a      	ldr	r2, [pc, #360]	; (8004274 <HAL_GPIO_Init+0x30c>)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	089b      	lsrs	r3, r3, #2
 8004110:	3302      	adds	r3, #2
 8004112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004116:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	220f      	movs	r2, #15
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43db      	mvns	r3, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4013      	ands	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a51      	ldr	r2, [pc, #324]	; (8004278 <HAL_GPIO_Init+0x310>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d02b      	beq.n	800418e <HAL_GPIO_Init+0x226>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a50      	ldr	r2, [pc, #320]	; (800427c <HAL_GPIO_Init+0x314>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d025      	beq.n	800418a <HAL_GPIO_Init+0x222>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a4f      	ldr	r2, [pc, #316]	; (8004280 <HAL_GPIO_Init+0x318>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d01f      	beq.n	8004186 <HAL_GPIO_Init+0x21e>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a4e      	ldr	r2, [pc, #312]	; (8004284 <HAL_GPIO_Init+0x31c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d019      	beq.n	8004182 <HAL_GPIO_Init+0x21a>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a4d      	ldr	r2, [pc, #308]	; (8004288 <HAL_GPIO_Init+0x320>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d013      	beq.n	800417e <HAL_GPIO_Init+0x216>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a4c      	ldr	r2, [pc, #304]	; (800428c <HAL_GPIO_Init+0x324>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00d      	beq.n	800417a <HAL_GPIO_Init+0x212>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a4b      	ldr	r2, [pc, #300]	; (8004290 <HAL_GPIO_Init+0x328>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d007      	beq.n	8004176 <HAL_GPIO_Init+0x20e>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a4a      	ldr	r2, [pc, #296]	; (8004294 <HAL_GPIO_Init+0x32c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d101      	bne.n	8004172 <HAL_GPIO_Init+0x20a>
 800416e:	2307      	movs	r3, #7
 8004170:	e00e      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004172:	2308      	movs	r3, #8
 8004174:	e00c      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004176:	2306      	movs	r3, #6
 8004178:	e00a      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800417a:	2305      	movs	r3, #5
 800417c:	e008      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800417e:	2304      	movs	r3, #4
 8004180:	e006      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004182:	2303      	movs	r3, #3
 8004184:	e004      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004186:	2302      	movs	r3, #2
 8004188:	e002      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800418a:	2301      	movs	r3, #1
 800418c:	e000      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800418e:	2300      	movs	r3, #0
 8004190:	69fa      	ldr	r2, [r7, #28]
 8004192:	f002 0203 	and.w	r2, r2, #3
 8004196:	0092      	lsls	r2, r2, #2
 8004198:	4093      	lsls	r3, r2
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4313      	orrs	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041a0:	4934      	ldr	r1, [pc, #208]	; (8004274 <HAL_GPIO_Init+0x30c>)
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	089b      	lsrs	r3, r3, #2
 80041a6:	3302      	adds	r3, #2
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041ae:	4b3a      	ldr	r3, [pc, #232]	; (8004298 <HAL_GPIO_Init+0x330>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4013      	ands	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041d2:	4a31      	ldr	r2, [pc, #196]	; (8004298 <HAL_GPIO_Init+0x330>)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80041d8:	4b2f      	ldr	r3, [pc, #188]	; (8004298 <HAL_GPIO_Init+0x330>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041fc:	4a26      	ldr	r2, [pc, #152]	; (8004298 <HAL_GPIO_Init+0x330>)
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004202:	4b25      	ldr	r3, [pc, #148]	; (8004298 <HAL_GPIO_Init+0x330>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	43db      	mvns	r3, r3
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4013      	ands	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004226:	4a1c      	ldr	r2, [pc, #112]	; (8004298 <HAL_GPIO_Init+0x330>)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800422c:	4b1a      	ldr	r3, [pc, #104]	; (8004298 <HAL_GPIO_Init+0x330>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	4313      	orrs	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004250:	4a11      	ldr	r2, [pc, #68]	; (8004298 <HAL_GPIO_Init+0x330>)
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	3301      	adds	r3, #1
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	2b0f      	cmp	r3, #15
 8004260:	f67f ae90 	bls.w	8003f84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004264:	bf00      	nop
 8004266:	3724      	adds	r7, #36	; 0x24
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40023800 	.word	0x40023800
 8004274:	40013800 	.word	0x40013800
 8004278:	40020000 	.word	0x40020000
 800427c:	40020400 	.word	0x40020400
 8004280:	40020800 	.word	0x40020800
 8004284:	40020c00 	.word	0x40020c00
 8004288:	40021000 	.word	0x40021000
 800428c:	40021400 	.word	0x40021400
 8004290:	40021800 	.word	0x40021800
 8004294:	40021c00 	.word	0x40021c00
 8004298:	40013c00 	.word	0x40013c00

0800429c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	460b      	mov	r3, r1
 80042a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	887b      	ldrh	r3, [r7, #2]
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042b4:	2301      	movs	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
 80042b8:	e001      	b.n	80042be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042ba:	2300      	movs	r3, #0
 80042bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042be:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	460b      	mov	r3, r1
 80042d6:	807b      	strh	r3, [r7, #2]
 80042d8:	4613      	mov	r3, r2
 80042da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042dc:	787b      	ldrb	r3, [r7, #1]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042e2:	887a      	ldrh	r2, [r7, #2]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042e8:	e003      	b.n	80042f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042ea:	887b      	ldrh	r3, [r7, #2]
 80042ec:	041a      	lsls	r2, r3, #16
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	619a      	str	r2, [r3, #24]
}
 80042f2:	bf00      	nop
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
	...

08004300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e25b      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d075      	beq.n	800440a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800431e:	4ba3      	ldr	r3, [pc, #652]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
 8004326:	2b04      	cmp	r3, #4
 8004328:	d00c      	beq.n	8004344 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432a:	4ba0      	ldr	r3, [pc, #640]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004332:	2b08      	cmp	r3, #8
 8004334:	d112      	bne.n	800435c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004336:	4b9d      	ldr	r3, [pc, #628]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004342:	d10b      	bne.n	800435c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004344:	4b99      	ldr	r3, [pc, #612]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d05b      	beq.n	8004408 <HAL_RCC_OscConfig+0x108>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d157      	bne.n	8004408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e236      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004364:	d106      	bne.n	8004374 <HAL_RCC_OscConfig+0x74>
 8004366:	4b91      	ldr	r3, [pc, #580]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a90      	ldr	r2, [pc, #576]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800436c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	e01d      	b.n	80043b0 <HAL_RCC_OscConfig+0xb0>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x98>
 800437e:	4b8b      	ldr	r3, [pc, #556]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a8a      	ldr	r2, [pc, #552]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004384:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	4b88      	ldr	r3, [pc, #544]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a87      	ldr	r2, [pc, #540]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	e00b      	b.n	80043b0 <HAL_RCC_OscConfig+0xb0>
 8004398:	4b84      	ldr	r3, [pc, #528]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a83      	ldr	r2, [pc, #524]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800439e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043a2:	6013      	str	r3, [r2, #0]
 80043a4:	4b81      	ldr	r3, [pc, #516]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a80      	ldr	r2, [pc, #512]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80043aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d013      	beq.n	80043e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b8:	f7fe fd10 	bl	8002ddc <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043be:	e008      	b.n	80043d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043c0:	f7fe fd0c 	bl	8002ddc <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b64      	cmp	r3, #100	; 0x64
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e1fb      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d2:	4b76      	ldr	r3, [pc, #472]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0f0      	beq.n	80043c0 <HAL_RCC_OscConfig+0xc0>
 80043de:	e014      	b.n	800440a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e0:	f7fe fcfc 	bl	8002ddc <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e8:	f7fe fcf8 	bl	8002ddc <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b64      	cmp	r3, #100	; 0x64
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e1e7      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043fa:	4b6c      	ldr	r3, [pc, #432]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0xe8>
 8004406:	e000      	b.n	800440a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d063      	beq.n	80044de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004416:	4b65      	ldr	r3, [pc, #404]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004422:	4b62      	ldr	r3, [pc, #392]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800442a:	2b08      	cmp	r3, #8
 800442c:	d11c      	bne.n	8004468 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442e:	4b5f      	ldr	r3, [pc, #380]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d116      	bne.n	8004468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800443a:	4b5c      	ldr	r3, [pc, #368]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d005      	beq.n	8004452 <HAL_RCC_OscConfig+0x152>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d001      	beq.n	8004452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e1bb      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004452:	4b56      	ldr	r3, [pc, #344]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4952      	ldr	r1, [pc, #328]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004462:	4313      	orrs	r3, r2
 8004464:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004466:	e03a      	b.n	80044de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004470:	4b4f      	ldr	r3, [pc, #316]	; (80045b0 <HAL_RCC_OscConfig+0x2b0>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004476:	f7fe fcb1 	bl	8002ddc <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447e:	f7fe fcad 	bl	8002ddc <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e19c      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004490:	4b46      	ldr	r3, [pc, #280]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449c:	4b43      	ldr	r3, [pc, #268]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4940      	ldr	r1, [pc, #256]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	600b      	str	r3, [r1, #0]
 80044b0:	e015      	b.n	80044de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044b2:	4b3f      	ldr	r3, [pc, #252]	; (80045b0 <HAL_RCC_OscConfig+0x2b0>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b8:	f7fe fc90 	bl	8002ddc <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044c0:	f7fe fc8c 	bl	8002ddc <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e17b      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044d2:	4b36      	ldr	r3, [pc, #216]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d030      	beq.n	800454c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d016      	beq.n	8004520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044f2:	4b30      	ldr	r3, [pc, #192]	; (80045b4 <HAL_RCC_OscConfig+0x2b4>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f8:	f7fe fc70 	bl	8002ddc <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004500:	f7fe fc6c 	bl	8002ddc <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e15b      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004512:	4b26      	ldr	r3, [pc, #152]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004514:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f0      	beq.n	8004500 <HAL_RCC_OscConfig+0x200>
 800451e:	e015      	b.n	800454c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004520:	4b24      	ldr	r3, [pc, #144]	; (80045b4 <HAL_RCC_OscConfig+0x2b4>)
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004526:	f7fe fc59 	bl	8002ddc <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800452c:	e008      	b.n	8004540 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800452e:	f7fe fc55 	bl	8002ddc <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e144      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004540:	4b1a      	ldr	r3, [pc, #104]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f0      	bne.n	800452e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80a0 	beq.w	800469a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800455a:	2300      	movs	r3, #0
 800455c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455e:	4b13      	ldr	r3, [pc, #76]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10f      	bne.n	800458a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456a:	2300      	movs	r3, #0
 800456c:	60bb      	str	r3, [r7, #8]
 800456e:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	4a0e      	ldr	r2, [pc, #56]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 8004574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004578:	6413      	str	r3, [r2, #64]	; 0x40
 800457a:	4b0c      	ldr	r3, [pc, #48]	; (80045ac <HAL_RCC_OscConfig+0x2ac>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004586:	2301      	movs	r3, #1
 8004588:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458a:	4b0b      	ldr	r3, [pc, #44]	; (80045b8 <HAL_RCC_OscConfig+0x2b8>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d121      	bne.n	80045da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004596:	4b08      	ldr	r3, [pc, #32]	; (80045b8 <HAL_RCC_OscConfig+0x2b8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a07      	ldr	r2, [pc, #28]	; (80045b8 <HAL_RCC_OscConfig+0x2b8>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a2:	f7fe fc1b 	bl	8002ddc <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a8:	e011      	b.n	80045ce <HAL_RCC_OscConfig+0x2ce>
 80045aa:	bf00      	nop
 80045ac:	40023800 	.word	0x40023800
 80045b0:	42470000 	.word	0x42470000
 80045b4:	42470e80 	.word	0x42470e80
 80045b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045bc:	f7fe fc0e 	bl	8002ddc <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e0fd      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ce:	4b81      	ldr	r3, [pc, #516]	; (80047d4 <HAL_RCC_OscConfig+0x4d4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0f0      	beq.n	80045bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d106      	bne.n	80045f0 <HAL_RCC_OscConfig+0x2f0>
 80045e2:	4b7d      	ldr	r3, [pc, #500]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80045e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e6:	4a7c      	ldr	r2, [pc, #496]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	6713      	str	r3, [r2, #112]	; 0x70
 80045ee:	e01c      	b.n	800462a <HAL_RCC_OscConfig+0x32a>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b05      	cmp	r3, #5
 80045f6:	d10c      	bne.n	8004612 <HAL_RCC_OscConfig+0x312>
 80045f8:	4b77      	ldr	r3, [pc, #476]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80045fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fc:	4a76      	ldr	r2, [pc, #472]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80045fe:	f043 0304 	orr.w	r3, r3, #4
 8004602:	6713      	str	r3, [r2, #112]	; 0x70
 8004604:	4b74      	ldr	r3, [pc, #464]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004608:	4a73      	ldr	r2, [pc, #460]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 800460a:	f043 0301 	orr.w	r3, r3, #1
 800460e:	6713      	str	r3, [r2, #112]	; 0x70
 8004610:	e00b      	b.n	800462a <HAL_RCC_OscConfig+0x32a>
 8004612:	4b71      	ldr	r3, [pc, #452]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004616:	4a70      	ldr	r2, [pc, #448]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	6713      	str	r3, [r2, #112]	; 0x70
 800461e:	4b6e      	ldr	r3, [pc, #440]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004622:	4a6d      	ldr	r2, [pc, #436]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004624:	f023 0304 	bic.w	r3, r3, #4
 8004628:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d015      	beq.n	800465e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004632:	f7fe fbd3 	bl	8002ddc <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004638:	e00a      	b.n	8004650 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800463a:	f7fe fbcf 	bl	8002ddc <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	f241 3288 	movw	r2, #5000	; 0x1388
 8004648:	4293      	cmp	r3, r2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e0bc      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004650:	4b61      	ldr	r3, [pc, #388]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ee      	beq.n	800463a <HAL_RCC_OscConfig+0x33a>
 800465c:	e014      	b.n	8004688 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465e:	f7fe fbbd 	bl	8002ddc <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004664:	e00a      	b.n	800467c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004666:	f7fe fbb9 	bl	8002ddc <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f241 3288 	movw	r2, #5000	; 0x1388
 8004674:	4293      	cmp	r3, r2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e0a6      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800467c:	4b56      	ldr	r3, [pc, #344]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 800467e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004680:	f003 0302 	and.w	r3, r3, #2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1ee      	bne.n	8004666 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004688:	7dfb      	ldrb	r3, [r7, #23]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d105      	bne.n	800469a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468e:	4b52      	ldr	r3, [pc, #328]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	4a51      	ldr	r2, [pc, #324]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004698:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 8092 	beq.w	80047c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a4:	4b4c      	ldr	r3, [pc, #304]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 030c 	and.w	r3, r3, #12
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d05c      	beq.n	800476a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d141      	bne.n	800473c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b8:	4b48      	ldr	r3, [pc, #288]	; (80047dc <HAL_RCC_OscConfig+0x4dc>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046be:	f7fe fb8d 	bl	8002ddc <HAL_GetTick>
 80046c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c4:	e008      	b.n	80046d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c6:	f7fe fb89 	bl	8002ddc <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e078      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d8:	4b3f      	ldr	r3, [pc, #252]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f0      	bne.n	80046c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	019b      	lsls	r3, r3, #6
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	085b      	lsrs	r3, r3, #1
 80046fc:	3b01      	subs	r3, #1
 80046fe:	041b      	lsls	r3, r3, #16
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004706:	061b      	lsls	r3, r3, #24
 8004708:	4933      	ldr	r1, [pc, #204]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 800470a:	4313      	orrs	r3, r2
 800470c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470e:	4b33      	ldr	r3, [pc, #204]	; (80047dc <HAL_RCC_OscConfig+0x4dc>)
 8004710:	2201      	movs	r2, #1
 8004712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004714:	f7fe fb62 	bl	8002ddc <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800471c:	f7fe fb5e 	bl	8002ddc <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e04d      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472e:	4b2a      	ldr	r3, [pc, #168]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0f0      	beq.n	800471c <HAL_RCC_OscConfig+0x41c>
 800473a:	e045      	b.n	80047c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800473c:	4b27      	ldr	r3, [pc, #156]	; (80047dc <HAL_RCC_OscConfig+0x4dc>)
 800473e:	2200      	movs	r2, #0
 8004740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004742:	f7fe fb4b 	bl	8002ddc <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800474a:	f7fe fb47 	bl	8002ddc <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e036      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800475c:	4b1e      	ldr	r3, [pc, #120]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f0      	bne.n	800474a <HAL_RCC_OscConfig+0x44a>
 8004768:	e02e      	b.n	80047c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e029      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004776:	4b18      	ldr	r3, [pc, #96]	; (80047d8 <HAL_RCC_OscConfig+0x4d8>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	429a      	cmp	r2, r3
 8004788:	d11c      	bne.n	80047c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004794:	429a      	cmp	r2, r3
 8004796:	d115      	bne.n	80047c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800479e:	4013      	ands	r3, r2
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d10d      	bne.n	80047c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d106      	bne.n	80047c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d001      	beq.n	80047c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e000      	b.n	80047ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3718      	adds	r7, #24
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40007000 	.word	0x40007000
 80047d8:	40023800 	.word	0x40023800
 80047dc:	42470060 	.word	0x42470060

080047e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e0cc      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047f4:	4b68      	ldr	r3, [pc, #416]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 030f 	and.w	r3, r3, #15
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d90c      	bls.n	800481c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004802:	4b65      	ldr	r3, [pc, #404]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800480a:	4b63      	ldr	r3, [pc, #396]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d001      	beq.n	800481c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e0b8      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d020      	beq.n	800486a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	d005      	beq.n	8004840 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004834:	4b59      	ldr	r3, [pc, #356]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	4a58      	ldr	r2, [pc, #352]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 800483a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800483e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0308 	and.w	r3, r3, #8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d005      	beq.n	8004858 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800484c:	4b53      	ldr	r3, [pc, #332]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	4a52      	ldr	r2, [pc, #328]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004852:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004856:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004858:	4b50      	ldr	r3, [pc, #320]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	494d      	ldr	r1, [pc, #308]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004866:	4313      	orrs	r3, r2
 8004868:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d044      	beq.n	8004900 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d107      	bne.n	800488e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487e:	4b47      	ldr	r3, [pc, #284]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d119      	bne.n	80048be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e07f      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b02      	cmp	r3, #2
 8004894:	d003      	beq.n	800489e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800489a:	2b03      	cmp	r3, #3
 800489c:	d107      	bne.n	80048ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800489e:	4b3f      	ldr	r3, [pc, #252]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d109      	bne.n	80048be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e06f      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ae:	4b3b      	ldr	r3, [pc, #236]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e067      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048be:	4b37      	ldr	r3, [pc, #220]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f023 0203 	bic.w	r2, r3, #3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	4934      	ldr	r1, [pc, #208]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048d0:	f7fe fa84 	bl	8002ddc <HAL_GetTick>
 80048d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048d6:	e00a      	b.n	80048ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048d8:	f7fe fa80 	bl	8002ddc <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e04f      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ee:	4b2b      	ldr	r3, [pc, #172]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 020c 	and.w	r2, r3, #12
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d1eb      	bne.n	80048d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004900:	4b25      	ldr	r3, [pc, #148]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	683a      	ldr	r2, [r7, #0]
 800490a:	429a      	cmp	r2, r3
 800490c:	d20c      	bcs.n	8004928 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490e:	4b22      	ldr	r3, [pc, #136]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004916:	4b20      	ldr	r3, [pc, #128]	; (8004998 <HAL_RCC_ClockConfig+0x1b8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 030f 	and.w	r3, r3, #15
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	429a      	cmp	r2, r3
 8004922:	d001      	beq.n	8004928 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e032      	b.n	800498e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b00      	cmp	r3, #0
 8004932:	d008      	beq.n	8004946 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004934:	4b19      	ldr	r3, [pc, #100]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4916      	ldr	r1, [pc, #88]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	4313      	orrs	r3, r2
 8004944:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0308 	and.w	r3, r3, #8
 800494e:	2b00      	cmp	r3, #0
 8004950:	d009      	beq.n	8004966 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004952:	4b12      	ldr	r3, [pc, #72]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	490e      	ldr	r1, [pc, #56]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 8004962:	4313      	orrs	r3, r2
 8004964:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004966:	f000 f889 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 800496a:	4601      	mov	r1, r0
 800496c:	4b0b      	ldr	r3, [pc, #44]	; (800499c <HAL_RCC_ClockConfig+0x1bc>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	091b      	lsrs	r3, r3, #4
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	4a0a      	ldr	r2, [pc, #40]	; (80049a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004978:	5cd3      	ldrb	r3, [r2, r3]
 800497a:	fa21 f303 	lsr.w	r3, r1, r3
 800497e:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004980:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004982:	4b09      	ldr	r3, [pc, #36]	; (80049a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4618      	mov	r0, r3
 8004988:	f7fe f9e4 	bl	8002d54 <HAL_InitTick>

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	40023c00 	.word	0x40023c00
 800499c:	40023800 	.word	0x40023800
 80049a0:	0800e658 	.word	0x0800e658
 80049a4:	20000000 	.word	0x20000000
 80049a8:	20000004 	.word	0x20000004

080049ac <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08c      	sub	sp, #48	; 0x30
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d129      	bne.n	8004a12 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	61bb      	str	r3, [r7, #24]
 80049c2:	4b2b      	ldr	r3, [pc, #172]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c6:	4a2a      	ldr	r2, [pc, #168]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	6313      	str	r3, [r2, #48]	; 0x30
 80049ce:	4b28      	ldr	r3, [pc, #160]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	61bb      	str	r3, [r7, #24]
 80049d8:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80049da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049e0:	2302      	movs	r3, #2
 80049e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e4:	2303      	movs	r3, #3
 80049e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e8:	2300      	movs	r3, #0
 80049ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80049ec:	2300      	movs	r3, #0
 80049ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80049f0:	f107 031c 	add.w	r3, r7, #28
 80049f4:	4619      	mov	r1, r3
 80049f6:	481f      	ldr	r0, [pc, #124]	; (8004a74 <HAL_RCC_MCOConfig+0xc8>)
 80049f8:	f7ff fab6 	bl	8003f68 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80049fc:	4b1c      	ldr	r3, [pc, #112]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004a04:	68b9      	ldr	r1, [r7, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	4919      	ldr	r1, [pc, #100]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004a10:	e029      	b.n	8004a66 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004a12:	2300      	movs	r3, #0
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	4b16      	ldr	r3, [pc, #88]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1a:	4a15      	ldr	r2, [pc, #84]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a1c:	f043 0304 	orr.w	r3, r3, #4
 8004a20:	6313      	str	r3, [r2, #48]	; 0x30
 8004a22:	4b13      	ldr	r3, [pc, #76]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a26:	f003 0304 	and.w	r3, r3, #4
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004a2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a34:	2302      	movs	r3, #2
 8004a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004a40:	2300      	movs	r3, #0
 8004a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004a44:	f107 031c 	add.w	r3, r7, #28
 8004a48:	4619      	mov	r1, r3
 8004a4a:	480b      	ldr	r0, [pc, #44]	; (8004a78 <HAL_RCC_MCOConfig+0xcc>)
 8004a4c:	f7ff fa8c 	bl	8003f68 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004a50:	4b07      	ldr	r3, [pc, #28]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	00d9      	lsls	r1, r3, #3
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	430b      	orrs	r3, r1
 8004a60:	4903      	ldr	r1, [pc, #12]	; (8004a70 <HAL_RCC_MCOConfig+0xc4>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	608b      	str	r3, [r1, #8]
}
 8004a66:	bf00      	nop
 8004a68:	3730      	adds	r7, #48	; 0x30
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023800 	.word	0x40023800
 8004a74:	40020000 	.word	0x40020000
 8004a78:	40020800 	.word	0x40020800

08004a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	607b      	str	r3, [r7, #4]
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a92:	4b50      	ldr	r3, [pc, #320]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d007      	beq.n	8004aae <HAL_RCC_GetSysClockFreq+0x32>
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d008      	beq.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x38>
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f040 808d 	bne.w	8004bc2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004aa8:	4b4b      	ldr	r3, [pc, #300]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004aaa:	60bb      	str	r3, [r7, #8]
       break;
 8004aac:	e08c      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aae:	4b4b      	ldr	r3, [pc, #300]	; (8004bdc <HAL_RCC_GetSysClockFreq+0x160>)
 8004ab0:	60bb      	str	r3, [r7, #8]
      break;
 8004ab2:	e089      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ab4:	4b47      	ldr	r3, [pc, #284]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004abc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004abe:	4b45      	ldr	r3, [pc, #276]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d023      	beq.n	8004b12 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aca:	4b42      	ldr	r3, [pc, #264]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	099b      	lsrs	r3, r3, #6
 8004ad0:	f04f 0400 	mov.w	r4, #0
 8004ad4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ad8:	f04f 0200 	mov.w	r2, #0
 8004adc:	ea03 0501 	and.w	r5, r3, r1
 8004ae0:	ea04 0602 	and.w	r6, r4, r2
 8004ae4:	4a3d      	ldr	r2, [pc, #244]	; (8004bdc <HAL_RCC_GetSysClockFreq+0x160>)
 8004ae6:	fb02 f106 	mul.w	r1, r2, r6
 8004aea:	2200      	movs	r2, #0
 8004aec:	fb02 f205 	mul.w	r2, r2, r5
 8004af0:	440a      	add	r2, r1
 8004af2:	493a      	ldr	r1, [pc, #232]	; (8004bdc <HAL_RCC_GetSysClockFreq+0x160>)
 8004af4:	fba5 0101 	umull	r0, r1, r5, r1
 8004af8:	1853      	adds	r3, r2, r1
 8004afa:	4619      	mov	r1, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f04f 0400 	mov.w	r4, #0
 8004b02:	461a      	mov	r2, r3
 8004b04:	4623      	mov	r3, r4
 8004b06:	f7fc f89f 	bl	8000c48 <__aeabi_uldivmod>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	e049      	b.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b12:	4b30      	ldr	r3, [pc, #192]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	099b      	lsrs	r3, r3, #6
 8004b18:	f04f 0400 	mov.w	r4, #0
 8004b1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	ea03 0501 	and.w	r5, r3, r1
 8004b28:	ea04 0602 	and.w	r6, r4, r2
 8004b2c:	4629      	mov	r1, r5
 8004b2e:	4632      	mov	r2, r6
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	f04f 0400 	mov.w	r4, #0
 8004b38:	0154      	lsls	r4, r2, #5
 8004b3a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b3e:	014b      	lsls	r3, r1, #5
 8004b40:	4619      	mov	r1, r3
 8004b42:	4622      	mov	r2, r4
 8004b44:	1b49      	subs	r1, r1, r5
 8004b46:	eb62 0206 	sbc.w	r2, r2, r6
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	f04f 0400 	mov.w	r4, #0
 8004b52:	0194      	lsls	r4, r2, #6
 8004b54:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b58:	018b      	lsls	r3, r1, #6
 8004b5a:	1a5b      	subs	r3, r3, r1
 8004b5c:	eb64 0402 	sbc.w	r4, r4, r2
 8004b60:	f04f 0100 	mov.w	r1, #0
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	00e2      	lsls	r2, r4, #3
 8004b6a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b6e:	00d9      	lsls	r1, r3, #3
 8004b70:	460b      	mov	r3, r1
 8004b72:	4614      	mov	r4, r2
 8004b74:	195b      	adds	r3, r3, r5
 8004b76:	eb44 0406 	adc.w	r4, r4, r6
 8004b7a:	f04f 0100 	mov.w	r1, #0
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	02a2      	lsls	r2, r4, #10
 8004b84:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004b88:	0299      	lsls	r1, r3, #10
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4614      	mov	r4, r2
 8004b8e:	4618      	mov	r0, r3
 8004b90:	4621      	mov	r1, r4
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f04f 0400 	mov.w	r4, #0
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	f7fc f854 	bl	8000c48 <__aeabi_uldivmod>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	460c      	mov	r4, r1
 8004ba4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ba6:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	0c1b      	lsrs	r3, r3, #16
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	005b      	lsls	r3, r3, #1
 8004bb4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bbe:	60bb      	str	r3, [r7, #8]
      break;
 8004bc0:	e002      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bc2:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004bc4:	60bb      	str	r3, [r7, #8]
      break;
 8004bc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bc8:	68bb      	ldr	r3, [r7, #8]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3714      	adds	r7, #20
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	00f42400 	.word	0x00f42400
 8004bdc:	017d7840 	.word	0x017d7840

08004be0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e022      	b.n	8004c38 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d105      	bne.n	8004c0a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7fd fd8f 	bl	8002728 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2203      	movs	r2, #3
 8004c0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f814 	bl	8004c40 <HAL_SD_InitCard>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e00a      	b.n	8004c38 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004c40:	b5b0      	push	{r4, r5, r7, lr}
 8004c42:	b08e      	sub	sp, #56	; 0x38
 8004c44:	af04      	add	r7, sp, #16
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004c50:	2300      	movs	r3, #0
 8004c52:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004c5c:	2376      	movs	r3, #118	; 0x76
 8004c5e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681d      	ldr	r5, [r3, #0]
 8004c64:	466c      	mov	r4, sp
 8004c66:	f107 0314 	add.w	r3, r7, #20
 8004c6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004c6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004c72:	f107 0308 	add.w	r3, r7, #8
 8004c76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c78:	4628      	mov	r0, r5
 8004c7a:	f002 fba1 	bl	80073c0 <SDIO_Init>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004c84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e031      	b.n	8004cf4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004c90:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_SD_InitCard+0xbc>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f002 fbd9 	bl	8007452 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004ca0:	4b16      	ldr	r3, [pc, #88]	; (8004cfc <HAL_SD_InitCard+0xbc>)
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 ffdc 	bl	8005c64 <SD_PowerON>
 8004cac:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00b      	beq.n	8004ccc <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e013      	b.n	8004cf4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 fefb 	bl	8005ac8 <SD_InitCard>
 8004cd2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00b      	beq.n	8004cf2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e000      	b.n	8004cf4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3728      	adds	r7, #40	; 0x28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bdb0      	pop	{r4, r5, r7, pc}
 8004cfc:	422580a0 	.word	0x422580a0

08004d00 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b08c      	sub	sp, #48	; 0x30
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
 8004d0c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d107      	bne.n	8004d28 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0c9      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	f040 80c2 	bne.w	8004eba <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004d3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	441a      	add	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d907      	bls.n	8004d5a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e0b0      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2200      	movs	r2, #0
 8004d68:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8004d78:	f043 0302 	orr.w	r3, r3, #2
 8004d7c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	4a50      	ldr	r2, [pc, #320]	; (8004ec4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8004d84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	4a4f      	ldr	r2, [pc, #316]	; (8004ec8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8004d8c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d92:	2200      	movs	r2, #0
 8004d94:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3380      	adds	r3, #128	; 0x80
 8004da0:	4619      	mov	r1, r3
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	025b      	lsls	r3, r3, #9
 8004da8:	089b      	lsrs	r3, r3, #2
 8004daa:	f7fe fdef 	bl	800398c <HAL_DMA_Start_IT>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d017      	beq.n	8004de4 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8004dc2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a40      	ldr	r2, [pc, #256]	; (8004ecc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8004dca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e06b      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004de4:	4b3a      	ldr	r3, [pc, #232]	; (8004ed0 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 8004de6:	2201      	movs	r2, #1
 8004de8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d002      	beq.n	8004df8 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 8004df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df4:	025b      	lsls	r3, r3, #9
 8004df6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e00:	4618      	mov	r0, r3
 8004e02:	f002 fbb9 	bl	8007578 <SDMMC_CmdBlockLength>
 8004e06:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 8004e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00f      	beq.n	8004e2e <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a2e      	ldr	r2, [pc, #184]	; (8004ecc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8004e14:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e046      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e32:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	025b      	lsls	r3, r3, #9
 8004e38:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004e3a:	2390      	movs	r3, #144	; 0x90
 8004e3c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004e3e:	2302      	movs	r3, #2
 8004e40:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004e42:	2300      	movs	r3, #0
 8004e44:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004e46:	2301      	movs	r3, #1
 8004e48:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f107 0210 	add.w	r2, r7, #16
 8004e52:	4611      	mov	r1, r2
 8004e54:	4618      	mov	r0, r3
 8004e56:	f002 fb63 	bl	8007520 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d90a      	bls.n	8004e76 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2282      	movs	r2, #130	; 0x82
 8004e64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f002 fbc7 	bl	8007600 <SDMMC_CmdReadMultiBlock>
 8004e72:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004e74:	e009      	b.n	8004e8a <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2281      	movs	r2, #129	; 0x81
 8004e7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e82:	4618      	mov	r0, r3
 8004e84:	f002 fb9a 	bl	80075bc <SDMMC_CmdReadSingleBlock>
 8004e88:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8004e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d012      	beq.n	8004eb6 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a0d      	ldr	r2, [pc, #52]	; (8004ecc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8004e96:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e9e:	431a      	orrs	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e002      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e000      	b.n	8004ebc <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 8004eba:	2302      	movs	r3, #2
  }
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3730      	adds	r7, #48	; 0x30
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	080058d7 	.word	0x080058d7
 8004ec8:	08005949 	.word	0x08005949
 8004ecc:	004005ff 	.word	0x004005ff
 8004ed0:	4225858c 	.word	0x4225858c

08004ed4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08c      	sub	sp, #48	; 0x30
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
 8004ee0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d107      	bne.n	8004efc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e0ce      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	f040 80c7 	bne.w	8005098 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004f10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	441a      	add	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d907      	bls.n	8004f2e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f22:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e0b5      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2203      	movs	r2, #3
 8004f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	6812      	ldr	r2, [r2, #0]
 8004f48:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8004f4c:	f043 0302 	orr.w	r3, r3, #2
 8004f50:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f56:	4a53      	ldr	r2, [pc, #332]	; (80050a4 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8004f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	4a52      	ldr	r2, [pc, #328]	; (80050a8 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8004f60:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f66:	2200      	movs	r2, #0
 8004f68:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d002      	beq.n	8004f78 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8004f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f74:	025b      	lsls	r3, r3, #9
 8004f76:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f80:	4618      	mov	r0, r3
 8004f82:	f002 faf9 	bl	8007578 <SDMMC_CmdBlockLength>
 8004f86:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00f      	beq.n	8004fae <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a46      	ldr	r2, [pc, #280]	; (80050ac <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8004f94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e075      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d90a      	bls.n	8004fca <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	22a0      	movs	r2, #160	; 0xa0
 8004fb8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f002 fb61 	bl	8007688 <SDMMC_CmdWriteMultiBlock>
 8004fc6:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004fc8:	e009      	b.n	8004fde <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2290      	movs	r2, #144	; 0x90
 8004fce:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f002 fb34 	bl	8007644 <SDMMC_CmdWriteSingleBlock>
 8004fdc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d012      	beq.n	800500a <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a30      	ldr	r2, [pc, #192]	; (80050ac <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8004fea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e047      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800500a:	4b29      	ldr	r3, [pc, #164]	; (80050b0 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005014:	68b9      	ldr	r1, [r7, #8]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	3380      	adds	r3, #128	; 0x80
 800501c:	461a      	mov	r2, r3
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	025b      	lsls	r3, r3, #9
 8005022:	089b      	lsrs	r3, r3, #2
 8005024:	f7fe fcb2 	bl	800398c <HAL_DMA_Start_IT>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d01c      	beq.n	8005068 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	6812      	ldr	r2, [r2, #0]
 8005038:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800503c:	f023 0302 	bic.w	r3, r3, #2
 8005040:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a19      	ldr	r2, [pc, #100]	; (80050ac <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8005048:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e018      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005068:	f04f 33ff 	mov.w	r3, #4294967295
 800506c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	025b      	lsls	r3, r3, #9
 8005072:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005074:	2390      	movs	r3, #144	; 0x90
 8005076:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005078:	2300      	movs	r3, #0
 800507a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800507c:	2300      	movs	r3, #0
 800507e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005080:	2301      	movs	r3, #1
 8005082:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f107 0210 	add.w	r2, r7, #16
 800508c:	4611      	mov	r1, r2
 800508e:	4618      	mov	r0, r3
 8005090:	f002 fa46 	bl	8007520 <SDIO_ConfigData>

      return HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	e000      	b.n	800509a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8005098:	2302      	movs	r3, #2
  }
}
 800509a:	4618      	mov	r0, r3
 800509c:	3730      	adds	r7, #48	; 0x30
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	080058ad 	.word	0x080058ad
 80050a8:	08005949 	.word	0x08005949
 80050ac:	004005ff 	.word	0x004005ff
 80050b0:	4225858c 	.word	0x4225858c

080050b4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d008      	beq.n	80050e2 <HAL_SD_IRQHandler+0x2e>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0308 	and.w	r3, r3, #8
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 ffd8 	bl	8006090 <SD_Read_IT>
 80050e0:	e165      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 808f 	beq.w	8005210 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050fa:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6812      	ldr	r2, [r2, #0]
 8005106:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800510a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800510e:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0201 	bic.w	r2, r2, #1
 800511e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b00      	cmp	r3, #0
 8005128:	d039      	beq.n	800519e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d104      	bne.n	800513e <HAL_SD_IRQHandler+0x8a>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f003 0320 	and.w	r3, r3, #32
 800513a:	2b00      	cmp	r3, #0
 800513c:	d011      	beq.n	8005162 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4618      	mov	r0, r3
 8005144:	f002 fac2 	bl	80076cc <SDMMC_CmdStopTransfer>
 8005148:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d008      	beq.n	8005162 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f92f 	bl	80053c0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f240 523a 	movw	r2, #1338	; 0x53a
 800516a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b00      	cmp	r3, #0
 8005182:	d104      	bne.n	800518e <HAL_SD_IRQHandler+0xda>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f002 ff20 	bl	8007fd4 <HAL_SD_RxCpltCallback>
 8005194:	e10b      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f002 ff12 	bl	8007fc0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800519c:	e107      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8102 	beq.w	80053ae <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f003 0320 	and.w	r3, r3, #32
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d011      	beq.n	80051d8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f002 fa87 	bl	80076cc <SDMMC_CmdStopTransfer>
 80051be:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d008      	beq.n	80051d8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f8f4 	bl	80053c0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 80e5 	bne.w	80053ae <HAL_SD_IRQHandler+0x2fa>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f040 80df 	bne.w	80053ae <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0208 	bic.w	r2, r2, #8
 80051fe:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f002 fed9 	bl	8007fc0 <HAL_SD_TxCpltCallback>
}
 800520e:	e0ce      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005216:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d008      	beq.n	8005230 <HAL_SD_IRQHandler+0x17c>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f003 0308 	and.w	r3, r3, #8
 8005224:	2b00      	cmp	r3, #0
 8005226:	d003      	beq.n	8005230 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 ff82 	bl	8006132 <SD_Write_IT>
 800522e:	e0be      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005236:	f240 233a 	movw	r3, #570	; 0x23a
 800523a:	4013      	ands	r3, r2
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 80b6 	beq.w	80053ae <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d005      	beq.n	800525c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005254:	f043 0202 	orr.w	r2, r3, #2
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005262:	f003 0308 	and.w	r3, r3, #8
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526e:	f043 0208 	orr.w	r2, r3, #8
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	f003 0320 	and.w	r3, r3, #32
 8005280:	2b00      	cmp	r3, #0
 8005282:	d005      	beq.n	8005290 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005288:	f043 0220 	orr.w	r2, r3, #32
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005296:	f003 0310 	and.w	r3, r3, #16
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a2:	f043 0210 	orr.w	r2, r3, #16
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052bc:	f043 0208 	orr.w	r2, r3, #8
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f240 723a 	movw	r2, #1850	; 0x73a
 80052cc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	6812      	ldr	r2, [r2, #0]
 80052d8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80052dc:	f023 0302 	bic.w	r3, r3, #2
 80052e0:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f002 f9f0 	bl	80076cc <SDMMC_CmdStopTransfer>
 80052ec:	4602      	mov	r2, r0
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00a      	beq.n	8005318 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f855 	bl	80053c0 <HAL_SD_ErrorCallback>
}
 8005316:	e04a      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d045      	beq.n	80053ae <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f003 0310 	and.w	r3, r3, #16
 8005328:	2b00      	cmp	r3, #0
 800532a:	d104      	bne.n	8005336 <HAL_SD_IRQHandler+0x282>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b00      	cmp	r3, #0
 8005334:	d011      	beq.n	800535a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800533a:	4a1f      	ldr	r2, [pc, #124]	; (80053b8 <HAL_SD_IRQHandler+0x304>)
 800533c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005342:	4618      	mov	r0, r3
 8005344:	f7fe fb7a 	bl	8003a3c <HAL_DMA_Abort_IT>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d02f      	beq.n	80053ae <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fb4a 	bl	80059ec <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005358:	e029      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d104      	bne.n	800536e <HAL_SD_IRQHandler+0x2ba>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d011      	beq.n	8005392 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	4a12      	ldr	r2, [pc, #72]	; (80053bc <HAL_SD_IRQHandler+0x308>)
 8005374:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	4618      	mov	r0, r3
 800537c:	f7fe fb5e 	bl	8003a3c <HAL_DMA_Abort_IT>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d013      	beq.n	80053ae <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	4618      	mov	r0, r3
 800538c:	f000 fb65 	bl	8005a5a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005390:	e00d      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f002 fe00 	bl	8007fac <HAL_SD_AbortCallback>
}
 80053ac:	e7ff      	b.n	80053ae <HAL_SD_IRQHandler+0x2fa>
 80053ae:	bf00      	nop
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	080059ed 	.word	0x080059ed
 80053bc:	08005a5b 	.word	0x08005a5b

080053c0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053e2:	0f9b      	lsrs	r3, r3, #30
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053ee:	0e9b      	lsrs	r3, r3, #26
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005400:	0e1b      	lsrs	r3, r3, #24
 8005402:	b2db      	uxtb	r3, r3
 8005404:	f003 0303 	and.w	r3, r3, #3
 8005408:	b2da      	uxtb	r2, r3
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005412:	0c1b      	lsrs	r3, r3, #16
 8005414:	b2da      	uxtb	r2, r3
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800541e:	0a1b      	lsrs	r3, r3, #8
 8005420:	b2da      	uxtb	r2, r3
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800542a:	b2da      	uxtb	r2, r3
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005434:	0d1b      	lsrs	r3, r3, #20
 8005436:	b29a      	uxth	r2, r3
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005440:	0c1b      	lsrs	r3, r3, #16
 8005442:	b2db      	uxtb	r3, r3
 8005444:	f003 030f 	and.w	r3, r3, #15
 8005448:	b2da      	uxtb	r2, r3
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005452:	0bdb      	lsrs	r3, r3, #15
 8005454:	b2db      	uxtb	r3, r3
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	b2da      	uxtb	r2, r3
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005464:	0b9b      	lsrs	r3, r3, #14
 8005466:	b2db      	uxtb	r3, r3
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	b2da      	uxtb	r2, r3
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005476:	0b5b      	lsrs	r3, r3, #13
 8005478:	b2db      	uxtb	r3, r3
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	b2da      	uxtb	r2, r3
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005488:	0b1b      	lsrs	r3, r3, #12
 800548a:	b2db      	uxtb	r3, r3
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	b2da      	uxtb	r2, r3
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2200      	movs	r2, #0
 800549a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d163      	bne.n	800556c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054a8:	009a      	lsls	r2, r3, #2
 80054aa:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054ae:	4013      	ands	r3, r2
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80054b4:	0f92      	lsrs	r2, r2, #30
 80054b6:	431a      	orrs	r2, r3
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054c0:	0edb      	lsrs	r3, r3, #27
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	f003 0307 	and.w	r3, r3, #7
 80054c8:	b2da      	uxtb	r2, r3
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054d2:	0e1b      	lsrs	r3, r3, #24
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	f003 0307 	and.w	r3, r3, #7
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054e4:	0d5b      	lsrs	r3, r3, #21
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	b2da      	uxtb	r2, r3
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054f6:	0c9b      	lsrs	r3, r3, #18
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	f003 0307 	and.w	r3, r3, #7
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005508:	0bdb      	lsrs	r3, r3, #15
 800550a:	b2db      	uxtb	r3, r3
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	b2da      	uxtb	r2, r3
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	1c5a      	adds	r2, r3, #1
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	7e1b      	ldrb	r3, [r3, #24]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	f003 0307 	and.w	r3, r3, #7
 800552a:	3302      	adds	r3, #2
 800552c:	2201      	movs	r2, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005536:	fb02 f203 	mul.w	r2, r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	7a1b      	ldrb	r3, [r3, #8]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	f003 030f 	and.w	r3, r3, #15
 8005548:	2201      	movs	r2, #1
 800554a:	409a      	lsls	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005558:	0a52      	lsrs	r2, r2, #9
 800555a:	fb02 f203 	mul.w	r2, r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005568:	661a      	str	r2, [r3, #96]	; 0x60
 800556a:	e031      	b.n	80055d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005570:	2b01      	cmp	r3, #1
 8005572:	d11d      	bne.n	80055b0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005578:	041b      	lsls	r3, r3, #16
 800557a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005582:	0c1b      	lsrs	r3, r3, #16
 8005584:	431a      	orrs	r2, r3
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	3301      	adds	r3, #1
 8005590:	029a      	lsls	r2, r3, #10
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055a4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	661a      	str	r2, [r3, #96]	; 0x60
 80055ae:	e00f      	b.n	80055d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a58      	ldr	r2, [pc, #352]	; (8005718 <HAL_SD_GetCardCSD+0x344>)
 80055b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e09d      	b.n	800570c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055d4:	0b9b      	lsrs	r3, r3, #14
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055e6:	09db      	lsrs	r3, r3, #7
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055fe:	b2da      	uxtb	r2, r3
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005608:	0fdb      	lsrs	r3, r3, #31
 800560a:	b2da      	uxtb	r2, r3
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005614:	0f5b      	lsrs	r3, r3, #29
 8005616:	b2db      	uxtb	r3, r3
 8005618:	f003 0303 	and.w	r3, r3, #3
 800561c:	b2da      	uxtb	r2, r3
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005626:	0e9b      	lsrs	r3, r3, #26
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	b2da      	uxtb	r2, r3
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005638:	0d9b      	lsrs	r3, r3, #22
 800563a:	b2db      	uxtb	r3, r3
 800563c:	f003 030f 	and.w	r3, r3, #15
 8005640:	b2da      	uxtb	r2, r3
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800564a:	0d5b      	lsrs	r3, r3, #21
 800564c:	b2db      	uxtb	r3, r3
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	b2da      	uxtb	r2, r3
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005666:	0c1b      	lsrs	r3, r3, #16
 8005668:	b2db      	uxtb	r3, r3
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	b2da      	uxtb	r2, r3
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567a:	0bdb      	lsrs	r3, r3, #15
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	b2da      	uxtb	r2, r3
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568e:	0b9b      	lsrs	r3, r3, #14
 8005690:	b2db      	uxtb	r3, r3
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	b2da      	uxtb	r2, r3
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a2:	0b5b      	lsrs	r3, r3, #13
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b6:	0b1b      	lsrs	r3, r3, #12
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ca:	0a9b      	lsrs	r3, r3, #10
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	b2da      	uxtb	r2, r3
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056de:	0a1b      	lsrs	r3, r3, #8
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	f003 0303 	and.w	r3, r3, #3
 80056e6:	b2da      	uxtb	r2, r3
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f2:	085b      	lsrs	r3, r3, #1
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056fa:	b2da      	uxtb	r2, r3
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	004005ff 	.word	0x004005ff

0800571c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005774:	b5b0      	push	{r4, r5, r7, lr}
 8005776:	b08e      	sub	sp, #56	; 0x38
 8005778:	af04      	add	r7, sp, #16
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2203      	movs	r2, #3
 8005782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578a:	2b03      	cmp	r3, #3
 800578c:	d02e      	beq.n	80057ec <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005794:	d106      	bne.n	80057a4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	639a      	str	r2, [r3, #56]	; 0x38
 80057a2:	e029      	b.n	80057f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057aa:	d10a      	bne.n	80057c2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 fb0f 	bl	8005dd0 <SD_WideBus_Enable>
 80057b2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	639a      	str	r2, [r3, #56]	; 0x38
 80057c0:	e01a      	b.n	80057f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10a      	bne.n	80057de <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fb4c 	bl	8005e66 <SD_WideBus_Disable>
 80057ce:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	639a      	str	r2, [r3, #56]	; 0x38
 80057dc:	e00c      	b.n	80057f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	639a      	str	r2, [r3, #56]	; 0x38
 80057ea:	e005      	b.n	80057f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d009      	beq.n	8005814 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a18      	ldr	r2, [pc, #96]	; (8005868 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005806:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e024      	b.n	800585e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681d      	ldr	r5, [r3, #0]
 800583a:	466c      	mov	r4, sp
 800583c:	f107 0318 	add.w	r3, r7, #24
 8005840:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005844:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005848:	f107 030c 	add.w	r3, r7, #12
 800584c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800584e:	4628      	mov	r0, r5
 8005850:	f001 fdb6 	bl	80073c0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3728      	adds	r7, #40	; 0x28
 8005862:	46bd      	mov	sp, r7
 8005864:	bdb0      	pop	{r4, r5, r7, pc}
 8005866:	bf00      	nop
 8005868:	004005ff 	.word	0x004005ff

0800586c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005874:	2300      	movs	r3, #0
 8005876:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005878:	f107 030c 	add.w	r3, r7, #12
 800587c:	4619      	mov	r1, r3
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fa7e 	bl	8005d80 <SD_SendStatus>
 8005884:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d005      	beq.n	8005898 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	431a      	orrs	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	0a5b      	lsrs	r3, r3, #9
 800589c:	f003 030f 	and.w	r3, r3, #15
 80058a0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80058a2:	693b      	ldr	r3, [r7, #16]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058c8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80058ca:	bf00      	nop
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b084      	sub	sp, #16
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e8:	2b82      	cmp	r3, #130	; 0x82
 80058ea:	d111      	bne.n	8005910 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 feeb 	bl	80076cc <SDMMC_CmdStopTransfer>
 80058f6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d008      	beq.n	8005910 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	431a      	orrs	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7ff fd58 	bl	80053c0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0208 	bic.w	r2, r2, #8
 800591e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f240 523a 	movw	r2, #1338	; 0x53a
 8005928:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f002 fb4b 	bl	8007fd4 <HAL_SD_RxCpltCallback>
#endif
}
 800593e:	bf00      	nop
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
	...

08005948 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005954:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f7fe fa1c 	bl	8003d94 <HAL_DMA_GetError>
 800595c:	4603      	mov	r3, r0
 800595e:	2b02      	cmp	r3, #2
 8005960:	d03e      	beq.n	80059e0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005968:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005970:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d002      	beq.n	800597e <SD_DMAError+0x36>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d12d      	bne.n	80059da <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a19      	ldr	r2, [pc, #100]	; (80059e8 <SD_DMAError+0xa0>)
 8005984:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005994:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80059a2:	6978      	ldr	r0, [r7, #20]
 80059a4:	f7ff ff62 	bl	800586c <HAL_SD_GetCardState>
 80059a8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	2b06      	cmp	r3, #6
 80059ae:	d002      	beq.n	80059b6 <SD_DMAError+0x6e>
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2b05      	cmp	r3, #5
 80059b4:	d10a      	bne.n	80059cc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f001 fe86 	bl	80076cc <SDMMC_CmdStopTransfer>
 80059c0:	4602      	mov	r2, r0
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c6:	431a      	orrs	r2, r3
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2200      	movs	r2, #0
 80059d8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80059da:	6978      	ldr	r0, [r7, #20]
 80059dc:	f7ff fcf0 	bl	80053c0 <HAL_SD_ErrorCallback>
#endif
  }
}
 80059e0:	bf00      	nop
 80059e2:	3718      	adds	r7, #24
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	004005ff 	.word	0x004005ff

080059ec <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f240 523a 	movw	r2, #1338	; 0x53a
 8005a02:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f7ff ff31 	bl	800586c <HAL_SD_GetCardState>
 8005a0a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2b06      	cmp	r3, #6
 8005a1e:	d002      	beq.n	8005a26 <SD_DMATxAbort+0x3a>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b05      	cmp	r3, #5
 8005a24:	d10a      	bne.n	8005a3c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f001 fe4e 	bl	80076cc <SDMMC_CmdStopTransfer>
 8005a30:	4602      	mov	r2, r0
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a36:	431a      	orrs	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d103      	bne.n	8005a4c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f002 fab1 	bl	8007fac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005a4a:	e002      	b.n	8005a52 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f7ff fcb7 	bl	80053c0 <HAL_SD_ErrorCallback>
}
 8005a52:	bf00      	nop
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b084      	sub	sp, #16
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f240 523a 	movw	r2, #1338	; 0x53a
 8005a70:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f7ff fefa 	bl	800586c <HAL_SD_GetCardState>
 8005a78:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b06      	cmp	r3, #6
 8005a8c:	d002      	beq.n	8005a94 <SD_DMARxAbort+0x3a>
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2b05      	cmp	r3, #5
 8005a92:	d10a      	bne.n	8005aaa <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f001 fe17 	bl	80076cc <SDMMC_CmdStopTransfer>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d103      	bne.n	8005aba <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f002 fa7a 	bl	8007fac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005ab8:	e002      	b.n	8005ac0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f7ff fc80 	bl	80053c0 <HAL_SD_ErrorCallback>
}
 8005ac0:	bf00      	nop
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005ac8:	b5b0      	push	{r4, r5, r7, lr}
 8005aca:	b094      	sub	sp, #80	; 0x50
 8005acc:	af04      	add	r7, sp, #16
 8005ace:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f001 fcc9 	bl	8007470 <SDIO_GetPowerState>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d102      	bne.n	8005aea <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005ae4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005ae8:	e0b7      	b.n	8005c5a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	d02f      	beq.n	8005b52 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f001 fef2 	bl	80078e0 <SDMMC_CmdSendCID>
 8005afc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d001      	beq.n	8005b08 <SD_InitCard+0x40>
    {
      return errorstate;
 8005b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b06:	e0a8      	b.n	8005c5a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f001 fcf3 	bl	80074fa <SDIO_GetResponse>
 8005b14:	4602      	mov	r2, r0
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2104      	movs	r1, #4
 8005b20:	4618      	mov	r0, r3
 8005b22:	f001 fcea 	bl	80074fa <SDIO_GetResponse>
 8005b26:	4602      	mov	r2, r0
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2108      	movs	r1, #8
 8005b32:	4618      	mov	r0, r3
 8005b34:	f001 fce1 	bl	80074fa <SDIO_GetResponse>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	210c      	movs	r1, #12
 8005b44:	4618      	mov	r0, r3
 8005b46:	f001 fcd8 	bl	80074fa <SDIO_GetResponse>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d00d      	beq.n	8005b76 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f107 020e 	add.w	r2, r7, #14
 8005b62:	4611      	mov	r1, r2
 8005b64:	4618      	mov	r0, r3
 8005b66:	f001 fef8 	bl	800795a <SDMMC_CmdSetRelAdd>
 8005b6a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <SD_InitCard+0xae>
    {
      return errorstate;
 8005b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b74:	e071      	b.n	8005c5a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b7a:	2b03      	cmp	r3, #3
 8005b7c:	d036      	beq.n	8005bec <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005b7e:	89fb      	ldrh	r3, [r7, #14]
 8005b80:	461a      	mov	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b8e:	041b      	lsls	r3, r3, #16
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f001 fec2 	bl	800791c <SDMMC_CmdSendCSD>
 8005b98:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ba2:	e05a      	b.n	8005c5a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2100      	movs	r1, #0
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 fca5 	bl	80074fa <SDIO_GetResponse>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2104      	movs	r1, #4
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f001 fc9c 	bl	80074fa <SDIO_GetResponse>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2108      	movs	r1, #8
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f001 fc93 	bl	80074fa <SDIO_GetResponse>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	210c      	movs	r1, #12
 8005be0:	4618      	mov	r0, r3
 8005be2:	f001 fc8a 	bl	80074fa <SDIO_GetResponse>
 8005be6:	4602      	mov	r2, r0
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2104      	movs	r1, #4
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f001 fc81 	bl	80074fa <SDIO_GetResponse>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	0d1a      	lsrs	r2, r3, #20
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005c00:	f107 0310 	add.w	r3, r7, #16
 8005c04:	4619      	mov	r1, r3
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f7ff fbe4 	bl	80053d4 <HAL_SD_GetCardCSD>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c12:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005c16:	e020      	b.n	8005c5a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6819      	ldr	r1, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c20:	041b      	lsls	r3, r3, #16
 8005c22:	f04f 0400 	mov.w	r4, #0
 8005c26:	461a      	mov	r2, r3
 8005c28:	4623      	mov	r3, r4
 8005c2a:	4608      	mov	r0, r1
 8005c2c:	f001 fd70 	bl	8007710 <SDMMC_CmdSelDesel>
 8005c30:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <SD_InitCard+0x174>
  {
    return errorstate;
 8005c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c3a:	e00e      	b.n	8005c5a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681d      	ldr	r5, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	466c      	mov	r4, sp
 8005c44:	f103 0210 	add.w	r2, r3, #16
 8005c48:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005c4e:	3304      	adds	r3, #4
 8005c50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c52:	4628      	mov	r0, r5
 8005c54:	f001 fbb4 	bl	80073c0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3740      	adds	r7, #64	; 0x40
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005c64 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	2300      	movs	r3, #0
 8005c76:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f001 fd6a 	bl	8007756 <SDMMC_CmdGoIdleState>
 8005c82:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <SD_PowerON+0x2a>
  {
    return errorstate;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	e072      	b.n	8005d74 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f001 fd7d 	bl	8007792 <SDMMC_CmdOperCond>
 8005c98:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00d      	beq.n	8005cbc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f001 fd53 	bl	8007756 <SDMMC_CmdGoIdleState>
 8005cb0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d004      	beq.n	8005cc2 <SD_PowerON+0x5e>
    {
      return errorstate;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	e05b      	b.n	8005d74 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d137      	bne.n	8005d3a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2100      	movs	r1, #0
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f001 fd7d 	bl	80077d0 <SDMMC_CmdAppCommand>
 8005cd6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d02d      	beq.n	8005d3a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005cde:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005ce2:	e047      	b.n	8005d74 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2100      	movs	r1, #0
 8005cea:	4618      	mov	r0, r3
 8005cec:	f001 fd70 	bl	80077d0 <SDMMC_CmdAppCommand>
 8005cf0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <SD_PowerON+0x98>
    {
      return errorstate;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	e03b      	b.n	8005d74 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	491e      	ldr	r1, [pc, #120]	; (8005d7c <SD_PowerON+0x118>)
 8005d02:	4618      	mov	r0, r3
 8005d04:	f001 fd86 	bl	8007814 <SDMMC_CmdAppOperCommand>
 8005d08:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d002      	beq.n	8005d16 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005d14:	e02e      	b.n	8005d74 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f001 fbec 	bl	80074fa <SDIO_GetResponse>
 8005d22:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	0fdb      	lsrs	r3, r3, #31
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <SD_PowerON+0xcc>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e000      	b.n	8005d32 <SD_PowerON+0xce>
 8005d30:	2300      	movs	r3, #0
 8005d32:	613b      	str	r3, [r7, #16]

    count++;
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	3301      	adds	r3, #1
 8005d38:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d802      	bhi.n	8005d4a <SD_PowerON+0xe6>
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d0cc      	beq.n	8005ce4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d902      	bls.n	8005d5a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005d54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d58:	e00c      	b.n	8005d74 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d003      	beq.n	8005d6c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	645a      	str	r2, [r3, #68]	; 0x44
 8005d6a:	e002      	b.n	8005d72 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3718      	adds	r7, #24
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	c1100000 	.word	0xc1100000

08005d80 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d102      	bne.n	8005d96 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005d90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d94:	e018      	b.n	8005dc8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9e:	041b      	lsls	r3, r3, #16
 8005da0:	4619      	mov	r1, r3
 8005da2:	4610      	mov	r0, r2
 8005da4:	f001 fdfa 	bl	800799c <SDMMC_CmdSendStatus>
 8005da8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d001      	beq.n	8005db4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	e009      	b.n	8005dc8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2100      	movs	r1, #0
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f001 fb9d 	bl	80074fa <SDIO_GetResponse>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	2300      	movs	r3, #0
 8005dde:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2100      	movs	r1, #0
 8005de6:	4618      	mov	r0, r3
 8005de8:	f001 fb87 	bl	80074fa <SDIO_GetResponse>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005df6:	d102      	bne.n	8005dfe <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005df8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005dfc:	e02f      	b.n	8005e5e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005dfe:	f107 030c 	add.w	r3, r7, #12
 8005e02:	4619      	mov	r1, r3
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f879 	bl	8005efc <SD_FindSCR>
 8005e0a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	e023      	b.n	8005e5e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d01c      	beq.n	8005e5a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e28:	041b      	lsls	r3, r3, #16
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f001 fccf 	bl	80077d0 <SDMMC_CmdAppCommand>
 8005e32:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d001      	beq.n	8005e3e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	e00f      	b.n	8005e5e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2102      	movs	r1, #2
 8005e44:	4618      	mov	r0, r3
 8005e46:	f001 fd08 	bl	800785a <SDMMC_CmdBusWidth>
 8005e4a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	e003      	b.n	8005e5e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005e56:	2300      	movs	r3, #0
 8005e58:	e001      	b.n	8005e5e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005e5a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b086      	sub	sp, #24
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f001 fb3c 	bl	80074fa <SDIO_GetResponse>
 8005e82:	4603      	mov	r3, r0
 8005e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e8c:	d102      	bne.n	8005e94 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005e8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e92:	e02f      	b.n	8005ef4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005e94:	f107 030c 	add.w	r3, r7, #12
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f82e 	bl	8005efc <SD_FindSCR>
 8005ea0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	e023      	b.n	8005ef4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d01c      	beq.n	8005ef0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ebe:	041b      	lsls	r3, r3, #16
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	f001 fc84 	bl	80077d0 <SDMMC_CmdAppCommand>
 8005ec8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	e00f      	b.n	8005ef4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2100      	movs	r1, #0
 8005eda:	4618      	mov	r0, r3
 8005edc:	f001 fcbd 	bl	800785a <SDMMC_CmdBusWidth>
 8005ee0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	e003      	b.n	8005ef4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005eec:	2300      	movs	r3, #0
 8005eee:	e001      	b.n	8005ef4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005ef0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3718      	adds	r7, #24
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005efc:	b590      	push	{r4, r7, lr}
 8005efe:	b08f      	sub	sp, #60	; 0x3c
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005f06:	f7fc ff69 	bl	8002ddc <HAL_GetTick>
 8005f0a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005f10:	2300      	movs	r3, #0
 8005f12:	60bb      	str	r3, [r7, #8]
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2108      	movs	r1, #8
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 fb28 	bl	8007578 <SDMMC_CmdBlockLength>
 8005f28:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d001      	beq.n	8005f34 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f32:	e0a9      	b.n	8006088 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f3c:	041b      	lsls	r3, r3, #16
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f001 fc45 	bl	80077d0 <SDMMC_CmdAppCommand>
 8005f46:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f50:	e09a      	b.n	8006088 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295
 8005f56:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005f58:	2308      	movs	r3, #8
 8005f5a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005f5c:	2330      	movs	r3, #48	; 0x30
 8005f5e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005f60:	2302      	movs	r3, #2
 8005f62:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f107 0210 	add.w	r2, r7, #16
 8005f74:	4611      	mov	r1, r2
 8005f76:	4618      	mov	r0, r3
 8005f78:	f001 fad2 	bl	8007520 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f001 fc8c 	bl	800789e <SDMMC_CmdSendSCR>
 8005f86:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d022      	beq.n	8005fd4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f90:	e07a      	b.n	8006088 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00e      	beq.n	8005fbe <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6819      	ldr	r1, [r3, #0]
 8005fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	f107 0208 	add.w	r2, r7, #8
 8005fac:	18d4      	adds	r4, r2, r3
 8005fae:	4608      	mov	r0, r1
 8005fb0:	f001 fa31 	bl	8007416 <SDIO_ReadFIFO>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	6023      	str	r3, [r4, #0]
      index++;
 8005fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fba:	3301      	adds	r3, #1
 8005fbc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005fbe:	f7fc ff0d 	bl	8002ddc <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fcc:	d102      	bne.n	8005fd4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005fce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005fd2:	e059      	b.n	8006088 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fda:	f240 432a 	movw	r3, #1066	; 0x42a
 8005fde:	4013      	ands	r3, r2
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d0d6      	beq.n	8005f92 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fea:	f003 0308 	and.w	r3, r3, #8
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d005      	beq.n	8005ffe <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2208      	movs	r2, #8
 8005ff8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005ffa:	2308      	movs	r3, #8
 8005ffc:	e044      	b.n	8006088 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2202      	movs	r2, #2
 8006012:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006014:	2302      	movs	r3, #2
 8006016:	e037      	b.n	8006088 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d005      	beq.n	8006032 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2220      	movs	r2, #32
 800602c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800602e:	2320      	movs	r3, #32
 8006030:	e02a      	b.n	8006088 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f240 523a 	movw	r2, #1338	; 0x53a
 800603a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	061a      	lsls	r2, r3, #24
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	021b      	lsls	r3, r3, #8
 8006044:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006048:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	0a1b      	lsrs	r3, r3, #8
 800604e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006052:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	0e1b      	lsrs	r3, r3, #24
 8006058:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800605a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605c:	601a      	str	r2, [r3, #0]
    scr++;
 800605e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006060:	3304      	adds	r3, #4
 8006062:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	061a      	lsls	r2, r3, #24
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006070:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	0a1b      	lsrs	r3, r3, #8
 8006076:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800607a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	0e1b      	lsrs	r3, r3, #24
 8006080:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006084:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	373c      	adds	r7, #60	; 0x3c
 800608c:	46bd      	mov	sp, r7
 800608e:	bd90      	pop	{r4, r7, pc}

08006090 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d03f      	beq.n	800612a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80060aa:	2300      	movs	r3, #0
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e033      	b.n	8006118 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f001 f9ae 	bl	8007416 <SDIO_ReadFIFO>
 80060ba:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	3301      	adds	r3, #1
 80060c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	0a1b      	lsrs	r3, r3, #8
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3301      	adds	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	3b01      	subs	r3, #1
 80060e4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	0c1b      	lsrs	r3, r3, #16
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	701a      	strb	r2, [r3, #0]
      tmp++;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	3301      	adds	r3, #1
 80060f4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	3b01      	subs	r3, #1
 80060fa:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	0e1b      	lsrs	r3, r3, #24
 8006100:	b2da      	uxtb	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	3301      	adds	r3, #1
 800610a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	3b01      	subs	r3, #1
 8006110:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	3301      	adds	r3, #1
 8006116:	617b      	str	r3, [r7, #20]
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	2b07      	cmp	r3, #7
 800611c:	d9c8      	bls.n	80060b0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800612a:	bf00      	nop
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b086      	sub	sp, #24
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d043      	beq.n	80061d4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800614c:	2300      	movs	r3, #0
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	e037      	b.n	80061c2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	3301      	adds	r3, #1
 800615c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	3b01      	subs	r3, #1
 8006162:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	021a      	lsls	r2, r3, #8
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	4313      	orrs	r3, r2
 800616e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	3301      	adds	r3, #1
 8006174:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	3b01      	subs	r3, #1
 800617a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	041a      	lsls	r2, r3, #16
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	4313      	orrs	r3, r2
 8006186:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3301      	adds	r3, #1
 800618c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	3b01      	subs	r3, #1
 8006192:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	061a      	lsls	r2, r3, #24
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	4313      	orrs	r3, r2
 800619e:	60bb      	str	r3, [r7, #8]
      tmp++;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	3301      	adds	r3, #1
 80061a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	3b01      	subs	r3, #1
 80061aa:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f107 0208 	add.w	r2, r7, #8
 80061b4:	4611      	mov	r1, r2
 80061b6:	4618      	mov	r0, r3
 80061b8:	f001 f93a 	bl	8007430 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	3301      	adds	r3, #1
 80061c0:	617b      	str	r3, [r7, #20]
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b07      	cmp	r3, #7
 80061c6:	d9c4      	bls.n	8006152 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80061d4:	bf00      	nop
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d101      	bne.n	80061ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e056      	b.n	800629c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d106      	bne.n	800620e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7fc fb8d 	bl	8002928 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2202      	movs	r2, #2
 8006212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006224:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	431a      	orrs	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	431a      	orrs	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800624a:	431a      	orrs	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	431a      	orrs	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	ea42 0103 	orr.w	r1, r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	0c1b      	lsrs	r3, r3, #16
 800626c:	f003 0104 	and.w	r1, r3, #4
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	430a      	orrs	r2, r1
 800627a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	69da      	ldr	r2, [r3, #28]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800628a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3708      	adds	r7, #8
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b088      	sub	sp, #32
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	4613      	mov	r3, r2
 80062b2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d101      	bne.n	80062c6 <HAL_SPI_Transmit+0x22>
 80062c2:	2302      	movs	r3, #2
 80062c4:	e11e      	b.n	8006504 <HAL_SPI_Transmit+0x260>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ce:	f7fc fd85 	bl	8002ddc <HAL_GetTick>
 80062d2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80062d4:	88fb      	ldrh	r3, [r7, #6]
 80062d6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d002      	beq.n	80062ea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80062e4:	2302      	movs	r3, #2
 80062e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062e8:	e103      	b.n	80064f2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d002      	beq.n	80062f6 <HAL_SPI_Transmit+0x52>
 80062f0:	88fb      	ldrh	r3, [r7, #6]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d102      	bne.n	80062fc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062fa:	e0fa      	b.n	80064f2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2203      	movs	r2, #3
 8006300:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	88fa      	ldrh	r2, [r7, #6]
 8006314:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	88fa      	ldrh	r2, [r7, #6]
 800631a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006342:	d107      	bne.n	8006354 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006352:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635e:	2b40      	cmp	r3, #64	; 0x40
 8006360:	d007      	beq.n	8006372 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006370:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637a:	d14b      	bne.n	8006414 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d002      	beq.n	800638a <HAL_SPI_Transmit+0xe6>
 8006384:	8afb      	ldrh	r3, [r7, #22]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d13e      	bne.n	8006408 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	881a      	ldrh	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639a:	1c9a      	adds	r2, r3, #2
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	3b01      	subs	r3, #1
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063ae:	e02b      	b.n	8006408 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d112      	bne.n	80063e4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c2:	881a      	ldrh	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ce:	1c9a      	adds	r2, r3, #2
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80063e2:	e011      	b.n	8006408 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063e4:	f7fc fcfa 	bl	8002ddc <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	683a      	ldr	r2, [r7, #0]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d803      	bhi.n	80063fc <HAL_SPI_Transmit+0x158>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fa:	d102      	bne.n	8006402 <HAL_SPI_Transmit+0x15e>
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d102      	bne.n	8006408 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006406:	e074      	b.n	80064f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1ce      	bne.n	80063b0 <HAL_SPI_Transmit+0x10c>
 8006412:	e04c      	b.n	80064ae <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d002      	beq.n	8006422 <HAL_SPI_Transmit+0x17e>
 800641c:	8afb      	ldrh	r3, [r7, #22]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d140      	bne.n	80064a4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	330c      	adds	r3, #12
 800642c:	7812      	ldrb	r2, [r2, #0]
 800642e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006434:	1c5a      	adds	r2, r3, #1
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800643e:	b29b      	uxth	r3, r3
 8006440:	3b01      	subs	r3, #1
 8006442:	b29a      	uxth	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006448:	e02c      	b.n	80064a4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f003 0302 	and.w	r3, r3, #2
 8006454:	2b02      	cmp	r3, #2
 8006456:	d113      	bne.n	8006480 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	330c      	adds	r3, #12
 8006462:	7812      	ldrb	r2, [r2, #0]
 8006464:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646a:	1c5a      	adds	r2, r3, #1
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006474:	b29b      	uxth	r3, r3
 8006476:	3b01      	subs	r3, #1
 8006478:	b29a      	uxth	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	86da      	strh	r2, [r3, #54]	; 0x36
 800647e:	e011      	b.n	80064a4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006480:	f7fc fcac 	bl	8002ddc <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	683a      	ldr	r2, [r7, #0]
 800648c:	429a      	cmp	r2, r3
 800648e:	d803      	bhi.n	8006498 <HAL_SPI_Transmit+0x1f4>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006496:	d102      	bne.n	800649e <HAL_SPI_Transmit+0x1fa>
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d102      	bne.n	80064a4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064a2:	e026      	b.n	80064f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1cd      	bne.n	800644a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064ae:	69ba      	ldr	r2, [r7, #24]
 80064b0:	6839      	ldr	r1, [r7, #0]
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f000 fba4 	bl	8006c00 <SPI_EndRxTxTransaction>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d002      	beq.n	80064c4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2220      	movs	r2, #32
 80064c2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10a      	bne.n	80064e2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064cc:	2300      	movs	r3, #0
 80064ce:	613b      	str	r3, [r7, #16]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	613b      	str	r3, [r7, #16]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	613b      	str	r3, [r7, #16]
 80064e0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	77fb      	strb	r3, [r7, #31]
 80064ee:	e000      	b.n	80064f2 <HAL_SPI_Transmit+0x24e>
  }

error:
 80064f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006502:	7ffb      	ldrb	r3, [r7, #31]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3720      	adds	r7, #32
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b088      	sub	sp, #32
 8006510:	af02      	add	r7, sp, #8
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	4613      	mov	r3, r2
 800651a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006528:	d112      	bne.n	8006550 <HAL_SPI_Receive+0x44>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10e      	bne.n	8006550 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2204      	movs	r2, #4
 8006536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800653a:	88fa      	ldrh	r2, [r7, #6]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	4613      	mov	r3, r2
 8006542:	68ba      	ldr	r2, [r7, #8]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f8e9 	bl	800671e <HAL_SPI_TransmitReceive>
 800654c:	4603      	mov	r3, r0
 800654e:	e0e2      	b.n	8006716 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <HAL_SPI_Receive+0x52>
 800655a:	2302      	movs	r3, #2
 800655c:	e0db      	b.n	8006716 <HAL_SPI_Receive+0x20a>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006566:	f7fc fc39 	bl	8002ddc <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	d002      	beq.n	800657e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006578:	2302      	movs	r3, #2
 800657a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800657c:	e0c2      	b.n	8006704 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d002      	beq.n	800658a <HAL_SPI_Receive+0x7e>
 8006584:	88fb      	ldrh	r3, [r7, #6]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d102      	bne.n	8006590 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800658e:	e0b9      	b.n	8006704 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2204      	movs	r2, #4
 8006594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	88fa      	ldrh	r2, [r7, #6]
 80065a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	88fa      	ldrh	r2, [r7, #6]
 80065ae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065d6:	d107      	bne.n	80065e8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80065e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f2:	2b40      	cmp	r3, #64	; 0x40
 80065f4:	d007      	beq.n	8006606 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006604:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d162      	bne.n	80066d4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800660e:	e02e      	b.n	800666e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d115      	bne.n	800664a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f103 020c 	add.w	r2, r3, #12
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662a:	7812      	ldrb	r2, [r2, #0]
 800662c:	b2d2      	uxtb	r2, r2
 800662e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800663e:	b29b      	uxth	r3, r3
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006648:	e011      	b.n	800666e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800664a:	f7fc fbc7 	bl	8002ddc <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	429a      	cmp	r2, r3
 8006658:	d803      	bhi.n	8006662 <HAL_SPI_Receive+0x156>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006660:	d102      	bne.n	8006668 <HAL_SPI_Receive+0x15c>
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d102      	bne.n	800666e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800666c:	e04a      	b.n	8006704 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006672:	b29b      	uxth	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1cb      	bne.n	8006610 <HAL_SPI_Receive+0x104>
 8006678:	e031      	b.n	80066de <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b01      	cmp	r3, #1
 8006686:	d113      	bne.n	80066b0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68da      	ldr	r2, [r3, #12]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006692:	b292      	uxth	r2, r2
 8006694:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669a:	1c9a      	adds	r2, r3, #2
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80066ae:	e011      	b.n	80066d4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066b0:	f7fc fb94 	bl	8002ddc <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d803      	bhi.n	80066c8 <HAL_SPI_Receive+0x1bc>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c6:	d102      	bne.n	80066ce <HAL_SPI_Receive+0x1c2>
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d102      	bne.n	80066d4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80066d2:	e017      	b.n	8006704 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1cd      	bne.n	800667a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	6839      	ldr	r1, [r7, #0]
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f000 fa27 	bl	8006b36 <SPI_EndRxTransaction>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d002      	beq.n	80066f4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2220      	movs	r2, #32
 80066f2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d002      	beq.n	8006702 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	75fb      	strb	r3, [r7, #23]
 8006700:	e000      	b.n	8006704 <HAL_SPI_Receive+0x1f8>
  }

error :
 8006702:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006714:	7dfb      	ldrb	r3, [r7, #23]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b08c      	sub	sp, #48	; 0x30
 8006722:	af00      	add	r7, sp, #0
 8006724:	60f8      	str	r0, [r7, #12]
 8006726:	60b9      	str	r1, [r7, #8]
 8006728:	607a      	str	r2, [r7, #4]
 800672a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800672c:	2301      	movs	r3, #1
 800672e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800673c:	2b01      	cmp	r3, #1
 800673e:	d101      	bne.n	8006744 <HAL_SPI_TransmitReceive+0x26>
 8006740:	2302      	movs	r3, #2
 8006742:	e18a      	b.n	8006a5a <HAL_SPI_TransmitReceive+0x33c>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800674c:	f7fc fb46 	bl	8002ddc <HAL_GetTick>
 8006750:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006762:	887b      	ldrh	r3, [r7, #2]
 8006764:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006766:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800676a:	2b01      	cmp	r3, #1
 800676c:	d00f      	beq.n	800678e <HAL_SPI_TransmitReceive+0x70>
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006774:	d107      	bne.n	8006786 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d103      	bne.n	8006786 <HAL_SPI_TransmitReceive+0x68>
 800677e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006782:	2b04      	cmp	r3, #4
 8006784:	d003      	beq.n	800678e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006786:	2302      	movs	r3, #2
 8006788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800678c:	e15b      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d005      	beq.n	80067a0 <HAL_SPI_TransmitReceive+0x82>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <HAL_SPI_TransmitReceive+0x82>
 800679a:	887b      	ldrh	r3, [r7, #2]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d103      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80067a6:	e14e      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d003      	beq.n	80067bc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2205      	movs	r2, #5
 80067b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	887a      	ldrh	r2, [r7, #2]
 80067cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	887a      	ldrh	r2, [r7, #2]
 80067d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	887a      	ldrh	r2, [r7, #2]
 80067de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	887a      	ldrh	r2, [r7, #2]
 80067e4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fc:	2b40      	cmp	r3, #64	; 0x40
 80067fe:	d007      	beq.n	8006810 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800680e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006818:	d178      	bne.n	800690c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d002      	beq.n	8006828 <HAL_SPI_TransmitReceive+0x10a>
 8006822:	8b7b      	ldrh	r3, [r7, #26]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d166      	bne.n	80068f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	881a      	ldrh	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006838:	1c9a      	adds	r2, r3, #2
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006842:	b29b      	uxth	r3, r3
 8006844:	3b01      	subs	r3, #1
 8006846:	b29a      	uxth	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800684c:	e053      	b.n	80068f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f003 0302 	and.w	r3, r3, #2
 8006858:	2b02      	cmp	r3, #2
 800685a:	d11b      	bne.n	8006894 <HAL_SPI_TransmitReceive+0x176>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006860:	b29b      	uxth	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d016      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x176>
 8006866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006868:	2b01      	cmp	r3, #1
 800686a:	d113      	bne.n	8006894 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006870:	881a      	ldrh	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687c:	1c9a      	adds	r2, r3, #2
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 0301 	and.w	r3, r3, #1
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d119      	bne.n	80068d6 <HAL_SPI_TransmitReceive+0x1b8>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d014      	beq.n	80068d6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68da      	ldr	r2, [r3, #12]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b6:	b292      	uxth	r2, r2
 80068b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068be:	1c9a      	adds	r2, r3, #2
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068d2:	2301      	movs	r3, #1
 80068d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068d6:	f7fc fa81 	bl	8002ddc <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d807      	bhi.n	80068f6 <HAL_SPI_TransmitReceive+0x1d8>
 80068e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d003      	beq.n	80068f6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068f4:	e0a7      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1a6      	bne.n	800684e <HAL_SPI_TransmitReceive+0x130>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1a1      	bne.n	800684e <HAL_SPI_TransmitReceive+0x130>
 800690a:	e07c      	b.n	8006a06 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d002      	beq.n	800691a <HAL_SPI_TransmitReceive+0x1fc>
 8006914:	8b7b      	ldrh	r3, [r7, #26]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d16b      	bne.n	80069f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	330c      	adds	r3, #12
 8006924:	7812      	ldrb	r2, [r2, #0]
 8006926:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006940:	e057      	b.n	80069f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	2b02      	cmp	r3, #2
 800694e:	d11c      	bne.n	800698a <HAL_SPI_TransmitReceive+0x26c>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006954:	b29b      	uxth	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d017      	beq.n	800698a <HAL_SPI_TransmitReceive+0x26c>
 800695a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695c:	2b01      	cmp	r3, #1
 800695e:	d114      	bne.n	800698a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	330c      	adds	r3, #12
 800696a:	7812      	ldrb	r2, [r2, #0]
 800696c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b01      	cmp	r3, #1
 8006996:	d119      	bne.n	80069cc <HAL_SPI_TransmitReceive+0x2ae>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d014      	beq.n	80069cc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68da      	ldr	r2, [r3, #12]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ac:	b2d2      	uxtb	r2, r2
 80069ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069be:	b29b      	uxth	r3, r3
 80069c0:	3b01      	subs	r3, #1
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069c8:	2301      	movs	r3, #1
 80069ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069cc:	f7fc fa06 	bl	8002ddc <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069d8:	429a      	cmp	r2, r3
 80069da:	d803      	bhi.n	80069e4 <HAL_SPI_TransmitReceive+0x2c6>
 80069dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e2:	d102      	bne.n	80069ea <HAL_SPI_TransmitReceive+0x2cc>
 80069e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d103      	bne.n	80069f2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069f0:	e029      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1a2      	bne.n	8006942 <HAL_SPI_TransmitReceive+0x224>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d19d      	bne.n	8006942 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f000 f8f8 	bl	8006c00 <SPI_EndRxTxTransaction>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d006      	beq.n	8006a24 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006a22:	e010      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10b      	bne.n	8006a44 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	617b      	str	r3, [r7, #20]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	e000      	b.n	8006a46 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006a44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3730      	adds	r7, #48	; 0x30
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b084      	sub	sp, #16
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	60f8      	str	r0, [r7, #12]
 8006a6a:	60b9      	str	r1, [r7, #8]
 8006a6c:	603b      	str	r3, [r7, #0]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a72:	e04c      	b.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7a:	d048      	beq.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006a7c:	f7fc f9ae 	bl	8002ddc <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d902      	bls.n	8006a92 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d13d      	bne.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006aa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aaa:	d111      	bne.n	8006ad0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ab4:	d004      	beq.n	8006ac0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006abe:	d107      	bne.n	8006ad0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ace:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ad8:	d10f      	bne.n	8006afa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ae8:	601a      	str	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006af8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e00f      	b.n	8006b2e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	4013      	ands	r3, r2
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	bf0c      	ite	eq
 8006b1e:	2301      	moveq	r3, #1
 8006b20:	2300      	movne	r3, #0
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	461a      	mov	r2, r3
 8006b26:	79fb      	ldrb	r3, [r7, #7]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d1a3      	bne.n	8006a74 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b086      	sub	sp, #24
 8006b3a:	af02      	add	r7, sp, #8
 8006b3c:	60f8      	str	r0, [r7, #12]
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b4a:	d111      	bne.n	8006b70 <SPI_EndRxTransaction+0x3a>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b54:	d004      	beq.n	8006b60 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b5e:	d107      	bne.n	8006b70 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b6e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b78:	d12a      	bne.n	8006bd0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b82:	d012      	beq.n	8006baa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	2180      	movs	r1, #128	; 0x80
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f7ff ff67 	bl	8006a62 <SPI_WaitFlagStateUntilTimeout>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d02d      	beq.n	8006bf6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b9e:	f043 0220 	orr.w	r2, r3, #32
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e026      	b.n	8006bf8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7ff ff54 	bl	8006a62 <SPI_WaitFlagStateUntilTimeout>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d01a      	beq.n	8006bf6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bc4:	f043 0220 	orr.w	r2, r3, #32
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e013      	b.n	8006bf8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	2101      	movs	r1, #1
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f7ff ff41 	bl	8006a62 <SPI_WaitFlagStateUntilTimeout>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d007      	beq.n	8006bf6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bea:	f043 0220 	orr.w	r2, r3, #32
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e000      	b.n	8006bf8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b088      	sub	sp, #32
 8006c04:	af02      	add	r7, sp, #8
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c0c:	4b1b      	ldr	r3, [pc, #108]	; (8006c7c <SPI_EndRxTxTransaction+0x7c>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a1b      	ldr	r2, [pc, #108]	; (8006c80 <SPI_EndRxTxTransaction+0x80>)
 8006c12:	fba2 2303 	umull	r2, r3, r2, r3
 8006c16:	0d5b      	lsrs	r3, r3, #21
 8006c18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c1c:	fb02 f303 	mul.w	r3, r2, r3
 8006c20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c2a:	d112      	bne.n	8006c52 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2200      	movs	r2, #0
 8006c34:	2180      	movs	r1, #128	; 0x80
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f7ff ff13 	bl	8006a62 <SPI_WaitFlagStateUntilTimeout>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d016      	beq.n	8006c70 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c46:	f043 0220 	orr.w	r2, r3, #32
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e00f      	b.n	8006c72 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00a      	beq.n	8006c6e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c68:	2b80      	cmp	r3, #128	; 0x80
 8006c6a:	d0f2      	beq.n	8006c52 <SPI_EndRxTxTransaction+0x52>
 8006c6c:	e000      	b.n	8006c70 <SPI_EndRxTxTransaction+0x70>
        break;
 8006c6e:	bf00      	nop
  }

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3718      	adds	r7, #24
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20000000 	.word	0x20000000
 8006c80:	165e9f81 	.word	0x165e9f81

08006c84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e01d      	b.n	8006cd2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7fb feca 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4610      	mov	r0, r2
 8006cc4:	f000 fa26 	bl	8007114 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68da      	ldr	r2, [r3, #12]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f042 0201 	orr.w	r2, r2, #1
 8006cf0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f003 0307 	and.w	r3, r3, #7
 8006cfc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2b06      	cmp	r3, #6
 8006d02:	d007      	beq.n	8006d14 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f042 0201 	orr.w	r2, r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3714      	adds	r7, #20
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b086      	sub	sp, #24
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
 8006d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e083      	b.n	8006e3e <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fb fe34 	bl	80029b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2202      	movs	r2, #2
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6812      	ldr	r2, [r2, #0]
 8006d62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d66:	f023 0307 	bic.w	r3, r3, #7
 8006d6a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	3304      	adds	r3, #4
 8006d74:	4619      	mov	r1, r3
 8006d76:	4610      	mov	r0, r2
 8006d78:	f000 f9cc 	bl	8007114 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006da4:	f023 0303 	bic.w	r3, r3, #3
 8006da8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	689a      	ldr	r2, [r3, #8]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	021b      	lsls	r3, r3, #8
 8006db4:	4313      	orrs	r3, r2
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006dc2:	f023 030c 	bic.w	r3, r3, #12
 8006dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68da      	ldr	r2, [r3, #12]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	69db      	ldr	r3, [r3, #28]
 8006ddc:	021b      	lsls	r3, r3, #8
 8006dde:	4313      	orrs	r3, r2
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	011a      	lsls	r2, r3, #4
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	6a1b      	ldr	r3, [r3, #32]
 8006df0:	031b      	lsls	r3, r3, #12
 8006df2:	4313      	orrs	r3, r2
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006e00:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006e08:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	011b      	lsls	r3, r3, #4
 8006e14:	4313      	orrs	r3, r2
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b082      	sub	sp, #8
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d002      	beq.n	8006e5c <HAL_TIM_Encoder_Start+0x16>
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	d008      	beq.n	8006e6c <HAL_TIM_Encoder_Start+0x26>
 8006e5a:	e00f      	b.n	8006e7c <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2201      	movs	r2, #1
 8006e62:	2100      	movs	r1, #0
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 f9f5 	bl	8007254 <TIM_CCxChannelCmd>
      break;
 8006e6a:	e016      	b.n	8006e9a <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2201      	movs	r2, #1
 8006e72:	2104      	movs	r1, #4
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 f9ed 	bl	8007254 <TIM_CCxChannelCmd>
      break;
 8006e7a:	e00e      	b.n	8006e9a <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2201      	movs	r2, #1
 8006e82:	2100      	movs	r1, #0
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 f9e5 	bl	8007254 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	2104      	movs	r1, #4
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 f9de 	bl	8007254 <TIM_CCxChannelCmd>
      break;
 8006e98:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f042 0201 	orr.w	r2, r2, #1
 8006ea8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3708      	adds	r7, #8
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d122      	bne.n	8006f10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f003 0302 	and.w	r3, r3, #2
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d11b      	bne.n	8006f10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f06f 0202 	mvn.w	r2, #2
 8006ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	f003 0303 	and.w	r3, r3, #3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d003      	beq.n	8006efe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f8ee 	bl	80070d8 <HAL_TIM_IC_CaptureCallback>
 8006efc:	e005      	b.n	8006f0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f8e0 	bl	80070c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f8f1 	bl	80070ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	f003 0304 	and.w	r3, r3, #4
 8006f1a:	2b04      	cmp	r3, #4
 8006f1c:	d122      	bne.n	8006f64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d11b      	bne.n	8006f64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f06f 0204 	mvn.w	r2, #4
 8006f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f8c4 	bl	80070d8 <HAL_TIM_IC_CaptureCallback>
 8006f50:	e005      	b.n	8006f5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f8b6 	bl	80070c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f8c7 	bl	80070ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	f003 0308 	and.w	r3, r3, #8
 8006f6e:	2b08      	cmp	r3, #8
 8006f70:	d122      	bne.n	8006fb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	f003 0308 	and.w	r3, r3, #8
 8006f7c:	2b08      	cmp	r3, #8
 8006f7e:	d11b      	bne.n	8006fb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f06f 0208 	mvn.w	r2, #8
 8006f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2204      	movs	r2, #4
 8006f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d003      	beq.n	8006fa6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f89a 	bl	80070d8 <HAL_TIM_IC_CaptureCallback>
 8006fa4:	e005      	b.n	8006fb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f88c 	bl	80070c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f89d 	bl	80070ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	f003 0310 	and.w	r3, r3, #16
 8006fc2:	2b10      	cmp	r3, #16
 8006fc4:	d122      	bne.n	800700c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2b10      	cmp	r3, #16
 8006fd2:	d11b      	bne.n	800700c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f06f 0210 	mvn.w	r2, #16
 8006fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2208      	movs	r2, #8
 8006fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f870 	bl	80070d8 <HAL_TIM_IC_CaptureCallback>
 8006ff8:	e005      	b.n	8007006 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f862 	bl	80070c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 f873 	bl	80070ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b01      	cmp	r3, #1
 8007018:	d10e      	bne.n	8007038 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	2b01      	cmp	r3, #1
 8007026:	d107      	bne.n	8007038 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f06f 0201 	mvn.w	r2, #1
 8007030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7fa fb60 	bl	80016f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007042:	2b80      	cmp	r3, #128	; 0x80
 8007044:	d10e      	bne.n	8007064 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007050:	2b80      	cmp	r3, #128	; 0x80
 8007052:	d107      	bne.n	8007064 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800705c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f9a4 	bl	80073ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800706e:	2b40      	cmp	r3, #64	; 0x40
 8007070:	d10e      	bne.n	8007090 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800707c:	2b40      	cmp	r3, #64	; 0x40
 800707e:	d107      	bne.n	8007090 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f838 	bl	8007100 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f003 0320 	and.w	r3, r3, #32
 800709a:	2b20      	cmp	r3, #32
 800709c:	d10e      	bne.n	80070bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	f003 0320 	and.w	r3, r3, #32
 80070a8:	2b20      	cmp	r3, #32
 80070aa:	d107      	bne.n	80070bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0220 	mvn.w	r2, #32
 80070b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f96e 	bl	8007398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070bc:	bf00      	nop
 80070be:	3708      	adds	r7, #8
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070cc:	bf00      	nop
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007108:	bf00      	nop
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a40      	ldr	r2, [pc, #256]	; (8007228 <TIM_Base_SetConfig+0x114>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d013      	beq.n	8007154 <TIM_Base_SetConfig+0x40>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007132:	d00f      	beq.n	8007154 <TIM_Base_SetConfig+0x40>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a3d      	ldr	r2, [pc, #244]	; (800722c <TIM_Base_SetConfig+0x118>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d00b      	beq.n	8007154 <TIM_Base_SetConfig+0x40>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a3c      	ldr	r2, [pc, #240]	; (8007230 <TIM_Base_SetConfig+0x11c>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d007      	beq.n	8007154 <TIM_Base_SetConfig+0x40>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a3b      	ldr	r2, [pc, #236]	; (8007234 <TIM_Base_SetConfig+0x120>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d003      	beq.n	8007154 <TIM_Base_SetConfig+0x40>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a3a      	ldr	r2, [pc, #232]	; (8007238 <TIM_Base_SetConfig+0x124>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d108      	bne.n	8007166 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800715a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	4313      	orrs	r3, r2
 8007164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a2f      	ldr	r2, [pc, #188]	; (8007228 <TIM_Base_SetConfig+0x114>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d02b      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007174:	d027      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a2c      	ldr	r2, [pc, #176]	; (800722c <TIM_Base_SetConfig+0x118>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d023      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a2b      	ldr	r2, [pc, #172]	; (8007230 <TIM_Base_SetConfig+0x11c>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d01f      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a2a      	ldr	r2, [pc, #168]	; (8007234 <TIM_Base_SetConfig+0x120>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d01b      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a29      	ldr	r2, [pc, #164]	; (8007238 <TIM_Base_SetConfig+0x124>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d017      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a28      	ldr	r2, [pc, #160]	; (800723c <TIM_Base_SetConfig+0x128>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d013      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a27      	ldr	r2, [pc, #156]	; (8007240 <TIM_Base_SetConfig+0x12c>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00f      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a26      	ldr	r2, [pc, #152]	; (8007244 <TIM_Base_SetConfig+0x130>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d00b      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a25      	ldr	r2, [pc, #148]	; (8007248 <TIM_Base_SetConfig+0x134>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d007      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a24      	ldr	r2, [pc, #144]	; (800724c <TIM_Base_SetConfig+0x138>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d003      	beq.n	80071c6 <TIM_Base_SetConfig+0xb2>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a23      	ldr	r2, [pc, #140]	; (8007250 <TIM_Base_SetConfig+0x13c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d108      	bne.n	80071d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a0a      	ldr	r2, [pc, #40]	; (8007228 <TIM_Base_SetConfig+0x114>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d003      	beq.n	800720c <TIM_Base_SetConfig+0xf8>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a0c      	ldr	r2, [pc, #48]	; (8007238 <TIM_Base_SetConfig+0x124>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d103      	bne.n	8007214 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	691a      	ldr	r2, [r3, #16]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	615a      	str	r2, [r3, #20]
}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	40010000 	.word	0x40010000
 800722c:	40000400 	.word	0x40000400
 8007230:	40000800 	.word	0x40000800
 8007234:	40000c00 	.word	0x40000c00
 8007238:	40010400 	.word	0x40010400
 800723c:	40014000 	.word	0x40014000
 8007240:	40014400 	.word	0x40014400
 8007244:	40014800 	.word	0x40014800
 8007248:	40001800 	.word	0x40001800
 800724c:	40001c00 	.word	0x40001c00
 8007250:	40002000 	.word	0x40002000

08007254 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007254:	b480      	push	{r7}
 8007256:	b087      	sub	sp, #28
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f003 031f 	and.w	r3, r3, #31
 8007266:	2201      	movs	r2, #1
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6a1a      	ldr	r2, [r3, #32]
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	43db      	mvns	r3, r3
 8007276:	401a      	ands	r2, r3
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6a1a      	ldr	r2, [r3, #32]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f003 031f 	and.w	r3, r3, #31
 8007286:	6879      	ldr	r1, [r7, #4]
 8007288:	fa01 f303 	lsl.w	r3, r1, r3
 800728c:	431a      	orrs	r2, r3
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	621a      	str	r2, [r3, #32]
}
 8007292:	bf00      	nop
 8007294:	371c      	adds	r7, #28
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
	...

080072a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b085      	sub	sp, #20
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d101      	bne.n	80072b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072b4:	2302      	movs	r3, #2
 80072b6:	e05a      	b.n	800736e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a21      	ldr	r2, [pc, #132]	; (800737c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d022      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007304:	d01d      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a1d      	ldr	r2, [pc, #116]	; (8007380 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d018      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a1b      	ldr	r2, [pc, #108]	; (8007384 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d013      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a1a      	ldr	r2, [pc, #104]	; (8007388 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d00e      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a18      	ldr	r2, [pc, #96]	; (800738c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d009      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a17      	ldr	r2, [pc, #92]	; (8007390 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d004      	beq.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a15      	ldr	r2, [pc, #84]	; (8007394 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d10c      	bne.n	800735c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007348:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	4313      	orrs	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3714      	adds	r7, #20
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	40010000 	.word	0x40010000
 8007380:	40000400 	.word	0x40000400
 8007384:	40000800 	.word	0x40000800
 8007388:	40000c00 	.word	0x40000c00
 800738c:	40010400 	.word	0x40010400
 8007390:	40014000 	.word	0x40014000
 8007394:	40001800 	.word	0x40001800

08007398 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80073c0:	b084      	sub	sp, #16
 80073c2:	b480      	push	{r7}
 80073c4:	b085      	sub	sp, #20
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	f107 001c 	add.w	r0, r7, #28
 80073ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80073d6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80073d8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80073da:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80073dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80073de:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80073e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80073e2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80073e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80073e6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80073ea:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80073fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	431a      	orrs	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	b004      	add	sp, #16
 8007414:	4770      	bx	lr

08007416 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007424:	4618      	mov	r0, r3
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007452:	b580      	push	{r7, lr}
 8007454:	b082      	sub	sp, #8
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2203      	movs	r2, #3
 800745e:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007460:	2002      	movs	r0, #2
 8007462:	f7fb fcc7 	bl	8002df4 <HAL_Delay>
  
  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0303 	and.w	r3, r3, #3
}
 8007480:	4618      	mov	r0, r3
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007496:	2300      	movs	r3, #0
 8007498:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074aa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80074b0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80074b6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80074c6:	f023 030f 	bic.w	r3, r3, #15
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	431a      	orrs	r2, r3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	b2db      	uxtb	r3, r3
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b085      	sub	sp, #20
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	3314      	adds	r3, #20
 8007508:	461a      	mov	r2, r3
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	4413      	add	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
}  
 8007514:	4618      	mov	r0, r3
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007520:	b480      	push	{r7}
 8007522:	b085      	sub	sp, #20
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800752a:	2300      	movs	r3, #0
 800752c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	685a      	ldr	r2, [r3, #4]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007546:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800754c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007552:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	4313      	orrs	r3, r2
 8007558:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800756a:	2300      	movs	r3, #0

}
 800756c:	4618      	mov	r0, r3
 800756e:	3714      	adds	r7, #20
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b088      	sub	sp, #32
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007586:	2310      	movs	r3, #16
 8007588:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800758a:	2340      	movs	r3, #64	; 0x40
 800758c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800758e:	2300      	movs	r3, #0
 8007590:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007596:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007598:	f107 0308 	add.w	r3, r7, #8
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7ff ff74 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80075a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075a8:	2110      	movs	r1, #16
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fa40 	bl	8007a30 <SDMMC_GetCmdResp1>
 80075b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075b2:	69fb      	ldr	r3, [r7, #28]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3720      	adds	r7, #32
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b088      	sub	sp, #32
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80075ca:	2311      	movs	r3, #17
 80075cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075ce:	2340      	movs	r3, #64	; 0x40
 80075d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075d2:	2300      	movs	r3, #0
 80075d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075dc:	f107 0308 	add.w	r3, r7, #8
 80075e0:	4619      	mov	r1, r3
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7ff ff52 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80075e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ec:	2111      	movs	r1, #17
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fa1e 	bl	8007a30 <SDMMC_GetCmdResp1>
 80075f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075f6:	69fb      	ldr	r3, [r7, #28]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3720      	adds	r7, #32
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800760e:	2312      	movs	r3, #18
 8007610:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007612:	2340      	movs	r3, #64	; 0x40
 8007614:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007616:	2300      	movs	r3, #0
 8007618:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800761a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800761e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007620:	f107 0308 	add.w	r3, r7, #8
 8007624:	4619      	mov	r1, r3
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f7ff ff30 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800762c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007630:	2112      	movs	r1, #18
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f9fc 	bl	8007a30 <SDMMC_GetCmdResp1>
 8007638:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800763a:	69fb      	ldr	r3, [r7, #28]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3720      	adds	r7, #32
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b088      	sub	sp, #32
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007652:	2318      	movs	r3, #24
 8007654:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007656:	2340      	movs	r3, #64	; 0x40
 8007658:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800765e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007662:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007664:	f107 0308 	add.w	r3, r7, #8
 8007668:	4619      	mov	r1, r3
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f7ff ff0e 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007670:	f241 3288 	movw	r2, #5000	; 0x1388
 8007674:	2118      	movs	r1, #24
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f9da 	bl	8007a30 <SDMMC_GetCmdResp1>
 800767c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800767e:	69fb      	ldr	r3, [r7, #28]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3720      	adds	r7, #32
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007696:	2319      	movs	r3, #25
 8007698:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800769a:	2340      	movs	r3, #64	; 0x40
 800769c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800769e:	2300      	movs	r3, #0
 80076a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076a8:	f107 0308 	add.w	r3, r7, #8
 80076ac:	4619      	mov	r1, r3
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff feec 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80076b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b8:	2119      	movs	r1, #25
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f9b8 	bl	8007a30 <SDMMC_GetCmdResp1>
 80076c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076c2:	69fb      	ldr	r3, [r7, #28]
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3720      	adds	r7, #32
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b088      	sub	sp, #32
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80076d4:	2300      	movs	r3, #0
 80076d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80076d8:	230c      	movs	r3, #12
 80076da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076dc:	2340      	movs	r3, #64	; 0x40
 80076de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076e0:	2300      	movs	r3, #0
 80076e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076ea:	f107 0308 	add.w	r3, r7, #8
 80076ee:	4619      	mov	r1, r3
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff fecb 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80076f6:	4a05      	ldr	r2, [pc, #20]	; (800770c <SDMMC_CmdStopTransfer+0x40>)
 80076f8:	210c      	movs	r1, #12
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f998 	bl	8007a30 <SDMMC_GetCmdResp1>
 8007700:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007702:	69fb      	ldr	r3, [r7, #28]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3720      	adds	r7, #32
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	05f5e100 	.word	0x05f5e100

08007710 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b08a      	sub	sp, #40	; 0x28
 8007714:	af00      	add	r7, sp, #0
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007720:	2307      	movs	r3, #7
 8007722:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007724:	2340      	movs	r3, #64	; 0x40
 8007726:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007728:	2300      	movs	r3, #0
 800772a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800772c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007730:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007732:	f107 0310 	add.w	r3, r7, #16
 8007736:	4619      	mov	r1, r3
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f7ff fea7 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800773e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007742:	2107      	movs	r1, #7
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f000 f973 	bl	8007a30 <SDMMC_GetCmdResp1>
 800774a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800774c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800774e:	4618      	mov	r0, r3
 8007750:	3728      	adds	r7, #40	; 0x28
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b088      	sub	sp, #32
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007762:	2300      	movs	r3, #0
 8007764:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007766:	2300      	movs	r3, #0
 8007768:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800776a:	2300      	movs	r3, #0
 800776c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800776e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007772:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007774:	f107 0308 	add.w	r3, r7, #8
 8007778:	4619      	mov	r1, r3
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f7ff fe86 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f92d 	bl	80079e0 <SDMMC_GetCmdError>
 8007786:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007788:	69fb      	ldr	r3, [r7, #28]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3720      	adds	r7, #32
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b088      	sub	sp, #32
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800779a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800779e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80077a0:	2308      	movs	r3, #8
 80077a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077a4:	2340      	movs	r3, #64	; 0x40
 80077a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077a8:	2300      	movs	r3, #0
 80077aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077b2:	f107 0308 	add.w	r3, r7, #8
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff fe67 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 fb16 	bl	8007df0 <SDMMC_GetCmdResp7>
 80077c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077c6:	69fb      	ldr	r3, [r7, #28]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3720      	adds	r7, #32
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b088      	sub	sp, #32
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80077de:	2337      	movs	r3, #55	; 0x37
 80077e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077e2:	2340      	movs	r3, #64	; 0x40
 80077e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077e6:	2300      	movs	r3, #0
 80077e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077f0:	f107 0308 	add.w	r3, r7, #8
 80077f4:	4619      	mov	r1, r3
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f7ff fe48 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80077fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007800:	2137      	movs	r1, #55	; 0x37
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f914 	bl	8007a30 <SDMMC_GetCmdResp1>
 8007808:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800780a:	69fb      	ldr	r3, [r7, #28]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3720      	adds	r7, #32
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b088      	sub	sp, #32
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007824:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800782a:	2329      	movs	r3, #41	; 0x29
 800782c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800782e:	2340      	movs	r3, #64	; 0x40
 8007830:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007832:	2300      	movs	r3, #0
 8007834:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800783a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800783c:	f107 0308 	add.w	r3, r7, #8
 8007840:	4619      	mov	r1, r3
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7ff fe22 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fa23 	bl	8007c94 <SDMMC_GetCmdResp3>
 800784e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007850:	69fb      	ldr	r3, [r7, #28]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3720      	adds	r7, #32
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}

0800785a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800785a:	b580      	push	{r7, lr}
 800785c:	b088      	sub	sp, #32
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007868:	2306      	movs	r3, #6
 800786a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800786c:	2340      	movs	r3, #64	; 0x40
 800786e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007870:	2300      	movs	r3, #0
 8007872:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007878:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800787a:	f107 0308 	add.w	r3, r7, #8
 800787e:	4619      	mov	r1, r3
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f7ff fe03 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007886:	f241 3288 	movw	r2, #5000	; 0x1388
 800788a:	2106      	movs	r1, #6
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f8cf 	bl	8007a30 <SDMMC_GetCmdResp1>
 8007892:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007894:	69fb      	ldr	r3, [r7, #28]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3720      	adds	r7, #32
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b088      	sub	sp, #32
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80078aa:	2333      	movs	r3, #51	; 0x33
 80078ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ae:	2340      	movs	r3, #64	; 0x40
 80078b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078b2:	2300      	movs	r3, #0
 80078b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078bc:	f107 0308 	add.w	r3, r7, #8
 80078c0:	4619      	mov	r1, r3
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7ff fde2 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80078c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80078cc:	2133      	movs	r1, #51	; 0x33
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f8ae 	bl	8007a30 <SDMMC_GetCmdResp1>
 80078d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078d6:	69fb      	ldr	r3, [r7, #28]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3720      	adds	r7, #32
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b088      	sub	sp, #32
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80078e8:	2300      	movs	r3, #0
 80078ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80078ec:	2302      	movs	r3, #2
 80078ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80078f0:	23c0      	movs	r3, #192	; 0xc0
 80078f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078f4:	2300      	movs	r3, #0
 80078f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078fc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078fe:	f107 0308 	add.w	r3, r7, #8
 8007902:	4619      	mov	r1, r3
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f7ff fdc1 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 f97c 	bl	8007c08 <SDMMC_GetCmdResp2>
 8007910:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007912:	69fb      	ldr	r3, [r7, #28]
}
 8007914:	4618      	mov	r0, r3
 8007916:	3720      	adds	r7, #32
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b088      	sub	sp, #32
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800792a:	2309      	movs	r3, #9
 800792c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800792e:	23c0      	movs	r3, #192	; 0xc0
 8007930:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007932:	2300      	movs	r3, #0
 8007934:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800793a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800793c:	f107 0308 	add.w	r3, r7, #8
 8007940:	4619      	mov	r1, r3
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff fda2 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f95d 	bl	8007c08 <SDMMC_GetCmdResp2>
 800794e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007950:	69fb      	ldr	r3, [r7, #28]
}
 8007952:	4618      	mov	r0, r3
 8007954:	3720      	adds	r7, #32
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800795a:	b580      	push	{r7, lr}
 800795c:	b088      	sub	sp, #32
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
 8007962:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007964:	2300      	movs	r3, #0
 8007966:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007968:	2303      	movs	r3, #3
 800796a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800796c:	2340      	movs	r3, #64	; 0x40
 800796e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007978:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800797a:	f107 0308 	add.w	r3, r7, #8
 800797e:	4619      	mov	r1, r3
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7ff fd83 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007986:	683a      	ldr	r2, [r7, #0]
 8007988:	2103      	movs	r1, #3
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 f9bc 	bl	8007d08 <SDMMC_GetCmdResp6>
 8007990:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007992:	69fb      	ldr	r3, [r7, #28]
}
 8007994:	4618      	mov	r0, r3
 8007996:	3720      	adds	r7, #32
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b088      	sub	sp, #32
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80079aa:	230d      	movs	r3, #13
 80079ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079ae:	2340      	movs	r3, #64	; 0x40
 80079b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079b2:	2300      	movs	r3, #0
 80079b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079bc:	f107 0308 	add.w	r3, r7, #8
 80079c0:	4619      	mov	r1, r3
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7ff fd62 	bl	800748c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80079c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80079cc:	210d      	movs	r1, #13
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f82e 	bl	8007a30 <SDMMC_GetCmdResp1>
 80079d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079d6:	69fb      	ldr	r3, [r7, #28]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3720      	adds	r7, #32
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80079e0:	b490      	push	{r4, r7}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079e8:	4b0f      	ldr	r3, [pc, #60]	; (8007a28 <SDMMC_GetCmdError+0x48>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a0f      	ldr	r2, [pc, #60]	; (8007a2c <SDMMC_GetCmdError+0x4c>)
 80079ee:	fba2 2303 	umull	r2, r3, r2, r3
 80079f2:	0a5b      	lsrs	r3, r3, #9
 80079f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079f8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80079fc:	4623      	mov	r3, r4
 80079fe:	1e5c      	subs	r4, r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d102      	bne.n	8007a0a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a08:	e009      	b.n	8007a1e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d0f2      	beq.n	80079fc <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	22c5      	movs	r2, #197	; 0xc5
 8007a1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bc90      	pop	{r4, r7}
 8007a26:	4770      	bx	lr
 8007a28:	20000000 	.word	0x20000000
 8007a2c:	10624dd3 	.word	0x10624dd3

08007a30 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007a30:	b590      	push	{r4, r7, lr}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	460b      	mov	r3, r1
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007a3e:	4b6f      	ldr	r3, [pc, #444]	; (8007bfc <SDMMC_GetCmdResp1+0x1cc>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a6f      	ldr	r2, [pc, #444]	; (8007c00 <SDMMC_GetCmdResp1+0x1d0>)
 8007a44:	fba2 2303 	umull	r2, r3, r2, r3
 8007a48:	0a5b      	lsrs	r3, r3, #9
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007a50:	4623      	mov	r3, r4
 8007a52:	1e5c      	subs	r4, r3, #1
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d102      	bne.n	8007a5e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a5c:	e0c9      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a62:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <SDMMC_GetCmdResp1+0x20>
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d1eb      	bne.n	8007a50 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7c:	f003 0304 	and.w	r3, r3, #4
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d004      	beq.n	8007a8e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2204      	movs	r2, #4
 8007a88:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a8a:	2304      	movs	r3, #4
 8007a8c:	e0b1      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d004      	beq.n	8007aa4 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e0a6      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	22c5      	movs	r2, #197	; 0xc5
 8007aa8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff fd18 	bl	80074e0 <SDIO_GetCommandResponse>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	7afb      	ldrb	r3, [r7, #11]
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d001      	beq.n	8007abe <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e099      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007abe:	2100      	movs	r1, #0
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff fd1a 	bl	80074fa <SDIO_GetResponse>
 8007ac6:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	4b4e      	ldr	r3, [pc, #312]	; (8007c04 <SDMMC_GetCmdResp1+0x1d4>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e08d      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	da02      	bge.n	8007ae2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007adc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ae0:	e087      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d001      	beq.n	8007af0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007aec:	2340      	movs	r3, #64	; 0x40
 8007aee:	e080      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007afa:	2380      	movs	r3, #128	; 0x80
 8007afc:	e079      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d002      	beq.n	8007b0e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b0c:	e071      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d002      	beq.n	8007b1e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007b18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b1c:	e069      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d002      	beq.n	8007b2e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007b28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b2c:	e061      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007b38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b3c:	e059      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d002      	beq.n	8007b4e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007b48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b4c:	e051      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007b58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007b5c:	e049      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007b68:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007b6c:	e041      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d002      	beq.n	8007b7e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8007b78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b7c:	e039      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d002      	beq.n	8007b8e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007b88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007b8c:	e031      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d002      	beq.n	8007b9e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007b98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007b9c:	e029      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d002      	beq.n	8007bae <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007ba8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bac:	e021      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007bb8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007bbc:	e019      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007bc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007bcc:	e011      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007bd8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007bdc:	e009      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f003 0308 	and.w	r3, r3, #8
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007be8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007bec:	e001      	b.n	8007bf2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007bee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	371c      	adds	r7, #28
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd90      	pop	{r4, r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	20000000 	.word	0x20000000
 8007c00:	10624dd3 	.word	0x10624dd3
 8007c04:	fdffe008 	.word	0xfdffe008

08007c08 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007c08:	b490      	push	{r4, r7}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c10:	4b1e      	ldr	r3, [pc, #120]	; (8007c8c <SDMMC_GetCmdResp2+0x84>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a1e      	ldr	r2, [pc, #120]	; (8007c90 <SDMMC_GetCmdResp2+0x88>)
 8007c16:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1a:	0a5b      	lsrs	r3, r3, #9
 8007c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c20:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007c24:	4623      	mov	r3, r4
 8007c26:	1e5c      	subs	r4, r3, #1
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d102      	bne.n	8007c32 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c30:	e026      	b.n	8007c80 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c36:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d0f0      	beq.n	8007c24 <SDMMC_GetCmdResp2+0x1c>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1eb      	bne.n	8007c24 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d004      	beq.n	8007c62 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2204      	movs	r2, #4
 8007c5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c5e:	2304      	movs	r3, #4
 8007c60:	e00e      	b.n	8007c80 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d004      	beq.n	8007c78 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e003      	b.n	8007c80 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	22c5      	movs	r2, #197	; 0xc5
 8007c7c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc90      	pop	{r4, r7}
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	20000000 	.word	0x20000000
 8007c90:	10624dd3 	.word	0x10624dd3

08007c94 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007c94:	b490      	push	{r4, r7}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c9c:	4b18      	ldr	r3, [pc, #96]	; (8007d00 <SDMMC_GetCmdResp3+0x6c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a18      	ldr	r2, [pc, #96]	; (8007d04 <SDMMC_GetCmdResp3+0x70>)
 8007ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca6:	0a5b      	lsrs	r3, r3, #9
 8007ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007cb0:	4623      	mov	r3, r4
 8007cb2:	1e5c      	subs	r4, r3, #1
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d102      	bne.n	8007cbe <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007cb8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007cbc:	e01b      	b.n	8007cf6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d0f0      	beq.n	8007cb0 <SDMMC_GetCmdResp3+0x1c>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1eb      	bne.n	8007cb0 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cdc:	f003 0304 	and.w	r3, r3, #4
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d004      	beq.n	8007cee <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2204      	movs	r2, #4
 8007ce8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007cea:	2304      	movs	r3, #4
 8007cec:	e003      	b.n	8007cf6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	22c5      	movs	r2, #197	; 0xc5
 8007cf2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bc90      	pop	{r4, r7}
 8007cfe:	4770      	bx	lr
 8007d00:	20000000 	.word	0x20000000
 8007d04:	10624dd3 	.word	0x10624dd3

08007d08 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007d08:	b590      	push	{r4, r7, lr}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	460b      	mov	r3, r1
 8007d12:	607a      	str	r2, [r7, #4]
 8007d14:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d16:	4b34      	ldr	r3, [pc, #208]	; (8007de8 <SDMMC_GetCmdResp6+0xe0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a34      	ldr	r2, [pc, #208]	; (8007dec <SDMMC_GetCmdResp6+0xe4>)
 8007d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d20:	0a5b      	lsrs	r3, r3, #9
 8007d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d26:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007d2a:	4623      	mov	r3, r4
 8007d2c:	1e5c      	subs	r4, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d102      	bne.n	8007d38 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d32:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d36:	e052      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d3c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0f0      	beq.n	8007d2a <SDMMC_GetCmdResp6+0x22>
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1eb      	bne.n	8007d2a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d56:	f003 0304 	and.w	r3, r3, #4
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d004      	beq.n	8007d68 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2204      	movs	r2, #4
 8007d62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d64:	2304      	movs	r3, #4
 8007d66:	e03a      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d004      	beq.n	8007d7e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2201      	movs	r2, #1
 8007d78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e02f      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f7ff fbae 	bl	80074e0 <SDIO_GetCommandResponse>
 8007d84:	4603      	mov	r3, r0
 8007d86:	461a      	mov	r2, r3
 8007d88:	7afb      	ldrb	r3, [r7, #11]
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d001      	beq.n	8007d92 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e025      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	22c5      	movs	r2, #197	; 0xc5
 8007d96:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007d98:	2100      	movs	r1, #0
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f7ff fbad 	bl	80074fa <SDIO_GetResponse>
 8007da0:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d106      	bne.n	8007dba <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	0c1b      	lsrs	r3, r3, #16
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007db6:	2300      	movs	r3, #0
 8007db8:	e011      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d002      	beq.n	8007dca <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007dc8:	e009      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d002      	beq.n	8007dda <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007dd8:	e001      	b.n	8007dde <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	371c      	adds	r7, #28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd90      	pop	{r4, r7, pc}
 8007de6:	bf00      	nop
 8007de8:	20000000 	.word	0x20000000
 8007dec:	10624dd3 	.word	0x10624dd3

08007df0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007df0:	b490      	push	{r4, r7}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007df8:	4b21      	ldr	r3, [pc, #132]	; (8007e80 <SDMMC_GetCmdResp7+0x90>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a21      	ldr	r2, [pc, #132]	; (8007e84 <SDMMC_GetCmdResp7+0x94>)
 8007dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007e02:	0a5b      	lsrs	r3, r3, #9
 8007e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e08:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007e0c:	4623      	mov	r3, r4
 8007e0e:	1e5c      	subs	r4, r3, #1
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d102      	bne.n	8007e1a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e18:	e02c      	b.n	8007e74 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e1e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d0f0      	beq.n	8007e0c <SDMMC_GetCmdResp7+0x1c>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1eb      	bne.n	8007e0c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e38:	f003 0304 	and.w	r3, r3, #4
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d004      	beq.n	8007e4a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2204      	movs	r2, #4
 8007e44:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e46:	2304      	movs	r3, #4
 8007e48:	e014      	b.n	8007e74 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4e:	f003 0301 	and.w	r3, r3, #1
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d004      	beq.n	8007e60 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e009      	b.n	8007e74 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d002      	beq.n	8007e72 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2240      	movs	r2, #64	; 0x40
 8007e70:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007e72:	2300      	movs	r3, #0
  
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bc90      	pop	{r4, r7}
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	20000000 	.word	0x20000000
 8007e84:	10624dd3 	.word	0x10624dd3

08007e88 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007e8c:	4904      	ldr	r1, [pc, #16]	; (8007ea0 <MX_FATFS_Init+0x18>)
 8007e8e:	4805      	ldr	r0, [pc, #20]	; (8007ea4 <MX_FATFS_Init+0x1c>)
 8007e90:	f003 fc18 	bl	800b6c4 <FATFS_LinkDriver>
 8007e94:	4603      	mov	r3, r0
 8007e96:	461a      	mov	r2, r3
 8007e98:	4b03      	ldr	r3, [pc, #12]	; (8007ea8 <MX_FATFS_Init+0x20>)
 8007e9a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8007e9c:	bf00      	nop
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	20004d10 	.word	0x20004d10
 8007ea4:	0800e670 	.word	0x0800e670
 8007ea8:	20004d0c 	.word	0x20004d0c

08007eac <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007eac:	b480      	push	{r7}
 8007eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007eb0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007ec6:	f000 f896 	bl	8007ff6 <BSP_SD_IsDetected>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d001      	beq.n	8007ed4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e012      	b.n	8007efa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007ed4:	480b      	ldr	r0, [pc, #44]	; (8007f04 <BSP_SD_Init+0x48>)
 8007ed6:	f7fc fe83 	bl	8004be0 <HAL_SD_Init>
 8007eda:	4603      	mov	r3, r0
 8007edc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8007ede:	79fb      	ldrb	r3, [r7, #7]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d109      	bne.n	8007ef8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007ee8:	4806      	ldr	r0, [pc, #24]	; (8007f04 <BSP_SD_Init+0x48>)
 8007eea:	f7fd fc43 	bl	8005774 <HAL_SD_ConfigWideBusOperation>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3708      	adds	r7, #8
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	20001b44 	.word	0x20001b44

08007f08 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007f14:	2300      	movs	r3, #0
 8007f16:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68ba      	ldr	r2, [r7, #8]
 8007f1c:	68f9      	ldr	r1, [r7, #12]
 8007f1e:	4806      	ldr	r0, [pc, #24]	; (8007f38 <BSP_SD_ReadBlocks_DMA+0x30>)
 8007f20:	f7fc feee 	bl	8004d00 <HAL_SD_ReadBlocks_DMA>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8007f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	20001b44 	.word	0x20001b44

08007f3c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	68ba      	ldr	r2, [r7, #8]
 8007f50:	68f9      	ldr	r1, [r7, #12]
 8007f52:	4806      	ldr	r0, [pc, #24]	; (8007f6c <BSP_SD_WriteBlocks_DMA+0x30>)
 8007f54:	f7fc ffbe 	bl	8004ed4 <HAL_SD_WriteBlocks_DMA>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d001      	beq.n	8007f62 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8007f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3718      	adds	r7, #24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	20001b44 	.word	0x20001b44

08007f70 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007f74:	4805      	ldr	r0, [pc, #20]	; (8007f8c <BSP_SD_GetCardState+0x1c>)
 8007f76:	f7fd fc79 	bl	800586c <HAL_SD_GetCardState>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	bf14      	ite	ne
 8007f80:	2301      	movne	r3, #1
 8007f82:	2300      	moveq	r3, #0
 8007f84:	b2db      	uxtb	r3, r3
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	20001b44 	.word	0x20001b44

08007f90 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007f98:	6879      	ldr	r1, [r7, #4]
 8007f9a:	4803      	ldr	r0, [pc, #12]	; (8007fa8 <BSP_SD_GetCardInfo+0x18>)
 8007f9c:	f7fd fbbe 	bl	800571c <HAL_SD_GetCardInfo>
}
 8007fa0:	bf00      	nop
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	20001b44 	.word	0x20001b44

08007fac <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8007fb4:	f000 f818 	bl	8007fe8 <BSP_SD_AbortCallback>
}
 8007fb8:	bf00      	nop
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8007fc8:	f000 fa60 	bl	800848c <BSP_SD_WriteCpltCallback>
}
 8007fcc:	bf00      	nop
 8007fce:	3708      	adds	r7, #8
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8007fdc:	f000 fa62 	bl	80084a4 <BSP_SD_ReadCpltCallback>
}
 8007fe0:	bf00      	nop
 8007fe2:	3708      	adds	r7, #8
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	af00      	add	r7, sp, #0

}
 8007fec:	bf00      	nop
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b082      	sub	sp, #8
 8007ffa:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8008000:	f000 f80c 	bl	800801c <BSP_PlatformIsDetected>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d101      	bne.n	800800e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800800a:	2300      	movs	r3, #0
 800800c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800800e:	79fb      	ldrb	r3, [r7, #7]
 8008010:	b2db      	uxtb	r3, r3
}
 8008012:	4618      	mov	r0, r3
 8008014:	3708      	adds	r7, #8
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
	...

0800801c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8008022:	2301      	movs	r3, #1
 8008024:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008026:	2180      	movs	r1, #128	; 0x80
 8008028:	480f      	ldr	r0, [pc, #60]	; (8008068 <BSP_PlatformIsDetected+0x4c>)
 800802a:	f7fc f937 	bl	800429c <HAL_GPIO_ReadPin>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d001      	beq.n	8008038 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8008034:	2300      	movs	r3, #0
 8008036:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    printf("s - %u\n", status);
 8008038:	79fb      	ldrb	r3, [r7, #7]
 800803a:	4619      	mov	r1, r3
 800803c:	480b      	ldr	r0, [pc, #44]	; (800806c <BSP_PlatformIsDetected+0x50>)
 800803e:	f004 f8b1 	bl	800c1a4 <iprintf>
    if(status == SD_PRESENT) status = SD_NOT_PRESENT;
 8008042:	79fb      	ldrb	r3, [r7, #7]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d102      	bne.n	800804e <BSP_PlatformIsDetected+0x32>
 8008048:	2300      	movs	r3, #0
 800804a:	71fb      	strb	r3, [r7, #7]
 800804c:	e001      	b.n	8008052 <BSP_PlatformIsDetected+0x36>
    else status = SD_PRESENT;
 800804e:	2301      	movs	r3, #1
 8008050:	71fb      	strb	r3, [r7, #7]
    printf("s - %u\n", status);
 8008052:	79fb      	ldrb	r3, [r7, #7]
 8008054:	4619      	mov	r1, r3
 8008056:	4805      	ldr	r0, [pc, #20]	; (800806c <BSP_PlatformIsDetected+0x50>)
 8008058:	f004 f8a4 	bl	800c1a4 <iprintf>
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 800805c:	79fb      	ldrb	r3, [r7, #7]
}  
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	40020800 	.word	0x40020800
 800806c:	0800e608 	.word	0x0800e608

08008070 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008078:	f7fa feb0 	bl	8002ddc <HAL_GetTick>
 800807c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800807e:	e006      	b.n	800808e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008080:	f7ff ff76 	bl	8007f70 <BSP_SD_GetCardState>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800808a:	2300      	movs	r3, #0
 800808c:	e009      	b.n	80080a2 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800808e:	f7fa fea5 	bl	8002ddc <HAL_GetTick>
 8008092:	4602      	mov	r2, r0
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	429a      	cmp	r2, r3
 800809c:	d8f0      	bhi.n	8008080 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800809e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
	...

080080ac <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b082      	sub	sp, #8
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	4603      	mov	r3, r0
 80080b4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80080b6:	4b0b      	ldr	r3, [pc, #44]	; (80080e4 <SD_CheckStatus+0x38>)
 80080b8:	2201      	movs	r2, #1
 80080ba:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80080bc:	f7ff ff58 	bl	8007f70 <BSP_SD_GetCardState>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d107      	bne.n	80080d6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80080c6:	4b07      	ldr	r3, [pc, #28]	; (80080e4 <SD_CheckStatus+0x38>)
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	f023 0301 	bic.w	r3, r3, #1
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	4b04      	ldr	r3, [pc, #16]	; (80080e4 <SD_CheckStatus+0x38>)
 80080d4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80080d6:	4b03      	ldr	r3, [pc, #12]	; (80080e4 <SD_CheckStatus+0x38>)
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	b2db      	uxtb	r3, r3
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3708      	adds	r7, #8
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	20000009 	.word	0x20000009

080080e8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	4603      	mov	r3, r0
 80080f0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80080f2:	f7ff fee3 	bl	8007ebc <BSP_SD_Init>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d107      	bne.n	800810c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80080fc:	79fb      	ldrb	r3, [r7, #7]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff ffd4 	bl	80080ac <SD_CheckStatus>
 8008104:	4603      	mov	r3, r0
 8008106:	461a      	mov	r2, r3
 8008108:	4b04      	ldr	r3, [pc, #16]	; (800811c <SD_initialize+0x34>)
 800810a:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800810c:	4b03      	ldr	r3, [pc, #12]	; (800811c <SD_initialize+0x34>)
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	b2db      	uxtb	r3, r3
}
 8008112:	4618      	mov	r0, r3
 8008114:	3708      	adds	r7, #8
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	20000009 	.word	0x20000009

08008120 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	4603      	mov	r3, r0
 8008128:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800812a:	79fb      	ldrb	r3, [r7, #7]
 800812c:	4618      	mov	r0, r3
 800812e:	f7ff ffbd 	bl	80080ac <SD_CheckStatus>
 8008132:	4603      	mov	r3, r0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3708      	adds	r7, #8
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b088      	sub	sp, #32
 8008140:	af00      	add	r7, sp, #0
 8008142:	60b9      	str	r1, [r7, #8]
 8008144:	607a      	str	r2, [r7, #4]
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	4603      	mov	r3, r0
 800814a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008150:	f247 5030 	movw	r0, #30000	; 0x7530
 8008154:	f7ff ff8c 	bl	8008070 <SD_CheckStatusWithTimeout>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	da01      	bge.n	8008162 <SD_read+0x26>
  {
    return res;
 800815e:	7ffb      	ldrb	r3, [r7, #31]
 8008160:	e08b      	b.n	800827a <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f003 0303 	and.w	r3, r3, #3
 8008168:	2b00      	cmp	r3, #0
 800816a:	f040 8085 	bne.w	8008278 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	6879      	ldr	r1, [r7, #4]
 8008172:	68b8      	ldr	r0, [r7, #8]
 8008174:	f7ff fec8 	bl	8007f08 <BSP_SD_ReadBlocks_DMA>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d133      	bne.n	80081e6 <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800817e:	4b41      	ldr	r3, [pc, #260]	; (8008284 <SD_read+0x148>)
 8008180:	2200      	movs	r2, #0
 8008182:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008184:	f7fa fe2a 	bl	8002ddc <HAL_GetTick>
 8008188:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800818a:	bf00      	nop
 800818c:	4b3d      	ldr	r3, [pc, #244]	; (8008284 <SD_read+0x148>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d108      	bne.n	80081a6 <SD_read+0x6a>
 8008194:	f7fa fe22 	bl	8002ddc <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	f247 522f 	movw	r2, #29999	; 0x752f
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d9f2      	bls.n	800818c <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 80081a6:	4b37      	ldr	r3, [pc, #220]	; (8008284 <SD_read+0x148>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d102      	bne.n	80081b4 <SD_read+0x78>
      {
        res = RES_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	77fb      	strb	r3, [r7, #31]
 80081b2:	e061      	b.n	8008278 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 80081b4:	4b33      	ldr	r3, [pc, #204]	; (8008284 <SD_read+0x148>)
 80081b6:	2200      	movs	r2, #0
 80081b8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80081ba:	f7fa fe0f 	bl	8002ddc <HAL_GetTick>
 80081be:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80081c0:	e007      	b.n	80081d2 <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80081c2:	f7ff fed5 	bl	8007f70 <BSP_SD_GetCardState>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d102      	bne.n	80081d2 <SD_read+0x96>
          {
            res = RES_OK;
 80081cc:	2300      	movs	r3, #0
 80081ce:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80081d0:	e052      	b.n	8008278 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80081d2:	f7fa fe03 	bl	8002ddc <HAL_GetTick>
 80081d6:	4602      	mov	r2, r0
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	f247 522f 	movw	r2, #29999	; 0x752f
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d9ee      	bls.n	80081c2 <SD_read+0x86>
 80081e4:	e048      	b.n	8008278 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 80081e6:	2300      	movs	r3, #0
 80081e8:	61bb      	str	r3, [r7, #24]
 80081ea:	e034      	b.n	8008256 <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	1c5a      	adds	r2, r3, #1
 80081f0:	607a      	str	r2, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	4619      	mov	r1, r3
 80081f6:	4824      	ldr	r0, [pc, #144]	; (8008288 <SD_read+0x14c>)
 80081f8:	f7ff fe86 	bl	8007f08 <BSP_SD_ReadBlocks_DMA>
 80081fc:	4603      	mov	r3, r0
 80081fe:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 8008200:	7fbb      	ldrb	r3, [r7, #30]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d12c      	bne.n	8008260 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 8008206:	4b1f      	ldr	r3, [pc, #124]	; (8008284 <SD_read+0x148>)
 8008208:	2200      	movs	r2, #0
 800820a:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800820c:	f7fa fde6 	bl	8002ddc <HAL_GetTick>
 8008210:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008212:	bf00      	nop
 8008214:	4b1b      	ldr	r3, [pc, #108]	; (8008284 <SD_read+0x148>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d108      	bne.n	800822e <SD_read+0xf2>
 800821c:	f7fa fdde 	bl	8002ddc <HAL_GetTick>
 8008220:	4602      	mov	r2, r0
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	f247 522f 	movw	r2, #29999	; 0x752f
 800822a:	4293      	cmp	r3, r2
 800822c:	d9f2      	bls.n	8008214 <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800822e:	4b15      	ldr	r3, [pc, #84]	; (8008284 <SD_read+0x148>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d016      	beq.n	8008264 <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	4a13      	ldr	r2, [pc, #76]	; (8008288 <SD_read+0x14c>)
 800823a:	4618      	mov	r0, r3
 800823c:	4611      	mov	r1, r2
 800823e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008242:	461a      	mov	r2, r3
 8008244:	f003 fb3e 	bl	800b8c4 <memcpy>
          buff += BLOCKSIZE;
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800824e:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	3301      	adds	r3, #1
 8008254:	61bb      	str	r3, [r7, #24]
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	683a      	ldr	r2, [r7, #0]
 800825a:	429a      	cmp	r2, r3
 800825c:	d8c6      	bhi.n	80081ec <SD_read+0xb0>
 800825e:	e002      	b.n	8008266 <SD_read+0x12a>
        }
        else
        {
          break;
 8008260:	bf00      	nop
 8008262:	e000      	b.n	8008266 <SD_read+0x12a>
            break;
 8008264:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	683a      	ldr	r2, [r7, #0]
 800826a:	429a      	cmp	r2, r3
 800826c:	d104      	bne.n	8008278 <SD_read+0x13c>
 800826e:	7fbb      	ldrb	r3, [r7, #30]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <SD_read+0x13c>
        res = RES_OK;
 8008274:	2300      	movs	r3, #0
 8008276:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 8008278:	7ffb      	ldrb	r3, [r7, #31]
}
 800827a:	4618      	mov	r0, r3
 800827c:	3720      	adds	r7, #32
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	20000418 	.word	0x20000418
 8008288:	20000214 	.word	0x20000214

0800828c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b088      	sub	sp, #32
 8008290:	af00      	add	r7, sp, #0
 8008292:	60b9      	str	r1, [r7, #8]
 8008294:	607a      	str	r2, [r7, #4]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	4603      	mov	r3, r0
 800829a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 80082a0:	4b4c      	ldr	r3, [pc, #304]	; (80083d4 <SD_write+0x148>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80082a6:	f247 5030 	movw	r0, #30000	; 0x7530
 80082aa:	f7ff fee1 	bl	8008070 <SD_CheckStatusWithTimeout>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	da01      	bge.n	80082b8 <SD_write+0x2c>
  {
    return res;
 80082b4:	7ffb      	ldrb	r3, [r7, #31]
 80082b6:	e088      	b.n	80083ca <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f003 0303 	and.w	r3, r3, #3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f040 8082 	bne.w	80083c8 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80082c4:	683a      	ldr	r2, [r7, #0]
 80082c6:	6879      	ldr	r1, [r7, #4]
 80082c8:	68b8      	ldr	r0, [r7, #8]
 80082ca:	f7ff fe37 	bl	8007f3c <BSP_SD_WriteBlocks_DMA>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d130      	bne.n	8008336 <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80082d4:	f7fa fd82 	bl	8002ddc <HAL_GetTick>
 80082d8:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80082da:	bf00      	nop
 80082dc:	4b3d      	ldr	r3, [pc, #244]	; (80083d4 <SD_write+0x148>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d108      	bne.n	80082f6 <SD_write+0x6a>
 80082e4:	f7fa fd7a 	bl	8002ddc <HAL_GetTick>
 80082e8:	4602      	mov	r2, r0
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	f247 522f 	movw	r2, #29999	; 0x752f
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d9f2      	bls.n	80082dc <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 80082f6:	4b37      	ldr	r3, [pc, #220]	; (80083d4 <SD_write+0x148>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d102      	bne.n	8008304 <SD_write+0x78>
      {
        res = RES_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	77fb      	strb	r3, [r7, #31]
 8008302:	e061      	b.n	80083c8 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 8008304:	4b33      	ldr	r3, [pc, #204]	; (80083d4 <SD_write+0x148>)
 8008306:	2200      	movs	r2, #0
 8008308:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800830a:	f7fa fd67 	bl	8002ddc <HAL_GetTick>
 800830e:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008310:	e007      	b.n	8008322 <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008312:	f7ff fe2d 	bl	8007f70 <BSP_SD_GetCardState>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d102      	bne.n	8008322 <SD_write+0x96>
          {
            res = RES_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	77fb      	strb	r3, [r7, #31]
            break;
 8008320:	e052      	b.n	80083c8 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008322:	f7fa fd5b 	bl	8002ddc <HAL_GetTick>
 8008326:	4602      	mov	r2, r0
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	f247 522f 	movw	r2, #29999	; 0x752f
 8008330:	4293      	cmp	r3, r2
 8008332:	d9ee      	bls.n	8008312 <SD_write+0x86>
 8008334:	e048      	b.n	80083c8 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 8008336:	2300      	movs	r3, #0
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	e034      	b.n	80083a6 <SD_write+0x11a>
      {
        WriteStatus = 0;
 800833c:	4b25      	ldr	r3, [pc, #148]	; (80083d4 <SD_write+0x148>)
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	1c5a      	adds	r2, r3, #1
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	2201      	movs	r2, #1
 800834a:	4619      	mov	r1, r3
 800834c:	4822      	ldr	r0, [pc, #136]	; (80083d8 <SD_write+0x14c>)
 800834e:	f7ff fdf5 	bl	8007f3c <BSP_SD_WriteBlocks_DMA>
 8008352:	4603      	mov	r3, r0
 8008354:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 8008356:	7fbb      	ldrb	r3, [r7, #30]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d129      	bne.n	80083b0 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800835c:	f7fa fd3e 	bl	8002ddc <HAL_GetTick>
 8008360:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008362:	bf00      	nop
 8008364:	4b1b      	ldr	r3, [pc, #108]	; (80083d4 <SD_write+0x148>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d108      	bne.n	800837e <SD_write+0xf2>
 800836c:	f7fa fd36 	bl	8002ddc <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	f247 522f 	movw	r2, #29999	; 0x752f
 800837a:	4293      	cmp	r3, r2
 800837c:	d9f2      	bls.n	8008364 <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800837e:	4b15      	ldr	r3, [pc, #84]	; (80083d4 <SD_write+0x148>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d016      	beq.n	80083b4 <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	4a13      	ldr	r2, [pc, #76]	; (80083d8 <SD_write+0x14c>)
 800838a:	4618      	mov	r0, r3
 800838c:	4611      	mov	r1, r2
 800838e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008392:	461a      	mov	r2, r3
 8008394:	f003 fa96 	bl	800b8c4 <memcpy>
          buff += BLOCKSIZE;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800839e:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 80083a0:	69bb      	ldr	r3, [r7, #24]
 80083a2:	3301      	adds	r3, #1
 80083a4:	61bb      	str	r3, [r7, #24]
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	683a      	ldr	r2, [r7, #0]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d8c6      	bhi.n	800833c <SD_write+0xb0>
 80083ae:	e002      	b.n	80083b6 <SD_write+0x12a>
        }
        else
        {
          break;
 80083b0:	bf00      	nop
 80083b2:	e000      	b.n	80083b6 <SD_write+0x12a>
            break;
 80083b4:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	683a      	ldr	r2, [r7, #0]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d104      	bne.n	80083c8 <SD_write+0x13c>
 80083be:	7fbb      	ldrb	r3, [r7, #30]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <SD_write+0x13c>
        res = RES_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 80083c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3720      	adds	r7, #32
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	20000414 	.word	0x20000414
 80083d8:	20000214 	.word	0x20000214

080083dc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b08c      	sub	sp, #48	; 0x30
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	4603      	mov	r3, r0
 80083e4:	603a      	str	r2, [r7, #0]
 80083e6:	71fb      	strb	r3, [r7, #7]
 80083e8:	460b      	mov	r3, r1
 80083ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80083f2:	4b25      	ldr	r3, [pc, #148]	; (8008488 <SD_ioctl+0xac>)
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	f003 0301 	and.w	r3, r3, #1
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d001      	beq.n	8008404 <SD_ioctl+0x28>
 8008400:	2303      	movs	r3, #3
 8008402:	e03c      	b.n	800847e <SD_ioctl+0xa2>

  switch (cmd)
 8008404:	79bb      	ldrb	r3, [r7, #6]
 8008406:	2b03      	cmp	r3, #3
 8008408:	d834      	bhi.n	8008474 <SD_ioctl+0x98>
 800840a:	a201      	add	r2, pc, #4	; (adr r2, 8008410 <SD_ioctl+0x34>)
 800840c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008410:	08008421 	.word	0x08008421
 8008414:	08008429 	.word	0x08008429
 8008418:	08008441 	.word	0x08008441
 800841c:	0800845b 	.word	0x0800845b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008426:	e028      	b.n	800847a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008428:	f107 030c 	add.w	r3, r7, #12
 800842c:	4618      	mov	r0, r3
 800842e:	f7ff fdaf 	bl	8007f90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008432:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008438:	2300      	movs	r3, #0
 800843a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800843e:	e01c      	b.n	800847a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008440:	f107 030c 	add.w	r3, r7, #12
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff fda3 	bl	8007f90 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800844a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844c:	b29a      	uxth	r2, r3
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008452:	2300      	movs	r3, #0
 8008454:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008458:	e00f      	b.n	800847a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800845a:	f107 030c 	add.w	r3, r7, #12
 800845e:	4618      	mov	r0, r3
 8008460:	f7ff fd96 	bl	8007f90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008466:	0a5a      	lsrs	r2, r3, #9
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800846c:	2300      	movs	r3, #0
 800846e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008472:	e002      	b.n	800847a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008474:	2304      	movs	r3, #4
 8008476:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800847a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800847e:	4618      	mov	r0, r3
 8008480:	3730      	adds	r7, #48	; 0x30
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	20000009 	.word	0x20000009

0800848c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800848c:	b480      	push	{r7}
 800848e:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 8008490:	4b03      	ldr	r3, [pc, #12]	; (80084a0 <BSP_SD_WriteCpltCallback+0x14>)
 8008492:	2201      	movs	r2, #1
 8008494:	601a      	str	r2, [r3, #0]
}
 8008496:	bf00      	nop
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr
 80084a0:	20000414 	.word	0x20000414

080084a4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80084a4:	b480      	push	{r7}
 80084a6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80084a8:	4b03      	ldr	r3, [pc, #12]	; (80084b8 <BSP_SD_ReadCpltCallback+0x14>)
 80084aa:	2201      	movs	r2, #1
 80084ac:	601a      	str	r2, [r3, #0]
}
 80084ae:	bf00      	nop
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr
 80084b8:	20000418 	.word	0x20000418

080084bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80084c6:	79fb      	ldrb	r3, [r7, #7]
 80084c8:	4a08      	ldr	r2, [pc, #32]	; (80084ec <disk_status+0x30>)
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4413      	add	r3, r2
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	79fa      	ldrb	r2, [r7, #7]
 80084d4:	4905      	ldr	r1, [pc, #20]	; (80084ec <disk_status+0x30>)
 80084d6:	440a      	add	r2, r1
 80084d8:	7a12      	ldrb	r2, [r2, #8]
 80084da:	4610      	mov	r0, r2
 80084dc:	4798      	blx	r3
 80084de:	4603      	mov	r3, r0
 80084e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80084e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	20000644 	.word	0x20000644

080084f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	4603      	mov	r3, r0
 80084f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	4a0d      	ldr	r2, [pc, #52]	; (8008538 <disk_initialize+0x48>)
 8008502:	5cd3      	ldrb	r3, [r2, r3]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d111      	bne.n	800852c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008508:	79fb      	ldrb	r3, [r7, #7]
 800850a:	4a0b      	ldr	r2, [pc, #44]	; (8008538 <disk_initialize+0x48>)
 800850c:	2101      	movs	r1, #1
 800850e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	4a09      	ldr	r2, [pc, #36]	; (8008538 <disk_initialize+0x48>)
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	4413      	add	r3, r2
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	79fa      	ldrb	r2, [r7, #7]
 800851e:	4906      	ldr	r1, [pc, #24]	; (8008538 <disk_initialize+0x48>)
 8008520:	440a      	add	r2, r1
 8008522:	7a12      	ldrb	r2, [r2, #8]
 8008524:	4610      	mov	r0, r2
 8008526:	4798      	blx	r3
 8008528:	4603      	mov	r3, r0
 800852a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800852c:	7bfb      	ldrb	r3, [r7, #15]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	20000644 	.word	0x20000644

0800853c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800853c:	b590      	push	{r4, r7, lr}
 800853e:	b087      	sub	sp, #28
 8008540:	af00      	add	r7, sp, #0
 8008542:	60b9      	str	r1, [r7, #8]
 8008544:	607a      	str	r2, [r7, #4]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4603      	mov	r3, r0
 800854a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800854c:	7bfb      	ldrb	r3, [r7, #15]
 800854e:	4a0a      	ldr	r2, [pc, #40]	; (8008578 <disk_read+0x3c>)
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	4413      	add	r3, r2
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	689c      	ldr	r4, [r3, #8]
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	4a07      	ldr	r2, [pc, #28]	; (8008578 <disk_read+0x3c>)
 800855c:	4413      	add	r3, r2
 800855e:	7a18      	ldrb	r0, [r3, #8]
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	68b9      	ldr	r1, [r7, #8]
 8008566:	47a0      	blx	r4
 8008568:	4603      	mov	r3, r0
 800856a:	75fb      	strb	r3, [r7, #23]
  return res;
 800856c:	7dfb      	ldrb	r3, [r7, #23]
}
 800856e:	4618      	mov	r0, r3
 8008570:	371c      	adds	r7, #28
 8008572:	46bd      	mov	sp, r7
 8008574:	bd90      	pop	{r4, r7, pc}
 8008576:	bf00      	nop
 8008578:	20000644 	.word	0x20000644

0800857c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800857c:	b590      	push	{r4, r7, lr}
 800857e:	b087      	sub	sp, #28
 8008580:	af00      	add	r7, sp, #0
 8008582:	60b9      	str	r1, [r7, #8]
 8008584:	607a      	str	r2, [r7, #4]
 8008586:	603b      	str	r3, [r7, #0]
 8008588:	4603      	mov	r3, r0
 800858a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800858c:	7bfb      	ldrb	r3, [r7, #15]
 800858e:	4a0a      	ldr	r2, [pc, #40]	; (80085b8 <disk_write+0x3c>)
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	68dc      	ldr	r4, [r3, #12]
 8008598:	7bfb      	ldrb	r3, [r7, #15]
 800859a:	4a07      	ldr	r2, [pc, #28]	; (80085b8 <disk_write+0x3c>)
 800859c:	4413      	add	r3, r2
 800859e:	7a18      	ldrb	r0, [r3, #8]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	68b9      	ldr	r1, [r7, #8]
 80085a6:	47a0      	blx	r4
 80085a8:	4603      	mov	r3, r0
 80085aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80085ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	371c      	adds	r7, #28
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd90      	pop	{r4, r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20000644 	.word	0x20000644

080085bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	4603      	mov	r3, r0
 80085c4:	603a      	str	r2, [r7, #0]
 80085c6:	71fb      	strb	r3, [r7, #7]
 80085c8:	460b      	mov	r3, r1
 80085ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80085cc:	79fb      	ldrb	r3, [r7, #7]
 80085ce:	4a09      	ldr	r2, [pc, #36]	; (80085f4 <disk_ioctl+0x38>)
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	4413      	add	r3, r2
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	79fa      	ldrb	r2, [r7, #7]
 80085da:	4906      	ldr	r1, [pc, #24]	; (80085f4 <disk_ioctl+0x38>)
 80085dc:	440a      	add	r2, r1
 80085de:	7a10      	ldrb	r0, [r2, #8]
 80085e0:	79b9      	ldrb	r1, [r7, #6]
 80085e2:	683a      	ldr	r2, [r7, #0]
 80085e4:	4798      	blx	r3
 80085e6:	4603      	mov	r3, r0
 80085e8:	73fb      	strb	r3, [r7, #15]
  return res;
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	20000644 	.word	0x20000644

080085f8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	3301      	adds	r3, #1
 8008604:	781b      	ldrb	r3, [r3, #0]
 8008606:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008608:	89fb      	ldrh	r3, [r7, #14]
 800860a:	021b      	lsls	r3, r3, #8
 800860c:	b21a      	sxth	r2, r3
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	b21b      	sxth	r3, r3
 8008614:	4313      	orrs	r3, r2
 8008616:	b21b      	sxth	r3, r3
 8008618:	81fb      	strh	r3, [r7, #14]
	return rv;
 800861a:	89fb      	ldrh	r3, [r7, #14]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3714      	adds	r7, #20
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008628:	b480      	push	{r7}
 800862a:	b085      	sub	sp, #20
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	3303      	adds	r3, #3
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	021b      	lsls	r3, r3, #8
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	3202      	adds	r2, #2
 8008640:	7812      	ldrb	r2, [r2, #0]
 8008642:	4313      	orrs	r3, r2
 8008644:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	021b      	lsls	r3, r3, #8
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	3201      	adds	r2, #1
 800864e:	7812      	ldrb	r2, [r2, #0]
 8008650:	4313      	orrs	r3, r2
 8008652:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	021b      	lsls	r3, r3, #8
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	7812      	ldrb	r2, [r2, #0]
 800865c:	4313      	orrs	r3, r2
 800865e:	60fb      	str	r3, [r7, #12]
	return rv;
 8008660:	68fb      	ldr	r3, [r7, #12]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	460b      	mov	r3, r1
 8008678:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	1c5a      	adds	r2, r3, #1
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	887a      	ldrh	r2, [r7, #2]
 8008682:	b2d2      	uxtb	r2, r2
 8008684:	701a      	strb	r2, [r3, #0]
 8008686:	887b      	ldrh	r3, [r7, #2]
 8008688:	0a1b      	lsrs	r3, r3, #8
 800868a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	1c5a      	adds	r2, r3, #1
 8008690:	607a      	str	r2, [r7, #4]
 8008692:	887a      	ldrh	r2, [r7, #2]
 8008694:	b2d2      	uxtb	r2, r2
 8008696:	701a      	strb	r2, [r3, #0]
}
 8008698:	bf00      	nop
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	1c5a      	adds	r2, r3, #1
 80086b2:	607a      	str	r2, [r7, #4]
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	b2d2      	uxtb	r2, r2
 80086b8:	701a      	strb	r2, [r3, #0]
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	0a1b      	lsrs	r3, r3, #8
 80086be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	607a      	str	r2, [r7, #4]
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	b2d2      	uxtb	r2, r2
 80086ca:	701a      	strb	r2, [r3, #0]
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	0a1b      	lsrs	r3, r3, #8
 80086d0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	1c5a      	adds	r2, r3, #1
 80086d6:	607a      	str	r2, [r7, #4]
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	b2d2      	uxtb	r2, r2
 80086dc:	701a      	strb	r2, [r3, #0]
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	0a1b      	lsrs	r3, r3, #8
 80086e2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	1c5a      	adds	r2, r3, #1
 80086e8:	607a      	str	r2, [r7, #4]
 80086ea:	683a      	ldr	r2, [r7, #0]
 80086ec:	b2d2      	uxtb	r2, r2
 80086ee:	701a      	strb	r2, [r3, #0]
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80086fc:	b480      	push	{r7}
 80086fe:	b087      	sub	sp, #28
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00d      	beq.n	8008732 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008716:	693a      	ldr	r2, [r7, #16]
 8008718:	1c53      	adds	r3, r2, #1
 800871a:	613b      	str	r3, [r7, #16]
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	1c59      	adds	r1, r3, #1
 8008720:	6179      	str	r1, [r7, #20]
 8008722:	7812      	ldrb	r2, [r2, #0]
 8008724:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	3b01      	subs	r3, #1
 800872a:	607b      	str	r3, [r7, #4]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f1      	bne.n	8008716 <mem_cpy+0x1a>
	}
}
 8008732:	bf00      	nop
 8008734:	371c      	adds	r7, #28
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800873e:	b480      	push	{r7}
 8008740:	b087      	sub	sp, #28
 8008742:	af00      	add	r7, sp, #0
 8008744:	60f8      	str	r0, [r7, #12]
 8008746:	60b9      	str	r1, [r7, #8]
 8008748:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	1c5a      	adds	r2, r3, #1
 8008752:	617a      	str	r2, [r7, #20]
 8008754:	68ba      	ldr	r2, [r7, #8]
 8008756:	b2d2      	uxtb	r2, r2
 8008758:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	3b01      	subs	r3, #1
 800875e:	607b      	str	r3, [r7, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1f3      	bne.n	800874e <mem_set+0x10>
}
 8008766:	bf00      	nop
 8008768:	371c      	adds	r7, #28
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008772:	b480      	push	{r7}
 8008774:	b089      	sub	sp, #36	; 0x24
 8008776:	af00      	add	r7, sp, #0
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	61fb      	str	r3, [r7, #28]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008786:	2300      	movs	r3, #0
 8008788:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	1c5a      	adds	r2, r3, #1
 800878e:	61fa      	str	r2, [r7, #28]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	4619      	mov	r1, r3
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	1c5a      	adds	r2, r3, #1
 8008798:	61ba      	str	r2, [r7, #24]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	1acb      	subs	r3, r1, r3
 800879e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	3b01      	subs	r3, #1
 80087a4:	607b      	str	r3, [r7, #4]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d002      	beq.n	80087b2 <mem_cmp+0x40>
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0eb      	beq.n	800878a <mem_cmp+0x18>

	return r;
 80087b2:	697b      	ldr	r3, [r7, #20]
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3724      	adds	r7, #36	; 0x24
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80087ca:	e002      	b.n	80087d2 <chk_chr+0x12>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3301      	adds	r3, #1
 80087d0:	607b      	str	r3, [r7, #4]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d005      	beq.n	80087e6 <chk_chr+0x26>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	461a      	mov	r2, r3
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d1f2      	bne.n	80087cc <chk_chr+0xc>
	return *str;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	781b      	ldrb	r3, [r3, #0]
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	370c      	adds	r7, #12
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
	...

080087f8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008802:	2300      	movs	r3, #0
 8008804:	60bb      	str	r3, [r7, #8]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	60fb      	str	r3, [r7, #12]
 800880a:	e029      	b.n	8008860 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800880c:	4a27      	ldr	r2, [pc, #156]	; (80088ac <chk_lock+0xb4>)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	011b      	lsls	r3, r3, #4
 8008812:	4413      	add	r3, r2
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d01d      	beq.n	8008856 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800881a:	4a24      	ldr	r2, [pc, #144]	; (80088ac <chk_lock+0xb4>)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	011b      	lsls	r3, r3, #4
 8008820:	4413      	add	r3, r2
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	429a      	cmp	r2, r3
 800882a:	d116      	bne.n	800885a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800882c:	4a1f      	ldr	r2, [pc, #124]	; (80088ac <chk_lock+0xb4>)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	011b      	lsls	r3, r3, #4
 8008832:	4413      	add	r3, r2
 8008834:	3304      	adds	r3, #4
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800883c:	429a      	cmp	r2, r3
 800883e:	d10c      	bne.n	800885a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008840:	4a1a      	ldr	r2, [pc, #104]	; (80088ac <chk_lock+0xb4>)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	011b      	lsls	r3, r3, #4
 8008846:	4413      	add	r3, r2
 8008848:	3308      	adds	r3, #8
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008850:	429a      	cmp	r2, r3
 8008852:	d102      	bne.n	800885a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008854:	e007      	b.n	8008866 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008856:	2301      	movs	r3, #1
 8008858:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	3301      	adds	r3, #1
 800885e:	60fb      	str	r3, [r7, #12]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d9d2      	bls.n	800880c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2b02      	cmp	r3, #2
 800886a:	d109      	bne.n	8008880 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d102      	bne.n	8008878 <chk_lock+0x80>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b02      	cmp	r3, #2
 8008876:	d101      	bne.n	800887c <chk_lock+0x84>
 8008878:	2300      	movs	r3, #0
 800887a:	e010      	b.n	800889e <chk_lock+0xa6>
 800887c:	2312      	movs	r3, #18
 800887e:	e00e      	b.n	800889e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d108      	bne.n	8008898 <chk_lock+0xa0>
 8008886:	4a09      	ldr	r2, [pc, #36]	; (80088ac <chk_lock+0xb4>)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	011b      	lsls	r3, r3, #4
 800888c:	4413      	add	r3, r2
 800888e:	330c      	adds	r3, #12
 8008890:	881b      	ldrh	r3, [r3, #0]
 8008892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008896:	d101      	bne.n	800889c <chk_lock+0xa4>
 8008898:	2310      	movs	r3, #16
 800889a:	e000      	b.n	800889e <chk_lock+0xa6>
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	20000424 	.word	0x20000424

080088b0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80088b6:	2300      	movs	r3, #0
 80088b8:	607b      	str	r3, [r7, #4]
 80088ba:	e002      	b.n	80088c2 <enq_lock+0x12>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	3301      	adds	r3, #1
 80088c0:	607b      	str	r3, [r7, #4]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d806      	bhi.n	80088d6 <enq_lock+0x26>
 80088c8:	4a09      	ldr	r2, [pc, #36]	; (80088f0 <enq_lock+0x40>)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	011b      	lsls	r3, r3, #4
 80088ce:	4413      	add	r3, r2
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d1f2      	bne.n	80088bc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b02      	cmp	r3, #2
 80088da:	bf14      	ite	ne
 80088dc:	2301      	movne	r3, #1
 80088de:	2300      	moveq	r3, #0
 80088e0:	b2db      	uxtb	r3, r3
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	370c      	adds	r7, #12
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	20000424 	.word	0x20000424

080088f4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b085      	sub	sp, #20
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]
 8008902:	e01f      	b.n	8008944 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008904:	4a41      	ldr	r2, [pc, #260]	; (8008a0c <inc_lock+0x118>)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	011b      	lsls	r3, r3, #4
 800890a:	4413      	add	r3, r2
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	429a      	cmp	r2, r3
 8008914:	d113      	bne.n	800893e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008916:	4a3d      	ldr	r2, [pc, #244]	; (8008a0c <inc_lock+0x118>)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	4413      	add	r3, r2
 800891e:	3304      	adds	r3, #4
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008926:	429a      	cmp	r2, r3
 8008928:	d109      	bne.n	800893e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800892a:	4a38      	ldr	r2, [pc, #224]	; (8008a0c <inc_lock+0x118>)
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	011b      	lsls	r3, r3, #4
 8008930:	4413      	add	r3, r2
 8008932:	3308      	adds	r3, #8
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800893a:	429a      	cmp	r2, r3
 800893c:	d006      	beq.n	800894c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	3301      	adds	r3, #1
 8008942:	60fb      	str	r3, [r7, #12]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d9dc      	bls.n	8008904 <inc_lock+0x10>
 800894a:	e000      	b.n	800894e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800894c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2b02      	cmp	r3, #2
 8008952:	d132      	bne.n	80089ba <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	e002      	b.n	8008960 <inc_lock+0x6c>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3301      	adds	r3, #1
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b01      	cmp	r3, #1
 8008964:	d806      	bhi.n	8008974 <inc_lock+0x80>
 8008966:	4a29      	ldr	r2, [pc, #164]	; (8008a0c <inc_lock+0x118>)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	011b      	lsls	r3, r3, #4
 800896c:	4413      	add	r3, r2
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d1f2      	bne.n	800895a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2b02      	cmp	r3, #2
 8008978:	d101      	bne.n	800897e <inc_lock+0x8a>
 800897a:	2300      	movs	r3, #0
 800897c:	e040      	b.n	8008a00 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	4922      	ldr	r1, [pc, #136]	; (8008a0c <inc_lock+0x118>)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	011b      	lsls	r3, r3, #4
 8008988:	440b      	add	r3, r1
 800898a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	689a      	ldr	r2, [r3, #8]
 8008990:	491e      	ldr	r1, [pc, #120]	; (8008a0c <inc_lock+0x118>)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	011b      	lsls	r3, r3, #4
 8008996:	440b      	add	r3, r1
 8008998:	3304      	adds	r3, #4
 800899a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	695a      	ldr	r2, [r3, #20]
 80089a0:	491a      	ldr	r1, [pc, #104]	; (8008a0c <inc_lock+0x118>)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	011b      	lsls	r3, r3, #4
 80089a6:	440b      	add	r3, r1
 80089a8:	3308      	adds	r3, #8
 80089aa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80089ac:	4a17      	ldr	r2, [pc, #92]	; (8008a0c <inc_lock+0x118>)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	4413      	add	r3, r2
 80089b4:	330c      	adds	r3, #12
 80089b6:	2200      	movs	r2, #0
 80089b8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d009      	beq.n	80089d4 <inc_lock+0xe0>
 80089c0:	4a12      	ldr	r2, [pc, #72]	; (8008a0c <inc_lock+0x118>)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	011b      	lsls	r3, r3, #4
 80089c6:	4413      	add	r3, r2
 80089c8:	330c      	adds	r3, #12
 80089ca:	881b      	ldrh	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d001      	beq.n	80089d4 <inc_lock+0xe0>
 80089d0:	2300      	movs	r3, #0
 80089d2:	e015      	b.n	8008a00 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d108      	bne.n	80089ec <inc_lock+0xf8>
 80089da:	4a0c      	ldr	r2, [pc, #48]	; (8008a0c <inc_lock+0x118>)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	011b      	lsls	r3, r3, #4
 80089e0:	4413      	add	r3, r2
 80089e2:	330c      	adds	r3, #12
 80089e4:	881b      	ldrh	r3, [r3, #0]
 80089e6:	3301      	adds	r3, #1
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	e001      	b.n	80089f0 <inc_lock+0xfc>
 80089ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089f0:	4906      	ldr	r1, [pc, #24]	; (8008a0c <inc_lock+0x118>)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	440b      	add	r3, r1
 80089f8:	330c      	adds	r3, #12
 80089fa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	3301      	adds	r3, #1
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	20000424 	.word	0x20000424

08008a10 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b085      	sub	sp, #20
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	607b      	str	r3, [r7, #4]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d825      	bhi.n	8008a70 <dec_lock+0x60>
		n = Files[i].ctr;
 8008a24:	4a17      	ldr	r2, [pc, #92]	; (8008a84 <dec_lock+0x74>)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	011b      	lsls	r3, r3, #4
 8008a2a:	4413      	add	r3, r2
 8008a2c:	330c      	adds	r3, #12
 8008a2e:	881b      	ldrh	r3, [r3, #0]
 8008a30:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008a32:	89fb      	ldrh	r3, [r7, #14]
 8008a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a38:	d101      	bne.n	8008a3e <dec_lock+0x2e>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008a3e:	89fb      	ldrh	r3, [r7, #14]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d002      	beq.n	8008a4a <dec_lock+0x3a>
 8008a44:	89fb      	ldrh	r3, [r7, #14]
 8008a46:	3b01      	subs	r3, #1
 8008a48:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008a4a:	4a0e      	ldr	r2, [pc, #56]	; (8008a84 <dec_lock+0x74>)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	4413      	add	r3, r2
 8008a52:	330c      	adds	r3, #12
 8008a54:	89fa      	ldrh	r2, [r7, #14]
 8008a56:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008a58:	89fb      	ldrh	r3, [r7, #14]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d105      	bne.n	8008a6a <dec_lock+0x5a>
 8008a5e:	4a09      	ldr	r2, [pc, #36]	; (8008a84 <dec_lock+0x74>)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	011b      	lsls	r3, r3, #4
 8008a64:	4413      	add	r3, r2
 8008a66:	2200      	movs	r2, #0
 8008a68:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	737b      	strb	r3, [r7, #13]
 8008a6e:	e001      	b.n	8008a74 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008a70:	2302      	movs	r3, #2
 8008a72:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008a74:	7b7b      	ldrb	r3, [r7, #13]
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3714      	adds	r7, #20
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	20000424 	.word	0x20000424

08008a88 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008a90:	2300      	movs	r3, #0
 8008a92:	60fb      	str	r3, [r7, #12]
 8008a94:	e010      	b.n	8008ab8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a96:	4a0d      	ldr	r2, [pc, #52]	; (8008acc <clear_lock+0x44>)
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	011b      	lsls	r3, r3, #4
 8008a9c:	4413      	add	r3, r2
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d105      	bne.n	8008ab2 <clear_lock+0x2a>
 8008aa6:	4a09      	ldr	r2, [pc, #36]	; (8008acc <clear_lock+0x44>)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	011b      	lsls	r3, r3, #4
 8008aac:	4413      	add	r3, r2
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	60fb      	str	r3, [r7, #12]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d9eb      	bls.n	8008a96 <clear_lock+0xe>
	}
}
 8008abe:	bf00      	nop
 8008ac0:	3714      	adds	r7, #20
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
 8008aca:	bf00      	nop
 8008acc:	20000424 	.word	0x20000424

08008ad0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	78db      	ldrb	r3, [r3, #3]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d034      	beq.n	8008b4e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ae8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	7858      	ldrb	r0, [r3, #1]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008af4:	2301      	movs	r3, #1
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	f7ff fd40 	bl	800857c <disk_write>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d002      	beq.n	8008b08 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	73fb      	strb	r3, [r7, #15]
 8008b06:	e022      	b.n	8008b4e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b12:	697a      	ldr	r2, [r7, #20]
 8008b14:	1ad2      	subs	r2, r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d217      	bcs.n	8008b4e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	789b      	ldrb	r3, [r3, #2]
 8008b22:	613b      	str	r3, [r7, #16]
 8008b24:	e010      	b.n	8008b48 <sync_window+0x78>
					wsect += fs->fsize;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a1b      	ldr	r3, [r3, #32]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	4413      	add	r3, r2
 8008b2e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	7858      	ldrb	r0, [r3, #1]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	f7ff fd1d 	bl	800857c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	3b01      	subs	r3, #1
 8008b46:	613b      	str	r3, [r7, #16]
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d8eb      	bhi.n	8008b26 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3718      	adds	r7, #24
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d01b      	beq.n	8008ba8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7ff ffad 	bl	8008ad0 <sync_window>
 8008b76:	4603      	mov	r3, r0
 8008b78:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d113      	bne.n	8008ba8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	7858      	ldrb	r0, [r3, #1]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	f7ff fcd5 	bl	800853c <disk_read>
 8008b92:	4603      	mov	r3, r0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d004      	beq.n	8008ba2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008b98:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	683a      	ldr	r2, [r7, #0]
 8008ba6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
	...

08008bb4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f7ff ff87 	bl	8008ad0 <sync_window>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008bc6:	7bfb      	ldrb	r3, [r7, #15]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d159      	bne.n	8008c80 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	2b03      	cmp	r3, #3
 8008bd2:	d149      	bne.n	8008c68 <sync_fs+0xb4>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	791b      	ldrb	r3, [r3, #4]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d145      	bne.n	8008c68 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	899b      	ldrh	r3, [r3, #12]
 8008be6:	461a      	mov	r2, r3
 8008be8:	2100      	movs	r1, #0
 8008bea:	f7ff fda8 	bl	800873e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	3338      	adds	r3, #56	; 0x38
 8008bf2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008bf6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7ff fd37 	bl	800866e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	3338      	adds	r3, #56	; 0x38
 8008c04:	4921      	ldr	r1, [pc, #132]	; (8008c8c <sync_fs+0xd8>)
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7ff fd4c 	bl	80086a4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	3338      	adds	r3, #56	; 0x38
 8008c10:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008c14:	491e      	ldr	r1, [pc, #120]	; (8008c90 <sync_fs+0xdc>)
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7ff fd44 	bl	80086a4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3338      	adds	r3, #56	; 0x38
 8008c20:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	699b      	ldr	r3, [r3, #24]
 8008c28:	4619      	mov	r1, r3
 8008c2a:	4610      	mov	r0, r2
 8008c2c:	f7ff fd3a 	bl	80086a4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	3338      	adds	r3, #56	; 0x38
 8008c34:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	695b      	ldr	r3, [r3, #20]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f7ff fd30 	bl	80086a4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c48:	1c5a      	adds	r2, r3, #1
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	7858      	ldrb	r0, [r3, #1]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	f7ff fc8d 	bl	800857c <disk_write>
			fs->fsi_flag = 0;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	785b      	ldrb	r3, [r3, #1]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	2100      	movs	r1, #0
 8008c70:	4618      	mov	r0, r3
 8008c72:	f7ff fca3 	bl	80085bc <disk_ioctl>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <sync_fs+0xcc>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	41615252 	.word	0x41615252
 8008c90:	61417272 	.word	0x61417272

08008c94 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	3b02      	subs	r3, #2
 8008ca2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	69db      	ldr	r3, [r3, #28]
 8008ca8:	3b02      	subs	r3, #2
 8008caa:	683a      	ldr	r2, [r7, #0]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d301      	bcc.n	8008cb4 <clust2sect+0x20>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	e008      	b.n	8008cc6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	895b      	ldrh	r3, [r3, #10]
 8008cb8:	461a      	mov	r2, r3
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	fb03 f202 	mul.w	r2, r3, r2
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc4:	4413      	add	r3, r2
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b086      	sub	sp, #24
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
 8008cda:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d904      	bls.n	8008cf2 <get_fat+0x20>
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	69db      	ldr	r3, [r3, #28]
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d302      	bcc.n	8008cf8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	617b      	str	r3, [r7, #20]
 8008cf6:	e0b7      	b.n	8008e68 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8008cfc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d05a      	beq.n	8008dbc <get_fat+0xea>
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	d07d      	beq.n	8008e06 <get_fat+0x134>
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	f040 80a2 	bne.w	8008e54 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	60fb      	str	r3, [r7, #12]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	085b      	lsrs	r3, r3, #1
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	899b      	ldrh	r3, [r3, #12]
 8008d26:	4619      	mov	r1, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d2e:	4413      	add	r3, r2
 8008d30:	4619      	mov	r1, r3
 8008d32:	6938      	ldr	r0, [r7, #16]
 8008d34:	f7ff ff10 	bl	8008b58 <move_window>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	f040 808d 	bne.w	8008e5a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	1c5a      	adds	r2, r3, #1
 8008d44:	60fa      	str	r2, [r7, #12]
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	8992      	ldrh	r2, [r2, #12]
 8008d4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d4e:	fb02 f201 	mul.w	r2, r2, r1
 8008d52:	1a9b      	subs	r3, r3, r2
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	4413      	add	r3, r2
 8008d58:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d5c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	899b      	ldrh	r3, [r3, #12]
 8008d66:	4619      	mov	r1, r3
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d6e:	4413      	add	r3, r2
 8008d70:	4619      	mov	r1, r3
 8008d72:	6938      	ldr	r0, [r7, #16]
 8008d74:	f7ff fef0 	bl	8008b58 <move_window>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d16f      	bne.n	8008e5e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	899b      	ldrh	r3, [r3, #12]
 8008d82:	461a      	mov	r2, r3
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d8a:	fb02 f201 	mul.w	r2, r2, r1
 8008d8e:	1a9b      	subs	r3, r3, r2
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	4413      	add	r3, r2
 8008d94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d98:	021b      	lsls	r3, r3, #8
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <get_fat+0xe0>
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	091b      	lsrs	r3, r3, #4
 8008db0:	e002      	b.n	8008db8 <get_fat+0xe6>
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008db8:	617b      	str	r3, [r7, #20]
			break;
 8008dba:	e055      	b.n	8008e68 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	899b      	ldrh	r3, [r3, #12]
 8008dc4:	085b      	lsrs	r3, r3, #1
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	4619      	mov	r1, r3
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	fbb3 f3f1 	udiv	r3, r3, r1
 8008dd0:	4413      	add	r3, r2
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	6938      	ldr	r0, [r7, #16]
 8008dd6:	f7ff febf 	bl	8008b58 <move_window>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d140      	bne.n	8008e62 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	005b      	lsls	r3, r3, #1
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	8992      	ldrh	r2, [r2, #12]
 8008dee:	fbb3 f0f2 	udiv	r0, r3, r2
 8008df2:	fb02 f200 	mul.w	r2, r2, r0
 8008df6:	1a9b      	subs	r3, r3, r2
 8008df8:	440b      	add	r3, r1
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7ff fbfc 	bl	80085f8 <ld_word>
 8008e00:	4603      	mov	r3, r0
 8008e02:	617b      	str	r3, [r7, #20]
			break;
 8008e04:	e030      	b.n	8008e68 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	899b      	ldrh	r3, [r3, #12]
 8008e0e:	089b      	lsrs	r3, r3, #2
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	4619      	mov	r1, r3
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e1a:	4413      	add	r3, r2
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	6938      	ldr	r0, [r7, #16]
 8008e20:	f7ff fe9a 	bl	8008b58 <move_window>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d11d      	bne.n	8008e66 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	693a      	ldr	r2, [r7, #16]
 8008e36:	8992      	ldrh	r2, [r2, #12]
 8008e38:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e3c:	fb02 f200 	mul.w	r2, r2, r0
 8008e40:	1a9b      	subs	r3, r3, r2
 8008e42:	440b      	add	r3, r1
 8008e44:	4618      	mov	r0, r3
 8008e46:	f7ff fbef 	bl	8008628 <ld_dword>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008e50:	617b      	str	r3, [r7, #20]
			break;
 8008e52:	e009      	b.n	8008e68 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008e54:	2301      	movs	r3, #1
 8008e56:	617b      	str	r3, [r7, #20]
 8008e58:	e006      	b.n	8008e68 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008e5a:	bf00      	nop
 8008e5c:	e004      	b.n	8008e68 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008e5e:	bf00      	nop
 8008e60:	e002      	b.n	8008e68 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008e62:	bf00      	nop
 8008e64:	e000      	b.n	8008e68 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008e66:	bf00      	nop
		}
	}

	return val;
 8008e68:	697b      	ldr	r3, [r7, #20]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3718      	adds	r7, #24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008e72:	b590      	push	{r4, r7, lr}
 8008e74:	b089      	sub	sp, #36	; 0x24
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	60f8      	str	r0, [r7, #12]
 8008e7a:	60b9      	str	r1, [r7, #8]
 8008e7c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008e7e:	2302      	movs	r3, #2
 8008e80:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	f240 8106 	bls.w	8009096 <put_fat+0x224>
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	68ba      	ldr	r2, [r7, #8]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	f080 8100 	bcs.w	8009096 <put_fat+0x224>
		switch (fs->fs_type) {
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	f000 8088 	beq.w	8008fb0 <put_fat+0x13e>
 8008ea0:	2b03      	cmp	r3, #3
 8008ea2:	f000 80b0 	beq.w	8009006 <put_fat+0x194>
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	f040 80f5 	bne.w	8009096 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	61bb      	str	r3, [r7, #24]
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	085b      	lsrs	r3, r3, #1
 8008eb4:	69ba      	ldr	r2, [r7, #24]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	899b      	ldrh	r3, [r3, #12]
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8008eca:	4413      	add	r3, r2
 8008ecc:	4619      	mov	r1, r3
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f7ff fe42 	bl	8008b58 <move_window>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ed8:	7ffb      	ldrb	r3, [r7, #31]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f040 80d4 	bne.w	8009088 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	1c5a      	adds	r2, r3, #1
 8008eea:	61ba      	str	r2, [r7, #24]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	8992      	ldrh	r2, [r2, #12]
 8008ef0:	fbb3 f0f2 	udiv	r0, r3, r2
 8008ef4:	fb02 f200 	mul.w	r2, r2, r0
 8008ef8:	1a9b      	subs	r3, r3, r2
 8008efa:	440b      	add	r3, r1
 8008efc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00d      	beq.n	8008f24 <put_fat+0xb2>
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	b25b      	sxtb	r3, r3
 8008f0e:	f003 030f 	and.w	r3, r3, #15
 8008f12:	b25a      	sxtb	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	011b      	lsls	r3, r3, #4
 8008f1a:	b25b      	sxtb	r3, r3
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	b25b      	sxtb	r3, r3
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	e001      	b.n	8008f28 <put_fat+0xb6>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	697a      	ldr	r2, [r7, #20]
 8008f2a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	899b      	ldrh	r3, [r3, #12]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f42:	4413      	add	r3, r2
 8008f44:	4619      	mov	r1, r3
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f7ff fe06 	bl	8008b58 <move_window>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f50:	7ffb      	ldrb	r3, [r7, #31]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f040 809a 	bne.w	800908c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	899b      	ldrh	r3, [r3, #12]
 8008f62:	461a      	mov	r2, r3
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f6a:	fb02 f200 	mul.w	r2, r2, r0
 8008f6e:	1a9b      	subs	r3, r3, r2
 8008f70:	440b      	add	r3, r1
 8008f72:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	f003 0301 	and.w	r3, r3, #1
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d003      	beq.n	8008f86 <put_fat+0x114>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	091b      	lsrs	r3, r3, #4
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	e00e      	b.n	8008fa4 <put_fat+0x132>
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	b25b      	sxtb	r3, r3
 8008f8c:	f023 030f 	bic.w	r3, r3, #15
 8008f90:	b25a      	sxtb	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	0a1b      	lsrs	r3, r3, #8
 8008f96:	b25b      	sxtb	r3, r3
 8008f98:	f003 030f 	and.w	r3, r3, #15
 8008f9c:	b25b      	sxtb	r3, r3
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	b25b      	sxtb	r3, r3
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	697a      	ldr	r2, [r7, #20]
 8008fa6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	70da      	strb	r2, [r3, #3]
			break;
 8008fae:	e072      	b.n	8009096 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	899b      	ldrh	r3, [r3, #12]
 8008fb8:	085b      	lsrs	r3, r3, #1
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	fbb3 f3f1 	udiv	r3, r3, r1
 8008fc4:	4413      	add	r3, r2
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f7ff fdc5 	bl	8008b58 <move_window>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008fd2:	7ffb      	ldrb	r3, [r7, #31]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d15b      	bne.n	8009090 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	005b      	lsls	r3, r3, #1
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	8992      	ldrh	r2, [r2, #12]
 8008fe6:	fbb3 f0f2 	udiv	r0, r3, r2
 8008fea:	fb02 f200 	mul.w	r2, r2, r0
 8008fee:	1a9b      	subs	r3, r3, r2
 8008ff0:	440b      	add	r3, r1
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	b292      	uxth	r2, r2
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7ff fb38 	bl	800866e <st_word>
			fs->wflag = 1;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2201      	movs	r2, #1
 8009002:	70da      	strb	r2, [r3, #3]
			break;
 8009004:	e047      	b.n	8009096 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	899b      	ldrh	r3, [r3, #12]
 800900e:	089b      	lsrs	r3, r3, #2
 8009010:	b29b      	uxth	r3, r3
 8009012:	4619      	mov	r1, r3
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	fbb3 f3f1 	udiv	r3, r3, r1
 800901a:	4413      	add	r3, r2
 800901c:	4619      	mov	r1, r3
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f7ff fd9a 	bl	8008b58 <move_window>
 8009024:	4603      	mov	r3, r0
 8009026:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009028:	7ffb      	ldrb	r3, [r7, #31]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d132      	bne.n	8009094 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	8992      	ldrh	r2, [r2, #12]
 8009042:	fbb3 f0f2 	udiv	r0, r3, r2
 8009046:	fb02 f200 	mul.w	r2, r2, r0
 800904a:	1a9b      	subs	r3, r3, r2
 800904c:	440b      	add	r3, r1
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff faea 	bl	8008628 <ld_dword>
 8009054:	4603      	mov	r3, r0
 8009056:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800905a:	4323      	orrs	r3, r4
 800905c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	8992      	ldrh	r2, [r2, #12]
 800906c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009070:	fb02 f200 	mul.w	r2, r2, r0
 8009074:	1a9b      	subs	r3, r3, r2
 8009076:	440b      	add	r3, r1
 8009078:	6879      	ldr	r1, [r7, #4]
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fb12 	bl	80086a4 <st_dword>
			fs->wflag = 1;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2201      	movs	r2, #1
 8009084:	70da      	strb	r2, [r3, #3]
			break;
 8009086:	e006      	b.n	8009096 <put_fat+0x224>
			if (res != FR_OK) break;
 8009088:	bf00      	nop
 800908a:	e004      	b.n	8009096 <put_fat+0x224>
			if (res != FR_OK) break;
 800908c:	bf00      	nop
 800908e:	e002      	b.n	8009096 <put_fat+0x224>
			if (res != FR_OK) break;
 8009090:	bf00      	nop
 8009092:	e000      	b.n	8009096 <put_fat+0x224>
			if (res != FR_OK) break;
 8009094:	bf00      	nop
		}
	}
	return res;
 8009096:	7ffb      	ldrb	r3, [r7, #31]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3724      	adds	r7, #36	; 0x24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd90      	pop	{r4, r7, pc}

080090a0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b088      	sub	sp, #32
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d904      	bls.n	80090c6 <remove_chain+0x26>
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	69db      	ldr	r3, [r3, #28]
 80090c0:	68ba      	ldr	r2, [r7, #8]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d301      	bcc.n	80090ca <remove_chain+0x2a>
 80090c6:	2302      	movs	r3, #2
 80090c8:	e04b      	b.n	8009162 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00c      	beq.n	80090ea <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80090d0:	f04f 32ff 	mov.w	r2, #4294967295
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	69b8      	ldr	r0, [r7, #24]
 80090d8:	f7ff fecb 	bl	8008e72 <put_fat>
 80090dc:	4603      	mov	r3, r0
 80090de:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80090e0:	7ffb      	ldrb	r3, [r7, #31]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <remove_chain+0x4a>
 80090e6:	7ffb      	ldrb	r3, [r7, #31]
 80090e8:	e03b      	b.n	8009162 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80090ea:	68b9      	ldr	r1, [r7, #8]
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f7ff fdf0 	bl	8008cd2 <get_fat>
 80090f2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d031      	beq.n	800915e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d101      	bne.n	8009104 <remove_chain+0x64>
 8009100:	2302      	movs	r3, #2
 8009102:	e02e      	b.n	8009162 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800910a:	d101      	bne.n	8009110 <remove_chain+0x70>
 800910c:	2301      	movs	r3, #1
 800910e:	e028      	b.n	8009162 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009110:	2200      	movs	r2, #0
 8009112:	68b9      	ldr	r1, [r7, #8]
 8009114:	69b8      	ldr	r0, [r7, #24]
 8009116:	f7ff feac 	bl	8008e72 <put_fat>
 800911a:	4603      	mov	r3, r0
 800911c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800911e:	7ffb      	ldrb	r3, [r7, #31]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <remove_chain+0x88>
 8009124:	7ffb      	ldrb	r3, [r7, #31]
 8009126:	e01c      	b.n	8009162 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	699a      	ldr	r2, [r3, #24]
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	3b02      	subs	r3, #2
 8009132:	429a      	cmp	r2, r3
 8009134:	d20b      	bcs.n	800914e <remove_chain+0xae>
			fs->free_clst++;
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	699b      	ldr	r3, [r3, #24]
 800913a:	1c5a      	adds	r2, r3, #1
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	791b      	ldrb	r3, [r3, #4]
 8009144:	f043 0301 	orr.w	r3, r3, #1
 8009148:	b2da      	uxtb	r2, r3
 800914a:	69bb      	ldr	r3, [r7, #24]
 800914c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	429a      	cmp	r2, r3
 800915a:	d3c6      	bcc.n	80090ea <remove_chain+0x4a>
 800915c:	e000      	b.n	8009160 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800915e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009160:	2300      	movs	r3, #0
}
 8009162:	4618      	mov	r0, r3
 8009164:	3720      	adds	r7, #32
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}

0800916a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800916a:	b580      	push	{r7, lr}
 800916c:	b088      	sub	sp, #32
 800916e:	af00      	add	r7, sp, #0
 8009170:	6078      	str	r0, [r7, #4]
 8009172:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10d      	bne.n	800919c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009186:	69bb      	ldr	r3, [r7, #24]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d004      	beq.n	8009196 <create_chain+0x2c>
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	429a      	cmp	r2, r3
 8009194:	d31b      	bcc.n	80091ce <create_chain+0x64>
 8009196:	2301      	movs	r3, #1
 8009198:	61bb      	str	r3, [r7, #24]
 800919a:	e018      	b.n	80091ce <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800919c:	6839      	ldr	r1, [r7, #0]
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f7ff fd97 	bl	8008cd2 <get_fat>
 80091a4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d801      	bhi.n	80091b0 <create_chain+0x46>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e070      	b.n	8009292 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b6:	d101      	bne.n	80091bc <create_chain+0x52>
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	e06a      	b.n	8009292 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	69db      	ldr	r3, [r3, #28]
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d201      	bcs.n	80091ca <create_chain+0x60>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	e063      	b.n	8009292 <create_chain+0x128>
		scl = clst;
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	3301      	adds	r3, #1
 80091d6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	69db      	ldr	r3, [r3, #28]
 80091dc:	69fa      	ldr	r2, [r7, #28]
 80091de:	429a      	cmp	r2, r3
 80091e0:	d307      	bcc.n	80091f2 <create_chain+0x88>
				ncl = 2;
 80091e2:	2302      	movs	r3, #2
 80091e4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80091e6:	69fa      	ldr	r2, [r7, #28]
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d901      	bls.n	80091f2 <create_chain+0x88>
 80091ee:	2300      	movs	r3, #0
 80091f0:	e04f      	b.n	8009292 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80091f2:	69f9      	ldr	r1, [r7, #28]
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f7ff fd6c 	bl	8008cd2 <get_fat>
 80091fa:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00e      	beq.n	8009220 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d003      	beq.n	8009210 <create_chain+0xa6>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800920e:	d101      	bne.n	8009214 <create_chain+0xaa>
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	e03e      	b.n	8009292 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009214:	69fa      	ldr	r2, [r7, #28]
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	429a      	cmp	r2, r3
 800921a:	d1da      	bne.n	80091d2 <create_chain+0x68>
 800921c:	2300      	movs	r3, #0
 800921e:	e038      	b.n	8009292 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009220:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009222:	f04f 32ff 	mov.w	r2, #4294967295
 8009226:	69f9      	ldr	r1, [r7, #28]
 8009228:	6938      	ldr	r0, [r7, #16]
 800922a:	f7ff fe22 	bl	8008e72 <put_fat>
 800922e:	4603      	mov	r3, r0
 8009230:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009232:	7dfb      	ldrb	r3, [r7, #23]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d109      	bne.n	800924c <create_chain+0xe2>
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d006      	beq.n	800924c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	6839      	ldr	r1, [r7, #0]
 8009242:	6938      	ldr	r0, [r7, #16]
 8009244:	f7ff fe15 	bl	8008e72 <put_fat>
 8009248:	4603      	mov	r3, r0
 800924a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800924c:	7dfb      	ldrb	r3, [r7, #23]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d116      	bne.n	8009280 <create_chain+0x116>
		fs->last_clst = ncl;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	69fa      	ldr	r2, [r7, #28]
 8009256:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	699a      	ldr	r2, [r3, #24]
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	69db      	ldr	r3, [r3, #28]
 8009260:	3b02      	subs	r3, #2
 8009262:	429a      	cmp	r2, r3
 8009264:	d804      	bhi.n	8009270 <create_chain+0x106>
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	1e5a      	subs	r2, r3, #1
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	791b      	ldrb	r3, [r3, #4]
 8009274:	f043 0301 	orr.w	r3, r3, #1
 8009278:	b2da      	uxtb	r2, r3
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	711a      	strb	r2, [r3, #4]
 800927e:	e007      	b.n	8009290 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009280:	7dfb      	ldrb	r3, [r7, #23]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d102      	bne.n	800928c <create_chain+0x122>
 8009286:	f04f 33ff 	mov.w	r3, #4294967295
 800928a:	e000      	b.n	800928e <create_chain+0x124>
 800928c:	2301      	movs	r3, #1
 800928e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009290:	69fb      	ldr	r3, [r7, #28]
}
 8009292:	4618      	mov	r0, r3
 8009294:	3720      	adds	r7, #32
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800929a:	b480      	push	{r7}
 800929c:	b087      	sub	sp, #28
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
 80092a2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ae:	3304      	adds	r3, #4
 80092b0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	899b      	ldrh	r3, [r3, #12]
 80092b6:	461a      	mov	r2, r3
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	8952      	ldrh	r2, [r2, #10]
 80092c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80092c6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	1d1a      	adds	r2, r3, #4
 80092cc:	613a      	str	r2, [r7, #16]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <clmt_clust+0x42>
 80092d8:	2300      	movs	r3, #0
 80092da:	e010      	b.n	80092fe <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80092dc:	697a      	ldr	r2, [r7, #20]
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d307      	bcc.n	80092f4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	1ad3      	subs	r3, r2, r3
 80092ea:	617b      	str	r3, [r7, #20]
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	3304      	adds	r3, #4
 80092f0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80092f2:	e7e9      	b.n	80092c8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80092f4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	4413      	add	r3, r2
}
 80092fe:	4618      	mov	r0, r3
 8009300:	371c      	adds	r7, #28
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr

0800930a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800930a:	b580      	push	{r7, lr}
 800930c:	b086      	sub	sp, #24
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
 8009312:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009320:	d204      	bcs.n	800932c <dir_sdi+0x22>
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	f003 031f 	and.w	r3, r3, #31
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <dir_sdi+0x26>
		return FR_INT_ERR;
 800932c:	2302      	movs	r3, #2
 800932e:	e071      	b.n	8009414 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d106      	bne.n	8009350 <dir_sdi+0x46>
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	2b02      	cmp	r3, #2
 8009348:	d902      	bls.n	8009350 <dir_sdi+0x46>
		clst = fs->dirbase;
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d10c      	bne.n	8009370 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	095b      	lsrs	r3, r3, #5
 800935a:	693a      	ldr	r2, [r7, #16]
 800935c:	8912      	ldrh	r2, [r2, #8]
 800935e:	4293      	cmp	r3, r2
 8009360:	d301      	bcc.n	8009366 <dir_sdi+0x5c>
 8009362:	2302      	movs	r3, #2
 8009364:	e056      	b.n	8009414 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	61da      	str	r2, [r3, #28]
 800936e:	e02d      	b.n	80093cc <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	895b      	ldrh	r3, [r3, #10]
 8009374:	461a      	mov	r2, r3
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	899b      	ldrh	r3, [r3, #12]
 800937a:	fb03 f302 	mul.w	r3, r3, r2
 800937e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009380:	e019      	b.n	80093b6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6979      	ldr	r1, [r7, #20]
 8009386:	4618      	mov	r0, r3
 8009388:	f7ff fca3 	bl	8008cd2 <get_fat>
 800938c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009394:	d101      	bne.n	800939a <dir_sdi+0x90>
 8009396:	2301      	movs	r3, #1
 8009398:	e03c      	b.n	8009414 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d904      	bls.n	80093aa <dir_sdi+0xa0>
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	697a      	ldr	r2, [r7, #20]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d301      	bcc.n	80093ae <dir_sdi+0xa4>
 80093aa:	2302      	movs	r3, #2
 80093ac:	e032      	b.n	8009414 <dir_sdi+0x10a>
			ofs -= csz;
 80093ae:	683a      	ldr	r2, [r7, #0]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	1ad3      	subs	r3, r2, r3
 80093b4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80093b6:	683a      	ldr	r2, [r7, #0]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d2e1      	bcs.n	8009382 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80093be:	6979      	ldr	r1, [r7, #20]
 80093c0:	6938      	ldr	r0, [r7, #16]
 80093c2:	f7ff fc67 	bl	8008c94 <clust2sect>
 80093c6:	4602      	mov	r2, r0
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	697a      	ldr	r2, [r7, #20]
 80093d0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	69db      	ldr	r3, [r3, #28]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <dir_sdi+0xd4>
 80093da:	2302      	movs	r3, #2
 80093dc:	e01a      	b.n	8009414 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	69da      	ldr	r2, [r3, #28]
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	899b      	ldrh	r3, [r3, #12]
 80093e6:	4619      	mov	r1, r3
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80093ee:	441a      	add	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	899b      	ldrh	r3, [r3, #12]
 80093fe:	461a      	mov	r2, r3
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	fbb3 f0f2 	udiv	r0, r3, r2
 8009406:	fb02 f200 	mul.w	r2, r2, r0
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	18ca      	adds	r2, r1, r3
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3718      	adds	r7, #24
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	695b      	ldr	r3, [r3, #20]
 8009430:	3320      	adds	r3, #32
 8009432:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	69db      	ldr	r3, [r3, #28]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d003      	beq.n	8009444 <dir_next+0x28>
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009442:	d301      	bcc.n	8009448 <dir_next+0x2c>
 8009444:	2304      	movs	r3, #4
 8009446:	e0bb      	b.n	80095c0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	899b      	ldrh	r3, [r3, #12]
 800944c:	461a      	mov	r2, r3
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	fbb3 f1f2 	udiv	r1, r3, r2
 8009454:	fb02 f201 	mul.w	r2, r2, r1
 8009458:	1a9b      	subs	r3, r3, r2
 800945a:	2b00      	cmp	r3, #0
 800945c:	f040 809d 	bne.w	800959a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	69db      	ldr	r3, [r3, #28]
 8009464:	1c5a      	adds	r2, r3, #1
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	699b      	ldr	r3, [r3, #24]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d10b      	bne.n	800948a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	095b      	lsrs	r3, r3, #5
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	8912      	ldrh	r2, [r2, #8]
 800947a:	4293      	cmp	r3, r2
 800947c:	f0c0 808d 	bcc.w	800959a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2200      	movs	r2, #0
 8009484:	61da      	str	r2, [r3, #28]
 8009486:	2304      	movs	r3, #4
 8009488:	e09a      	b.n	80095c0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	899b      	ldrh	r3, [r3, #12]
 800948e:	461a      	mov	r2, r3
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	fbb3 f3f2 	udiv	r3, r3, r2
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	8952      	ldrh	r2, [r2, #10]
 800949a:	3a01      	subs	r2, #1
 800949c:	4013      	ands	r3, r2
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d17b      	bne.n	800959a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	4619      	mov	r1, r3
 80094aa:	4610      	mov	r0, r2
 80094ac:	f7ff fc11 	bl	8008cd2 <get_fat>
 80094b0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d801      	bhi.n	80094bc <dir_next+0xa0>
 80094b8:	2302      	movs	r3, #2
 80094ba:	e081      	b.n	80095c0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c2:	d101      	bne.n	80094c8 <dir_next+0xac>
 80094c4:	2301      	movs	r3, #1
 80094c6:	e07b      	b.n	80095c0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	69db      	ldr	r3, [r3, #28]
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d359      	bcc.n	8009586 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d104      	bne.n	80094e2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	61da      	str	r2, [r3, #28]
 80094de:	2304      	movs	r3, #4
 80094e0:	e06e      	b.n	80095c0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	699b      	ldr	r3, [r3, #24]
 80094e8:	4619      	mov	r1, r3
 80094ea:	4610      	mov	r0, r2
 80094ec:	f7ff fe3d 	bl	800916a <create_chain>
 80094f0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d101      	bne.n	80094fc <dir_next+0xe0>
 80094f8:	2307      	movs	r3, #7
 80094fa:	e061      	b.n	80095c0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d101      	bne.n	8009506 <dir_next+0xea>
 8009502:	2302      	movs	r3, #2
 8009504:	e05c      	b.n	80095c0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800950c:	d101      	bne.n	8009512 <dir_next+0xf6>
 800950e:	2301      	movs	r3, #1
 8009510:	e056      	b.n	80095c0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f7ff fadc 	bl	8008ad0 <sync_window>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <dir_next+0x106>
 800951e:	2301      	movs	r3, #1
 8009520:	e04e      	b.n	80095c0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	899b      	ldrh	r3, [r3, #12]
 800952c:	461a      	mov	r2, r3
 800952e:	2100      	movs	r1, #0
 8009530:	f7ff f905 	bl	800873e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009534:	2300      	movs	r3, #0
 8009536:	613b      	str	r3, [r7, #16]
 8009538:	6979      	ldr	r1, [r7, #20]
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f7ff fbaa 	bl	8008c94 <clust2sect>
 8009540:	4602      	mov	r2, r0
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	635a      	str	r2, [r3, #52]	; 0x34
 8009546:	e012      	b.n	800956e <dir_next+0x152>
						fs->wflag = 1;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2201      	movs	r2, #1
 800954c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f7ff fabe 	bl	8008ad0 <sync_window>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d001      	beq.n	800955e <dir_next+0x142>
 800955a:	2301      	movs	r3, #1
 800955c:	e030      	b.n	80095c0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	3301      	adds	r3, #1
 8009562:	613b      	str	r3, [r7, #16]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	635a      	str	r2, [r3, #52]	; 0x34
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	895b      	ldrh	r3, [r3, #10]
 8009572:	461a      	mov	r2, r3
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	4293      	cmp	r3, r2
 8009578:	d3e6      	bcc.n	8009548 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	1ad2      	subs	r2, r2, r3
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	697a      	ldr	r2, [r7, #20]
 800958a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800958c:	6979      	ldr	r1, [r7, #20]
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f7ff fb80 	bl	8008c94 <clust2sect>
 8009594:	4602      	mov	r2, r0
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	899b      	ldrh	r3, [r3, #12]
 80095aa:	461a      	mov	r2, r3
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80095b2:	fb02 f200 	mul.w	r2, r2, r0
 80095b6:	1a9b      	subs	r3, r3, r2
 80095b8:	18ca      	adds	r2, r1, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3718      	adds	r7, #24
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b086      	sub	sp, #24
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80095d8:	2100      	movs	r1, #0
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff fe95 	bl	800930a <dir_sdi>
 80095e0:	4603      	mov	r3, r0
 80095e2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80095e4:	7dfb      	ldrb	r3, [r7, #23]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d12b      	bne.n	8009642 <dir_alloc+0x7a>
		n = 0;
 80095ea:	2300      	movs	r3, #0
 80095ec:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	4619      	mov	r1, r3
 80095f4:	68f8      	ldr	r0, [r7, #12]
 80095f6:	f7ff faaf 	bl	8008b58 <move_window>
 80095fa:	4603      	mov	r3, r0
 80095fc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d11d      	bne.n	8009640 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a1b      	ldr	r3, [r3, #32]
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	2be5      	cmp	r3, #229	; 0xe5
 800960c:	d004      	beq.n	8009618 <dir_alloc+0x50>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d107      	bne.n	8009628 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	3301      	adds	r3, #1
 800961c:	613b      	str	r3, [r7, #16]
 800961e:	693a      	ldr	r2, [r7, #16]
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	429a      	cmp	r2, r3
 8009624:	d102      	bne.n	800962c <dir_alloc+0x64>
 8009626:	e00c      	b.n	8009642 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009628:	2300      	movs	r3, #0
 800962a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800962c:	2101      	movs	r1, #1
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f7ff fef4 	bl	800941c <dir_next>
 8009634:	4603      	mov	r3, r0
 8009636:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009638:	7dfb      	ldrb	r3, [r7, #23]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d0d7      	beq.n	80095ee <dir_alloc+0x26>
 800963e:	e000      	b.n	8009642 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009640:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009642:	7dfb      	ldrb	r3, [r7, #23]
 8009644:	2b04      	cmp	r3, #4
 8009646:	d101      	bne.n	800964c <dir_alloc+0x84>
 8009648:	2307      	movs	r3, #7
 800964a:	75fb      	strb	r3, [r7, #23]
	return res;
 800964c:	7dfb      	ldrb	r3, [r7, #23]
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b084      	sub	sp, #16
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
 800965e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	331a      	adds	r3, #26
 8009664:	4618      	mov	r0, r3
 8009666:	f7fe ffc7 	bl	80085f8 <ld_word>
 800966a:	4603      	mov	r3, r0
 800966c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	2b03      	cmp	r3, #3
 8009674:	d109      	bne.n	800968a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	3314      	adds	r3, #20
 800967a:	4618      	mov	r0, r3
 800967c:	f7fe ffbc 	bl	80085f8 <ld_word>
 8009680:	4603      	mov	r3, r0
 8009682:	041b      	lsls	r3, r3, #16
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	4313      	orrs	r3, r2
 8009688:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800968a:	68fb      	ldr	r3, [r7, #12]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	60b9      	str	r1, [r7, #8]
 800969e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	331a      	adds	r3, #26
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	b292      	uxth	r2, r2
 80096a8:	4611      	mov	r1, r2
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe ffdf 	bl	800866e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	2b03      	cmp	r3, #3
 80096b6:	d109      	bne.n	80096cc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f103 0214 	add.w	r2, r3, #20
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	0c1b      	lsrs	r3, r3, #16
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	4619      	mov	r1, r3
 80096c6:	4610      	mov	r0, r2
 80096c8:	f7fe ffd1 	bl	800866e <st_word>
	}
}
 80096cc:	bf00      	nop
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80096d4:	b590      	push	{r4, r7, lr}
 80096d6:	b087      	sub	sp, #28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	331a      	adds	r3, #26
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fe ff88 	bl	80085f8 <ld_word>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d001      	beq.n	80096f2 <cmp_lfn+0x1e>
 80096ee:	2300      	movs	r3, #0
 80096f0:	e059      	b.n	80097a6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096fa:	1e5a      	subs	r2, r3, #1
 80096fc:	4613      	mov	r3, r2
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4413      	add	r3, r2
 8009706:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009708:	2301      	movs	r3, #1
 800970a:	81fb      	strh	r3, [r7, #14]
 800970c:	2300      	movs	r3, #0
 800970e:	613b      	str	r3, [r7, #16]
 8009710:	e033      	b.n	800977a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009712:	4a27      	ldr	r2, [pc, #156]	; (80097b0 <cmp_lfn+0xdc>)
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	4413      	add	r3, r2
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	461a      	mov	r2, r3
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	4413      	add	r3, r2
 8009720:	4618      	mov	r0, r3
 8009722:	f7fe ff69 	bl	80085f8 <ld_word>
 8009726:	4603      	mov	r3, r0
 8009728:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800972a:	89fb      	ldrh	r3, [r7, #14]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d01a      	beq.n	8009766 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2bfe      	cmp	r3, #254	; 0xfe
 8009734:	d812      	bhi.n	800975c <cmp_lfn+0x88>
 8009736:	89bb      	ldrh	r3, [r7, #12]
 8009738:	4618      	mov	r0, r3
 800973a:	f002 f80f 	bl	800b75c <ff_wtoupper>
 800973e:	4603      	mov	r3, r0
 8009740:	461c      	mov	r4, r3
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	1c5a      	adds	r2, r3, #1
 8009746:	617a      	str	r2, [r7, #20]
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	4413      	add	r3, r2
 800974e:	881b      	ldrh	r3, [r3, #0]
 8009750:	4618      	mov	r0, r3
 8009752:	f002 f803 	bl	800b75c <ff_wtoupper>
 8009756:	4603      	mov	r3, r0
 8009758:	429c      	cmp	r4, r3
 800975a:	d001      	beq.n	8009760 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800975c:	2300      	movs	r3, #0
 800975e:	e022      	b.n	80097a6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009760:	89bb      	ldrh	r3, [r7, #12]
 8009762:	81fb      	strh	r3, [r7, #14]
 8009764:	e006      	b.n	8009774 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009766:	89bb      	ldrh	r3, [r7, #12]
 8009768:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800976c:	4293      	cmp	r3, r2
 800976e:	d001      	beq.n	8009774 <cmp_lfn+0xa0>
 8009770:	2300      	movs	r3, #0
 8009772:	e018      	b.n	80097a6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	3301      	adds	r3, #1
 8009778:	613b      	str	r3, [r7, #16]
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	2b0c      	cmp	r3, #12
 800977e:	d9c8      	bls.n	8009712 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00b      	beq.n	80097a4 <cmp_lfn+0xd0>
 800978c:	89fb      	ldrh	r3, [r7, #14]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d008      	beq.n	80097a4 <cmp_lfn+0xd0>
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	005b      	lsls	r3, r3, #1
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	4413      	add	r3, r2
 800979a:	881b      	ldrh	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <cmp_lfn+0xd0>
 80097a0:	2300      	movs	r3, #0
 80097a2:	e000      	b.n	80097a6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80097a4:	2301      	movs	r3, #1
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	371c      	adds	r7, #28
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd90      	pop	{r4, r7, pc}
 80097ae:	bf00      	nop
 80097b0:	0800e704 	.word	0x0800e704

080097b4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b088      	sub	sp, #32
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	4611      	mov	r1, r2
 80097c0:	461a      	mov	r2, r3
 80097c2:	460b      	mov	r3, r1
 80097c4:	71fb      	strb	r3, [r7, #7]
 80097c6:	4613      	mov	r3, r2
 80097c8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	330d      	adds	r3, #13
 80097ce:	79ba      	ldrb	r2, [r7, #6]
 80097d0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	330b      	adds	r3, #11
 80097d6:	220f      	movs	r2, #15
 80097d8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	330c      	adds	r3, #12
 80097de:	2200      	movs	r2, #0
 80097e0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	331a      	adds	r3, #26
 80097e6:	2100      	movs	r1, #0
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe ff40 	bl	800866e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	1e5a      	subs	r2, r3, #1
 80097f2:	4613      	mov	r3, r2
 80097f4:	005b      	lsls	r3, r3, #1
 80097f6:	4413      	add	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	4413      	add	r3, r2
 80097fc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80097fe:	2300      	movs	r3, #0
 8009800:	82fb      	strh	r3, [r7, #22]
 8009802:	2300      	movs	r3, #0
 8009804:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009806:	8afb      	ldrh	r3, [r7, #22]
 8009808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800980c:	4293      	cmp	r3, r2
 800980e:	d007      	beq.n	8009820 <put_lfn+0x6c>
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	61fa      	str	r2, [r7, #28]
 8009816:	005b      	lsls	r3, r3, #1
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	4413      	add	r3, r2
 800981c:	881b      	ldrh	r3, [r3, #0]
 800981e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009820:	4a17      	ldr	r2, [pc, #92]	; (8009880 <put_lfn+0xcc>)
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	4413      	add	r3, r2
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	461a      	mov	r2, r3
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	4413      	add	r3, r2
 800982e:	8afa      	ldrh	r2, [r7, #22]
 8009830:	4611      	mov	r1, r2
 8009832:	4618      	mov	r0, r3
 8009834:	f7fe ff1b 	bl	800866e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009838:	8afb      	ldrh	r3, [r7, #22]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d102      	bne.n	8009844 <put_lfn+0x90>
 800983e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009842:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	3301      	adds	r3, #1
 8009848:	61bb      	str	r3, [r7, #24]
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	2b0c      	cmp	r3, #12
 800984e:	d9da      	bls.n	8009806 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009850:	8afb      	ldrh	r3, [r7, #22]
 8009852:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009856:	4293      	cmp	r3, r2
 8009858:	d006      	beq.n	8009868 <put_lfn+0xb4>
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	005b      	lsls	r3, r3, #1
 800985e:	68fa      	ldr	r2, [r7, #12]
 8009860:	4413      	add	r3, r2
 8009862:	881b      	ldrh	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d103      	bne.n	8009870 <put_lfn+0xbc>
 8009868:	79fb      	ldrb	r3, [r7, #7]
 800986a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800986e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	79fa      	ldrb	r2, [r7, #7]
 8009874:	701a      	strb	r2, [r3, #0]
}
 8009876:	bf00      	nop
 8009878:	3720      	adds	r7, #32
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	0800e704 	.word	0x0800e704

08009884 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b08c      	sub	sp, #48	; 0x30
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	607a      	str	r2, [r7, #4]
 8009890:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009892:	220b      	movs	r2, #11
 8009894:	68b9      	ldr	r1, [r7, #8]
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f7fe ff30 	bl	80086fc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	2b05      	cmp	r3, #5
 80098a0:	d92b      	bls.n	80098fa <gen_numname+0x76>
		sr = seq;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80098a6:	e022      	b.n	80098ee <gen_numname+0x6a>
			wc = *lfn++;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	1c9a      	adds	r2, r3, #2
 80098ac:	607a      	str	r2, [r7, #4]
 80098ae:	881b      	ldrh	r3, [r3, #0]
 80098b0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80098b2:	2300      	movs	r3, #0
 80098b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80098b6:	e017      	b.n	80098e8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	005a      	lsls	r2, r3, #1
 80098bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	4413      	add	r3, r2
 80098c4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80098c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80098c8:	085b      	lsrs	r3, r3, #1
 80098ca:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d005      	beq.n	80098e2 <gen_numname+0x5e>
 80098d6:	69fb      	ldr	r3, [r7, #28]
 80098d8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80098dc:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80098e0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80098e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e4:	3301      	adds	r3, #1
 80098e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80098e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ea:	2b0f      	cmp	r3, #15
 80098ec:	d9e4      	bls.n	80098b8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	881b      	ldrh	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1d8      	bne.n	80098a8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80098fa:	2307      	movs	r3, #7
 80098fc:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	b2db      	uxtb	r3, r3
 8009902:	f003 030f 	and.w	r3, r3, #15
 8009906:	b2db      	uxtb	r3, r3
 8009908:	3330      	adds	r3, #48	; 0x30
 800990a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800990e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009912:	2b39      	cmp	r3, #57	; 0x39
 8009914:	d904      	bls.n	8009920 <gen_numname+0x9c>
 8009916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800991a:	3307      	adds	r3, #7
 800991c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009922:	1e5a      	subs	r2, r3, #1
 8009924:	62ba      	str	r2, [r7, #40]	; 0x28
 8009926:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800992a:	4413      	add	r3, r2
 800992c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009930:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	091b      	lsrs	r3, r3, #4
 8009938:	603b      	str	r3, [r7, #0]
	} while (seq);
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1de      	bne.n	80098fe <gen_numname+0x7a>
	ns[i] = '~';
 8009940:	f107 0214 	add.w	r2, r7, #20
 8009944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009946:	4413      	add	r3, r2
 8009948:	227e      	movs	r2, #126	; 0x7e
 800994a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800994c:	2300      	movs	r3, #0
 800994e:	627b      	str	r3, [r7, #36]	; 0x24
 8009950:	e002      	b.n	8009958 <gen_numname+0xd4>
 8009952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009954:	3301      	adds	r3, #1
 8009956:	627b      	str	r3, [r7, #36]	; 0x24
 8009958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800995a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800995c:	429a      	cmp	r2, r3
 800995e:	d205      	bcs.n	800996c <gen_numname+0xe8>
 8009960:	68fa      	ldr	r2, [r7, #12]
 8009962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009964:	4413      	add	r3, r2
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	2b20      	cmp	r3, #32
 800996a:	d1f2      	bne.n	8009952 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800996c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996e:	2b07      	cmp	r3, #7
 8009970:	d808      	bhi.n	8009984 <gen_numname+0x100>
 8009972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009974:	1c5a      	adds	r2, r3, #1
 8009976:	62ba      	str	r2, [r7, #40]	; 0x28
 8009978:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800997c:	4413      	add	r3, r2
 800997e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009982:	e000      	b.n	8009986 <gen_numname+0x102>
 8009984:	2120      	movs	r1, #32
 8009986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	627a      	str	r2, [r7, #36]	; 0x24
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	4413      	add	r3, r2
 8009990:	460a      	mov	r2, r1
 8009992:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009996:	2b07      	cmp	r3, #7
 8009998:	d9e8      	bls.n	800996c <gen_numname+0xe8>
}
 800999a:	bf00      	nop
 800999c:	3730      	adds	r7, #48	; 0x30
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80099a2:	b480      	push	{r7}
 80099a4:	b085      	sub	sp, #20
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80099aa:	2300      	movs	r3, #0
 80099ac:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80099ae:	230b      	movs	r3, #11
 80099b0:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80099b2:	7bfb      	ldrb	r3, [r7, #15]
 80099b4:	b2da      	uxtb	r2, r3
 80099b6:	0852      	lsrs	r2, r2, #1
 80099b8:	01db      	lsls	r3, r3, #7
 80099ba:	4313      	orrs	r3, r2
 80099bc:	b2da      	uxtb	r2, r3
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	1c59      	adds	r1, r3, #1
 80099c2:	6079      	str	r1, [r7, #4]
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	4413      	add	r3, r2
 80099c8:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	60bb      	str	r3, [r7, #8]
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1ed      	bne.n	80099b2 <sum_sfn+0x10>
	return sum;
 80099d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3714      	adds	r7, #20
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b086      	sub	sp, #24
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80099f2:	2100      	movs	r1, #0
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f7ff fc88 	bl	800930a <dir_sdi>
 80099fa:	4603      	mov	r3, r0
 80099fc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80099fe:	7dfb      	ldrb	r3, [r7, #23]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d001      	beq.n	8009a08 <dir_find+0x24>
 8009a04:	7dfb      	ldrb	r3, [r7, #23]
 8009a06:	e0a9      	b.n	8009b5c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a08:	23ff      	movs	r3, #255	; 0xff
 8009a0a:	753b      	strb	r3, [r7, #20]
 8009a0c:	7d3b      	ldrb	r3, [r7, #20]
 8009a0e:	757b      	strb	r3, [r7, #21]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f04f 32ff 	mov.w	r2, #4294967295
 8009a16:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	69db      	ldr	r3, [r3, #28]
 8009a1c:	4619      	mov	r1, r3
 8009a1e:	6938      	ldr	r0, [r7, #16]
 8009a20:	f7ff f89a 	bl	8008b58 <move_window>
 8009a24:	4603      	mov	r3, r0
 8009a26:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009a28:	7dfb      	ldrb	r3, [r7, #23]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f040 8090 	bne.w	8009b50 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6a1b      	ldr	r3, [r3, #32]
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009a38:	7dbb      	ldrb	r3, [r7, #22]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d102      	bne.n	8009a44 <dir_find+0x60>
 8009a3e:	2304      	movs	r3, #4
 8009a40:	75fb      	strb	r3, [r7, #23]
 8009a42:	e08a      	b.n	8009b5a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a1b      	ldr	r3, [r3, #32]
 8009a48:	330b      	adds	r3, #11
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a50:	73fb      	strb	r3, [r7, #15]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	7bfa      	ldrb	r2, [r7, #15]
 8009a56:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009a58:	7dbb      	ldrb	r3, [r7, #22]
 8009a5a:	2be5      	cmp	r3, #229	; 0xe5
 8009a5c:	d007      	beq.n	8009a6e <dir_find+0x8a>
 8009a5e:	7bfb      	ldrb	r3, [r7, #15]
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d009      	beq.n	8009a7c <dir_find+0x98>
 8009a68:	7bfb      	ldrb	r3, [r7, #15]
 8009a6a:	2b0f      	cmp	r3, #15
 8009a6c:	d006      	beq.n	8009a7c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a6e:	23ff      	movs	r3, #255	; 0xff
 8009a70:	757b      	strb	r3, [r7, #21]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f04f 32ff 	mov.w	r2, #4294967295
 8009a78:	631a      	str	r2, [r3, #48]	; 0x30
 8009a7a:	e05e      	b.n	8009b3a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009a7c:	7bfb      	ldrb	r3, [r7, #15]
 8009a7e:	2b0f      	cmp	r3, #15
 8009a80:	d136      	bne.n	8009af0 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d154      	bne.n	8009b3a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009a90:	7dbb      	ldrb	r3, [r7, #22]
 8009a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00d      	beq.n	8009ab6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a1b      	ldr	r3, [r3, #32]
 8009a9e:	7b5b      	ldrb	r3, [r3, #13]
 8009aa0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009aa2:	7dbb      	ldrb	r3, [r7, #22]
 8009aa4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009aa8:	75bb      	strb	r3, [r7, #22]
 8009aaa:	7dbb      	ldrb	r3, [r7, #22]
 8009aac:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	695a      	ldr	r2, [r3, #20]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009ab6:	7dba      	ldrb	r2, [r7, #22]
 8009ab8:	7d7b      	ldrb	r3, [r7, #21]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d115      	bne.n	8009aea <dir_find+0x106>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a1b      	ldr	r3, [r3, #32]
 8009ac2:	330d      	adds	r3, #13
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	7d3a      	ldrb	r2, [r7, #20]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d10e      	bne.n	8009aea <dir_find+0x106>
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	691a      	ldr	r2, [r3, #16]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6a1b      	ldr	r3, [r3, #32]
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	4610      	mov	r0, r2
 8009ad8:	f7ff fdfc 	bl	80096d4 <cmp_lfn>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d003      	beq.n	8009aea <dir_find+0x106>
 8009ae2:	7d7b      	ldrb	r3, [r7, #21]
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	e000      	b.n	8009aec <dir_find+0x108>
 8009aea:	23ff      	movs	r3, #255	; 0xff
 8009aec:	757b      	strb	r3, [r7, #21]
 8009aee:	e024      	b.n	8009b3a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009af0:	7d7b      	ldrb	r3, [r7, #21]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d109      	bne.n	8009b0a <dir_find+0x126>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7ff ff51 	bl	80099a2 <sum_sfn>
 8009b00:	4603      	mov	r3, r0
 8009b02:	461a      	mov	r2, r3
 8009b04:	7d3b      	ldrb	r3, [r7, #20]
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d024      	beq.n	8009b54 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d10a      	bne.n	8009b2e <dir_find+0x14a>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6a18      	ldr	r0, [r3, #32]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	3324      	adds	r3, #36	; 0x24
 8009b20:	220b      	movs	r2, #11
 8009b22:	4619      	mov	r1, r3
 8009b24:	f7fe fe25 	bl	8008772 <mem_cmp>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d014      	beq.n	8009b58 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009b2e:	23ff      	movs	r3, #255	; 0xff
 8009b30:	757b      	strb	r3, [r7, #21]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f04f 32ff 	mov.w	r2, #4294967295
 8009b38:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f7ff fc6d 	bl	800941c <dir_next>
 8009b42:	4603      	mov	r3, r0
 8009b44:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009b46:	7dfb      	ldrb	r3, [r7, #23]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	f43f af65 	beq.w	8009a18 <dir_find+0x34>
 8009b4e:	e004      	b.n	8009b5a <dir_find+0x176>
		if (res != FR_OK) break;
 8009b50:	bf00      	nop
 8009b52:	e002      	b.n	8009b5a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009b54:	bf00      	nop
 8009b56:	e000      	b.n	8009b5a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009b58:	bf00      	nop

	return res;
 8009b5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3718      	adds	r7, #24
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b08c      	sub	sp, #48	; 0x30
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009b78:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d001      	beq.n	8009b84 <dir_register+0x20>
 8009b80:	2306      	movs	r3, #6
 8009b82:	e0e0      	b.n	8009d46 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009b84:	2300      	movs	r3, #0
 8009b86:	627b      	str	r3, [r7, #36]	; 0x24
 8009b88:	e002      	b.n	8009b90 <dir_register+0x2c>
 8009b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8009b90:	69fb      	ldr	r3, [r7, #28]
 8009b92:	691a      	ldr	r2, [r3, #16]
 8009b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b96:	005b      	lsls	r3, r3, #1
 8009b98:	4413      	add	r3, r2
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1f4      	bne.n	8009b8a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009ba6:	f107 030c 	add.w	r3, r7, #12
 8009baa:	220c      	movs	r2, #12
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7fe fda5 	bl	80086fc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009bb2:	7dfb      	ldrb	r3, [r7, #23]
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d032      	beq.n	8009c22 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2240      	movs	r2, #64	; 0x40
 8009bc0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bc8:	e016      	b.n	8009bf8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	691a      	ldr	r2, [r3, #16]
 8009bd4:	f107 010c 	add.w	r1, r7, #12
 8009bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bda:	f7ff fe53 	bl	8009884 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f7ff ff00 	bl	80099e4 <dir_find>
 8009be4:	4603      	mov	r3, r0
 8009be6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009bea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d106      	bne.n	8009c00 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfa:	2b63      	cmp	r3, #99	; 0x63
 8009bfc:	d9e5      	bls.n	8009bca <dir_register+0x66>
 8009bfe:	e000      	b.n	8009c02 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009c00:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c04:	2b64      	cmp	r3, #100	; 0x64
 8009c06:	d101      	bne.n	8009c0c <dir_register+0xa8>
 8009c08:	2307      	movs	r3, #7
 8009c0a:	e09c      	b.n	8009d46 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c10:	2b04      	cmp	r3, #4
 8009c12:	d002      	beq.n	8009c1a <dir_register+0xb6>
 8009c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c18:	e095      	b.n	8009d46 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009c1a:	7dfa      	ldrb	r2, [r7, #23]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009c22:	7dfb      	ldrb	r3, [r7, #23]
 8009c24:	f003 0302 	and.w	r3, r3, #2
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d007      	beq.n	8009c3c <dir_register+0xd8>
 8009c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2e:	330c      	adds	r3, #12
 8009c30:	4a47      	ldr	r2, [pc, #284]	; (8009d50 <dir_register+0x1ec>)
 8009c32:	fba2 2303 	umull	r2, r3, r2, r3
 8009c36:	089b      	lsrs	r3, r3, #2
 8009c38:	3301      	adds	r3, #1
 8009c3a:	e000      	b.n	8009c3e <dir_register+0xda>
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009c40:	6a39      	ldr	r1, [r7, #32]
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7ff fcc0 	bl	80095c8 <dir_alloc>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009c4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d148      	bne.n	8009ce8 <dir_register+0x184>
 8009c56:	6a3b      	ldr	r3, [r7, #32]
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	623b      	str	r3, [r7, #32]
 8009c5c:	6a3b      	ldr	r3, [r7, #32]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d042      	beq.n	8009ce8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	695a      	ldr	r2, [r3, #20]
 8009c66:	6a3b      	ldr	r3, [r7, #32]
 8009c68:	015b      	lsls	r3, r3, #5
 8009c6a:	1ad3      	subs	r3, r2, r3
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f7ff fb4b 	bl	800930a <dir_sdi>
 8009c74:	4603      	mov	r3, r0
 8009c76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009c7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d132      	bne.n	8009ce8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	3324      	adds	r3, #36	; 0x24
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7ff fe8b 	bl	80099a2 <sum_sfn>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	69db      	ldr	r3, [r3, #28]
 8009c94:	4619      	mov	r1, r3
 8009c96:	69f8      	ldr	r0, [r7, #28]
 8009c98:	f7fe ff5e 	bl	8008b58 <move_window>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d11d      	bne.n	8009ce6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	6918      	ldr	r0, [r3, #16]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a19      	ldr	r1, [r3, #32]
 8009cb2:	6a3b      	ldr	r3, [r7, #32]
 8009cb4:	b2da      	uxtb	r2, r3
 8009cb6:	7efb      	ldrb	r3, [r7, #27]
 8009cb8:	f7ff fd7c 	bl	80097b4 <put_lfn>
				fs->wflag = 1;
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009cc2:	2100      	movs	r1, #0
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f7ff fba9 	bl	800941c <dir_next>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009cd0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d107      	bne.n	8009ce8 <dir_register+0x184>
 8009cd8:	6a3b      	ldr	r3, [r7, #32]
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	623b      	str	r3, [r7, #32]
 8009cde:	6a3b      	ldr	r3, [r7, #32]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1d5      	bne.n	8009c90 <dir_register+0x12c>
 8009ce4:	e000      	b.n	8009ce8 <dir_register+0x184>
				if (res != FR_OK) break;
 8009ce6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009ce8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d128      	bne.n	8009d42 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	69db      	ldr	r3, [r3, #28]
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	69f8      	ldr	r0, [r7, #28]
 8009cf8:	f7fe ff2e 	bl	8008b58 <move_window>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009d02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d11b      	bne.n	8009d42 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	2220      	movs	r2, #32
 8009d10:	2100      	movs	r1, #0
 8009d12:	4618      	mov	r0, r3
 8009d14:	f7fe fd13 	bl	800873e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6a18      	ldr	r0, [r3, #32]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	3324      	adds	r3, #36	; 0x24
 8009d20:	220b      	movs	r2, #11
 8009d22:	4619      	mov	r1, r3
 8009d24:	f7fe fcea 	bl	80086fc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6a1b      	ldr	r3, [r3, #32]
 8009d32:	330c      	adds	r3, #12
 8009d34:	f002 0218 	and.w	r2, r2, #24
 8009d38:	b2d2      	uxtb	r2, r2
 8009d3a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009d3c:	69fb      	ldr	r3, [r7, #28]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009d42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3730      	adds	r7, #48	; 0x30
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	4ec4ec4f 	.word	0x4ec4ec4f

08009d54 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08a      	sub	sp, #40	; 0x28
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	613b      	str	r3, [r7, #16]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	691b      	ldr	r3, [r3, #16]
 8009d6a:	60fb      	str	r3, [r7, #12]
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	617b      	str	r3, [r7, #20]
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	1c5a      	adds	r2, r3, #1
 8009d78:	61ba      	str	r2, [r7, #24]
 8009d7a:	693a      	ldr	r2, [r7, #16]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009d82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d84:	2b1f      	cmp	r3, #31
 8009d86:	d940      	bls.n	8009e0a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009d88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d8a:	2b2f      	cmp	r3, #47	; 0x2f
 8009d8c:	d006      	beq.n	8009d9c <create_name+0x48>
 8009d8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d90:	2b5c      	cmp	r3, #92	; 0x5c
 8009d92:	d110      	bne.n	8009db6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009d94:	e002      	b.n	8009d9c <create_name+0x48>
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	61bb      	str	r3, [r7, #24]
 8009d9c:	693a      	ldr	r2, [r7, #16]
 8009d9e:	69bb      	ldr	r3, [r7, #24]
 8009da0:	4413      	add	r3, r2
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	2b2f      	cmp	r3, #47	; 0x2f
 8009da6:	d0f6      	beq.n	8009d96 <create_name+0x42>
 8009da8:	693a      	ldr	r2, [r7, #16]
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	4413      	add	r3, r2
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	2b5c      	cmp	r3, #92	; 0x5c
 8009db2:	d0f0      	beq.n	8009d96 <create_name+0x42>
			break;
 8009db4:	e02a      	b.n	8009e0c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	2bfe      	cmp	r3, #254	; 0xfe
 8009dba:	d901      	bls.n	8009dc0 <create_name+0x6c>
 8009dbc:	2306      	movs	r3, #6
 8009dbe:	e177      	b.n	800a0b0 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009dc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009dc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dc8:	2101      	movs	r1, #1
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f001 fc8a 	bl	800b6e4 <ff_convert>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009dd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <create_name+0x8a>
 8009dda:	2306      	movs	r3, #6
 8009ddc:	e168      	b.n	800a0b0 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009dde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009de0:	2b7f      	cmp	r3, #127	; 0x7f
 8009de2:	d809      	bhi.n	8009df8 <create_name+0xa4>
 8009de4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009de6:	4619      	mov	r1, r3
 8009de8:	48b3      	ldr	r0, [pc, #716]	; (800a0b8 <create_name+0x364>)
 8009dea:	f7fe fce9 	bl	80087c0 <chk_chr>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <create_name+0xa4>
 8009df4:	2306      	movs	r3, #6
 8009df6:	e15b      	b.n	800a0b0 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	1c5a      	adds	r2, r3, #1
 8009dfc:	617a      	str	r2, [r7, #20]
 8009dfe:	005b      	lsls	r3, r3, #1
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	4413      	add	r3, r2
 8009e04:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009e06:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009e08:	e7b4      	b.n	8009d74 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009e0a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	441a      	add	r2, r3
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009e16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e18:	2b1f      	cmp	r3, #31
 8009e1a:	d801      	bhi.n	8009e20 <create_name+0xcc>
 8009e1c:	2304      	movs	r3, #4
 8009e1e:	e000      	b.n	8009e22 <create_name+0xce>
 8009e20:	2300      	movs	r3, #0
 8009e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009e26:	e011      	b.n	8009e4c <create_name+0xf8>
		w = lfn[di - 1];
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e2e:	3b01      	subs	r3, #1
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	68fa      	ldr	r2, [r7, #12]
 8009e34:	4413      	add	r3, r2
 8009e36:	881b      	ldrh	r3, [r3, #0]
 8009e38:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009e3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e3c:	2b20      	cmp	r3, #32
 8009e3e:	d002      	beq.n	8009e46 <create_name+0xf2>
 8009e40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e42:	2b2e      	cmp	r3, #46	; 0x2e
 8009e44:	d106      	bne.n	8009e54 <create_name+0x100>
		di--;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1ea      	bne.n	8009e28 <create_name+0xd4>
 8009e52:	e000      	b.n	8009e56 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009e54:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	005b      	lsls	r3, r3, #1
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	4413      	add	r3, r2
 8009e5e:	2200      	movs	r2, #0
 8009e60:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d101      	bne.n	8009e6c <create_name+0x118>
 8009e68:	2306      	movs	r3, #6
 8009e6a:	e121      	b.n	800a0b0 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	3324      	adds	r3, #36	; 0x24
 8009e70:	220b      	movs	r2, #11
 8009e72:	2120      	movs	r1, #32
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7fe fc62 	bl	800873e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	61bb      	str	r3, [r7, #24]
 8009e7e:	e002      	b.n	8009e86 <create_name+0x132>
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	3301      	adds	r3, #1
 8009e84:	61bb      	str	r3, [r7, #24]
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	005b      	lsls	r3, r3, #1
 8009e8a:	68fa      	ldr	r2, [r7, #12]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	881b      	ldrh	r3, [r3, #0]
 8009e90:	2b20      	cmp	r3, #32
 8009e92:	d0f5      	beq.n	8009e80 <create_name+0x12c>
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	005b      	lsls	r3, r3, #1
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	881b      	ldrh	r3, [r3, #0]
 8009e9e:	2b2e      	cmp	r3, #46	; 0x2e
 8009ea0:	d0ee      	beq.n	8009e80 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009ea2:	69bb      	ldr	r3, [r7, #24]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d009      	beq.n	8009ebc <create_name+0x168>
 8009ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009eac:	f043 0303 	orr.w	r3, r3, #3
 8009eb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009eb4:	e002      	b.n	8009ebc <create_name+0x168>
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	617b      	str	r3, [r7, #20]
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d009      	beq.n	8009ed6 <create_name+0x182>
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	005b      	lsls	r3, r3, #1
 8009ecc:	68fa      	ldr	r2, [r7, #12]
 8009ece:	4413      	add	r3, r2
 8009ed0:	881b      	ldrh	r3, [r3, #0]
 8009ed2:	2b2e      	cmp	r3, #46	; 0x2e
 8009ed4:	d1ef      	bne.n	8009eb6 <create_name+0x162>

	i = b = 0; ni = 8;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009edc:	2300      	movs	r3, #0
 8009ede:	623b      	str	r3, [r7, #32]
 8009ee0:	2308      	movs	r3, #8
 8009ee2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	1c5a      	adds	r2, r3, #1
 8009ee8:	61ba      	str	r2, [r7, #24]
 8009eea:	005b      	lsls	r3, r3, #1
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	4413      	add	r3, r2
 8009ef0:	881b      	ldrh	r3, [r3, #0]
 8009ef2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009ef4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f000 8090 	beq.w	800a01c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009efc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009efe:	2b20      	cmp	r3, #32
 8009f00:	d006      	beq.n	8009f10 <create_name+0x1bc>
 8009f02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f04:	2b2e      	cmp	r3, #46	; 0x2e
 8009f06:	d10a      	bne.n	8009f1e <create_name+0x1ca>
 8009f08:	69ba      	ldr	r2, [r7, #24]
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d006      	beq.n	8009f1e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009f10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f14:	f043 0303 	orr.w	r3, r3, #3
 8009f18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f1c:	e07d      	b.n	800a01a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009f1e:	6a3a      	ldr	r2, [r7, #32]
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d203      	bcs.n	8009f2e <create_name+0x1da>
 8009f26:	69ba      	ldr	r2, [r7, #24]
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d123      	bne.n	8009f76 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	2b0b      	cmp	r3, #11
 8009f32:	d106      	bne.n	8009f42 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009f34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f38:	f043 0303 	orr.w	r3, r3, #3
 8009f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f40:	e06f      	b.n	800a022 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009f42:	69ba      	ldr	r2, [r7, #24]
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d005      	beq.n	8009f56 <create_name+0x202>
 8009f4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f4e:	f043 0303 	orr.w	r3, r3, #3
 8009f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d860      	bhi.n	800a020 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	61bb      	str	r3, [r7, #24]
 8009f62:	2308      	movs	r3, #8
 8009f64:	623b      	str	r3, [r7, #32]
 8009f66:	230b      	movs	r3, #11
 8009f68:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009f6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009f74:	e051      	b.n	800a01a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009f76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f78:	2b7f      	cmp	r3, #127	; 0x7f
 8009f7a:	d914      	bls.n	8009fa6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009f7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f7e:	2100      	movs	r1, #0
 8009f80:	4618      	mov	r0, r3
 8009f82:	f001 fbaf 	bl	800b6e4 <ff_convert>
 8009f86:	4603      	mov	r3, r0
 8009f88:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009f8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d004      	beq.n	8009f9a <create_name+0x246>
 8009f90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f92:	3b80      	subs	r3, #128	; 0x80
 8009f94:	4a49      	ldr	r2, [pc, #292]	; (800a0bc <create_name+0x368>)
 8009f96:	5cd3      	ldrb	r3, [r2, r3]
 8009f98:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009f9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f9e:	f043 0302 	orr.w	r3, r3, #2
 8009fa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009fa6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d007      	beq.n	8009fbc <create_name+0x268>
 8009fac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4843      	ldr	r0, [pc, #268]	; (800a0c0 <create_name+0x36c>)
 8009fb2:	f7fe fc05 	bl	80087c0 <chk_chr>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d008      	beq.n	8009fce <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009fbc:	235f      	movs	r3, #95	; 0x5f
 8009fbe:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fc4:	f043 0303 	orr.w	r3, r3, #3
 8009fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009fcc:	e01b      	b.n	800a006 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009fce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fd0:	2b40      	cmp	r3, #64	; 0x40
 8009fd2:	d909      	bls.n	8009fe8 <create_name+0x294>
 8009fd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fd6:	2b5a      	cmp	r3, #90	; 0x5a
 8009fd8:	d806      	bhi.n	8009fe8 <create_name+0x294>
					b |= 2;
 8009fda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009fde:	f043 0302 	orr.w	r3, r3, #2
 8009fe2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009fe6:	e00e      	b.n	800a006 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009fe8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fea:	2b60      	cmp	r3, #96	; 0x60
 8009fec:	d90b      	bls.n	800a006 <create_name+0x2b2>
 8009fee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ff0:	2b7a      	cmp	r3, #122	; 0x7a
 8009ff2:	d808      	bhi.n	800a006 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009ff4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009ff8:	f043 0301 	orr.w	r3, r3, #1
 8009ffc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a000:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a002:	3b20      	subs	r3, #32
 800a004:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a006:	6a3b      	ldr	r3, [r7, #32]
 800a008:	1c5a      	adds	r2, r3, #1
 800a00a:	623a      	str	r2, [r7, #32]
 800a00c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a00e:	b2d1      	uxtb	r1, r2
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	4413      	add	r3, r2
 800a014:	460a      	mov	r2, r1
 800a016:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a01a:	e763      	b.n	8009ee4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a01c:	bf00      	nop
 800a01e:	e000      	b.n	800a022 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800a020:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a028:	2be5      	cmp	r3, #229	; 0xe5
 800a02a:	d103      	bne.n	800a034 <create_name+0x2e0>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2205      	movs	r2, #5
 800a030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800a034:	69fb      	ldr	r3, [r7, #28]
 800a036:	2b08      	cmp	r3, #8
 800a038:	d104      	bne.n	800a044 <create_name+0x2f0>
 800a03a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a044:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a048:	f003 030c 	and.w	r3, r3, #12
 800a04c:	2b0c      	cmp	r3, #12
 800a04e:	d005      	beq.n	800a05c <create_name+0x308>
 800a050:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a054:	f003 0303 	and.w	r3, r3, #3
 800a058:	2b03      	cmp	r3, #3
 800a05a:	d105      	bne.n	800a068 <create_name+0x314>
 800a05c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a060:	f043 0302 	orr.w	r3, r3, #2
 800a064:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a068:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a06c:	f003 0302 	and.w	r3, r3, #2
 800a070:	2b00      	cmp	r3, #0
 800a072:	d117      	bne.n	800a0a4 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a074:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a078:	f003 0303 	and.w	r3, r3, #3
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d105      	bne.n	800a08c <create_name+0x338>
 800a080:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a084:	f043 0310 	orr.w	r3, r3, #16
 800a088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a08c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a090:	f003 030c 	and.w	r3, r3, #12
 800a094:	2b04      	cmp	r3, #4
 800a096:	d105      	bne.n	800a0a4 <create_name+0x350>
 800a098:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a09c:	f043 0308 	orr.w	r3, r3, #8
 800a0a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a0aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800a0ae:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3728      	adds	r7, #40	; 0x28
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	0800e610 	.word	0x0800e610
 800a0bc:	0800e684 	.word	0x0800e684
 800a0c0:	0800e61c 	.word	0x0800e61c

0800a0c4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b086      	sub	sp, #24
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a0d8:	e002      	b.n	800a0e0 <follow_path+0x1c>
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	603b      	str	r3, [r7, #0]
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	2b2f      	cmp	r3, #47	; 0x2f
 800a0e6:	d0f8      	beq.n	800a0da <follow_path+0x16>
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	2b5c      	cmp	r3, #92	; 0x5c
 800a0ee:	d0f4      	beq.n	800a0da <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	781b      	ldrb	r3, [r3, #0]
 800a0fa:	2b1f      	cmp	r3, #31
 800a0fc:	d80a      	bhi.n	800a114 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2280      	movs	r2, #128	; 0x80
 800a102:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a106:	2100      	movs	r1, #0
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f7ff f8fe 	bl	800930a <dir_sdi>
 800a10e:	4603      	mov	r3, r0
 800a110:	75fb      	strb	r3, [r7, #23]
 800a112:	e048      	b.n	800a1a6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a114:	463b      	mov	r3, r7
 800a116:	4619      	mov	r1, r3
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff fe1b 	bl	8009d54 <create_name>
 800a11e:	4603      	mov	r3, r0
 800a120:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a122:	7dfb      	ldrb	r3, [r7, #23]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d139      	bne.n	800a19c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f7ff fc5b 	bl	80099e4 <dir_find>
 800a12e:	4603      	mov	r3, r0
 800a130:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a138:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a13a:	7dfb      	ldrb	r3, [r7, #23]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d00a      	beq.n	800a156 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a140:	7dfb      	ldrb	r3, [r7, #23]
 800a142:	2b04      	cmp	r3, #4
 800a144:	d12c      	bne.n	800a1a0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a146:	7afb      	ldrb	r3, [r7, #11]
 800a148:	f003 0304 	and.w	r3, r3, #4
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d127      	bne.n	800a1a0 <follow_path+0xdc>
 800a150:	2305      	movs	r3, #5
 800a152:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a154:	e024      	b.n	800a1a0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a156:	7afb      	ldrb	r3, [r7, #11]
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d121      	bne.n	800a1a4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	799b      	ldrb	r3, [r3, #6]
 800a164:	f003 0310 	and.w	r3, r3, #16
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d102      	bne.n	800a172 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a16c:	2305      	movs	r3, #5
 800a16e:	75fb      	strb	r3, [r7, #23]
 800a170:	e019      	b.n	800a1a6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	695b      	ldr	r3, [r3, #20]
 800a17c:	68fa      	ldr	r2, [r7, #12]
 800a17e:	8992      	ldrh	r2, [r2, #12]
 800a180:	fbb3 f0f2 	udiv	r0, r3, r2
 800a184:	fb02 f200 	mul.w	r2, r2, r0
 800a188:	1a9b      	subs	r3, r3, r2
 800a18a:	440b      	add	r3, r1
 800a18c:	4619      	mov	r1, r3
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f7ff fa61 	bl	8009656 <ld_clust>
 800a194:	4602      	mov	r2, r0
 800a196:	693b      	ldr	r3, [r7, #16]
 800a198:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a19a:	e7bb      	b.n	800a114 <follow_path+0x50>
			if (res != FR_OK) break;
 800a19c:	bf00      	nop
 800a19e:	e002      	b.n	800a1a6 <follow_path+0xe2>
				break;
 800a1a0:	bf00      	nop
 800a1a2:	e000      	b.n	800a1a6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a1a4:	bf00      	nop
			}
		}
	}

	return res;
 800a1a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3718      	adds	r7, #24
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b087      	sub	sp, #28
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1bc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d031      	beq.n	800a22a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	617b      	str	r3, [r7, #20]
 800a1cc:	e002      	b.n	800a1d4 <get_ldnumber+0x24>
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	617b      	str	r3, [r7, #20]
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b1f      	cmp	r3, #31
 800a1da:	d903      	bls.n	800a1e4 <get_ldnumber+0x34>
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b3a      	cmp	r3, #58	; 0x3a
 800a1e2:	d1f4      	bne.n	800a1ce <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2b3a      	cmp	r3, #58	; 0x3a
 800a1ea:	d11c      	bne.n	800a226 <get_ldnumber+0x76>
			tp = *path;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	1c5a      	adds	r2, r3, #1
 800a1f6:	60fa      	str	r2, [r7, #12]
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	3b30      	subs	r3, #48	; 0x30
 800a1fc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	2b09      	cmp	r3, #9
 800a202:	d80e      	bhi.n	800a222 <get_ldnumber+0x72>
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d10a      	bne.n	800a222 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d107      	bne.n	800a222 <get_ldnumber+0x72>
					vol = (int)i;
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	3301      	adds	r3, #1
 800a21a:	617b      	str	r3, [r7, #20]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	e002      	b.n	800a22c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a226:	2300      	movs	r3, #0
 800a228:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a22a:	693b      	ldr	r3, [r7, #16]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	371c      	adds	r7, #28
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2200      	movs	r2, #0
 800a246:	70da      	strb	r2, [r3, #3]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f04f 32ff 	mov.w	r2, #4294967295
 800a24e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a250:	6839      	ldr	r1, [r7, #0]
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f7fe fc80 	bl	8008b58 <move_window>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d001      	beq.n	800a262 <check_fs+0x2a>
 800a25e:	2304      	movs	r3, #4
 800a260:	e038      	b.n	800a2d4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	3338      	adds	r3, #56	; 0x38
 800a266:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fe f9c4 	bl	80085f8 <ld_word>
 800a270:	4603      	mov	r3, r0
 800a272:	461a      	mov	r2, r3
 800a274:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a278:	429a      	cmp	r2, r3
 800a27a:	d001      	beq.n	800a280 <check_fs+0x48>
 800a27c:	2303      	movs	r3, #3
 800a27e:	e029      	b.n	800a2d4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a286:	2be9      	cmp	r3, #233	; 0xe9
 800a288:	d009      	beq.n	800a29e <check_fs+0x66>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a290:	2beb      	cmp	r3, #235	; 0xeb
 800a292:	d11e      	bne.n	800a2d2 <check_fs+0x9a>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a29a:	2b90      	cmp	r3, #144	; 0x90
 800a29c:	d119      	bne.n	800a2d2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	3338      	adds	r3, #56	; 0x38
 800a2a2:	3336      	adds	r3, #54	; 0x36
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f7fe f9bf 	bl	8008628 <ld_dword>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a2b0:	4a0a      	ldr	r2, [pc, #40]	; (800a2dc <check_fs+0xa4>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d101      	bne.n	800a2ba <check_fs+0x82>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	e00c      	b.n	800a2d4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	3338      	adds	r3, #56	; 0x38
 800a2be:	3352      	adds	r3, #82	; 0x52
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7fe f9b1 	bl	8008628 <ld_dword>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	4b05      	ldr	r3, [pc, #20]	; (800a2e0 <check_fs+0xa8>)
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d101      	bne.n	800a2d2 <check_fs+0x9a>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	e000      	b.n	800a2d4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a2d2:	2302      	movs	r3, #2
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3708      	adds	r7, #8
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}
 800a2dc:	00544146 	.word	0x00544146
 800a2e0:	33544146 	.word	0x33544146

0800a2e4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b096      	sub	sp, #88	; 0x58
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	60f8      	str	r0, [r7, #12]
 800a2ec:	60b9      	str	r1, [r7, #8]
 800a2ee:	4613      	mov	r3, r2
 800a2f0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f7ff ff59 	bl	800a1b0 <get_ldnumber>
 800a2fe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a302:	2b00      	cmp	r3, #0
 800a304:	da01      	bge.n	800a30a <find_volume+0x26>
 800a306:	230b      	movs	r3, #11
 800a308:	e268      	b.n	800a7dc <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a30a:	4ab0      	ldr	r2, [pc, #704]	; (800a5cc <find_volume+0x2e8>)
 800a30c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a30e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a312:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a316:	2b00      	cmp	r3, #0
 800a318:	d101      	bne.n	800a31e <find_volume+0x3a>
 800a31a:	230c      	movs	r3, #12
 800a31c:	e25e      	b.n	800a7dc <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a322:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a324:	79fb      	ldrb	r3, [r7, #7]
 800a326:	f023 0301 	bic.w	r3, r3, #1
 800a32a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d01a      	beq.n	800a36a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a336:	785b      	ldrb	r3, [r3, #1]
 800a338:	4618      	mov	r0, r3
 800a33a:	f7fe f8bf 	bl	80084bc <disk_status>
 800a33e:	4603      	mov	r3, r0
 800a340:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a344:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a348:	f003 0301 	and.w	r3, r3, #1
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d10c      	bne.n	800a36a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a350:	79fb      	ldrb	r3, [r7, #7]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d007      	beq.n	800a366 <find_volume+0x82>
 800a356:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a35a:	f003 0304 	and.w	r3, r3, #4
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a362:	230a      	movs	r3, #10
 800a364:	e23a      	b.n	800a7dc <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800a366:	2300      	movs	r3, #0
 800a368:	e238      	b.n	800a7dc <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a36a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a36c:	2200      	movs	r2, #0
 800a36e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a372:	b2da      	uxtb	r2, r3
 800a374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a376:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a37a:	785b      	ldrb	r3, [r3, #1]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f7fe f8b7 	bl	80084f0 <disk_initialize>
 800a382:	4603      	mov	r3, r0
 800a384:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a388:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a38c:	f003 0301 	and.w	r3, r3, #1
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a394:	2303      	movs	r3, #3
 800a396:	e221      	b.n	800a7dc <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a398:	79fb      	ldrb	r3, [r7, #7]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d007      	beq.n	800a3ae <find_volume+0xca>
 800a39e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a3a2:	f003 0304 	and.w	r3, r3, #4
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d001      	beq.n	800a3ae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a3aa:	230a      	movs	r3, #10
 800a3ac:	e216      	b.n	800a7dc <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a3ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b0:	7858      	ldrb	r0, [r3, #1]
 800a3b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b4:	330c      	adds	r3, #12
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	2102      	movs	r1, #2
 800a3ba:	f7fe f8ff 	bl	80085bc <disk_ioctl>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <find_volume+0xe4>
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e209      	b.n	800a7dc <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ca:	899b      	ldrh	r3, [r3, #12]
 800a3cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3d0:	d80d      	bhi.n	800a3ee <find_volume+0x10a>
 800a3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d4:	899b      	ldrh	r3, [r3, #12]
 800a3d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3da:	d308      	bcc.n	800a3ee <find_volume+0x10a>
 800a3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3de:	899b      	ldrh	r3, [r3, #12]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e4:	899b      	ldrh	r3, [r3, #12]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	4013      	ands	r3, r2
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <find_volume+0x10e>
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e1f4      	b.n	800a7dc <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a3f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a3f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a3fa:	f7ff ff1d 	bl	800a238 <check_fs>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a404:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a408:	2b02      	cmp	r3, #2
 800a40a:	d14b      	bne.n	800a4a4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a40c:	2300      	movs	r3, #0
 800a40e:	643b      	str	r3, [r7, #64]	; 0x40
 800a410:	e01f      	b.n	800a452 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a414:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800a418:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a41a:	011b      	lsls	r3, r3, #4
 800a41c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a420:	4413      	add	r3, r2
 800a422:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a426:	3304      	adds	r3, #4
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d006      	beq.n	800a43c <find_volume+0x158>
 800a42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a430:	3308      	adds	r3, #8
 800a432:	4618      	mov	r0, r3
 800a434:	f7fe f8f8 	bl	8008628 <ld_dword>
 800a438:	4602      	mov	r2, r0
 800a43a:	e000      	b.n	800a43e <find_volume+0x15a>
 800a43c:	2200      	movs	r2, #0
 800a43e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a446:	440b      	add	r3, r1
 800a448:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a44c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a44e:	3301      	adds	r3, #1
 800a450:	643b      	str	r3, [r7, #64]	; 0x40
 800a452:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a454:	2b03      	cmp	r3, #3
 800a456:	d9dc      	bls.n	800a412 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a458:	2300      	movs	r3, #0
 800a45a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a45c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d002      	beq.n	800a468 <find_volume+0x184>
 800a462:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a464:	3b01      	subs	r3, #1
 800a466:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a46a:	009b      	lsls	r3, r3, #2
 800a46c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a470:	4413      	add	r3, r2
 800a472:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a476:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d005      	beq.n	800a48a <find_volume+0x1a6>
 800a47e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a480:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a482:	f7ff fed9 	bl	800a238 <check_fs>
 800a486:	4603      	mov	r3, r0
 800a488:	e000      	b.n	800a48c <find_volume+0x1a8>
 800a48a:	2303      	movs	r3, #3
 800a48c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a490:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a494:	2b01      	cmp	r3, #1
 800a496:	d905      	bls.n	800a4a4 <find_volume+0x1c0>
 800a498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a49a:	3301      	adds	r3, #1
 800a49c:	643b      	str	r3, [r7, #64]	; 0x40
 800a49e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4a0:	2b03      	cmp	r3, #3
 800a4a2:	d9e1      	bls.n	800a468 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a4a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a4a8:	2b04      	cmp	r3, #4
 800a4aa:	d101      	bne.n	800a4b0 <find_volume+0x1cc>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e195      	b.n	800a7dc <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a4b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d901      	bls.n	800a4bc <find_volume+0x1d8>
 800a4b8:	230d      	movs	r3, #13
 800a4ba:	e18f      	b.n	800a7dc <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4be:	3338      	adds	r3, #56	; 0x38
 800a4c0:	330b      	adds	r3, #11
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7fe f898 	bl	80085f8 <ld_word>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4ce:	899b      	ldrh	r3, [r3, #12]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d001      	beq.n	800a4d8 <find_volume+0x1f4>
 800a4d4:	230d      	movs	r3, #13
 800a4d6:	e181      	b.n	800a7dc <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a4d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4da:	3338      	adds	r3, #56	; 0x38
 800a4dc:	3316      	adds	r3, #22
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7fe f88a 	bl	80085f8 <ld_word>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a4e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d106      	bne.n	800a4fc <find_volume+0x218>
 800a4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f0:	3338      	adds	r3, #56	; 0x38
 800a4f2:	3324      	adds	r3, #36	; 0x24
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f7fe f897 	bl	8008628 <ld_dword>
 800a4fa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a500:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a504:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800a508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50e:	789b      	ldrb	r3, [r3, #2]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d005      	beq.n	800a520 <find_volume+0x23c>
 800a514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a516:	789b      	ldrb	r3, [r3, #2]
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d001      	beq.n	800a520 <find_volume+0x23c>
 800a51c:	230d      	movs	r3, #13
 800a51e:	e15d      	b.n	800a7dc <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a522:	789b      	ldrb	r3, [r3, #2]
 800a524:	461a      	mov	r2, r3
 800a526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a528:	fb02 f303 	mul.w	r3, r2, r3
 800a52c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a52e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a534:	b29a      	uxth	r2, r3
 800a536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a538:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a53c:	895b      	ldrh	r3, [r3, #10]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d008      	beq.n	800a554 <find_volume+0x270>
 800a542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a544:	895b      	ldrh	r3, [r3, #10]
 800a546:	461a      	mov	r2, r3
 800a548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54a:	895b      	ldrh	r3, [r3, #10]
 800a54c:	3b01      	subs	r3, #1
 800a54e:	4013      	ands	r3, r2
 800a550:	2b00      	cmp	r3, #0
 800a552:	d001      	beq.n	800a558 <find_volume+0x274>
 800a554:	230d      	movs	r3, #13
 800a556:	e141      	b.n	800a7dc <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a55a:	3338      	adds	r3, #56	; 0x38
 800a55c:	3311      	adds	r3, #17
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fe f84a 	bl	80085f8 <ld_word>
 800a564:	4603      	mov	r3, r0
 800a566:	461a      	mov	r2, r3
 800a568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a56a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a56e:	891b      	ldrh	r3, [r3, #8]
 800a570:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a572:	8992      	ldrh	r2, [r2, #12]
 800a574:	0952      	lsrs	r2, r2, #5
 800a576:	b292      	uxth	r2, r2
 800a578:	fbb3 f1f2 	udiv	r1, r3, r2
 800a57c:	fb02 f201 	mul.w	r2, r2, r1
 800a580:	1a9b      	subs	r3, r3, r2
 800a582:	b29b      	uxth	r3, r3
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <find_volume+0x2a8>
 800a588:	230d      	movs	r3, #13
 800a58a:	e127      	b.n	800a7dc <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a58e:	3338      	adds	r3, #56	; 0x38
 800a590:	3313      	adds	r3, #19
 800a592:	4618      	mov	r0, r3
 800a594:	f7fe f830 	bl	80085f8 <ld_word>
 800a598:	4603      	mov	r3, r0
 800a59a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a59c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d106      	bne.n	800a5b0 <find_volume+0x2cc>
 800a5a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a4:	3338      	adds	r3, #56	; 0x38
 800a5a6:	3320      	adds	r3, #32
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7fe f83d 	bl	8008628 <ld_dword>
 800a5ae:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b2:	3338      	adds	r3, #56	; 0x38
 800a5b4:	330e      	adds	r3, #14
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fe f81e 	bl	80085f8 <ld_word>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a5c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d104      	bne.n	800a5d0 <find_volume+0x2ec>
 800a5c6:	230d      	movs	r3, #13
 800a5c8:	e108      	b.n	800a7dc <find_volume+0x4f8>
 800a5ca:	bf00      	nop
 800a5cc:	2000041c 	.word	0x2000041c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a5d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a5d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5d4:	4413      	add	r3, r2
 800a5d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5d8:	8911      	ldrh	r1, [r2, #8]
 800a5da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5dc:	8992      	ldrh	r2, [r2, #12]
 800a5de:	0952      	lsrs	r2, r2, #5
 800a5e0:	b292      	uxth	r2, r2
 800a5e2:	fbb1 f2f2 	udiv	r2, r1, r2
 800a5e6:	b292      	uxth	r2, r2
 800a5e8:	4413      	add	r3, r2
 800a5ea:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a5ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a5ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d201      	bcs.n	800a5f8 <find_volume+0x314>
 800a5f4:	230d      	movs	r3, #13
 800a5f6:	e0f1      	b.n	800a7dc <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a5f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a5fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5fc:	1ad3      	subs	r3, r2, r3
 800a5fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a600:	8952      	ldrh	r2, [r2, #10]
 800a602:	fbb3 f3f2 	udiv	r3, r3, r2
 800a606:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <find_volume+0x32e>
 800a60e:	230d      	movs	r3, #13
 800a610:	e0e4      	b.n	800a7dc <find_volume+0x4f8>
		fmt = FS_FAT32;
 800a612:	2303      	movs	r3, #3
 800a614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a61a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a61e:	4293      	cmp	r3, r2
 800a620:	d802      	bhi.n	800a628 <find_volume+0x344>
 800a622:	2302      	movs	r3, #2
 800a624:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a62e:	4293      	cmp	r3, r2
 800a630:	d802      	bhi.n	800a638 <find_volume+0x354>
 800a632:	2301      	movs	r3, #1
 800a634:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63a:	1c9a      	adds	r2, r3, #2
 800a63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a63e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a642:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a644:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a646:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a648:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a64a:	441a      	add	r2, r3
 800a64c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a64e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a650:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a654:	441a      	add	r2, r3
 800a656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a658:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800a65a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a65e:	2b03      	cmp	r3, #3
 800a660:	d11e      	bne.n	800a6a0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a664:	3338      	adds	r3, #56	; 0x38
 800a666:	332a      	adds	r3, #42	; 0x2a
 800a668:	4618      	mov	r0, r3
 800a66a:	f7fd ffc5 	bl	80085f8 <ld_word>
 800a66e:	4603      	mov	r3, r0
 800a670:	2b00      	cmp	r3, #0
 800a672:	d001      	beq.n	800a678 <find_volume+0x394>
 800a674:	230d      	movs	r3, #13
 800a676:	e0b1      	b.n	800a7dc <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a67a:	891b      	ldrh	r3, [r3, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d001      	beq.n	800a684 <find_volume+0x3a0>
 800a680:	230d      	movs	r3, #13
 800a682:	e0ab      	b.n	800a7dc <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a686:	3338      	adds	r3, #56	; 0x38
 800a688:	332c      	adds	r3, #44	; 0x2c
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7fd ffcc 	bl	8008628 <ld_dword>
 800a690:	4602      	mov	r2, r0
 800a692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a694:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a698:	69db      	ldr	r3, [r3, #28]
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	647b      	str	r3, [r7, #68]	; 0x44
 800a69e:	e01f      	b.n	800a6e0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a2:	891b      	ldrh	r3, [r3, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d101      	bne.n	800a6ac <find_volume+0x3c8>
 800a6a8:	230d      	movs	r3, #13
 800a6aa:	e097      	b.n	800a7dc <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6b2:	441a      	add	r2, r3
 800a6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6b6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a6b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d103      	bne.n	800a6c8 <find_volume+0x3e4>
 800a6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	005b      	lsls	r3, r3, #1
 800a6c6:	e00a      	b.n	800a6de <find_volume+0x3fa>
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ca:	69da      	ldr	r2, [r3, #28]
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	005b      	lsls	r3, r3, #1
 800a6d0:	4413      	add	r3, r2
 800a6d2:	085a      	lsrs	r2, r3, #1
 800a6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d6:	69db      	ldr	r3, [r3, #28]
 800a6d8:	f003 0301 	and.w	r3, r3, #1
 800a6dc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a6de:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e2:	6a1a      	ldr	r2, [r3, #32]
 800a6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e6:	899b      	ldrh	r3, [r3, #12]
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a6ec:	440b      	add	r3, r1
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a6f2:	8989      	ldrh	r1, [r1, #12]
 800a6f4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d201      	bcs.n	800a700 <find_volume+0x41c>
 800a6fc:	230d      	movs	r3, #13
 800a6fe:	e06d      	b.n	800a7dc <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a702:	f04f 32ff 	mov.w	r2, #4294967295
 800a706:	619a      	str	r2, [r3, #24]
 800a708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70a:	699a      	ldr	r2, [r3, #24]
 800a70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a712:	2280      	movs	r2, #128	; 0x80
 800a714:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a716:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a71a:	2b03      	cmp	r3, #3
 800a71c:	d149      	bne.n	800a7b2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a71e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a720:	3338      	adds	r3, #56	; 0x38
 800a722:	3330      	adds	r3, #48	; 0x30
 800a724:	4618      	mov	r0, r3
 800a726:	f7fd ff67 	bl	80085f8 <ld_word>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d140      	bne.n	800a7b2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a730:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a732:	3301      	adds	r3, #1
 800a734:	4619      	mov	r1, r3
 800a736:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a738:	f7fe fa0e 	bl	8008b58 <move_window>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d137      	bne.n	800a7b2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800a742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a744:	2200      	movs	r2, #0
 800a746:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a74a:	3338      	adds	r3, #56	; 0x38
 800a74c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a750:	4618      	mov	r0, r3
 800a752:	f7fd ff51 	bl	80085f8 <ld_word>
 800a756:	4603      	mov	r3, r0
 800a758:	461a      	mov	r2, r3
 800a75a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a75e:	429a      	cmp	r2, r3
 800a760:	d127      	bne.n	800a7b2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a764:	3338      	adds	r3, #56	; 0x38
 800a766:	4618      	mov	r0, r3
 800a768:	f7fd ff5e 	bl	8008628 <ld_dword>
 800a76c:	4602      	mov	r2, r0
 800a76e:	4b1d      	ldr	r3, [pc, #116]	; (800a7e4 <find_volume+0x500>)
 800a770:	429a      	cmp	r2, r3
 800a772:	d11e      	bne.n	800a7b2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a776:	3338      	adds	r3, #56	; 0x38
 800a778:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a77c:	4618      	mov	r0, r3
 800a77e:	f7fd ff53 	bl	8008628 <ld_dword>
 800a782:	4602      	mov	r2, r0
 800a784:	4b18      	ldr	r3, [pc, #96]	; (800a7e8 <find_volume+0x504>)
 800a786:	429a      	cmp	r2, r3
 800a788:	d113      	bne.n	800a7b2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a78a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a78c:	3338      	adds	r3, #56	; 0x38
 800a78e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a792:	4618      	mov	r0, r3
 800a794:	f7fd ff48 	bl	8008628 <ld_dword>
 800a798:	4602      	mov	r2, r0
 800a79a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a79c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7a0:	3338      	adds	r3, #56	; 0x38
 800a7a2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fd ff3e 	bl	8008628 <ld_dword>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b0:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a7b8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a7ba:	4b0c      	ldr	r3, [pc, #48]	; (800a7ec <find_volume+0x508>)
 800a7bc:	881b      	ldrh	r3, [r3, #0]
 800a7be:	3301      	adds	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	4b0a      	ldr	r3, [pc, #40]	; (800a7ec <find_volume+0x508>)
 800a7c4:	801a      	strh	r2, [r3, #0]
 800a7c6:	4b09      	ldr	r3, [pc, #36]	; (800a7ec <find_volume+0x508>)
 800a7c8:	881a      	ldrh	r2, [r3, #0]
 800a7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7cc:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a7ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7d0:	4a07      	ldr	r2, [pc, #28]	; (800a7f0 <find_volume+0x50c>)
 800a7d2:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a7d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a7d6:	f7fe f957 	bl	8008a88 <clear_lock>
#endif
	return FR_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3758      	adds	r7, #88	; 0x58
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	41615252 	.word	0x41615252
 800a7e8:	61417272 	.word	0x61417272
 800a7ec:	20000420 	.word	0x20000420
 800a7f0:	20000444 	.word	0x20000444

0800a7f4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a7fe:	2309      	movs	r3, #9
 800a800:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d01c      	beq.n	800a842 <validate+0x4e>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d018      	beq.n	800a842 <validate+0x4e>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d013      	beq.n	800a842 <validate+0x4e>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	889a      	ldrh	r2, [r3, #4]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	88db      	ldrh	r3, [r3, #6]
 800a824:	429a      	cmp	r2, r3
 800a826:	d10c      	bne.n	800a842 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	785b      	ldrb	r3, [r3, #1]
 800a82e:	4618      	mov	r0, r3
 800a830:	f7fd fe44 	bl	80084bc <disk_status>
 800a834:	4603      	mov	r3, r0
 800a836:	f003 0301 	and.w	r3, r3, #1
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d101      	bne.n	800a842 <validate+0x4e>
			res = FR_OK;
 800a83e:	2300      	movs	r3, #0
 800a840:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a842:	7bfb      	ldrb	r3, [r7, #15]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d102      	bne.n	800a84e <validate+0x5a>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	e000      	b.n	800a850 <validate+0x5c>
 800a84e:	2300      	movs	r3, #0
 800a850:	683a      	ldr	r2, [r7, #0]
 800a852:	6013      	str	r3, [r2, #0]
	return res;
 800a854:	7bfb      	ldrb	r3, [r7, #15]
}
 800a856:	4618      	mov	r0, r3
 800a858:	3710      	adds	r7, #16
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
	...

0800a860 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b088      	sub	sp, #32
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	4613      	mov	r3, r2
 800a86c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a872:	f107 0310 	add.w	r3, r7, #16
 800a876:	4618      	mov	r0, r3
 800a878:	f7ff fc9a 	bl	800a1b0 <get_ldnumber>
 800a87c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a87e:	69fb      	ldr	r3, [r7, #28]
 800a880:	2b00      	cmp	r3, #0
 800a882:	da01      	bge.n	800a888 <f_mount+0x28>
 800a884:	230b      	movs	r3, #11
 800a886:	e02b      	b.n	800a8e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a888:	4a17      	ldr	r2, [pc, #92]	; (800a8e8 <f_mount+0x88>)
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a890:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d005      	beq.n	800a8a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a898:	69b8      	ldr	r0, [r7, #24]
 800a89a:	f7fe f8f5 	bl	8008a88 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d002      	beq.n	800a8b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a8b0:	68fa      	ldr	r2, [r7, #12]
 800a8b2:	490d      	ldr	r1, [pc, #52]	; (800a8e8 <f_mount+0x88>)
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d002      	beq.n	800a8c6 <f_mount+0x66>
 800a8c0:	79fb      	ldrb	r3, [r7, #7]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d001      	beq.n	800a8ca <f_mount+0x6a>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	e00a      	b.n	800a8e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a8ca:	f107 010c 	add.w	r1, r7, #12
 800a8ce:	f107 0308 	add.w	r3, r7, #8
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7ff fd05 	bl	800a2e4 <find_volume>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3720      	adds	r7, #32
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	2000041c 	.word	0x2000041c

0800a8ec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b09a      	sub	sp, #104	; 0x68
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	60b9      	str	r1, [r7, #8]
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <f_open+0x18>
 800a900:	2309      	movs	r3, #9
 800a902:	e1bb      	b.n	800ac7c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a904:	79fb      	ldrb	r3, [r7, #7]
 800a906:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a90a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a90c:	79fa      	ldrb	r2, [r7, #7]
 800a90e:	f107 0114 	add.w	r1, r7, #20
 800a912:	f107 0308 	add.w	r3, r7, #8
 800a916:	4618      	mov	r0, r3
 800a918:	f7ff fce4 	bl	800a2e4 <find_volume>
 800a91c:	4603      	mov	r3, r0
 800a91e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a922:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a926:	2b00      	cmp	r3, #0
 800a928:	f040 819f 	bne.w	800ac6a <f_open+0x37e>
		dj.obj.fs = fs;
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a930:	68ba      	ldr	r2, [r7, #8]
 800a932:	f107 0318 	add.w	r3, r7, #24
 800a936:	4611      	mov	r1, r2
 800a938:	4618      	mov	r0, r3
 800a93a:	f7ff fbc3 	bl	800a0c4 <follow_path>
 800a93e:	4603      	mov	r3, r0
 800a940:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a944:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d11a      	bne.n	800a982 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a94c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a950:	b25b      	sxtb	r3, r3
 800a952:	2b00      	cmp	r3, #0
 800a954:	da03      	bge.n	800a95e <f_open+0x72>
				res = FR_INVALID_NAME;
 800a956:	2306      	movs	r3, #6
 800a958:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a95c:	e011      	b.n	800a982 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a95e:	79fb      	ldrb	r3, [r7, #7]
 800a960:	f023 0301 	bic.w	r3, r3, #1
 800a964:	2b00      	cmp	r3, #0
 800a966:	bf14      	ite	ne
 800a968:	2301      	movne	r3, #1
 800a96a:	2300      	moveq	r3, #0
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	461a      	mov	r2, r3
 800a970:	f107 0318 	add.w	r3, r7, #24
 800a974:	4611      	mov	r1, r2
 800a976:	4618      	mov	r0, r3
 800a978:	f7fd ff3e 	bl	80087f8 <chk_lock>
 800a97c:	4603      	mov	r3, r0
 800a97e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a982:	79fb      	ldrb	r3, [r7, #7]
 800a984:	f003 031c 	and.w	r3, r3, #28
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d07f      	beq.n	800aa8c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a98c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a990:	2b00      	cmp	r3, #0
 800a992:	d017      	beq.n	800a9c4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a994:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a998:	2b04      	cmp	r3, #4
 800a99a:	d10e      	bne.n	800a9ba <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a99c:	f7fd ff88 	bl	80088b0 <enq_lock>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d006      	beq.n	800a9b4 <f_open+0xc8>
 800a9a6:	f107 0318 	add.w	r3, r7, #24
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f7ff f8da 	bl	8009b64 <dir_register>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	e000      	b.n	800a9b6 <f_open+0xca>
 800a9b4:	2312      	movs	r3, #18
 800a9b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a9ba:	79fb      	ldrb	r3, [r7, #7]
 800a9bc:	f043 0308 	orr.w	r3, r3, #8
 800a9c0:	71fb      	strb	r3, [r7, #7]
 800a9c2:	e010      	b.n	800a9e6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a9c4:	7fbb      	ldrb	r3, [r7, #30]
 800a9c6:	f003 0311 	and.w	r3, r3, #17
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d003      	beq.n	800a9d6 <f_open+0xea>
					res = FR_DENIED;
 800a9ce:	2307      	movs	r3, #7
 800a9d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a9d4:	e007      	b.n	800a9e6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a9d6:	79fb      	ldrb	r3, [r7, #7]
 800a9d8:	f003 0304 	and.w	r3, r3, #4
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d002      	beq.n	800a9e6 <f_open+0xfa>
 800a9e0:	2308      	movs	r3, #8
 800a9e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a9e6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d168      	bne.n	800aac0 <f_open+0x1d4>
 800a9ee:	79fb      	ldrb	r3, [r7, #7]
 800a9f0:	f003 0308 	and.w	r3, r3, #8
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d063      	beq.n	800aac0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a9f8:	f7fd fa58 	bl	8007eac <get_fattime>
 800a9fc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a9fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa00:	330e      	adds	r3, #14
 800aa02:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa04:	4618      	mov	r0, r3
 800aa06:	f7fd fe4d 	bl	80086a4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800aa0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa0c:	3316      	adds	r3, #22
 800aa0e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7fd fe47 	bl	80086a4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800aa16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa18:	330b      	adds	r3, #11
 800aa1a:	2220      	movs	r2, #32
 800aa1c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa22:	4611      	mov	r1, r2
 800aa24:	4618      	mov	r0, r3
 800aa26:	f7fe fe16 	bl	8009656 <ld_clust>
 800aa2a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa30:	2200      	movs	r2, #0
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7fe fe2e 	bl	8009694 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800aa38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa3a:	331c      	adds	r3, #28
 800aa3c:	2100      	movs	r1, #0
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7fd fe30 	bl	80086a4 <st_dword>
					fs->wflag = 1;
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	2201      	movs	r2, #1
 800aa48:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800aa4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d037      	beq.n	800aac0 <f_open+0x1d4>
						dw = fs->winsect;
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa54:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800aa56:	f107 0318 	add.w	r3, r7, #24
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7fe fb1e 	bl	80090a0 <remove_chain>
 800aa64:	4603      	mov	r3, r0
 800aa66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800aa6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d126      	bne.n	800aac0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7fe f86e 	bl	8008b58 <move_window>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aa86:	3a01      	subs	r2, #1
 800aa88:	615a      	str	r2, [r3, #20]
 800aa8a:	e019      	b.n	800aac0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800aa8c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d115      	bne.n	800aac0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800aa94:	7fbb      	ldrb	r3, [r7, #30]
 800aa96:	f003 0310 	and.w	r3, r3, #16
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d003      	beq.n	800aaa6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800aa9e:	2304      	movs	r3, #4
 800aaa0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800aaa4:	e00c      	b.n	800aac0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	f003 0302 	and.w	r3, r3, #2
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d007      	beq.n	800aac0 <f_open+0x1d4>
 800aab0:	7fbb      	ldrb	r3, [r7, #30]
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d002      	beq.n	800aac0 <f_open+0x1d4>
						res = FR_DENIED;
 800aaba:	2307      	movs	r3, #7
 800aabc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800aac0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d128      	bne.n	800ab1a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800aac8:	79fb      	ldrb	r3, [r7, #7]
 800aaca:	f003 0308 	and.w	r3, r3, #8
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d003      	beq.n	800aada <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800aad2:	79fb      	ldrb	r3, [r7, #7]
 800aad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aad8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800aae2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aae8:	79fb      	ldrb	r3, [r7, #7]
 800aaea:	f023 0301 	bic.w	r3, r3, #1
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	bf14      	ite	ne
 800aaf2:	2301      	movne	r3, #1
 800aaf4:	2300      	moveq	r3, #0
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	461a      	mov	r2, r3
 800aafa:	f107 0318 	add.w	r3, r7, #24
 800aafe:	4611      	mov	r1, r2
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7fd fef7 	bl	80088f4 <inc_lock>
 800ab06:	4602      	mov	r2, r0
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d102      	bne.n	800ab1a <f_open+0x22e>
 800ab14:	2302      	movs	r3, #2
 800ab16:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ab1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	f040 80a3 	bne.w	800ac6a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab28:	4611      	mov	r1, r2
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f7fe fd93 	bl	8009656 <ld_clust>
 800ab30:	4602      	mov	r2, r0
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ab36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab38:	331c      	adds	r3, #28
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7fd fd74 	bl	8008628 <ld_dword>
 800ab40:	4602      	mov	r2, r0
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ab4c:	697a      	ldr	r2, [r7, #20]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	88da      	ldrh	r2, [r3, #6]
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	79fa      	ldrb	r2, [r7, #7]
 800ab5e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2200      	movs	r2, #0
 800ab64:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	3330      	adds	r3, #48	; 0x30
 800ab76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ab7a:	2100      	movs	r1, #0
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7fd fdde 	bl	800873e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ab82:	79fb      	ldrb	r3, [r7, #7]
 800ab84:	f003 0320 	and.w	r3, r3, #32
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d06e      	beq.n	800ac6a <f_open+0x37e>
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d06a      	beq.n	800ac6a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	68da      	ldr	r2, [r3, #12]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	895b      	ldrh	r3, [r3, #10]
 800aba0:	461a      	mov	r2, r3
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	899b      	ldrh	r3, [r3, #12]
 800aba6:	fb03 f302 	mul.w	r3, r3, r2
 800abaa:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	68db      	ldr	r3, [r3, #12]
 800abb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abb8:	e016      	b.n	800abe8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fe f887 	bl	8008cd2 <get_fat>
 800abc4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800abc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d802      	bhi.n	800abd2 <f_open+0x2e6>
 800abcc:	2302      	movs	r3, #2
 800abce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800abd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abd8:	d102      	bne.n	800abe0 <f_open+0x2f4>
 800abda:	2301      	movs	r3, #1
 800abdc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800abe0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800abe2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abe8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800abec:	2b00      	cmp	r3, #0
 800abee:	d103      	bne.n	800abf8 <f_open+0x30c>
 800abf0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800abf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d8e0      	bhi.n	800abba <f_open+0x2ce>
				}
				fp->clust = clst;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800abfc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800abfe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d131      	bne.n	800ac6a <f_open+0x37e>
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	899b      	ldrh	r3, [r3, #12]
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac0e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac12:	fb02 f201 	mul.w	r2, r2, r1
 800ac16:	1a9b      	subs	r3, r3, r2
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d026      	beq.n	800ac6a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7fe f837 	bl	8008c94 <clust2sect>
 800ac26:	64f8      	str	r0, [r7, #76]	; 0x4c
 800ac28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d103      	bne.n	800ac36 <f_open+0x34a>
						res = FR_INT_ERR;
 800ac2e:	2302      	movs	r3, #2
 800ac30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ac34:	e019      	b.n	800ac6a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	899b      	ldrh	r3, [r3, #12]
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac3e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ac42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac44:	441a      	add	r2, r3
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	7858      	ldrb	r0, [r3, #1]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6a1a      	ldr	r2, [r3, #32]
 800ac58:	2301      	movs	r3, #1
 800ac5a:	f7fd fc6f 	bl	800853c <disk_read>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d002      	beq.n	800ac6a <f_open+0x37e>
 800ac64:	2301      	movs	r3, #1
 800ac66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ac6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d002      	beq.n	800ac78 <f_open+0x38c>
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2200      	movs	r2, #0
 800ac76:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ac78:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3768      	adds	r7, #104	; 0x68
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b08c      	sub	sp, #48	; 0x30
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	60f8      	str	r0, [r7, #12]
 800ac8c:	60b9      	str	r1, [r7, #8]
 800ac8e:	607a      	str	r2, [r7, #4]
 800ac90:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f107 0210 	add.w	r2, r7, #16
 800aca2:	4611      	mov	r1, r2
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7ff fda5 	bl	800a7f4 <validate>
 800acaa:	4603      	mov	r3, r0
 800acac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800acb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d107      	bne.n	800acc8 <f_write+0x44>
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	7d5b      	ldrb	r3, [r3, #21]
 800acbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800acc0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d002      	beq.n	800acce <f_write+0x4a>
 800acc8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800accc:	e16a      	b.n	800afa4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	7d1b      	ldrb	r3, [r3, #20]
 800acd2:	f003 0302 	and.w	r3, r3, #2
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d101      	bne.n	800acde <f_write+0x5a>
 800acda:	2307      	movs	r3, #7
 800acdc:	e162      	b.n	800afa4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	441a      	add	r2, r3
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	429a      	cmp	r2, r3
 800acec:	f080 814c 	bcs.w	800af88 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	43db      	mvns	r3, r3
 800acf6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800acf8:	e146      	b.n	800af88 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	699b      	ldr	r3, [r3, #24]
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	8992      	ldrh	r2, [r2, #12]
 800ad02:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad06:	fb02 f201 	mul.w	r2, r2, r1
 800ad0a:	1a9b      	subs	r3, r3, r2
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f040 80f1 	bne.w	800aef4 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	699b      	ldr	r3, [r3, #24]
 800ad16:	693a      	ldr	r2, [r7, #16]
 800ad18:	8992      	ldrh	r2, [r2, #12]
 800ad1a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad1e:	693a      	ldr	r2, [r7, #16]
 800ad20:	8952      	ldrh	r2, [r2, #10]
 800ad22:	3a01      	subs	r2, #1
 800ad24:	4013      	ands	r3, r2
 800ad26:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d143      	bne.n	800adb6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	699b      	ldr	r3, [r3, #24]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d10c      	bne.n	800ad50 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ad3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d11a      	bne.n	800ad78 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2100      	movs	r1, #0
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7fe fa0f 	bl	800916a <create_chain>
 800ad4c:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad4e:	e013      	b.n	800ad78 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d007      	beq.n	800ad68 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	699b      	ldr	r3, [r3, #24]
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f7fe fa9b 	bl	800929a <clmt_clust>
 800ad64:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad66:	e007      	b.n	800ad78 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	69db      	ldr	r3, [r3, #28]
 800ad6e:	4619      	mov	r1, r3
 800ad70:	4610      	mov	r0, r2
 800ad72:	f7fe f9fa 	bl	800916a <create_chain>
 800ad76:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ad78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f000 8109 	beq.w	800af92 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d104      	bne.n	800ad90 <f_write+0x10c>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2202      	movs	r2, #2
 800ad8a:	755a      	strb	r2, [r3, #21]
 800ad8c:	2302      	movs	r3, #2
 800ad8e:	e109      	b.n	800afa4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad96:	d104      	bne.n	800ada2 <f_write+0x11e>
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	755a      	strb	r2, [r3, #21]
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e100      	b.n	800afa4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ada6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	689b      	ldr	r3, [r3, #8]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d102      	bne.n	800adb6 <f_write+0x132>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adb4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	7d1b      	ldrb	r3, [r3, #20]
 800adba:	b25b      	sxtb	r3, r3
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	da18      	bge.n	800adf2 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	7858      	ldrb	r0, [r3, #1]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6a1a      	ldr	r2, [r3, #32]
 800adce:	2301      	movs	r3, #1
 800add0:	f7fd fbd4 	bl	800857c <disk_write>
 800add4:	4603      	mov	r3, r0
 800add6:	2b00      	cmp	r3, #0
 800add8:	d004      	beq.n	800ade4 <f_write+0x160>
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2201      	movs	r2, #1
 800adde:	755a      	strb	r2, [r3, #21]
 800ade0:	2301      	movs	r3, #1
 800ade2:	e0df      	b.n	800afa4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	7d1b      	ldrb	r3, [r3, #20]
 800ade8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adec:	b2da      	uxtb	r2, r3
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800adf2:	693a      	ldr	r2, [r7, #16]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	69db      	ldr	r3, [r3, #28]
 800adf8:	4619      	mov	r1, r3
 800adfa:	4610      	mov	r0, r2
 800adfc:	f7fd ff4a 	bl	8008c94 <clust2sect>
 800ae00:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d104      	bne.n	800ae12 <f_write+0x18e>
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2202      	movs	r2, #2
 800ae0c:	755a      	strb	r2, [r3, #21]
 800ae0e:	2302      	movs	r3, #2
 800ae10:	e0c8      	b.n	800afa4 <f_write+0x320>
			sect += csect;
 800ae12:	697a      	ldr	r2, [r7, #20]
 800ae14:	69bb      	ldr	r3, [r7, #24]
 800ae16:	4413      	add	r3, r2
 800ae18:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	899b      	ldrh	r3, [r3, #12]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae26:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ae28:	6a3b      	ldr	r3, [r7, #32]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d043      	beq.n	800aeb6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ae2e:	69ba      	ldr	r2, [r7, #24]
 800ae30:	6a3b      	ldr	r3, [r7, #32]
 800ae32:	4413      	add	r3, r2
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	8952      	ldrh	r2, [r2, #10]
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d905      	bls.n	800ae48 <f_write+0x1c4>
					cc = fs->csize - csect;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	895b      	ldrh	r3, [r3, #10]
 800ae40:	461a      	mov	r2, r3
 800ae42:	69bb      	ldr	r3, [r7, #24]
 800ae44:	1ad3      	subs	r3, r2, r3
 800ae46:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	7858      	ldrb	r0, [r3, #1]
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	697a      	ldr	r2, [r7, #20]
 800ae50:	69f9      	ldr	r1, [r7, #28]
 800ae52:	f7fd fb93 	bl	800857c <disk_write>
 800ae56:	4603      	mov	r3, r0
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d004      	beq.n	800ae66 <f_write+0x1e2>
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	755a      	strb	r2, [r3, #21]
 800ae62:	2301      	movs	r3, #1
 800ae64:	e09e      	b.n	800afa4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6a1a      	ldr	r2, [r3, #32]
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	1ad3      	subs	r3, r2, r3
 800ae6e:	6a3a      	ldr	r2, [r7, #32]
 800ae70:	429a      	cmp	r2, r3
 800ae72:	d918      	bls.n	800aea6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6a1a      	ldr	r2, [r3, #32]
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	1ad3      	subs	r3, r2, r3
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	8992      	ldrh	r2, [r2, #12]
 800ae86:	fb02 f303 	mul.w	r3, r2, r3
 800ae8a:	69fa      	ldr	r2, [r7, #28]
 800ae8c:	18d1      	adds	r1, r2, r3
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	899b      	ldrh	r3, [r3, #12]
 800ae92:	461a      	mov	r2, r3
 800ae94:	f7fd fc32 	bl	80086fc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	7d1b      	ldrb	r3, [r3, #20]
 800ae9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aea0:	b2da      	uxtb	r2, r3
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	899b      	ldrh	r3, [r3, #12]
 800aeaa:	461a      	mov	r2, r3
 800aeac:	6a3b      	ldr	r3, [r7, #32]
 800aeae:	fb02 f303 	mul.w	r3, r2, r3
 800aeb2:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800aeb4:	e04b      	b.n	800af4e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	6a1b      	ldr	r3, [r3, #32]
 800aeba:	697a      	ldr	r2, [r7, #20]
 800aebc:	429a      	cmp	r2, r3
 800aebe:	d016      	beq.n	800aeee <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	699a      	ldr	r2, [r3, #24]
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d210      	bcs.n	800aeee <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	7858      	ldrb	r0, [r3, #1]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aed6:	2301      	movs	r3, #1
 800aed8:	697a      	ldr	r2, [r7, #20]
 800aeda:	f7fd fb2f 	bl	800853c <disk_read>
 800aede:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d004      	beq.n	800aeee <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2201      	movs	r2, #1
 800aee8:	755a      	strb	r2, [r3, #21]
 800aeea:	2301      	movs	r3, #1
 800aeec:	e05a      	b.n	800afa4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	697a      	ldr	r2, [r7, #20]
 800aef2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	899b      	ldrh	r3, [r3, #12]
 800aef8:	4618      	mov	r0, r3
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	699b      	ldr	r3, [r3, #24]
 800aefe:	693a      	ldr	r2, [r7, #16]
 800af00:	8992      	ldrh	r2, [r2, #12]
 800af02:	fbb3 f1f2 	udiv	r1, r3, r2
 800af06:	fb02 f201 	mul.w	r2, r2, r1
 800af0a:	1a9b      	subs	r3, r3, r2
 800af0c:	1ac3      	subs	r3, r0, r3
 800af0e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800af10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	429a      	cmp	r2, r3
 800af16:	d901      	bls.n	800af1c <f_write+0x298>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	699b      	ldr	r3, [r3, #24]
 800af26:	693a      	ldr	r2, [r7, #16]
 800af28:	8992      	ldrh	r2, [r2, #12]
 800af2a:	fbb3 f0f2 	udiv	r0, r3, r2
 800af2e:	fb02 f200 	mul.w	r2, r2, r0
 800af32:	1a9b      	subs	r3, r3, r2
 800af34:	440b      	add	r3, r1
 800af36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af38:	69f9      	ldr	r1, [r7, #28]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f7fd fbde 	bl	80086fc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	7d1b      	ldrb	r3, [r3, #20]
 800af44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800af48:	b2da      	uxtb	r2, r3
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800af4e:	69fa      	ldr	r2, [r7, #28]
 800af50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af52:	4413      	add	r3, r2
 800af54:	61fb      	str	r3, [r7, #28]
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	699a      	ldr	r2, [r3, #24]
 800af5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5c:	441a      	add	r2, r3
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	619a      	str	r2, [r3, #24]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	68da      	ldr	r2, [r3, #12]
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	699b      	ldr	r3, [r3, #24]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	bf38      	it	cc
 800af6e:	461a      	movcc	r2, r3
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	60da      	str	r2, [r3, #12]
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af7a:	441a      	add	r2, r3
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	601a      	str	r2, [r3, #0]
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af84:	1ad3      	subs	r3, r2, r3
 800af86:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f47f aeb5 	bne.w	800acfa <f_write+0x76>
 800af90:	e000      	b.n	800af94 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800af92:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	7d1b      	ldrb	r3, [r3, #20]
 800af98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af9c:	b2da      	uxtb	r2, r3
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800afa2:	2300      	movs	r3, #0
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3730      	adds	r7, #48	; 0x30
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b086      	sub	sp, #24
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f107 0208 	add.w	r2, r7, #8
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff fc19 	bl	800a7f4 <validate>
 800afc2:	4603      	mov	r3, r0
 800afc4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800afc6:	7dfb      	ldrb	r3, [r7, #23]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d168      	bne.n	800b09e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	7d1b      	ldrb	r3, [r3, #20]
 800afd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d062      	beq.n	800b09e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	7d1b      	ldrb	r3, [r3, #20]
 800afdc:	b25b      	sxtb	r3, r3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	da15      	bge.n	800b00e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	7858      	ldrb	r0, [r3, #1]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6a1a      	ldr	r2, [r3, #32]
 800aff0:	2301      	movs	r3, #1
 800aff2:	f7fd fac3 	bl	800857c <disk_write>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <f_sync+0x54>
 800affc:	2301      	movs	r3, #1
 800affe:	e04f      	b.n	800b0a0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	7d1b      	ldrb	r3, [r3, #20]
 800b004:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b00e:	f7fc ff4d 	bl	8007eac <get_fattime>
 800b012:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b014:	68ba      	ldr	r2, [r7, #8]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b01a:	4619      	mov	r1, r3
 800b01c:	4610      	mov	r0, r2
 800b01e:	f7fd fd9b 	bl	8008b58 <move_window>
 800b022:	4603      	mov	r3, r0
 800b024:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b026:	7dfb      	ldrb	r3, [r7, #23]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d138      	bne.n	800b09e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b030:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	330b      	adds	r3, #11
 800b036:	781a      	ldrb	r2, [r3, #0]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	330b      	adds	r3, #11
 800b03c:	f042 0220 	orr.w	r2, r2, #32
 800b040:	b2d2      	uxtb	r2, r2
 800b042:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6818      	ldr	r0, [r3, #0]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	689b      	ldr	r3, [r3, #8]
 800b04c:	461a      	mov	r2, r3
 800b04e:	68f9      	ldr	r1, [r7, #12]
 800b050:	f7fe fb20 	bl	8009694 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f103 021c 	add.w	r2, r3, #28
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	68db      	ldr	r3, [r3, #12]
 800b05e:	4619      	mov	r1, r3
 800b060:	4610      	mov	r0, r2
 800b062:	f7fd fb1f 	bl	80086a4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	3316      	adds	r3, #22
 800b06a:	6939      	ldr	r1, [r7, #16]
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7fd fb19 	bl	80086a4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	3312      	adds	r3, #18
 800b076:	2100      	movs	r1, #0
 800b078:	4618      	mov	r0, r3
 800b07a:	f7fd faf8 	bl	800866e <st_word>
					fs->wflag = 1;
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	2201      	movs	r2, #1
 800b082:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	4618      	mov	r0, r3
 800b088:	f7fd fd94 	bl	8008bb4 <sync_fs>
 800b08c:	4603      	mov	r3, r0
 800b08e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	7d1b      	ldrb	r3, [r3, #20]
 800b094:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b098:	b2da      	uxtb	r2, r3
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b09e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3718      	adds	r7, #24
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f7ff ff7b 	bl	800afac <f_sync>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b0ba:	7bfb      	ldrb	r3, [r7, #15]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d118      	bne.n	800b0f2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f107 0208 	add.w	r2, r7, #8
 800b0c6:	4611      	mov	r1, r2
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7ff fb93 	bl	800a7f4 <validate>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b0d2:	7bfb      	ldrb	r3, [r7, #15]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d10c      	bne.n	800b0f2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	691b      	ldr	r3, [r3, #16]
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7fd fc97 	bl	8008a10 <dec_lock>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b0e6:	7bfb      	ldrb	r3, [r7, #15]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d102      	bne.n	800b0f2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3710      	adds	r7, #16
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b084      	sub	sp, #16
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	460b      	mov	r3, r1
 800b106:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800b108:	78fb      	ldrb	r3, [r7, #3]
 800b10a:	2b0a      	cmp	r3, #10
 800b10c:	d103      	bne.n	800b116 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800b10e:	210d      	movs	r1, #13
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f7ff fff3 	bl	800b0fc <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	db25      	blt.n	800b16e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	1c5a      	adds	r2, r3, #1
 800b126:	60fa      	str	r2, [r7, #12]
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	4413      	add	r3, r2
 800b12c:	78fa      	ldrb	r2, [r7, #3]
 800b12e:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2b3c      	cmp	r3, #60	; 0x3c
 800b134:	dd12      	ble.n	800b15c <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6818      	ldr	r0, [r3, #0]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f103 010c 	add.w	r1, r3, #12
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	f107 0308 	add.w	r3, r7, #8
 800b146:	f7ff fd9d 	bl	800ac84 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800b14a:	68ba      	ldr	r2, [r7, #8]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	429a      	cmp	r2, r3
 800b150:	d101      	bne.n	800b156 <putc_bfd+0x5a>
 800b152:	2300      	movs	r3, #0
 800b154:	e001      	b.n	800b15a <putc_bfd+0x5e>
 800b156:	f04f 33ff 	mov.w	r3, #4294967295
 800b15a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	1c5a      	adds	r2, r3, #1
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	609a      	str	r2, [r3, #8]
 800b16c:	e000      	b.n	800b170 <putc_bfd+0x74>
	if (i < 0) return;
 800b16e:	bf00      	nop
}
 800b170:	3710      	adds	r7, #16
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}

0800b176 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800b176:	b580      	push	{r7, lr}
 800b178:	b084      	sub	sp, #16
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	2b00      	cmp	r3, #0
 800b184:	db17      	blt.n	800b1b6 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6818      	ldr	r0, [r3, #0]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f103 010c 	add.w	r1, r3, #12
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	461a      	mov	r2, r3
 800b196:	f107 030c 	add.w	r3, r7, #12
 800b19a:	f7ff fd73 	bl	800ac84 <f_write>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d108      	bne.n	800b1b6 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	685b      	ldr	r3, [r3, #4]
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d102      	bne.n	800b1b6 <putc_flush+0x40>
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	e001      	b.n	800b1ba <putc_flush+0x44>
	return EOF;
 800b1b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800b1c2:	b480      	push	{r7}
 800b1c4:	b083      	sub	sp, #12
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
 800b1ca:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	683a      	ldr	r2, [r7, #0]
 800b1d0:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	605a      	str	r2, [r3, #4]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	609a      	str	r2, [r3, #8]
}
 800b1e0:	bf00      	nop
 800b1e2:	370c      	adds	r7, #12
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800b1ec:	b40e      	push	{r1, r2, r3}
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b0a7      	sub	sp, #156	; 0x9c
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800b1f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b1fa:	6879      	ldr	r1, [r7, #4]
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7ff ffe0 	bl	800b1c2 <putc_init>

	va_start(arp, fmt);
 800b202:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800b206:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800b208:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b20c:	1c5a      	adds	r2, r3, #1
 800b20e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800b218:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	f000 81f4 	beq.w	800b60a <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800b222:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b226:	2b25      	cmp	r3, #37	; 0x25
 800b228:	d008      	beq.n	800b23c <f_printf+0x50>
			putc_bfd(&pb, c);
 800b22a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b22e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b232:	4611      	mov	r1, r2
 800b234:	4618      	mov	r0, r3
 800b236:	f7ff ff61 	bl	800b0fc <putc_bfd>
			continue;
 800b23a:	e1e5      	b.n	800b608 <f_printf+0x41c>
		}
		w = f = 0;
 800b23c:	2300      	movs	r3, #0
 800b23e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b242:	2300      	movs	r3, #0
 800b244:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800b248:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b24c:	1c5a      	adds	r2, r3, #1
 800b24e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800b258:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b25c:	2b30      	cmp	r3, #48	; 0x30
 800b25e:	d10b      	bne.n	800b278 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800b260:	2301      	movs	r3, #1
 800b262:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b266:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b26a:	1c5a      	adds	r2, r3, #1
 800b26c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800b276:	e024      	b.n	800b2c2 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800b278:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b27c:	2b2d      	cmp	r3, #45	; 0x2d
 800b27e:	d120      	bne.n	800b2c2 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800b280:	2302      	movs	r3, #2
 800b282:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b286:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b28a:	1c5a      	adds	r2, r3, #1
 800b28c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800b296:	e014      	b.n	800b2c2 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800b298:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b29c:	4613      	mov	r3, r2
 800b29e:	009b      	lsls	r3, r3, #2
 800b2a0:	4413      	add	r3, r2
 800b2a2:	005b      	lsls	r3, r3, #1
 800b2a4:	461a      	mov	r2, r3
 800b2a6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b2aa:	4413      	add	r3, r2
 800b2ac:	3b30      	subs	r3, #48	; 0x30
 800b2ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800b2b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b2b6:	1c5a      	adds	r2, r3, #1
 800b2b8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800b2c2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b2c6:	2b2f      	cmp	r3, #47	; 0x2f
 800b2c8:	d903      	bls.n	800b2d2 <f_printf+0xe6>
 800b2ca:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b2ce:	2b39      	cmp	r3, #57	; 0x39
 800b2d0:	d9e2      	bls.n	800b298 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800b2d2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b2d6:	2b6c      	cmp	r3, #108	; 0x6c
 800b2d8:	d003      	beq.n	800b2e2 <f_printf+0xf6>
 800b2da:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b2de:	2b4c      	cmp	r3, #76	; 0x4c
 800b2e0:	d10d      	bne.n	800b2fe <f_printf+0x112>
			f |= 4; c = *fmt++;
 800b2e2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b2e6:	f043 0304 	orr.w	r3, r3, #4
 800b2ea:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b2ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b2f2:	1c5a      	adds	r2, r3, #1
 800b2f4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800b2fe:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b302:	2b00      	cmp	r3, #0
 800b304:	f000 8183 	beq.w	800b60e <f_printf+0x422>
		d = c;
 800b308:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b30c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800b310:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b314:	2b60      	cmp	r3, #96	; 0x60
 800b316:	d908      	bls.n	800b32a <f_printf+0x13e>
 800b318:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b31c:	2b7a      	cmp	r3, #122	; 0x7a
 800b31e:	d804      	bhi.n	800b32a <f_printf+0x13e>
 800b320:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b324:	3b20      	subs	r3, #32
 800b326:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800b32a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b32e:	3b42      	subs	r3, #66	; 0x42
 800b330:	2b16      	cmp	r3, #22
 800b332:	f200 8098 	bhi.w	800b466 <f_printf+0x27a>
 800b336:	a201      	add	r2, pc, #4	; (adr r2, 800b33c <f_printf+0x150>)
 800b338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33c:	0800b447 	.word	0x0800b447
 800b340:	0800b42f 	.word	0x0800b42f
 800b344:	0800b457 	.word	0x0800b457
 800b348:	0800b467 	.word	0x0800b467
 800b34c:	0800b467 	.word	0x0800b467
 800b350:	0800b467 	.word	0x0800b467
 800b354:	0800b467 	.word	0x0800b467
 800b358:	0800b467 	.word	0x0800b467
 800b35c:	0800b467 	.word	0x0800b467
 800b360:	0800b467 	.word	0x0800b467
 800b364:	0800b467 	.word	0x0800b467
 800b368:	0800b467 	.word	0x0800b467
 800b36c:	0800b467 	.word	0x0800b467
 800b370:	0800b44f 	.word	0x0800b44f
 800b374:	0800b467 	.word	0x0800b467
 800b378:	0800b467 	.word	0x0800b467
 800b37c:	0800b467 	.word	0x0800b467
 800b380:	0800b399 	.word	0x0800b399
 800b384:	0800b467 	.word	0x0800b467
 800b388:	0800b457 	.word	0x0800b457
 800b38c:	0800b467 	.word	0x0800b467
 800b390:	0800b467 	.word	0x0800b467
 800b394:	0800b45f 	.word	0x0800b45f
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800b398:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b39a:	1d1a      	adds	r2, r3, #4
 800b39c:	67ba      	str	r2, [r7, #120]	; 0x78
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b3a8:	e004      	b.n	800b3b4 <f_printf+0x1c8>
 800b3aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b3ae:	3301      	adds	r3, #1
 800b3b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b3b4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b3b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b3ba:	4413      	add	r3, r2
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f3      	bne.n	800b3aa <f_printf+0x1be>
			if (!(f & 2)) {
 800b3c2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b3c6:	f003 0302 	and.w	r3, r3, #2
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d11a      	bne.n	800b404 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800b3ce:	e005      	b.n	800b3dc <f_printf+0x1f0>
 800b3d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b3d4:	2120      	movs	r1, #32
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7ff fe90 	bl	800b0fc <putc_bfd>
 800b3dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b3e0:	1c5a      	adds	r2, r3, #1
 800b3e2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b3e6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d8f0      	bhi.n	800b3d0 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800b3ee:	e009      	b.n	800b404 <f_printf+0x218>
 800b3f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b3f2:	1c5a      	adds	r2, r3, #1
 800b3f4:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b3f6:	781a      	ldrb	r2, [r3, #0]
 800b3f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b3fc:	4611      	mov	r1, r2
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7ff fe7c 	bl	800b0fc <putc_bfd>
 800b404:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1f1      	bne.n	800b3f0 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800b40c:	e005      	b.n	800b41a <f_printf+0x22e>
 800b40e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b412:	2120      	movs	r1, #32
 800b414:	4618      	mov	r0, r3
 800b416:	f7ff fe71 	bl	800b0fc <putc_bfd>
 800b41a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b41e:	1c5a      	adds	r2, r3, #1
 800b420:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b424:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b428:	429a      	cmp	r2, r3
 800b42a:	d8f0      	bhi.n	800b40e <f_printf+0x222>
			continue;
 800b42c:	e0ec      	b.n	800b608 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800b42e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b430:	1d1a      	adds	r2, r3, #4
 800b432:	67ba      	str	r2, [r7, #120]	; 0x78
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	b2da      	uxtb	r2, r3
 800b438:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b43c:	4611      	mov	r1, r2
 800b43e:	4618      	mov	r0, r3
 800b440:	f7ff fe5c 	bl	800b0fc <putc_bfd>
 800b444:	e0e0      	b.n	800b608 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800b446:	2302      	movs	r3, #2
 800b448:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b44c:	e014      	b.n	800b478 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800b44e:	2308      	movs	r3, #8
 800b450:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b454:	e010      	b.n	800b478 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800b456:	230a      	movs	r3, #10
 800b458:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b45c:	e00c      	b.n	800b478 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800b45e:	2310      	movs	r3, #16
 800b460:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b464:	e008      	b.n	800b478 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800b466:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b46a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b46e:	4611      	mov	r1, r2
 800b470:	4618      	mov	r0, r3
 800b472:	f7ff fe43 	bl	800b0fc <putc_bfd>
 800b476:	e0c7      	b.n	800b608 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800b478:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b47c:	f003 0304 	and.w	r3, r3, #4
 800b480:	2b00      	cmp	r3, #0
 800b482:	d004      	beq.n	800b48e <f_printf+0x2a2>
 800b484:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b486:	1d1a      	adds	r2, r3, #4
 800b488:	67ba      	str	r2, [r7, #120]	; 0x78
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	e00c      	b.n	800b4a8 <f_printf+0x2bc>
 800b48e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b492:	2b44      	cmp	r3, #68	; 0x44
 800b494:	d104      	bne.n	800b4a0 <f_printf+0x2b4>
 800b496:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b498:	1d1a      	adds	r2, r3, #4
 800b49a:	67ba      	str	r2, [r7, #120]	; 0x78
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	e003      	b.n	800b4a8 <f_printf+0x2bc>
 800b4a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b4a2:	1d1a      	adds	r2, r3, #4
 800b4a4:	67ba      	str	r2, [r7, #120]	; 0x78
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800b4ac:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b4b0:	2b44      	cmp	r3, #68	; 0x44
 800b4b2:	d10e      	bne.n	800b4d2 <f_printf+0x2e6>
 800b4b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	da0a      	bge.n	800b4d2 <f_printf+0x2e6>
			v = 0 - v;
 800b4bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b4c0:	425b      	negs	r3, r3
 800b4c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800b4c6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b4ca:	f043 0308 	orr.w	r3, r3, #8
 800b4ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800b4d8:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800b4dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b4e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b4e4:	fb02 f201 	mul.w	r2, r2, r1
 800b4e8:	1a9b      	subs	r3, r3, r2
 800b4ea:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800b4ee:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800b4f2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b4f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800b4fe:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b502:	2b09      	cmp	r3, #9
 800b504:	d90b      	bls.n	800b51e <f_printf+0x332>
 800b506:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b50a:	2b78      	cmp	r3, #120	; 0x78
 800b50c:	d101      	bne.n	800b512 <f_printf+0x326>
 800b50e:	2227      	movs	r2, #39	; 0x27
 800b510:	e000      	b.n	800b514 <f_printf+0x328>
 800b512:	2207      	movs	r2, #7
 800b514:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b518:	4413      	add	r3, r2
 800b51a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800b51e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b522:	1c5a      	adds	r2, r3, #1
 800b524:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b528:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b52c:	3230      	adds	r2, #48	; 0x30
 800b52e:	b2d2      	uxtb	r2, r2
 800b530:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800b534:	440b      	add	r3, r1
 800b536:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800b53a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d003      	beq.n	800b54a <f_printf+0x35e>
 800b542:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b546:	2b1f      	cmp	r3, #31
 800b548:	d9c6      	bls.n	800b4d8 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800b54a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b54e:	f003 0308 	and.w	r3, r3, #8
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00a      	beq.n	800b56c <f_printf+0x380>
 800b556:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b55a:	1c5a      	adds	r2, r3, #1
 800b55c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b560:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800b564:	4413      	add	r3, r2
 800b566:	222d      	movs	r2, #45	; 0x2d
 800b568:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800b56c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b570:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b574:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b578:	f003 0301 	and.w	r3, r3, #1
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d001      	beq.n	800b584 <f_printf+0x398>
 800b580:	2330      	movs	r3, #48	; 0x30
 800b582:	e000      	b.n	800b586 <f_printf+0x39a>
 800b584:	2320      	movs	r3, #32
 800b586:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800b58a:	e007      	b.n	800b59c <f_printf+0x3b0>
 800b58c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b590:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b594:	4611      	mov	r1, r2
 800b596:	4618      	mov	r0, r3
 800b598:	f7ff fdb0 	bl	800b0fc <putc_bfd>
 800b59c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b5a0:	f003 0302 	and.w	r3, r3, #2
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d108      	bne.n	800b5ba <f_printf+0x3ce>
 800b5a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b5ac:	1c5a      	adds	r2, r3, #1
 800b5ae:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b5b2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d8e8      	bhi.n	800b58c <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800b5ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b5be:	3b01      	subs	r3, #1
 800b5c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b5c4:	f107 020c 	add.w	r2, r7, #12
 800b5c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b5cc:	4413      	add	r3, r2
 800b5ce:	781a      	ldrb	r2, [r3, #0]
 800b5d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b5d4:	4611      	mov	r1, r2
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7ff fd90 	bl	800b0fc <putc_bfd>
		} while (i);
 800b5dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d1ea      	bne.n	800b5ba <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800b5e4:	e007      	b.n	800b5f6 <f_printf+0x40a>
 800b5e6:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b5ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b5ee:	4611      	mov	r1, r2
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7ff fd83 	bl	800b0fc <putc_bfd>
 800b5f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b5fa:	1c5a      	adds	r2, r3, #1
 800b5fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b600:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b604:	429a      	cmp	r2, r3
 800b606:	d8ee      	bhi.n	800b5e6 <f_printf+0x3fa>
		c = *fmt++;
 800b608:	e5fe      	b.n	800b208 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800b60a:	bf00      	nop
 800b60c:	e000      	b.n	800b610 <f_printf+0x424>
		if (!c) break;
 800b60e:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800b610:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b614:	4618      	mov	r0, r3
 800b616:	f7ff fdae 	bl	800b176 <putc_flush>
 800b61a:	4603      	mov	r3, r0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	379c      	adds	r7, #156	; 0x9c
 800b620:	46bd      	mov	sp, r7
 800b622:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b626:	b003      	add	sp, #12
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop

0800b62c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b087      	sub	sp, #28
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	4613      	mov	r3, r2
 800b638:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b63a:	2301      	movs	r3, #1
 800b63c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b63e:	2300      	movs	r3, #0
 800b640:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b642:	4b1f      	ldr	r3, [pc, #124]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b644:	7a5b      	ldrb	r3, [r3, #9]
 800b646:	b2db      	uxtb	r3, r3
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d131      	bne.n	800b6b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b64c:	4b1c      	ldr	r3, [pc, #112]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b64e:	7a5b      	ldrb	r3, [r3, #9]
 800b650:	b2db      	uxtb	r3, r3
 800b652:	461a      	mov	r2, r3
 800b654:	4b1a      	ldr	r3, [pc, #104]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b656:	2100      	movs	r1, #0
 800b658:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b65a:	4b19      	ldr	r3, [pc, #100]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b65c:	7a5b      	ldrb	r3, [r3, #9]
 800b65e:	b2db      	uxtb	r3, r3
 800b660:	4a17      	ldr	r2, [pc, #92]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b662:	009b      	lsls	r3, r3, #2
 800b664:	4413      	add	r3, r2
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b66a:	4b15      	ldr	r3, [pc, #84]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b66c:	7a5b      	ldrb	r3, [r3, #9]
 800b66e:	b2db      	uxtb	r3, r3
 800b670:	461a      	mov	r2, r3
 800b672:	4b13      	ldr	r3, [pc, #76]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b674:	4413      	add	r3, r2
 800b676:	79fa      	ldrb	r2, [r7, #7]
 800b678:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b67a:	4b11      	ldr	r3, [pc, #68]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b67c:	7a5b      	ldrb	r3, [r3, #9]
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	1c5a      	adds	r2, r3, #1
 800b682:	b2d1      	uxtb	r1, r2
 800b684:	4a0e      	ldr	r2, [pc, #56]	; (800b6c0 <FATFS_LinkDriverEx+0x94>)
 800b686:	7251      	strb	r1, [r2, #9]
 800b688:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b68a:	7dbb      	ldrb	r3, [r7, #22]
 800b68c:	3330      	adds	r3, #48	; 0x30
 800b68e:	b2da      	uxtb	r2, r3
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	3301      	adds	r3, #1
 800b698:	223a      	movs	r2, #58	; 0x3a
 800b69a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	3302      	adds	r3, #2
 800b6a0:	222f      	movs	r2, #47	; 0x2f
 800b6a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	3303      	adds	r3, #3
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b6b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	371c      	adds	r7, #28
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	20000644 	.word	0x20000644

0800b6c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b082      	sub	sp, #8
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	6839      	ldr	r1, [r7, #0]
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f7ff ffaa 	bl	800b62c <FATFS_LinkDriverEx>
 800b6d8:	4603      	mov	r3, r0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3708      	adds	r7, #8
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
	...

0800b6e4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b085      	sub	sp, #20
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	6039      	str	r1, [r7, #0]
 800b6ee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b6f0:	88fb      	ldrh	r3, [r7, #6]
 800b6f2:	2b7f      	cmp	r3, #127	; 0x7f
 800b6f4:	d802      	bhi.n	800b6fc <ff_convert+0x18>
		c = chr;
 800b6f6:	88fb      	ldrh	r3, [r7, #6]
 800b6f8:	81fb      	strh	r3, [r7, #14]
 800b6fa:	e025      	b.n	800b748 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d00b      	beq.n	800b71a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b702:	88fb      	ldrh	r3, [r7, #6]
 800b704:	2bff      	cmp	r3, #255	; 0xff
 800b706:	d805      	bhi.n	800b714 <ff_convert+0x30>
 800b708:	88fb      	ldrh	r3, [r7, #6]
 800b70a:	3b80      	subs	r3, #128	; 0x80
 800b70c:	4a12      	ldr	r2, [pc, #72]	; (800b758 <ff_convert+0x74>)
 800b70e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b712:	e000      	b.n	800b716 <ff_convert+0x32>
 800b714:	2300      	movs	r3, #0
 800b716:	81fb      	strh	r3, [r7, #14]
 800b718:	e016      	b.n	800b748 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b71a:	2300      	movs	r3, #0
 800b71c:	81fb      	strh	r3, [r7, #14]
 800b71e:	e009      	b.n	800b734 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b720:	89fb      	ldrh	r3, [r7, #14]
 800b722:	4a0d      	ldr	r2, [pc, #52]	; (800b758 <ff_convert+0x74>)
 800b724:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b728:	88fa      	ldrh	r2, [r7, #6]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d006      	beq.n	800b73c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b72e:	89fb      	ldrh	r3, [r7, #14]
 800b730:	3301      	adds	r3, #1
 800b732:	81fb      	strh	r3, [r7, #14]
 800b734:	89fb      	ldrh	r3, [r7, #14]
 800b736:	2b7f      	cmp	r3, #127	; 0x7f
 800b738:	d9f2      	bls.n	800b720 <ff_convert+0x3c>
 800b73a:	e000      	b.n	800b73e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b73c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b73e:	89fb      	ldrh	r3, [r7, #14]
 800b740:	3380      	adds	r3, #128	; 0x80
 800b742:	b29b      	uxth	r3, r3
 800b744:	b2db      	uxtb	r3, r3
 800b746:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b748:	89fb      	ldrh	r3, [r7, #14]
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3714      	adds	r7, #20
 800b74e:	46bd      	mov	sp, r7
 800b750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	0800e714 	.word	0x0800e714

0800b75c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b087      	sub	sp, #28
 800b760:	af00      	add	r7, sp, #0
 800b762:	4603      	mov	r3, r0
 800b764:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b766:	88fb      	ldrh	r3, [r7, #6]
 800b768:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b76c:	d201      	bcs.n	800b772 <ff_wtoupper+0x16>
 800b76e:	4b3e      	ldr	r3, [pc, #248]	; (800b868 <ff_wtoupper+0x10c>)
 800b770:	e000      	b.n	800b774 <ff_wtoupper+0x18>
 800b772:	4b3e      	ldr	r3, [pc, #248]	; (800b86c <ff_wtoupper+0x110>)
 800b774:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	1c9a      	adds	r2, r3, #2
 800b77a:	617a      	str	r2, [r7, #20]
 800b77c:	881b      	ldrh	r3, [r3, #0]
 800b77e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b780:	8a7b      	ldrh	r3, [r7, #18]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d068      	beq.n	800b858 <ff_wtoupper+0xfc>
 800b786:	88fa      	ldrh	r2, [r7, #6]
 800b788:	8a7b      	ldrh	r3, [r7, #18]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d364      	bcc.n	800b858 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	1c9a      	adds	r2, r3, #2
 800b792:	617a      	str	r2, [r7, #20]
 800b794:	881b      	ldrh	r3, [r3, #0]
 800b796:	823b      	strh	r3, [r7, #16]
 800b798:	8a3b      	ldrh	r3, [r7, #16]
 800b79a:	0a1b      	lsrs	r3, r3, #8
 800b79c:	81fb      	strh	r3, [r7, #14]
 800b79e:	8a3b      	ldrh	r3, [r7, #16]
 800b7a0:	b2db      	uxtb	r3, r3
 800b7a2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b7a4:	88fa      	ldrh	r2, [r7, #6]
 800b7a6:	8a79      	ldrh	r1, [r7, #18]
 800b7a8:	8a3b      	ldrh	r3, [r7, #16]
 800b7aa:	440b      	add	r3, r1
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	da49      	bge.n	800b844 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b7b0:	89fb      	ldrh	r3, [r7, #14]
 800b7b2:	2b08      	cmp	r3, #8
 800b7b4:	d84f      	bhi.n	800b856 <ff_wtoupper+0xfa>
 800b7b6:	a201      	add	r2, pc, #4	; (adr r2, 800b7bc <ff_wtoupper+0x60>)
 800b7b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7bc:	0800b7e1 	.word	0x0800b7e1
 800b7c0:	0800b7f3 	.word	0x0800b7f3
 800b7c4:	0800b809 	.word	0x0800b809
 800b7c8:	0800b811 	.word	0x0800b811
 800b7cc:	0800b819 	.word	0x0800b819
 800b7d0:	0800b821 	.word	0x0800b821
 800b7d4:	0800b829 	.word	0x0800b829
 800b7d8:	0800b831 	.word	0x0800b831
 800b7dc:	0800b839 	.word	0x0800b839
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b7e0:	88fa      	ldrh	r2, [r7, #6]
 800b7e2:	8a7b      	ldrh	r3, [r7, #18]
 800b7e4:	1ad3      	subs	r3, r2, r3
 800b7e6:	005b      	lsls	r3, r3, #1
 800b7e8:	697a      	ldr	r2, [r7, #20]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	881b      	ldrh	r3, [r3, #0]
 800b7ee:	80fb      	strh	r3, [r7, #6]
 800b7f0:	e027      	b.n	800b842 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b7f2:	88fa      	ldrh	r2, [r7, #6]
 800b7f4:	8a7b      	ldrh	r3, [r7, #18]
 800b7f6:	1ad3      	subs	r3, r2, r3
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	f003 0301 	and.w	r3, r3, #1
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	88fa      	ldrh	r2, [r7, #6]
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	80fb      	strh	r3, [r7, #6]
 800b806:	e01c      	b.n	800b842 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b808:	88fb      	ldrh	r3, [r7, #6]
 800b80a:	3b10      	subs	r3, #16
 800b80c:	80fb      	strh	r3, [r7, #6]
 800b80e:	e018      	b.n	800b842 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b810:	88fb      	ldrh	r3, [r7, #6]
 800b812:	3b20      	subs	r3, #32
 800b814:	80fb      	strh	r3, [r7, #6]
 800b816:	e014      	b.n	800b842 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b818:	88fb      	ldrh	r3, [r7, #6]
 800b81a:	3b30      	subs	r3, #48	; 0x30
 800b81c:	80fb      	strh	r3, [r7, #6]
 800b81e:	e010      	b.n	800b842 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b820:	88fb      	ldrh	r3, [r7, #6]
 800b822:	3b1a      	subs	r3, #26
 800b824:	80fb      	strh	r3, [r7, #6]
 800b826:	e00c      	b.n	800b842 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b828:	88fb      	ldrh	r3, [r7, #6]
 800b82a:	3308      	adds	r3, #8
 800b82c:	80fb      	strh	r3, [r7, #6]
 800b82e:	e008      	b.n	800b842 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b830:	88fb      	ldrh	r3, [r7, #6]
 800b832:	3b50      	subs	r3, #80	; 0x50
 800b834:	80fb      	strh	r3, [r7, #6]
 800b836:	e004      	b.n	800b842 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b838:	88fb      	ldrh	r3, [r7, #6]
 800b83a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800b83e:	80fb      	strh	r3, [r7, #6]
 800b840:	bf00      	nop
			}
			break;
 800b842:	e008      	b.n	800b856 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b844:	89fb      	ldrh	r3, [r7, #14]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d195      	bne.n	800b776 <ff_wtoupper+0x1a>
 800b84a:	8a3b      	ldrh	r3, [r7, #16]
 800b84c:	005b      	lsls	r3, r3, #1
 800b84e:	697a      	ldr	r2, [r7, #20]
 800b850:	4413      	add	r3, r2
 800b852:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b854:	e78f      	b.n	800b776 <ff_wtoupper+0x1a>
			break;
 800b856:	bf00      	nop
	}

	return chr;
 800b858:	88fb      	ldrh	r3, [r7, #6]
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	371c      	adds	r7, #28
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr
 800b866:	bf00      	nop
 800b868:	0800e814 	.word	0x0800e814
 800b86c:	0800ea08 	.word	0x0800ea08

0800b870 <__errno>:
 800b870:	4b01      	ldr	r3, [pc, #4]	; (800b878 <__errno+0x8>)
 800b872:	6818      	ldr	r0, [r3, #0]
 800b874:	4770      	bx	lr
 800b876:	bf00      	nop
 800b878:	2000000c 	.word	0x2000000c

0800b87c <__libc_init_array>:
 800b87c:	b570      	push	{r4, r5, r6, lr}
 800b87e:	4e0d      	ldr	r6, [pc, #52]	; (800b8b4 <__libc_init_array+0x38>)
 800b880:	4c0d      	ldr	r4, [pc, #52]	; (800b8b8 <__libc_init_array+0x3c>)
 800b882:	1ba4      	subs	r4, r4, r6
 800b884:	10a4      	asrs	r4, r4, #2
 800b886:	2500      	movs	r5, #0
 800b888:	42a5      	cmp	r5, r4
 800b88a:	d109      	bne.n	800b8a0 <__libc_init_array+0x24>
 800b88c:	4e0b      	ldr	r6, [pc, #44]	; (800b8bc <__libc_init_array+0x40>)
 800b88e:	4c0c      	ldr	r4, [pc, #48]	; (800b8c0 <__libc_init_array+0x44>)
 800b890:	f002 fd78 	bl	800e384 <_init>
 800b894:	1ba4      	subs	r4, r4, r6
 800b896:	10a4      	asrs	r4, r4, #2
 800b898:	2500      	movs	r5, #0
 800b89a:	42a5      	cmp	r5, r4
 800b89c:	d105      	bne.n	800b8aa <__libc_init_array+0x2e>
 800b89e:	bd70      	pop	{r4, r5, r6, pc}
 800b8a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b8a4:	4798      	blx	r3
 800b8a6:	3501      	adds	r5, #1
 800b8a8:	e7ee      	b.n	800b888 <__libc_init_array+0xc>
 800b8aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b8ae:	4798      	blx	r3
 800b8b0:	3501      	adds	r5, #1
 800b8b2:	e7f2      	b.n	800b89a <__libc_init_array+0x1e>
 800b8b4:	0800ed90 	.word	0x0800ed90
 800b8b8:	0800ed90 	.word	0x0800ed90
 800b8bc:	0800ed90 	.word	0x0800ed90
 800b8c0:	0800ed94 	.word	0x0800ed94

0800b8c4 <memcpy>:
 800b8c4:	b510      	push	{r4, lr}
 800b8c6:	1e43      	subs	r3, r0, #1
 800b8c8:	440a      	add	r2, r1
 800b8ca:	4291      	cmp	r1, r2
 800b8cc:	d100      	bne.n	800b8d0 <memcpy+0xc>
 800b8ce:	bd10      	pop	{r4, pc}
 800b8d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8d8:	e7f7      	b.n	800b8ca <memcpy+0x6>

0800b8da <memset>:
 800b8da:	4402      	add	r2, r0
 800b8dc:	4603      	mov	r3, r0
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d100      	bne.n	800b8e4 <memset+0xa>
 800b8e2:	4770      	bx	lr
 800b8e4:	f803 1b01 	strb.w	r1, [r3], #1
 800b8e8:	e7f9      	b.n	800b8de <memset+0x4>

0800b8ea <__cvt>:
 800b8ea:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8ee:	ec55 4b10 	vmov	r4, r5, d0
 800b8f2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b8f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b8f8:	2d00      	cmp	r5, #0
 800b8fa:	460e      	mov	r6, r1
 800b8fc:	4691      	mov	r9, r2
 800b8fe:	4619      	mov	r1, r3
 800b900:	bfb8      	it	lt
 800b902:	4622      	movlt	r2, r4
 800b904:	462b      	mov	r3, r5
 800b906:	f027 0720 	bic.w	r7, r7, #32
 800b90a:	bfbb      	ittet	lt
 800b90c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b910:	461d      	movlt	r5, r3
 800b912:	2300      	movge	r3, #0
 800b914:	232d      	movlt	r3, #45	; 0x2d
 800b916:	bfb8      	it	lt
 800b918:	4614      	movlt	r4, r2
 800b91a:	2f46      	cmp	r7, #70	; 0x46
 800b91c:	700b      	strb	r3, [r1, #0]
 800b91e:	d004      	beq.n	800b92a <__cvt+0x40>
 800b920:	2f45      	cmp	r7, #69	; 0x45
 800b922:	d100      	bne.n	800b926 <__cvt+0x3c>
 800b924:	3601      	adds	r6, #1
 800b926:	2102      	movs	r1, #2
 800b928:	e000      	b.n	800b92c <__cvt+0x42>
 800b92a:	2103      	movs	r1, #3
 800b92c:	ab03      	add	r3, sp, #12
 800b92e:	9301      	str	r3, [sp, #4]
 800b930:	ab02      	add	r3, sp, #8
 800b932:	9300      	str	r3, [sp, #0]
 800b934:	4632      	mov	r2, r6
 800b936:	4653      	mov	r3, sl
 800b938:	ec45 4b10 	vmov	d0, r4, r5
 800b93c:	f000 fe2c 	bl	800c598 <_dtoa_r>
 800b940:	2f47      	cmp	r7, #71	; 0x47
 800b942:	4680      	mov	r8, r0
 800b944:	d102      	bne.n	800b94c <__cvt+0x62>
 800b946:	f019 0f01 	tst.w	r9, #1
 800b94a:	d026      	beq.n	800b99a <__cvt+0xb0>
 800b94c:	2f46      	cmp	r7, #70	; 0x46
 800b94e:	eb08 0906 	add.w	r9, r8, r6
 800b952:	d111      	bne.n	800b978 <__cvt+0x8e>
 800b954:	f898 3000 	ldrb.w	r3, [r8]
 800b958:	2b30      	cmp	r3, #48	; 0x30
 800b95a:	d10a      	bne.n	800b972 <__cvt+0x88>
 800b95c:	2200      	movs	r2, #0
 800b95e:	2300      	movs	r3, #0
 800b960:	4620      	mov	r0, r4
 800b962:	4629      	mov	r1, r5
 800b964:	f7f5 f8b0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b968:	b918      	cbnz	r0, 800b972 <__cvt+0x88>
 800b96a:	f1c6 0601 	rsb	r6, r6, #1
 800b96e:	f8ca 6000 	str.w	r6, [sl]
 800b972:	f8da 3000 	ldr.w	r3, [sl]
 800b976:	4499      	add	r9, r3
 800b978:	2200      	movs	r2, #0
 800b97a:	2300      	movs	r3, #0
 800b97c:	4620      	mov	r0, r4
 800b97e:	4629      	mov	r1, r5
 800b980:	f7f5 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b984:	b938      	cbnz	r0, 800b996 <__cvt+0xac>
 800b986:	2230      	movs	r2, #48	; 0x30
 800b988:	9b03      	ldr	r3, [sp, #12]
 800b98a:	454b      	cmp	r3, r9
 800b98c:	d205      	bcs.n	800b99a <__cvt+0xb0>
 800b98e:	1c59      	adds	r1, r3, #1
 800b990:	9103      	str	r1, [sp, #12]
 800b992:	701a      	strb	r2, [r3, #0]
 800b994:	e7f8      	b.n	800b988 <__cvt+0x9e>
 800b996:	f8cd 900c 	str.w	r9, [sp, #12]
 800b99a:	9b03      	ldr	r3, [sp, #12]
 800b99c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b99e:	eba3 0308 	sub.w	r3, r3, r8
 800b9a2:	4640      	mov	r0, r8
 800b9a4:	6013      	str	r3, [r2, #0]
 800b9a6:	b004      	add	sp, #16
 800b9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b9ac <__exponent>:
 800b9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9ae:	2900      	cmp	r1, #0
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	bfba      	itte	lt
 800b9b4:	4249      	neglt	r1, r1
 800b9b6:	232d      	movlt	r3, #45	; 0x2d
 800b9b8:	232b      	movge	r3, #43	; 0x2b
 800b9ba:	2909      	cmp	r1, #9
 800b9bc:	f804 2b02 	strb.w	r2, [r4], #2
 800b9c0:	7043      	strb	r3, [r0, #1]
 800b9c2:	dd20      	ble.n	800ba06 <__exponent+0x5a>
 800b9c4:	f10d 0307 	add.w	r3, sp, #7
 800b9c8:	461f      	mov	r7, r3
 800b9ca:	260a      	movs	r6, #10
 800b9cc:	fb91 f5f6 	sdiv	r5, r1, r6
 800b9d0:	fb06 1115 	mls	r1, r6, r5, r1
 800b9d4:	3130      	adds	r1, #48	; 0x30
 800b9d6:	2d09      	cmp	r5, #9
 800b9d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b9dc:	f103 32ff 	add.w	r2, r3, #4294967295
 800b9e0:	4629      	mov	r1, r5
 800b9e2:	dc09      	bgt.n	800b9f8 <__exponent+0x4c>
 800b9e4:	3130      	adds	r1, #48	; 0x30
 800b9e6:	3b02      	subs	r3, #2
 800b9e8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b9ec:	42bb      	cmp	r3, r7
 800b9ee:	4622      	mov	r2, r4
 800b9f0:	d304      	bcc.n	800b9fc <__exponent+0x50>
 800b9f2:	1a10      	subs	r0, r2, r0
 800b9f4:	b003      	add	sp, #12
 800b9f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9f8:	4613      	mov	r3, r2
 800b9fa:	e7e7      	b.n	800b9cc <__exponent+0x20>
 800b9fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba00:	f804 2b01 	strb.w	r2, [r4], #1
 800ba04:	e7f2      	b.n	800b9ec <__exponent+0x40>
 800ba06:	2330      	movs	r3, #48	; 0x30
 800ba08:	4419      	add	r1, r3
 800ba0a:	7083      	strb	r3, [r0, #2]
 800ba0c:	1d02      	adds	r2, r0, #4
 800ba0e:	70c1      	strb	r1, [r0, #3]
 800ba10:	e7ef      	b.n	800b9f2 <__exponent+0x46>
	...

0800ba14 <_printf_float>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	b08d      	sub	sp, #52	; 0x34
 800ba1a:	460c      	mov	r4, r1
 800ba1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ba20:	4616      	mov	r6, r2
 800ba22:	461f      	mov	r7, r3
 800ba24:	4605      	mov	r5, r0
 800ba26:	f001 fce9 	bl	800d3fc <_localeconv_r>
 800ba2a:	6803      	ldr	r3, [r0, #0]
 800ba2c:	9304      	str	r3, [sp, #16]
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f7f4 fbce 	bl	80001d0 <strlen>
 800ba34:	2300      	movs	r3, #0
 800ba36:	930a      	str	r3, [sp, #40]	; 0x28
 800ba38:	f8d8 3000 	ldr.w	r3, [r8]
 800ba3c:	9005      	str	r0, [sp, #20]
 800ba3e:	3307      	adds	r3, #7
 800ba40:	f023 0307 	bic.w	r3, r3, #7
 800ba44:	f103 0208 	add.w	r2, r3, #8
 800ba48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ba4c:	f8d4 b000 	ldr.w	fp, [r4]
 800ba50:	f8c8 2000 	str.w	r2, [r8]
 800ba54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba58:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ba5c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ba60:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ba64:	9307      	str	r3, [sp, #28]
 800ba66:	f8cd 8018 	str.w	r8, [sp, #24]
 800ba6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba6e:	4ba7      	ldr	r3, [pc, #668]	; (800bd0c <_printf_float+0x2f8>)
 800ba70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba74:	f7f5 f85a 	bl	8000b2c <__aeabi_dcmpun>
 800ba78:	bb70      	cbnz	r0, 800bad8 <_printf_float+0xc4>
 800ba7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba7e:	4ba3      	ldr	r3, [pc, #652]	; (800bd0c <_printf_float+0x2f8>)
 800ba80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba84:	f7f5 f834 	bl	8000af0 <__aeabi_dcmple>
 800ba88:	bb30      	cbnz	r0, 800bad8 <_printf_float+0xc4>
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	4640      	mov	r0, r8
 800ba90:	4649      	mov	r1, r9
 800ba92:	f7f5 f823 	bl	8000adc <__aeabi_dcmplt>
 800ba96:	b110      	cbz	r0, 800ba9e <_printf_float+0x8a>
 800ba98:	232d      	movs	r3, #45	; 0x2d
 800ba9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba9e:	4a9c      	ldr	r2, [pc, #624]	; (800bd10 <_printf_float+0x2fc>)
 800baa0:	4b9c      	ldr	r3, [pc, #624]	; (800bd14 <_printf_float+0x300>)
 800baa2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800baa6:	bf8c      	ite	hi
 800baa8:	4690      	movhi	r8, r2
 800baaa:	4698      	movls	r8, r3
 800baac:	2303      	movs	r3, #3
 800baae:	f02b 0204 	bic.w	r2, fp, #4
 800bab2:	6123      	str	r3, [r4, #16]
 800bab4:	6022      	str	r2, [r4, #0]
 800bab6:	f04f 0900 	mov.w	r9, #0
 800baba:	9700      	str	r7, [sp, #0]
 800babc:	4633      	mov	r3, r6
 800babe:	aa0b      	add	r2, sp, #44	; 0x2c
 800bac0:	4621      	mov	r1, r4
 800bac2:	4628      	mov	r0, r5
 800bac4:	f000 f9e6 	bl	800be94 <_printf_common>
 800bac8:	3001      	adds	r0, #1
 800baca:	f040 808d 	bne.w	800bbe8 <_printf_float+0x1d4>
 800bace:	f04f 30ff 	mov.w	r0, #4294967295
 800bad2:	b00d      	add	sp, #52	; 0x34
 800bad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bad8:	4642      	mov	r2, r8
 800bada:	464b      	mov	r3, r9
 800badc:	4640      	mov	r0, r8
 800bade:	4649      	mov	r1, r9
 800bae0:	f7f5 f824 	bl	8000b2c <__aeabi_dcmpun>
 800bae4:	b110      	cbz	r0, 800baec <_printf_float+0xd8>
 800bae6:	4a8c      	ldr	r2, [pc, #560]	; (800bd18 <_printf_float+0x304>)
 800bae8:	4b8c      	ldr	r3, [pc, #560]	; (800bd1c <_printf_float+0x308>)
 800baea:	e7da      	b.n	800baa2 <_printf_float+0x8e>
 800baec:	6861      	ldr	r1, [r4, #4]
 800baee:	1c4b      	adds	r3, r1, #1
 800baf0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800baf4:	a80a      	add	r0, sp, #40	; 0x28
 800baf6:	d13e      	bne.n	800bb76 <_printf_float+0x162>
 800baf8:	2306      	movs	r3, #6
 800bafa:	6063      	str	r3, [r4, #4]
 800bafc:	2300      	movs	r3, #0
 800bafe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800bb02:	ab09      	add	r3, sp, #36	; 0x24
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	ec49 8b10 	vmov	d0, r8, r9
 800bb0a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bb0e:	6022      	str	r2, [r4, #0]
 800bb10:	f8cd a004 	str.w	sl, [sp, #4]
 800bb14:	6861      	ldr	r1, [r4, #4]
 800bb16:	4628      	mov	r0, r5
 800bb18:	f7ff fee7 	bl	800b8ea <__cvt>
 800bb1c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800bb20:	2b47      	cmp	r3, #71	; 0x47
 800bb22:	4680      	mov	r8, r0
 800bb24:	d109      	bne.n	800bb3a <_printf_float+0x126>
 800bb26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb28:	1cd8      	adds	r0, r3, #3
 800bb2a:	db02      	blt.n	800bb32 <_printf_float+0x11e>
 800bb2c:	6862      	ldr	r2, [r4, #4]
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	dd47      	ble.n	800bbc2 <_printf_float+0x1ae>
 800bb32:	f1aa 0a02 	sub.w	sl, sl, #2
 800bb36:	fa5f fa8a 	uxtb.w	sl, sl
 800bb3a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bb3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bb40:	d824      	bhi.n	800bb8c <_printf_float+0x178>
 800bb42:	3901      	subs	r1, #1
 800bb44:	4652      	mov	r2, sl
 800bb46:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bb4a:	9109      	str	r1, [sp, #36]	; 0x24
 800bb4c:	f7ff ff2e 	bl	800b9ac <__exponent>
 800bb50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb52:	1813      	adds	r3, r2, r0
 800bb54:	2a01      	cmp	r2, #1
 800bb56:	4681      	mov	r9, r0
 800bb58:	6123      	str	r3, [r4, #16]
 800bb5a:	dc02      	bgt.n	800bb62 <_printf_float+0x14e>
 800bb5c:	6822      	ldr	r2, [r4, #0]
 800bb5e:	07d1      	lsls	r1, r2, #31
 800bb60:	d501      	bpl.n	800bb66 <_printf_float+0x152>
 800bb62:	3301      	adds	r3, #1
 800bb64:	6123      	str	r3, [r4, #16]
 800bb66:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d0a5      	beq.n	800baba <_printf_float+0xa6>
 800bb6e:	232d      	movs	r3, #45	; 0x2d
 800bb70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb74:	e7a1      	b.n	800baba <_printf_float+0xa6>
 800bb76:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800bb7a:	f000 8177 	beq.w	800be6c <_printf_float+0x458>
 800bb7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800bb82:	d1bb      	bne.n	800bafc <_printf_float+0xe8>
 800bb84:	2900      	cmp	r1, #0
 800bb86:	d1b9      	bne.n	800bafc <_printf_float+0xe8>
 800bb88:	2301      	movs	r3, #1
 800bb8a:	e7b6      	b.n	800bafa <_printf_float+0xe6>
 800bb8c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800bb90:	d119      	bne.n	800bbc6 <_printf_float+0x1b2>
 800bb92:	2900      	cmp	r1, #0
 800bb94:	6863      	ldr	r3, [r4, #4]
 800bb96:	dd0c      	ble.n	800bbb2 <_printf_float+0x19e>
 800bb98:	6121      	str	r1, [r4, #16]
 800bb9a:	b913      	cbnz	r3, 800bba2 <_printf_float+0x18e>
 800bb9c:	6822      	ldr	r2, [r4, #0]
 800bb9e:	07d2      	lsls	r2, r2, #31
 800bba0:	d502      	bpl.n	800bba8 <_printf_float+0x194>
 800bba2:	3301      	adds	r3, #1
 800bba4:	440b      	add	r3, r1
 800bba6:	6123      	str	r3, [r4, #16]
 800bba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbaa:	65a3      	str	r3, [r4, #88]	; 0x58
 800bbac:	f04f 0900 	mov.w	r9, #0
 800bbb0:	e7d9      	b.n	800bb66 <_printf_float+0x152>
 800bbb2:	b913      	cbnz	r3, 800bbba <_printf_float+0x1a6>
 800bbb4:	6822      	ldr	r2, [r4, #0]
 800bbb6:	07d0      	lsls	r0, r2, #31
 800bbb8:	d501      	bpl.n	800bbbe <_printf_float+0x1aa>
 800bbba:	3302      	adds	r3, #2
 800bbbc:	e7f3      	b.n	800bba6 <_printf_float+0x192>
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e7f1      	b.n	800bba6 <_printf_float+0x192>
 800bbc2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800bbc6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	db05      	blt.n	800bbda <_printf_float+0x1c6>
 800bbce:	6822      	ldr	r2, [r4, #0]
 800bbd0:	6123      	str	r3, [r4, #16]
 800bbd2:	07d1      	lsls	r1, r2, #31
 800bbd4:	d5e8      	bpl.n	800bba8 <_printf_float+0x194>
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	e7e5      	b.n	800bba6 <_printf_float+0x192>
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	bfd4      	ite	le
 800bbde:	f1c3 0302 	rsble	r3, r3, #2
 800bbe2:	2301      	movgt	r3, #1
 800bbe4:	4413      	add	r3, r2
 800bbe6:	e7de      	b.n	800bba6 <_printf_float+0x192>
 800bbe8:	6823      	ldr	r3, [r4, #0]
 800bbea:	055a      	lsls	r2, r3, #21
 800bbec:	d407      	bmi.n	800bbfe <_printf_float+0x1ea>
 800bbee:	6923      	ldr	r3, [r4, #16]
 800bbf0:	4642      	mov	r2, r8
 800bbf2:	4631      	mov	r1, r6
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	47b8      	blx	r7
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	d12b      	bne.n	800bc54 <_printf_float+0x240>
 800bbfc:	e767      	b.n	800bace <_printf_float+0xba>
 800bbfe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bc02:	f240 80dc 	bls.w	800bdbe <_printf_float+0x3aa>
 800bc06:	2200      	movs	r2, #0
 800bc08:	2300      	movs	r3, #0
 800bc0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bc0e:	f7f4 ff5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc12:	2800      	cmp	r0, #0
 800bc14:	d033      	beq.n	800bc7e <_printf_float+0x26a>
 800bc16:	2301      	movs	r3, #1
 800bc18:	4a41      	ldr	r2, [pc, #260]	; (800bd20 <_printf_float+0x30c>)
 800bc1a:	4631      	mov	r1, r6
 800bc1c:	4628      	mov	r0, r5
 800bc1e:	47b8      	blx	r7
 800bc20:	3001      	adds	r0, #1
 800bc22:	f43f af54 	beq.w	800bace <_printf_float+0xba>
 800bc26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	db02      	blt.n	800bc34 <_printf_float+0x220>
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	07d8      	lsls	r0, r3, #31
 800bc32:	d50f      	bpl.n	800bc54 <_printf_float+0x240>
 800bc34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc38:	4631      	mov	r1, r6
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	47b8      	blx	r7
 800bc3e:	3001      	adds	r0, #1
 800bc40:	f43f af45 	beq.w	800bace <_printf_float+0xba>
 800bc44:	f04f 0800 	mov.w	r8, #0
 800bc48:	f104 091a 	add.w	r9, r4, #26
 800bc4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc4e:	3b01      	subs	r3, #1
 800bc50:	4543      	cmp	r3, r8
 800bc52:	dc09      	bgt.n	800bc68 <_printf_float+0x254>
 800bc54:	6823      	ldr	r3, [r4, #0]
 800bc56:	079b      	lsls	r3, r3, #30
 800bc58:	f100 8103 	bmi.w	800be62 <_printf_float+0x44e>
 800bc5c:	68e0      	ldr	r0, [r4, #12]
 800bc5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc60:	4298      	cmp	r0, r3
 800bc62:	bfb8      	it	lt
 800bc64:	4618      	movlt	r0, r3
 800bc66:	e734      	b.n	800bad2 <_printf_float+0xbe>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	464a      	mov	r2, r9
 800bc6c:	4631      	mov	r1, r6
 800bc6e:	4628      	mov	r0, r5
 800bc70:	47b8      	blx	r7
 800bc72:	3001      	adds	r0, #1
 800bc74:	f43f af2b 	beq.w	800bace <_printf_float+0xba>
 800bc78:	f108 0801 	add.w	r8, r8, #1
 800bc7c:	e7e6      	b.n	800bc4c <_printf_float+0x238>
 800bc7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	dc2b      	bgt.n	800bcdc <_printf_float+0x2c8>
 800bc84:	2301      	movs	r3, #1
 800bc86:	4a26      	ldr	r2, [pc, #152]	; (800bd20 <_printf_float+0x30c>)
 800bc88:	4631      	mov	r1, r6
 800bc8a:	4628      	mov	r0, r5
 800bc8c:	47b8      	blx	r7
 800bc8e:	3001      	adds	r0, #1
 800bc90:	f43f af1d 	beq.w	800bace <_printf_float+0xba>
 800bc94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc96:	b923      	cbnz	r3, 800bca2 <_printf_float+0x28e>
 800bc98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc9a:	b913      	cbnz	r3, 800bca2 <_printf_float+0x28e>
 800bc9c:	6823      	ldr	r3, [r4, #0]
 800bc9e:	07d9      	lsls	r1, r3, #31
 800bca0:	d5d8      	bpl.n	800bc54 <_printf_float+0x240>
 800bca2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bca6:	4631      	mov	r1, r6
 800bca8:	4628      	mov	r0, r5
 800bcaa:	47b8      	blx	r7
 800bcac:	3001      	adds	r0, #1
 800bcae:	f43f af0e 	beq.w	800bace <_printf_float+0xba>
 800bcb2:	f04f 0900 	mov.w	r9, #0
 800bcb6:	f104 0a1a 	add.w	sl, r4, #26
 800bcba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcbc:	425b      	negs	r3, r3
 800bcbe:	454b      	cmp	r3, r9
 800bcc0:	dc01      	bgt.n	800bcc6 <_printf_float+0x2b2>
 800bcc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcc4:	e794      	b.n	800bbf0 <_printf_float+0x1dc>
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	4652      	mov	r2, sl
 800bcca:	4631      	mov	r1, r6
 800bccc:	4628      	mov	r0, r5
 800bcce:	47b8      	blx	r7
 800bcd0:	3001      	adds	r0, #1
 800bcd2:	f43f aefc 	beq.w	800bace <_printf_float+0xba>
 800bcd6:	f109 0901 	add.w	r9, r9, #1
 800bcda:	e7ee      	b.n	800bcba <_printf_float+0x2a6>
 800bcdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bce0:	429a      	cmp	r2, r3
 800bce2:	bfa8      	it	ge
 800bce4:	461a      	movge	r2, r3
 800bce6:	2a00      	cmp	r2, #0
 800bce8:	4691      	mov	r9, r2
 800bcea:	dd07      	ble.n	800bcfc <_printf_float+0x2e8>
 800bcec:	4613      	mov	r3, r2
 800bcee:	4631      	mov	r1, r6
 800bcf0:	4642      	mov	r2, r8
 800bcf2:	4628      	mov	r0, r5
 800bcf4:	47b8      	blx	r7
 800bcf6:	3001      	adds	r0, #1
 800bcf8:	f43f aee9 	beq.w	800bace <_printf_float+0xba>
 800bcfc:	f104 031a 	add.w	r3, r4, #26
 800bd00:	f04f 0b00 	mov.w	fp, #0
 800bd04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd08:	9306      	str	r3, [sp, #24]
 800bd0a:	e015      	b.n	800bd38 <_printf_float+0x324>
 800bd0c:	7fefffff 	.word	0x7fefffff
 800bd10:	0800eacc 	.word	0x0800eacc
 800bd14:	0800eac8 	.word	0x0800eac8
 800bd18:	0800ead4 	.word	0x0800ead4
 800bd1c:	0800ead0 	.word	0x0800ead0
 800bd20:	0800ead8 	.word	0x0800ead8
 800bd24:	2301      	movs	r3, #1
 800bd26:	9a06      	ldr	r2, [sp, #24]
 800bd28:	4631      	mov	r1, r6
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	47b8      	blx	r7
 800bd2e:	3001      	adds	r0, #1
 800bd30:	f43f aecd 	beq.w	800bace <_printf_float+0xba>
 800bd34:	f10b 0b01 	add.w	fp, fp, #1
 800bd38:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800bd3c:	ebaa 0309 	sub.w	r3, sl, r9
 800bd40:	455b      	cmp	r3, fp
 800bd42:	dcef      	bgt.n	800bd24 <_printf_float+0x310>
 800bd44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	44d0      	add	r8, sl
 800bd4c:	db15      	blt.n	800bd7a <_printf_float+0x366>
 800bd4e:	6823      	ldr	r3, [r4, #0]
 800bd50:	07da      	lsls	r2, r3, #31
 800bd52:	d412      	bmi.n	800bd7a <_printf_float+0x366>
 800bd54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd56:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bd58:	eba3 020a 	sub.w	r2, r3, sl
 800bd5c:	eba3 0a01 	sub.w	sl, r3, r1
 800bd60:	4592      	cmp	sl, r2
 800bd62:	bfa8      	it	ge
 800bd64:	4692      	movge	sl, r2
 800bd66:	f1ba 0f00 	cmp.w	sl, #0
 800bd6a:	dc0e      	bgt.n	800bd8a <_printf_float+0x376>
 800bd6c:	f04f 0800 	mov.w	r8, #0
 800bd70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd74:	f104 091a 	add.w	r9, r4, #26
 800bd78:	e019      	b.n	800bdae <_printf_float+0x39a>
 800bd7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd7e:	4631      	mov	r1, r6
 800bd80:	4628      	mov	r0, r5
 800bd82:	47b8      	blx	r7
 800bd84:	3001      	adds	r0, #1
 800bd86:	d1e5      	bne.n	800bd54 <_printf_float+0x340>
 800bd88:	e6a1      	b.n	800bace <_printf_float+0xba>
 800bd8a:	4653      	mov	r3, sl
 800bd8c:	4642      	mov	r2, r8
 800bd8e:	4631      	mov	r1, r6
 800bd90:	4628      	mov	r0, r5
 800bd92:	47b8      	blx	r7
 800bd94:	3001      	adds	r0, #1
 800bd96:	d1e9      	bne.n	800bd6c <_printf_float+0x358>
 800bd98:	e699      	b.n	800bace <_printf_float+0xba>
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	464a      	mov	r2, r9
 800bd9e:	4631      	mov	r1, r6
 800bda0:	4628      	mov	r0, r5
 800bda2:	47b8      	blx	r7
 800bda4:	3001      	adds	r0, #1
 800bda6:	f43f ae92 	beq.w	800bace <_printf_float+0xba>
 800bdaa:	f108 0801 	add.w	r8, r8, #1
 800bdae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bdb2:	1a9b      	subs	r3, r3, r2
 800bdb4:	eba3 030a 	sub.w	r3, r3, sl
 800bdb8:	4543      	cmp	r3, r8
 800bdba:	dcee      	bgt.n	800bd9a <_printf_float+0x386>
 800bdbc:	e74a      	b.n	800bc54 <_printf_float+0x240>
 800bdbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bdc0:	2a01      	cmp	r2, #1
 800bdc2:	dc01      	bgt.n	800bdc8 <_printf_float+0x3b4>
 800bdc4:	07db      	lsls	r3, r3, #31
 800bdc6:	d53a      	bpl.n	800be3e <_printf_float+0x42a>
 800bdc8:	2301      	movs	r3, #1
 800bdca:	4642      	mov	r2, r8
 800bdcc:	4631      	mov	r1, r6
 800bdce:	4628      	mov	r0, r5
 800bdd0:	47b8      	blx	r7
 800bdd2:	3001      	adds	r0, #1
 800bdd4:	f43f ae7b 	beq.w	800bace <_printf_float+0xba>
 800bdd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bddc:	4631      	mov	r1, r6
 800bdde:	4628      	mov	r0, r5
 800bde0:	47b8      	blx	r7
 800bde2:	3001      	adds	r0, #1
 800bde4:	f108 0801 	add.w	r8, r8, #1
 800bde8:	f43f ae71 	beq.w	800bace <_printf_float+0xba>
 800bdec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdee:	2200      	movs	r2, #0
 800bdf0:	f103 3aff 	add.w	sl, r3, #4294967295
 800bdf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	f7f4 fe65 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdfe:	b9c8      	cbnz	r0, 800be34 <_printf_float+0x420>
 800be00:	4653      	mov	r3, sl
 800be02:	4642      	mov	r2, r8
 800be04:	4631      	mov	r1, r6
 800be06:	4628      	mov	r0, r5
 800be08:	47b8      	blx	r7
 800be0a:	3001      	adds	r0, #1
 800be0c:	d10e      	bne.n	800be2c <_printf_float+0x418>
 800be0e:	e65e      	b.n	800bace <_printf_float+0xba>
 800be10:	2301      	movs	r3, #1
 800be12:	4652      	mov	r2, sl
 800be14:	4631      	mov	r1, r6
 800be16:	4628      	mov	r0, r5
 800be18:	47b8      	blx	r7
 800be1a:	3001      	adds	r0, #1
 800be1c:	f43f ae57 	beq.w	800bace <_printf_float+0xba>
 800be20:	f108 0801 	add.w	r8, r8, #1
 800be24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be26:	3b01      	subs	r3, #1
 800be28:	4543      	cmp	r3, r8
 800be2a:	dcf1      	bgt.n	800be10 <_printf_float+0x3fc>
 800be2c:	464b      	mov	r3, r9
 800be2e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800be32:	e6de      	b.n	800bbf2 <_printf_float+0x1de>
 800be34:	f04f 0800 	mov.w	r8, #0
 800be38:	f104 0a1a 	add.w	sl, r4, #26
 800be3c:	e7f2      	b.n	800be24 <_printf_float+0x410>
 800be3e:	2301      	movs	r3, #1
 800be40:	e7df      	b.n	800be02 <_printf_float+0x3ee>
 800be42:	2301      	movs	r3, #1
 800be44:	464a      	mov	r2, r9
 800be46:	4631      	mov	r1, r6
 800be48:	4628      	mov	r0, r5
 800be4a:	47b8      	blx	r7
 800be4c:	3001      	adds	r0, #1
 800be4e:	f43f ae3e 	beq.w	800bace <_printf_float+0xba>
 800be52:	f108 0801 	add.w	r8, r8, #1
 800be56:	68e3      	ldr	r3, [r4, #12]
 800be58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be5a:	1a9b      	subs	r3, r3, r2
 800be5c:	4543      	cmp	r3, r8
 800be5e:	dcf0      	bgt.n	800be42 <_printf_float+0x42e>
 800be60:	e6fc      	b.n	800bc5c <_printf_float+0x248>
 800be62:	f04f 0800 	mov.w	r8, #0
 800be66:	f104 0919 	add.w	r9, r4, #25
 800be6a:	e7f4      	b.n	800be56 <_printf_float+0x442>
 800be6c:	2900      	cmp	r1, #0
 800be6e:	f43f ae8b 	beq.w	800bb88 <_printf_float+0x174>
 800be72:	2300      	movs	r3, #0
 800be74:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800be78:	ab09      	add	r3, sp, #36	; 0x24
 800be7a:	9300      	str	r3, [sp, #0]
 800be7c:	ec49 8b10 	vmov	d0, r8, r9
 800be80:	6022      	str	r2, [r4, #0]
 800be82:	f8cd a004 	str.w	sl, [sp, #4]
 800be86:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800be8a:	4628      	mov	r0, r5
 800be8c:	f7ff fd2d 	bl	800b8ea <__cvt>
 800be90:	4680      	mov	r8, r0
 800be92:	e648      	b.n	800bb26 <_printf_float+0x112>

0800be94 <_printf_common>:
 800be94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be98:	4691      	mov	r9, r2
 800be9a:	461f      	mov	r7, r3
 800be9c:	688a      	ldr	r2, [r1, #8]
 800be9e:	690b      	ldr	r3, [r1, #16]
 800bea0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bea4:	4293      	cmp	r3, r2
 800bea6:	bfb8      	it	lt
 800bea8:	4613      	movlt	r3, r2
 800beaa:	f8c9 3000 	str.w	r3, [r9]
 800beae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800beb2:	4606      	mov	r6, r0
 800beb4:	460c      	mov	r4, r1
 800beb6:	b112      	cbz	r2, 800bebe <_printf_common+0x2a>
 800beb8:	3301      	adds	r3, #1
 800beba:	f8c9 3000 	str.w	r3, [r9]
 800bebe:	6823      	ldr	r3, [r4, #0]
 800bec0:	0699      	lsls	r1, r3, #26
 800bec2:	bf42      	ittt	mi
 800bec4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bec8:	3302      	addmi	r3, #2
 800beca:	f8c9 3000 	strmi.w	r3, [r9]
 800bece:	6825      	ldr	r5, [r4, #0]
 800bed0:	f015 0506 	ands.w	r5, r5, #6
 800bed4:	d107      	bne.n	800bee6 <_printf_common+0x52>
 800bed6:	f104 0a19 	add.w	sl, r4, #25
 800beda:	68e3      	ldr	r3, [r4, #12]
 800bedc:	f8d9 2000 	ldr.w	r2, [r9]
 800bee0:	1a9b      	subs	r3, r3, r2
 800bee2:	42ab      	cmp	r3, r5
 800bee4:	dc28      	bgt.n	800bf38 <_printf_common+0xa4>
 800bee6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800beea:	6822      	ldr	r2, [r4, #0]
 800beec:	3300      	adds	r3, #0
 800beee:	bf18      	it	ne
 800bef0:	2301      	movne	r3, #1
 800bef2:	0692      	lsls	r2, r2, #26
 800bef4:	d42d      	bmi.n	800bf52 <_printf_common+0xbe>
 800bef6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800befa:	4639      	mov	r1, r7
 800befc:	4630      	mov	r0, r6
 800befe:	47c0      	blx	r8
 800bf00:	3001      	adds	r0, #1
 800bf02:	d020      	beq.n	800bf46 <_printf_common+0xb2>
 800bf04:	6823      	ldr	r3, [r4, #0]
 800bf06:	68e5      	ldr	r5, [r4, #12]
 800bf08:	f8d9 2000 	ldr.w	r2, [r9]
 800bf0c:	f003 0306 	and.w	r3, r3, #6
 800bf10:	2b04      	cmp	r3, #4
 800bf12:	bf08      	it	eq
 800bf14:	1aad      	subeq	r5, r5, r2
 800bf16:	68a3      	ldr	r3, [r4, #8]
 800bf18:	6922      	ldr	r2, [r4, #16]
 800bf1a:	bf0c      	ite	eq
 800bf1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf20:	2500      	movne	r5, #0
 800bf22:	4293      	cmp	r3, r2
 800bf24:	bfc4      	itt	gt
 800bf26:	1a9b      	subgt	r3, r3, r2
 800bf28:	18ed      	addgt	r5, r5, r3
 800bf2a:	f04f 0900 	mov.w	r9, #0
 800bf2e:	341a      	adds	r4, #26
 800bf30:	454d      	cmp	r5, r9
 800bf32:	d11a      	bne.n	800bf6a <_printf_common+0xd6>
 800bf34:	2000      	movs	r0, #0
 800bf36:	e008      	b.n	800bf4a <_printf_common+0xb6>
 800bf38:	2301      	movs	r3, #1
 800bf3a:	4652      	mov	r2, sl
 800bf3c:	4639      	mov	r1, r7
 800bf3e:	4630      	mov	r0, r6
 800bf40:	47c0      	blx	r8
 800bf42:	3001      	adds	r0, #1
 800bf44:	d103      	bne.n	800bf4e <_printf_common+0xba>
 800bf46:	f04f 30ff 	mov.w	r0, #4294967295
 800bf4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf4e:	3501      	adds	r5, #1
 800bf50:	e7c3      	b.n	800beda <_printf_common+0x46>
 800bf52:	18e1      	adds	r1, r4, r3
 800bf54:	1c5a      	adds	r2, r3, #1
 800bf56:	2030      	movs	r0, #48	; 0x30
 800bf58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bf5c:	4422      	add	r2, r4
 800bf5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bf62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bf66:	3302      	adds	r3, #2
 800bf68:	e7c5      	b.n	800bef6 <_printf_common+0x62>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	4622      	mov	r2, r4
 800bf6e:	4639      	mov	r1, r7
 800bf70:	4630      	mov	r0, r6
 800bf72:	47c0      	blx	r8
 800bf74:	3001      	adds	r0, #1
 800bf76:	d0e6      	beq.n	800bf46 <_printf_common+0xb2>
 800bf78:	f109 0901 	add.w	r9, r9, #1
 800bf7c:	e7d8      	b.n	800bf30 <_printf_common+0x9c>
	...

0800bf80 <_printf_i>:
 800bf80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf84:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bf88:	460c      	mov	r4, r1
 800bf8a:	7e09      	ldrb	r1, [r1, #24]
 800bf8c:	b085      	sub	sp, #20
 800bf8e:	296e      	cmp	r1, #110	; 0x6e
 800bf90:	4617      	mov	r7, r2
 800bf92:	4606      	mov	r6, r0
 800bf94:	4698      	mov	r8, r3
 800bf96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bf98:	f000 80b3 	beq.w	800c102 <_printf_i+0x182>
 800bf9c:	d822      	bhi.n	800bfe4 <_printf_i+0x64>
 800bf9e:	2963      	cmp	r1, #99	; 0x63
 800bfa0:	d036      	beq.n	800c010 <_printf_i+0x90>
 800bfa2:	d80a      	bhi.n	800bfba <_printf_i+0x3a>
 800bfa4:	2900      	cmp	r1, #0
 800bfa6:	f000 80b9 	beq.w	800c11c <_printf_i+0x19c>
 800bfaa:	2958      	cmp	r1, #88	; 0x58
 800bfac:	f000 8083 	beq.w	800c0b6 <_printf_i+0x136>
 800bfb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bfb4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bfb8:	e032      	b.n	800c020 <_printf_i+0xa0>
 800bfba:	2964      	cmp	r1, #100	; 0x64
 800bfbc:	d001      	beq.n	800bfc2 <_printf_i+0x42>
 800bfbe:	2969      	cmp	r1, #105	; 0x69
 800bfc0:	d1f6      	bne.n	800bfb0 <_printf_i+0x30>
 800bfc2:	6820      	ldr	r0, [r4, #0]
 800bfc4:	6813      	ldr	r3, [r2, #0]
 800bfc6:	0605      	lsls	r5, r0, #24
 800bfc8:	f103 0104 	add.w	r1, r3, #4
 800bfcc:	d52a      	bpl.n	800c024 <_printf_i+0xa4>
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	6011      	str	r1, [r2, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	da03      	bge.n	800bfde <_printf_i+0x5e>
 800bfd6:	222d      	movs	r2, #45	; 0x2d
 800bfd8:	425b      	negs	r3, r3
 800bfda:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bfde:	486f      	ldr	r0, [pc, #444]	; (800c19c <_printf_i+0x21c>)
 800bfe0:	220a      	movs	r2, #10
 800bfe2:	e039      	b.n	800c058 <_printf_i+0xd8>
 800bfe4:	2973      	cmp	r1, #115	; 0x73
 800bfe6:	f000 809d 	beq.w	800c124 <_printf_i+0x1a4>
 800bfea:	d808      	bhi.n	800bffe <_printf_i+0x7e>
 800bfec:	296f      	cmp	r1, #111	; 0x6f
 800bfee:	d020      	beq.n	800c032 <_printf_i+0xb2>
 800bff0:	2970      	cmp	r1, #112	; 0x70
 800bff2:	d1dd      	bne.n	800bfb0 <_printf_i+0x30>
 800bff4:	6823      	ldr	r3, [r4, #0]
 800bff6:	f043 0320 	orr.w	r3, r3, #32
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	e003      	b.n	800c006 <_printf_i+0x86>
 800bffe:	2975      	cmp	r1, #117	; 0x75
 800c000:	d017      	beq.n	800c032 <_printf_i+0xb2>
 800c002:	2978      	cmp	r1, #120	; 0x78
 800c004:	d1d4      	bne.n	800bfb0 <_printf_i+0x30>
 800c006:	2378      	movs	r3, #120	; 0x78
 800c008:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c00c:	4864      	ldr	r0, [pc, #400]	; (800c1a0 <_printf_i+0x220>)
 800c00e:	e055      	b.n	800c0bc <_printf_i+0x13c>
 800c010:	6813      	ldr	r3, [r2, #0]
 800c012:	1d19      	adds	r1, r3, #4
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	6011      	str	r1, [r2, #0]
 800c018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c01c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c020:	2301      	movs	r3, #1
 800c022:	e08c      	b.n	800c13e <_printf_i+0x1be>
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	6011      	str	r1, [r2, #0]
 800c028:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c02c:	bf18      	it	ne
 800c02e:	b21b      	sxthne	r3, r3
 800c030:	e7cf      	b.n	800bfd2 <_printf_i+0x52>
 800c032:	6813      	ldr	r3, [r2, #0]
 800c034:	6825      	ldr	r5, [r4, #0]
 800c036:	1d18      	adds	r0, r3, #4
 800c038:	6010      	str	r0, [r2, #0]
 800c03a:	0628      	lsls	r0, r5, #24
 800c03c:	d501      	bpl.n	800c042 <_printf_i+0xc2>
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	e002      	b.n	800c048 <_printf_i+0xc8>
 800c042:	0668      	lsls	r0, r5, #25
 800c044:	d5fb      	bpl.n	800c03e <_printf_i+0xbe>
 800c046:	881b      	ldrh	r3, [r3, #0]
 800c048:	4854      	ldr	r0, [pc, #336]	; (800c19c <_printf_i+0x21c>)
 800c04a:	296f      	cmp	r1, #111	; 0x6f
 800c04c:	bf14      	ite	ne
 800c04e:	220a      	movne	r2, #10
 800c050:	2208      	moveq	r2, #8
 800c052:	2100      	movs	r1, #0
 800c054:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c058:	6865      	ldr	r5, [r4, #4]
 800c05a:	60a5      	str	r5, [r4, #8]
 800c05c:	2d00      	cmp	r5, #0
 800c05e:	f2c0 8095 	blt.w	800c18c <_printf_i+0x20c>
 800c062:	6821      	ldr	r1, [r4, #0]
 800c064:	f021 0104 	bic.w	r1, r1, #4
 800c068:	6021      	str	r1, [r4, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d13d      	bne.n	800c0ea <_printf_i+0x16a>
 800c06e:	2d00      	cmp	r5, #0
 800c070:	f040 808e 	bne.w	800c190 <_printf_i+0x210>
 800c074:	4665      	mov	r5, ip
 800c076:	2a08      	cmp	r2, #8
 800c078:	d10b      	bne.n	800c092 <_printf_i+0x112>
 800c07a:	6823      	ldr	r3, [r4, #0]
 800c07c:	07db      	lsls	r3, r3, #31
 800c07e:	d508      	bpl.n	800c092 <_printf_i+0x112>
 800c080:	6923      	ldr	r3, [r4, #16]
 800c082:	6862      	ldr	r2, [r4, #4]
 800c084:	429a      	cmp	r2, r3
 800c086:	bfde      	ittt	le
 800c088:	2330      	movle	r3, #48	; 0x30
 800c08a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c08e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c092:	ebac 0305 	sub.w	r3, ip, r5
 800c096:	6123      	str	r3, [r4, #16]
 800c098:	f8cd 8000 	str.w	r8, [sp]
 800c09c:	463b      	mov	r3, r7
 800c09e:	aa03      	add	r2, sp, #12
 800c0a0:	4621      	mov	r1, r4
 800c0a2:	4630      	mov	r0, r6
 800c0a4:	f7ff fef6 	bl	800be94 <_printf_common>
 800c0a8:	3001      	adds	r0, #1
 800c0aa:	d14d      	bne.n	800c148 <_printf_i+0x1c8>
 800c0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b0:	b005      	add	sp, #20
 800c0b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0b6:	4839      	ldr	r0, [pc, #228]	; (800c19c <_printf_i+0x21c>)
 800c0b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c0bc:	6813      	ldr	r3, [r2, #0]
 800c0be:	6821      	ldr	r1, [r4, #0]
 800c0c0:	1d1d      	adds	r5, r3, #4
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	6015      	str	r5, [r2, #0]
 800c0c6:	060a      	lsls	r2, r1, #24
 800c0c8:	d50b      	bpl.n	800c0e2 <_printf_i+0x162>
 800c0ca:	07ca      	lsls	r2, r1, #31
 800c0cc:	bf44      	itt	mi
 800c0ce:	f041 0120 	orrmi.w	r1, r1, #32
 800c0d2:	6021      	strmi	r1, [r4, #0]
 800c0d4:	b91b      	cbnz	r3, 800c0de <_printf_i+0x15e>
 800c0d6:	6822      	ldr	r2, [r4, #0]
 800c0d8:	f022 0220 	bic.w	r2, r2, #32
 800c0dc:	6022      	str	r2, [r4, #0]
 800c0de:	2210      	movs	r2, #16
 800c0e0:	e7b7      	b.n	800c052 <_printf_i+0xd2>
 800c0e2:	064d      	lsls	r5, r1, #25
 800c0e4:	bf48      	it	mi
 800c0e6:	b29b      	uxthmi	r3, r3
 800c0e8:	e7ef      	b.n	800c0ca <_printf_i+0x14a>
 800c0ea:	4665      	mov	r5, ip
 800c0ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800c0f0:	fb02 3311 	mls	r3, r2, r1, r3
 800c0f4:	5cc3      	ldrb	r3, [r0, r3]
 800c0f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c0fa:	460b      	mov	r3, r1
 800c0fc:	2900      	cmp	r1, #0
 800c0fe:	d1f5      	bne.n	800c0ec <_printf_i+0x16c>
 800c100:	e7b9      	b.n	800c076 <_printf_i+0xf6>
 800c102:	6813      	ldr	r3, [r2, #0]
 800c104:	6825      	ldr	r5, [r4, #0]
 800c106:	6961      	ldr	r1, [r4, #20]
 800c108:	1d18      	adds	r0, r3, #4
 800c10a:	6010      	str	r0, [r2, #0]
 800c10c:	0628      	lsls	r0, r5, #24
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	d501      	bpl.n	800c116 <_printf_i+0x196>
 800c112:	6019      	str	r1, [r3, #0]
 800c114:	e002      	b.n	800c11c <_printf_i+0x19c>
 800c116:	066a      	lsls	r2, r5, #25
 800c118:	d5fb      	bpl.n	800c112 <_printf_i+0x192>
 800c11a:	8019      	strh	r1, [r3, #0]
 800c11c:	2300      	movs	r3, #0
 800c11e:	6123      	str	r3, [r4, #16]
 800c120:	4665      	mov	r5, ip
 800c122:	e7b9      	b.n	800c098 <_printf_i+0x118>
 800c124:	6813      	ldr	r3, [r2, #0]
 800c126:	1d19      	adds	r1, r3, #4
 800c128:	6011      	str	r1, [r2, #0]
 800c12a:	681d      	ldr	r5, [r3, #0]
 800c12c:	6862      	ldr	r2, [r4, #4]
 800c12e:	2100      	movs	r1, #0
 800c130:	4628      	mov	r0, r5
 800c132:	f7f4 f855 	bl	80001e0 <memchr>
 800c136:	b108      	cbz	r0, 800c13c <_printf_i+0x1bc>
 800c138:	1b40      	subs	r0, r0, r5
 800c13a:	6060      	str	r0, [r4, #4]
 800c13c:	6863      	ldr	r3, [r4, #4]
 800c13e:	6123      	str	r3, [r4, #16]
 800c140:	2300      	movs	r3, #0
 800c142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c146:	e7a7      	b.n	800c098 <_printf_i+0x118>
 800c148:	6923      	ldr	r3, [r4, #16]
 800c14a:	462a      	mov	r2, r5
 800c14c:	4639      	mov	r1, r7
 800c14e:	4630      	mov	r0, r6
 800c150:	47c0      	blx	r8
 800c152:	3001      	adds	r0, #1
 800c154:	d0aa      	beq.n	800c0ac <_printf_i+0x12c>
 800c156:	6823      	ldr	r3, [r4, #0]
 800c158:	079b      	lsls	r3, r3, #30
 800c15a:	d413      	bmi.n	800c184 <_printf_i+0x204>
 800c15c:	68e0      	ldr	r0, [r4, #12]
 800c15e:	9b03      	ldr	r3, [sp, #12]
 800c160:	4298      	cmp	r0, r3
 800c162:	bfb8      	it	lt
 800c164:	4618      	movlt	r0, r3
 800c166:	e7a3      	b.n	800c0b0 <_printf_i+0x130>
 800c168:	2301      	movs	r3, #1
 800c16a:	464a      	mov	r2, r9
 800c16c:	4639      	mov	r1, r7
 800c16e:	4630      	mov	r0, r6
 800c170:	47c0      	blx	r8
 800c172:	3001      	adds	r0, #1
 800c174:	d09a      	beq.n	800c0ac <_printf_i+0x12c>
 800c176:	3501      	adds	r5, #1
 800c178:	68e3      	ldr	r3, [r4, #12]
 800c17a:	9a03      	ldr	r2, [sp, #12]
 800c17c:	1a9b      	subs	r3, r3, r2
 800c17e:	42ab      	cmp	r3, r5
 800c180:	dcf2      	bgt.n	800c168 <_printf_i+0x1e8>
 800c182:	e7eb      	b.n	800c15c <_printf_i+0x1dc>
 800c184:	2500      	movs	r5, #0
 800c186:	f104 0919 	add.w	r9, r4, #25
 800c18a:	e7f5      	b.n	800c178 <_printf_i+0x1f8>
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d1ac      	bne.n	800c0ea <_printf_i+0x16a>
 800c190:	7803      	ldrb	r3, [r0, #0]
 800c192:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c196:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c19a:	e76c      	b.n	800c076 <_printf_i+0xf6>
 800c19c:	0800eada 	.word	0x0800eada
 800c1a0:	0800eaeb 	.word	0x0800eaeb

0800c1a4 <iprintf>:
 800c1a4:	b40f      	push	{r0, r1, r2, r3}
 800c1a6:	4b0a      	ldr	r3, [pc, #40]	; (800c1d0 <iprintf+0x2c>)
 800c1a8:	b513      	push	{r0, r1, r4, lr}
 800c1aa:	681c      	ldr	r4, [r3, #0]
 800c1ac:	b124      	cbz	r4, 800c1b8 <iprintf+0x14>
 800c1ae:	69a3      	ldr	r3, [r4, #24]
 800c1b0:	b913      	cbnz	r3, 800c1b8 <iprintf+0x14>
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	f001 f898 	bl	800d2e8 <__sinit>
 800c1b8:	ab05      	add	r3, sp, #20
 800c1ba:	9a04      	ldr	r2, [sp, #16]
 800c1bc:	68a1      	ldr	r1, [r4, #8]
 800c1be:	9301      	str	r3, [sp, #4]
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	f001 fea3 	bl	800df0c <_vfiprintf_r>
 800c1c6:	b002      	add	sp, #8
 800c1c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1cc:	b004      	add	sp, #16
 800c1ce:	4770      	bx	lr
 800c1d0:	2000000c 	.word	0x2000000c

0800c1d4 <_puts_r>:
 800c1d4:	b570      	push	{r4, r5, r6, lr}
 800c1d6:	460e      	mov	r6, r1
 800c1d8:	4605      	mov	r5, r0
 800c1da:	b118      	cbz	r0, 800c1e4 <_puts_r+0x10>
 800c1dc:	6983      	ldr	r3, [r0, #24]
 800c1de:	b90b      	cbnz	r3, 800c1e4 <_puts_r+0x10>
 800c1e0:	f001 f882 	bl	800d2e8 <__sinit>
 800c1e4:	69ab      	ldr	r3, [r5, #24]
 800c1e6:	68ac      	ldr	r4, [r5, #8]
 800c1e8:	b913      	cbnz	r3, 800c1f0 <_puts_r+0x1c>
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	f001 f87c 	bl	800d2e8 <__sinit>
 800c1f0:	4b23      	ldr	r3, [pc, #140]	; (800c280 <_puts_r+0xac>)
 800c1f2:	429c      	cmp	r4, r3
 800c1f4:	d117      	bne.n	800c226 <_puts_r+0x52>
 800c1f6:	686c      	ldr	r4, [r5, #4]
 800c1f8:	89a3      	ldrh	r3, [r4, #12]
 800c1fa:	071b      	lsls	r3, r3, #28
 800c1fc:	d51d      	bpl.n	800c23a <_puts_r+0x66>
 800c1fe:	6923      	ldr	r3, [r4, #16]
 800c200:	b1db      	cbz	r3, 800c23a <_puts_r+0x66>
 800c202:	3e01      	subs	r6, #1
 800c204:	68a3      	ldr	r3, [r4, #8]
 800c206:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c20a:	3b01      	subs	r3, #1
 800c20c:	60a3      	str	r3, [r4, #8]
 800c20e:	b9e9      	cbnz	r1, 800c24c <_puts_r+0x78>
 800c210:	2b00      	cmp	r3, #0
 800c212:	da2e      	bge.n	800c272 <_puts_r+0x9e>
 800c214:	4622      	mov	r2, r4
 800c216:	210a      	movs	r1, #10
 800c218:	4628      	mov	r0, r5
 800c21a:	f000 f86f 	bl	800c2fc <__swbuf_r>
 800c21e:	3001      	adds	r0, #1
 800c220:	d011      	beq.n	800c246 <_puts_r+0x72>
 800c222:	200a      	movs	r0, #10
 800c224:	e011      	b.n	800c24a <_puts_r+0x76>
 800c226:	4b17      	ldr	r3, [pc, #92]	; (800c284 <_puts_r+0xb0>)
 800c228:	429c      	cmp	r4, r3
 800c22a:	d101      	bne.n	800c230 <_puts_r+0x5c>
 800c22c:	68ac      	ldr	r4, [r5, #8]
 800c22e:	e7e3      	b.n	800c1f8 <_puts_r+0x24>
 800c230:	4b15      	ldr	r3, [pc, #84]	; (800c288 <_puts_r+0xb4>)
 800c232:	429c      	cmp	r4, r3
 800c234:	bf08      	it	eq
 800c236:	68ec      	ldreq	r4, [r5, #12]
 800c238:	e7de      	b.n	800c1f8 <_puts_r+0x24>
 800c23a:	4621      	mov	r1, r4
 800c23c:	4628      	mov	r0, r5
 800c23e:	f000 f8af 	bl	800c3a0 <__swsetup_r>
 800c242:	2800      	cmp	r0, #0
 800c244:	d0dd      	beq.n	800c202 <_puts_r+0x2e>
 800c246:	f04f 30ff 	mov.w	r0, #4294967295
 800c24a:	bd70      	pop	{r4, r5, r6, pc}
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	da04      	bge.n	800c25a <_puts_r+0x86>
 800c250:	69a2      	ldr	r2, [r4, #24]
 800c252:	429a      	cmp	r2, r3
 800c254:	dc06      	bgt.n	800c264 <_puts_r+0x90>
 800c256:	290a      	cmp	r1, #10
 800c258:	d004      	beq.n	800c264 <_puts_r+0x90>
 800c25a:	6823      	ldr	r3, [r4, #0]
 800c25c:	1c5a      	adds	r2, r3, #1
 800c25e:	6022      	str	r2, [r4, #0]
 800c260:	7019      	strb	r1, [r3, #0]
 800c262:	e7cf      	b.n	800c204 <_puts_r+0x30>
 800c264:	4622      	mov	r2, r4
 800c266:	4628      	mov	r0, r5
 800c268:	f000 f848 	bl	800c2fc <__swbuf_r>
 800c26c:	3001      	adds	r0, #1
 800c26e:	d1c9      	bne.n	800c204 <_puts_r+0x30>
 800c270:	e7e9      	b.n	800c246 <_puts_r+0x72>
 800c272:	6823      	ldr	r3, [r4, #0]
 800c274:	200a      	movs	r0, #10
 800c276:	1c5a      	adds	r2, r3, #1
 800c278:	6022      	str	r2, [r4, #0]
 800c27a:	7018      	strb	r0, [r3, #0]
 800c27c:	e7e5      	b.n	800c24a <_puts_r+0x76>
 800c27e:	bf00      	nop
 800c280:	0800eb2c 	.word	0x0800eb2c
 800c284:	0800eb4c 	.word	0x0800eb4c
 800c288:	0800eb0c 	.word	0x0800eb0c

0800c28c <puts>:
 800c28c:	4b02      	ldr	r3, [pc, #8]	; (800c298 <puts+0xc>)
 800c28e:	4601      	mov	r1, r0
 800c290:	6818      	ldr	r0, [r3, #0]
 800c292:	f7ff bf9f 	b.w	800c1d4 <_puts_r>
 800c296:	bf00      	nop
 800c298:	2000000c 	.word	0x2000000c

0800c29c <siprintf>:
 800c29c:	b40e      	push	{r1, r2, r3}
 800c29e:	b500      	push	{lr}
 800c2a0:	b09c      	sub	sp, #112	; 0x70
 800c2a2:	ab1d      	add	r3, sp, #116	; 0x74
 800c2a4:	9002      	str	r0, [sp, #8]
 800c2a6:	9006      	str	r0, [sp, #24]
 800c2a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c2ac:	4809      	ldr	r0, [pc, #36]	; (800c2d4 <siprintf+0x38>)
 800c2ae:	9107      	str	r1, [sp, #28]
 800c2b0:	9104      	str	r1, [sp, #16]
 800c2b2:	4909      	ldr	r1, [pc, #36]	; (800c2d8 <siprintf+0x3c>)
 800c2b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2b8:	9105      	str	r1, [sp, #20]
 800c2ba:	6800      	ldr	r0, [r0, #0]
 800c2bc:	9301      	str	r3, [sp, #4]
 800c2be:	a902      	add	r1, sp, #8
 800c2c0:	f001 fd02 	bl	800dcc8 <_svfiprintf_r>
 800c2c4:	9b02      	ldr	r3, [sp, #8]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	701a      	strb	r2, [r3, #0]
 800c2ca:	b01c      	add	sp, #112	; 0x70
 800c2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2d0:	b003      	add	sp, #12
 800c2d2:	4770      	bx	lr
 800c2d4:	2000000c 	.word	0x2000000c
 800c2d8:	ffff0208 	.word	0xffff0208

0800c2dc <strcat>:
 800c2dc:	b510      	push	{r4, lr}
 800c2de:	4603      	mov	r3, r0
 800c2e0:	781a      	ldrb	r2, [r3, #0]
 800c2e2:	1c5c      	adds	r4, r3, #1
 800c2e4:	b93a      	cbnz	r2, 800c2f6 <strcat+0x1a>
 800c2e6:	3b01      	subs	r3, #1
 800c2e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2f0:	2a00      	cmp	r2, #0
 800c2f2:	d1f9      	bne.n	800c2e8 <strcat+0xc>
 800c2f4:	bd10      	pop	{r4, pc}
 800c2f6:	4623      	mov	r3, r4
 800c2f8:	e7f2      	b.n	800c2e0 <strcat+0x4>
	...

0800c2fc <__swbuf_r>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	460e      	mov	r6, r1
 800c300:	4614      	mov	r4, r2
 800c302:	4605      	mov	r5, r0
 800c304:	b118      	cbz	r0, 800c30e <__swbuf_r+0x12>
 800c306:	6983      	ldr	r3, [r0, #24]
 800c308:	b90b      	cbnz	r3, 800c30e <__swbuf_r+0x12>
 800c30a:	f000 ffed 	bl	800d2e8 <__sinit>
 800c30e:	4b21      	ldr	r3, [pc, #132]	; (800c394 <__swbuf_r+0x98>)
 800c310:	429c      	cmp	r4, r3
 800c312:	d12a      	bne.n	800c36a <__swbuf_r+0x6e>
 800c314:	686c      	ldr	r4, [r5, #4]
 800c316:	69a3      	ldr	r3, [r4, #24]
 800c318:	60a3      	str	r3, [r4, #8]
 800c31a:	89a3      	ldrh	r3, [r4, #12]
 800c31c:	071a      	lsls	r2, r3, #28
 800c31e:	d52e      	bpl.n	800c37e <__swbuf_r+0x82>
 800c320:	6923      	ldr	r3, [r4, #16]
 800c322:	b363      	cbz	r3, 800c37e <__swbuf_r+0x82>
 800c324:	6923      	ldr	r3, [r4, #16]
 800c326:	6820      	ldr	r0, [r4, #0]
 800c328:	1ac0      	subs	r0, r0, r3
 800c32a:	6963      	ldr	r3, [r4, #20]
 800c32c:	b2f6      	uxtb	r6, r6
 800c32e:	4283      	cmp	r3, r0
 800c330:	4637      	mov	r7, r6
 800c332:	dc04      	bgt.n	800c33e <__swbuf_r+0x42>
 800c334:	4621      	mov	r1, r4
 800c336:	4628      	mov	r0, r5
 800c338:	f000 ff6c 	bl	800d214 <_fflush_r>
 800c33c:	bb28      	cbnz	r0, 800c38a <__swbuf_r+0x8e>
 800c33e:	68a3      	ldr	r3, [r4, #8]
 800c340:	3b01      	subs	r3, #1
 800c342:	60a3      	str	r3, [r4, #8]
 800c344:	6823      	ldr	r3, [r4, #0]
 800c346:	1c5a      	adds	r2, r3, #1
 800c348:	6022      	str	r2, [r4, #0]
 800c34a:	701e      	strb	r6, [r3, #0]
 800c34c:	6963      	ldr	r3, [r4, #20]
 800c34e:	3001      	adds	r0, #1
 800c350:	4283      	cmp	r3, r0
 800c352:	d004      	beq.n	800c35e <__swbuf_r+0x62>
 800c354:	89a3      	ldrh	r3, [r4, #12]
 800c356:	07db      	lsls	r3, r3, #31
 800c358:	d519      	bpl.n	800c38e <__swbuf_r+0x92>
 800c35a:	2e0a      	cmp	r6, #10
 800c35c:	d117      	bne.n	800c38e <__swbuf_r+0x92>
 800c35e:	4621      	mov	r1, r4
 800c360:	4628      	mov	r0, r5
 800c362:	f000 ff57 	bl	800d214 <_fflush_r>
 800c366:	b190      	cbz	r0, 800c38e <__swbuf_r+0x92>
 800c368:	e00f      	b.n	800c38a <__swbuf_r+0x8e>
 800c36a:	4b0b      	ldr	r3, [pc, #44]	; (800c398 <__swbuf_r+0x9c>)
 800c36c:	429c      	cmp	r4, r3
 800c36e:	d101      	bne.n	800c374 <__swbuf_r+0x78>
 800c370:	68ac      	ldr	r4, [r5, #8]
 800c372:	e7d0      	b.n	800c316 <__swbuf_r+0x1a>
 800c374:	4b09      	ldr	r3, [pc, #36]	; (800c39c <__swbuf_r+0xa0>)
 800c376:	429c      	cmp	r4, r3
 800c378:	bf08      	it	eq
 800c37a:	68ec      	ldreq	r4, [r5, #12]
 800c37c:	e7cb      	b.n	800c316 <__swbuf_r+0x1a>
 800c37e:	4621      	mov	r1, r4
 800c380:	4628      	mov	r0, r5
 800c382:	f000 f80d 	bl	800c3a0 <__swsetup_r>
 800c386:	2800      	cmp	r0, #0
 800c388:	d0cc      	beq.n	800c324 <__swbuf_r+0x28>
 800c38a:	f04f 37ff 	mov.w	r7, #4294967295
 800c38e:	4638      	mov	r0, r7
 800c390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c392:	bf00      	nop
 800c394:	0800eb2c 	.word	0x0800eb2c
 800c398:	0800eb4c 	.word	0x0800eb4c
 800c39c:	0800eb0c 	.word	0x0800eb0c

0800c3a0 <__swsetup_r>:
 800c3a0:	4b32      	ldr	r3, [pc, #200]	; (800c46c <__swsetup_r+0xcc>)
 800c3a2:	b570      	push	{r4, r5, r6, lr}
 800c3a4:	681d      	ldr	r5, [r3, #0]
 800c3a6:	4606      	mov	r6, r0
 800c3a8:	460c      	mov	r4, r1
 800c3aa:	b125      	cbz	r5, 800c3b6 <__swsetup_r+0x16>
 800c3ac:	69ab      	ldr	r3, [r5, #24]
 800c3ae:	b913      	cbnz	r3, 800c3b6 <__swsetup_r+0x16>
 800c3b0:	4628      	mov	r0, r5
 800c3b2:	f000 ff99 	bl	800d2e8 <__sinit>
 800c3b6:	4b2e      	ldr	r3, [pc, #184]	; (800c470 <__swsetup_r+0xd0>)
 800c3b8:	429c      	cmp	r4, r3
 800c3ba:	d10f      	bne.n	800c3dc <__swsetup_r+0x3c>
 800c3bc:	686c      	ldr	r4, [r5, #4]
 800c3be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3c2:	b29a      	uxth	r2, r3
 800c3c4:	0715      	lsls	r5, r2, #28
 800c3c6:	d42c      	bmi.n	800c422 <__swsetup_r+0x82>
 800c3c8:	06d0      	lsls	r0, r2, #27
 800c3ca:	d411      	bmi.n	800c3f0 <__swsetup_r+0x50>
 800c3cc:	2209      	movs	r2, #9
 800c3ce:	6032      	str	r2, [r6, #0]
 800c3d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3d4:	81a3      	strh	r3, [r4, #12]
 800c3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3da:	e03e      	b.n	800c45a <__swsetup_r+0xba>
 800c3dc:	4b25      	ldr	r3, [pc, #148]	; (800c474 <__swsetup_r+0xd4>)
 800c3de:	429c      	cmp	r4, r3
 800c3e0:	d101      	bne.n	800c3e6 <__swsetup_r+0x46>
 800c3e2:	68ac      	ldr	r4, [r5, #8]
 800c3e4:	e7eb      	b.n	800c3be <__swsetup_r+0x1e>
 800c3e6:	4b24      	ldr	r3, [pc, #144]	; (800c478 <__swsetup_r+0xd8>)
 800c3e8:	429c      	cmp	r4, r3
 800c3ea:	bf08      	it	eq
 800c3ec:	68ec      	ldreq	r4, [r5, #12]
 800c3ee:	e7e6      	b.n	800c3be <__swsetup_r+0x1e>
 800c3f0:	0751      	lsls	r1, r2, #29
 800c3f2:	d512      	bpl.n	800c41a <__swsetup_r+0x7a>
 800c3f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3f6:	b141      	cbz	r1, 800c40a <__swsetup_r+0x6a>
 800c3f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3fc:	4299      	cmp	r1, r3
 800c3fe:	d002      	beq.n	800c406 <__swsetup_r+0x66>
 800c400:	4630      	mov	r0, r6
 800c402:	f001 fb5f 	bl	800dac4 <_free_r>
 800c406:	2300      	movs	r3, #0
 800c408:	6363      	str	r3, [r4, #52]	; 0x34
 800c40a:	89a3      	ldrh	r3, [r4, #12]
 800c40c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c410:	81a3      	strh	r3, [r4, #12]
 800c412:	2300      	movs	r3, #0
 800c414:	6063      	str	r3, [r4, #4]
 800c416:	6923      	ldr	r3, [r4, #16]
 800c418:	6023      	str	r3, [r4, #0]
 800c41a:	89a3      	ldrh	r3, [r4, #12]
 800c41c:	f043 0308 	orr.w	r3, r3, #8
 800c420:	81a3      	strh	r3, [r4, #12]
 800c422:	6923      	ldr	r3, [r4, #16]
 800c424:	b94b      	cbnz	r3, 800c43a <__swsetup_r+0x9a>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c42c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c430:	d003      	beq.n	800c43a <__swsetup_r+0x9a>
 800c432:	4621      	mov	r1, r4
 800c434:	4630      	mov	r0, r6
 800c436:	f001 f813 	bl	800d460 <__smakebuf_r>
 800c43a:	89a2      	ldrh	r2, [r4, #12]
 800c43c:	f012 0301 	ands.w	r3, r2, #1
 800c440:	d00c      	beq.n	800c45c <__swsetup_r+0xbc>
 800c442:	2300      	movs	r3, #0
 800c444:	60a3      	str	r3, [r4, #8]
 800c446:	6963      	ldr	r3, [r4, #20]
 800c448:	425b      	negs	r3, r3
 800c44a:	61a3      	str	r3, [r4, #24]
 800c44c:	6923      	ldr	r3, [r4, #16]
 800c44e:	b953      	cbnz	r3, 800c466 <__swsetup_r+0xc6>
 800c450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c454:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c458:	d1ba      	bne.n	800c3d0 <__swsetup_r+0x30>
 800c45a:	bd70      	pop	{r4, r5, r6, pc}
 800c45c:	0792      	lsls	r2, r2, #30
 800c45e:	bf58      	it	pl
 800c460:	6963      	ldrpl	r3, [r4, #20]
 800c462:	60a3      	str	r3, [r4, #8]
 800c464:	e7f2      	b.n	800c44c <__swsetup_r+0xac>
 800c466:	2000      	movs	r0, #0
 800c468:	e7f7      	b.n	800c45a <__swsetup_r+0xba>
 800c46a:	bf00      	nop
 800c46c:	2000000c 	.word	0x2000000c
 800c470:	0800eb2c 	.word	0x0800eb2c
 800c474:	0800eb4c 	.word	0x0800eb4c
 800c478:	0800eb0c 	.word	0x0800eb0c

0800c47c <quorem>:
 800c47c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c480:	6903      	ldr	r3, [r0, #16]
 800c482:	690c      	ldr	r4, [r1, #16]
 800c484:	42a3      	cmp	r3, r4
 800c486:	4680      	mov	r8, r0
 800c488:	f2c0 8082 	blt.w	800c590 <quorem+0x114>
 800c48c:	3c01      	subs	r4, #1
 800c48e:	f101 0714 	add.w	r7, r1, #20
 800c492:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c496:	f100 0614 	add.w	r6, r0, #20
 800c49a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c49e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c4a2:	eb06 030c 	add.w	r3, r6, ip
 800c4a6:	3501      	adds	r5, #1
 800c4a8:	eb07 090c 	add.w	r9, r7, ip
 800c4ac:	9301      	str	r3, [sp, #4]
 800c4ae:	fbb0 f5f5 	udiv	r5, r0, r5
 800c4b2:	b395      	cbz	r5, 800c51a <quorem+0x9e>
 800c4b4:	f04f 0a00 	mov.w	sl, #0
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	46b6      	mov	lr, r6
 800c4bc:	46d3      	mov	fp, sl
 800c4be:	f850 2b04 	ldr.w	r2, [r0], #4
 800c4c2:	b293      	uxth	r3, r2
 800c4c4:	fb05 a303 	mla	r3, r5, r3, sl
 800c4c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4cc:	b29b      	uxth	r3, r3
 800c4ce:	ebab 0303 	sub.w	r3, fp, r3
 800c4d2:	0c12      	lsrs	r2, r2, #16
 800c4d4:	f8de b000 	ldr.w	fp, [lr]
 800c4d8:	fb05 a202 	mla	r2, r5, r2, sl
 800c4dc:	fa13 f38b 	uxtah	r3, r3, fp
 800c4e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c4e4:	fa1f fb82 	uxth.w	fp, r2
 800c4e8:	f8de 2000 	ldr.w	r2, [lr]
 800c4ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c4f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4fa:	4581      	cmp	r9, r0
 800c4fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c500:	f84e 3b04 	str.w	r3, [lr], #4
 800c504:	d2db      	bcs.n	800c4be <quorem+0x42>
 800c506:	f856 300c 	ldr.w	r3, [r6, ip]
 800c50a:	b933      	cbnz	r3, 800c51a <quorem+0x9e>
 800c50c:	9b01      	ldr	r3, [sp, #4]
 800c50e:	3b04      	subs	r3, #4
 800c510:	429e      	cmp	r6, r3
 800c512:	461a      	mov	r2, r3
 800c514:	d330      	bcc.n	800c578 <quorem+0xfc>
 800c516:	f8c8 4010 	str.w	r4, [r8, #16]
 800c51a:	4640      	mov	r0, r8
 800c51c:	f001 f9fe 	bl	800d91c <__mcmp>
 800c520:	2800      	cmp	r0, #0
 800c522:	db25      	blt.n	800c570 <quorem+0xf4>
 800c524:	3501      	adds	r5, #1
 800c526:	4630      	mov	r0, r6
 800c528:	f04f 0c00 	mov.w	ip, #0
 800c52c:	f857 2b04 	ldr.w	r2, [r7], #4
 800c530:	f8d0 e000 	ldr.w	lr, [r0]
 800c534:	b293      	uxth	r3, r2
 800c536:	ebac 0303 	sub.w	r3, ip, r3
 800c53a:	0c12      	lsrs	r2, r2, #16
 800c53c:	fa13 f38e 	uxtah	r3, r3, lr
 800c540:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c544:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c548:	b29b      	uxth	r3, r3
 800c54a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c54e:	45b9      	cmp	r9, r7
 800c550:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c554:	f840 3b04 	str.w	r3, [r0], #4
 800c558:	d2e8      	bcs.n	800c52c <quorem+0xb0>
 800c55a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c55e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c562:	b92a      	cbnz	r2, 800c570 <quorem+0xf4>
 800c564:	3b04      	subs	r3, #4
 800c566:	429e      	cmp	r6, r3
 800c568:	461a      	mov	r2, r3
 800c56a:	d30b      	bcc.n	800c584 <quorem+0x108>
 800c56c:	f8c8 4010 	str.w	r4, [r8, #16]
 800c570:	4628      	mov	r0, r5
 800c572:	b003      	add	sp, #12
 800c574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c578:	6812      	ldr	r2, [r2, #0]
 800c57a:	3b04      	subs	r3, #4
 800c57c:	2a00      	cmp	r2, #0
 800c57e:	d1ca      	bne.n	800c516 <quorem+0x9a>
 800c580:	3c01      	subs	r4, #1
 800c582:	e7c5      	b.n	800c510 <quorem+0x94>
 800c584:	6812      	ldr	r2, [r2, #0]
 800c586:	3b04      	subs	r3, #4
 800c588:	2a00      	cmp	r2, #0
 800c58a:	d1ef      	bne.n	800c56c <quorem+0xf0>
 800c58c:	3c01      	subs	r4, #1
 800c58e:	e7ea      	b.n	800c566 <quorem+0xea>
 800c590:	2000      	movs	r0, #0
 800c592:	e7ee      	b.n	800c572 <quorem+0xf6>
 800c594:	0000      	movs	r0, r0
	...

0800c598 <_dtoa_r>:
 800c598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c59c:	ec57 6b10 	vmov	r6, r7, d0
 800c5a0:	b097      	sub	sp, #92	; 0x5c
 800c5a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c5a4:	9106      	str	r1, [sp, #24]
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	920b      	str	r2, [sp, #44]	; 0x2c
 800c5aa:	9312      	str	r3, [sp, #72]	; 0x48
 800c5ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c5b0:	e9cd 6700 	strd	r6, r7, [sp]
 800c5b4:	b93d      	cbnz	r5, 800c5c6 <_dtoa_r+0x2e>
 800c5b6:	2010      	movs	r0, #16
 800c5b8:	f000 ff92 	bl	800d4e0 <malloc>
 800c5bc:	6260      	str	r0, [r4, #36]	; 0x24
 800c5be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c5c2:	6005      	str	r5, [r0, #0]
 800c5c4:	60c5      	str	r5, [r0, #12]
 800c5c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5c8:	6819      	ldr	r1, [r3, #0]
 800c5ca:	b151      	cbz	r1, 800c5e2 <_dtoa_r+0x4a>
 800c5cc:	685a      	ldr	r2, [r3, #4]
 800c5ce:	604a      	str	r2, [r1, #4]
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	4093      	lsls	r3, r2
 800c5d4:	608b      	str	r3, [r1, #8]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f000 ffbe 	bl	800d558 <_Bfree>
 800c5dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5de:	2200      	movs	r2, #0
 800c5e0:	601a      	str	r2, [r3, #0]
 800c5e2:	1e3b      	subs	r3, r7, #0
 800c5e4:	bfbb      	ittet	lt
 800c5e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c5ea:	9301      	strlt	r3, [sp, #4]
 800c5ec:	2300      	movge	r3, #0
 800c5ee:	2201      	movlt	r2, #1
 800c5f0:	bfac      	ite	ge
 800c5f2:	f8c8 3000 	strge.w	r3, [r8]
 800c5f6:	f8c8 2000 	strlt.w	r2, [r8]
 800c5fa:	4baf      	ldr	r3, [pc, #700]	; (800c8b8 <_dtoa_r+0x320>)
 800c5fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c600:	ea33 0308 	bics.w	r3, r3, r8
 800c604:	d114      	bne.n	800c630 <_dtoa_r+0x98>
 800c606:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c608:	f242 730f 	movw	r3, #9999	; 0x270f
 800c60c:	6013      	str	r3, [r2, #0]
 800c60e:	9b00      	ldr	r3, [sp, #0]
 800c610:	b923      	cbnz	r3, 800c61c <_dtoa_r+0x84>
 800c612:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c616:	2800      	cmp	r0, #0
 800c618:	f000 8542 	beq.w	800d0a0 <_dtoa_r+0xb08>
 800c61c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c61e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c8cc <_dtoa_r+0x334>
 800c622:	2b00      	cmp	r3, #0
 800c624:	f000 8544 	beq.w	800d0b0 <_dtoa_r+0xb18>
 800c628:	f10b 0303 	add.w	r3, fp, #3
 800c62c:	f000 bd3e 	b.w	800d0ac <_dtoa_r+0xb14>
 800c630:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c634:	2200      	movs	r2, #0
 800c636:	2300      	movs	r3, #0
 800c638:	4630      	mov	r0, r6
 800c63a:	4639      	mov	r1, r7
 800c63c:	f7f4 fa44 	bl	8000ac8 <__aeabi_dcmpeq>
 800c640:	4681      	mov	r9, r0
 800c642:	b168      	cbz	r0, 800c660 <_dtoa_r+0xc8>
 800c644:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c646:	2301      	movs	r3, #1
 800c648:	6013      	str	r3, [r2, #0]
 800c64a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	f000 8524 	beq.w	800d09a <_dtoa_r+0xb02>
 800c652:	4b9a      	ldr	r3, [pc, #616]	; (800c8bc <_dtoa_r+0x324>)
 800c654:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c656:	f103 3bff 	add.w	fp, r3, #4294967295
 800c65a:	6013      	str	r3, [r2, #0]
 800c65c:	f000 bd28 	b.w	800d0b0 <_dtoa_r+0xb18>
 800c660:	aa14      	add	r2, sp, #80	; 0x50
 800c662:	a915      	add	r1, sp, #84	; 0x54
 800c664:	ec47 6b10 	vmov	d0, r6, r7
 800c668:	4620      	mov	r0, r4
 800c66a:	f001 f9ce 	bl	800da0a <__d2b>
 800c66e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c672:	9004      	str	r0, [sp, #16]
 800c674:	2d00      	cmp	r5, #0
 800c676:	d07c      	beq.n	800c772 <_dtoa_r+0x1da>
 800c678:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c67c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c680:	46b2      	mov	sl, r6
 800c682:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c686:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c68a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c68e:	2200      	movs	r2, #0
 800c690:	4b8b      	ldr	r3, [pc, #556]	; (800c8c0 <_dtoa_r+0x328>)
 800c692:	4650      	mov	r0, sl
 800c694:	4659      	mov	r1, fp
 800c696:	f7f3 fdf7 	bl	8000288 <__aeabi_dsub>
 800c69a:	a381      	add	r3, pc, #516	; (adr r3, 800c8a0 <_dtoa_r+0x308>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 ffaa 	bl	80005f8 <__aeabi_dmul>
 800c6a4:	a380      	add	r3, pc, #512	; (adr r3, 800c8a8 <_dtoa_r+0x310>)
 800c6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6aa:	f7f3 fdef 	bl	800028c <__adddf3>
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	460f      	mov	r7, r1
 800c6b4:	f7f3 ff36 	bl	8000524 <__aeabi_i2d>
 800c6b8:	a37d      	add	r3, pc, #500	; (adr r3, 800c8b0 <_dtoa_r+0x318>)
 800c6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6be:	f7f3 ff9b 	bl	80005f8 <__aeabi_dmul>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4630      	mov	r0, r6
 800c6c8:	4639      	mov	r1, r7
 800c6ca:	f7f3 fddf 	bl	800028c <__adddf3>
 800c6ce:	4606      	mov	r6, r0
 800c6d0:	460f      	mov	r7, r1
 800c6d2:	f7f4 fa41 	bl	8000b58 <__aeabi_d2iz>
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	4682      	mov	sl, r0
 800c6da:	2300      	movs	r3, #0
 800c6dc:	4630      	mov	r0, r6
 800c6de:	4639      	mov	r1, r7
 800c6e0:	f7f4 f9fc 	bl	8000adc <__aeabi_dcmplt>
 800c6e4:	b148      	cbz	r0, 800c6fa <_dtoa_r+0x162>
 800c6e6:	4650      	mov	r0, sl
 800c6e8:	f7f3 ff1c 	bl	8000524 <__aeabi_i2d>
 800c6ec:	4632      	mov	r2, r6
 800c6ee:	463b      	mov	r3, r7
 800c6f0:	f7f4 f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6f4:	b908      	cbnz	r0, 800c6fa <_dtoa_r+0x162>
 800c6f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c6fa:	f1ba 0f16 	cmp.w	sl, #22
 800c6fe:	d859      	bhi.n	800c7b4 <_dtoa_r+0x21c>
 800c700:	4970      	ldr	r1, [pc, #448]	; (800c8c4 <_dtoa_r+0x32c>)
 800c702:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c706:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c70a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c70e:	f7f4 fa03 	bl	8000b18 <__aeabi_dcmpgt>
 800c712:	2800      	cmp	r0, #0
 800c714:	d050      	beq.n	800c7b8 <_dtoa_r+0x220>
 800c716:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c71a:	2300      	movs	r3, #0
 800c71c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c71e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c720:	1b5d      	subs	r5, r3, r5
 800c722:	f1b5 0801 	subs.w	r8, r5, #1
 800c726:	bf49      	itett	mi
 800c728:	f1c5 0301 	rsbmi	r3, r5, #1
 800c72c:	2300      	movpl	r3, #0
 800c72e:	9305      	strmi	r3, [sp, #20]
 800c730:	f04f 0800 	movmi.w	r8, #0
 800c734:	bf58      	it	pl
 800c736:	9305      	strpl	r3, [sp, #20]
 800c738:	f1ba 0f00 	cmp.w	sl, #0
 800c73c:	db3e      	blt.n	800c7bc <_dtoa_r+0x224>
 800c73e:	2300      	movs	r3, #0
 800c740:	44d0      	add	r8, sl
 800c742:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c746:	9307      	str	r3, [sp, #28]
 800c748:	9b06      	ldr	r3, [sp, #24]
 800c74a:	2b09      	cmp	r3, #9
 800c74c:	f200 8090 	bhi.w	800c870 <_dtoa_r+0x2d8>
 800c750:	2b05      	cmp	r3, #5
 800c752:	bfc4      	itt	gt
 800c754:	3b04      	subgt	r3, #4
 800c756:	9306      	strgt	r3, [sp, #24]
 800c758:	9b06      	ldr	r3, [sp, #24]
 800c75a:	f1a3 0302 	sub.w	r3, r3, #2
 800c75e:	bfcc      	ite	gt
 800c760:	2500      	movgt	r5, #0
 800c762:	2501      	movle	r5, #1
 800c764:	2b03      	cmp	r3, #3
 800c766:	f200 808f 	bhi.w	800c888 <_dtoa_r+0x2f0>
 800c76a:	e8df f003 	tbb	[pc, r3]
 800c76e:	7f7d      	.short	0x7f7d
 800c770:	7131      	.short	0x7131
 800c772:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c776:	441d      	add	r5, r3
 800c778:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c77c:	2820      	cmp	r0, #32
 800c77e:	dd13      	ble.n	800c7a8 <_dtoa_r+0x210>
 800c780:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c784:	9b00      	ldr	r3, [sp, #0]
 800c786:	fa08 f800 	lsl.w	r8, r8, r0
 800c78a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c78e:	fa23 f000 	lsr.w	r0, r3, r0
 800c792:	ea48 0000 	orr.w	r0, r8, r0
 800c796:	f7f3 feb5 	bl	8000504 <__aeabi_ui2d>
 800c79a:	2301      	movs	r3, #1
 800c79c:	4682      	mov	sl, r0
 800c79e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c7a2:	3d01      	subs	r5, #1
 800c7a4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c7a6:	e772      	b.n	800c68e <_dtoa_r+0xf6>
 800c7a8:	9b00      	ldr	r3, [sp, #0]
 800c7aa:	f1c0 0020 	rsb	r0, r0, #32
 800c7ae:	fa03 f000 	lsl.w	r0, r3, r0
 800c7b2:	e7f0      	b.n	800c796 <_dtoa_r+0x1fe>
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	e7b1      	b.n	800c71c <_dtoa_r+0x184>
 800c7b8:	900f      	str	r0, [sp, #60]	; 0x3c
 800c7ba:	e7b0      	b.n	800c71e <_dtoa_r+0x186>
 800c7bc:	9b05      	ldr	r3, [sp, #20]
 800c7be:	eba3 030a 	sub.w	r3, r3, sl
 800c7c2:	9305      	str	r3, [sp, #20]
 800c7c4:	f1ca 0300 	rsb	r3, sl, #0
 800c7c8:	9307      	str	r3, [sp, #28]
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	930e      	str	r3, [sp, #56]	; 0x38
 800c7ce:	e7bb      	b.n	800c748 <_dtoa_r+0x1b0>
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	930a      	str	r3, [sp, #40]	; 0x28
 800c7d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	dd59      	ble.n	800c88e <_dtoa_r+0x2f6>
 800c7da:	9302      	str	r3, [sp, #8]
 800c7dc:	4699      	mov	r9, r3
 800c7de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	6072      	str	r2, [r6, #4]
 800c7e4:	2204      	movs	r2, #4
 800c7e6:	f102 0014 	add.w	r0, r2, #20
 800c7ea:	4298      	cmp	r0, r3
 800c7ec:	6871      	ldr	r1, [r6, #4]
 800c7ee:	d953      	bls.n	800c898 <_dtoa_r+0x300>
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	f000 fe7d 	bl	800d4f0 <_Balloc>
 800c7f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7f8:	6030      	str	r0, [r6, #0]
 800c7fa:	f1b9 0f0e 	cmp.w	r9, #14
 800c7fe:	f8d3 b000 	ldr.w	fp, [r3]
 800c802:	f200 80e6 	bhi.w	800c9d2 <_dtoa_r+0x43a>
 800c806:	2d00      	cmp	r5, #0
 800c808:	f000 80e3 	beq.w	800c9d2 <_dtoa_r+0x43a>
 800c80c:	ed9d 7b00 	vldr	d7, [sp]
 800c810:	f1ba 0f00 	cmp.w	sl, #0
 800c814:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c818:	dd74      	ble.n	800c904 <_dtoa_r+0x36c>
 800c81a:	4a2a      	ldr	r2, [pc, #168]	; (800c8c4 <_dtoa_r+0x32c>)
 800c81c:	f00a 030f 	and.w	r3, sl, #15
 800c820:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c824:	ed93 7b00 	vldr	d7, [r3]
 800c828:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c82c:	06f0      	lsls	r0, r6, #27
 800c82e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c832:	d565      	bpl.n	800c900 <_dtoa_r+0x368>
 800c834:	4b24      	ldr	r3, [pc, #144]	; (800c8c8 <_dtoa_r+0x330>)
 800c836:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c83a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c83e:	f7f4 f805 	bl	800084c <__aeabi_ddiv>
 800c842:	e9cd 0100 	strd	r0, r1, [sp]
 800c846:	f006 060f 	and.w	r6, r6, #15
 800c84a:	2503      	movs	r5, #3
 800c84c:	4f1e      	ldr	r7, [pc, #120]	; (800c8c8 <_dtoa_r+0x330>)
 800c84e:	e04c      	b.n	800c8ea <_dtoa_r+0x352>
 800c850:	2301      	movs	r3, #1
 800c852:	930a      	str	r3, [sp, #40]	; 0x28
 800c854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c856:	4453      	add	r3, sl
 800c858:	f103 0901 	add.w	r9, r3, #1
 800c85c:	9302      	str	r3, [sp, #8]
 800c85e:	464b      	mov	r3, r9
 800c860:	2b01      	cmp	r3, #1
 800c862:	bfb8      	it	lt
 800c864:	2301      	movlt	r3, #1
 800c866:	e7ba      	b.n	800c7de <_dtoa_r+0x246>
 800c868:	2300      	movs	r3, #0
 800c86a:	e7b2      	b.n	800c7d2 <_dtoa_r+0x23a>
 800c86c:	2300      	movs	r3, #0
 800c86e:	e7f0      	b.n	800c852 <_dtoa_r+0x2ba>
 800c870:	2501      	movs	r5, #1
 800c872:	2300      	movs	r3, #0
 800c874:	9306      	str	r3, [sp, #24]
 800c876:	950a      	str	r5, [sp, #40]	; 0x28
 800c878:	f04f 33ff 	mov.w	r3, #4294967295
 800c87c:	9302      	str	r3, [sp, #8]
 800c87e:	4699      	mov	r9, r3
 800c880:	2200      	movs	r2, #0
 800c882:	2312      	movs	r3, #18
 800c884:	920b      	str	r2, [sp, #44]	; 0x2c
 800c886:	e7aa      	b.n	800c7de <_dtoa_r+0x246>
 800c888:	2301      	movs	r3, #1
 800c88a:	930a      	str	r3, [sp, #40]	; 0x28
 800c88c:	e7f4      	b.n	800c878 <_dtoa_r+0x2e0>
 800c88e:	2301      	movs	r3, #1
 800c890:	9302      	str	r3, [sp, #8]
 800c892:	4699      	mov	r9, r3
 800c894:	461a      	mov	r2, r3
 800c896:	e7f5      	b.n	800c884 <_dtoa_r+0x2ec>
 800c898:	3101      	adds	r1, #1
 800c89a:	6071      	str	r1, [r6, #4]
 800c89c:	0052      	lsls	r2, r2, #1
 800c89e:	e7a2      	b.n	800c7e6 <_dtoa_r+0x24e>
 800c8a0:	636f4361 	.word	0x636f4361
 800c8a4:	3fd287a7 	.word	0x3fd287a7
 800c8a8:	8b60c8b3 	.word	0x8b60c8b3
 800c8ac:	3fc68a28 	.word	0x3fc68a28
 800c8b0:	509f79fb 	.word	0x509f79fb
 800c8b4:	3fd34413 	.word	0x3fd34413
 800c8b8:	7ff00000 	.word	0x7ff00000
 800c8bc:	0800ead9 	.word	0x0800ead9
 800c8c0:	3ff80000 	.word	0x3ff80000
 800c8c4:	0800eb98 	.word	0x0800eb98
 800c8c8:	0800eb70 	.word	0x0800eb70
 800c8cc:	0800eb05 	.word	0x0800eb05
 800c8d0:	07f1      	lsls	r1, r6, #31
 800c8d2:	d508      	bpl.n	800c8e6 <_dtoa_r+0x34e>
 800c8d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c8d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8dc:	f7f3 fe8c 	bl	80005f8 <__aeabi_dmul>
 800c8e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c8e4:	3501      	adds	r5, #1
 800c8e6:	1076      	asrs	r6, r6, #1
 800c8e8:	3708      	adds	r7, #8
 800c8ea:	2e00      	cmp	r6, #0
 800c8ec:	d1f0      	bne.n	800c8d0 <_dtoa_r+0x338>
 800c8ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c8f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8f6:	f7f3 ffa9 	bl	800084c <__aeabi_ddiv>
 800c8fa:	e9cd 0100 	strd	r0, r1, [sp]
 800c8fe:	e01a      	b.n	800c936 <_dtoa_r+0x39e>
 800c900:	2502      	movs	r5, #2
 800c902:	e7a3      	b.n	800c84c <_dtoa_r+0x2b4>
 800c904:	f000 80a0 	beq.w	800ca48 <_dtoa_r+0x4b0>
 800c908:	f1ca 0600 	rsb	r6, sl, #0
 800c90c:	4b9f      	ldr	r3, [pc, #636]	; (800cb8c <_dtoa_r+0x5f4>)
 800c90e:	4fa0      	ldr	r7, [pc, #640]	; (800cb90 <_dtoa_r+0x5f8>)
 800c910:	f006 020f 	and.w	r2, r6, #15
 800c914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c920:	f7f3 fe6a 	bl	80005f8 <__aeabi_dmul>
 800c924:	e9cd 0100 	strd	r0, r1, [sp]
 800c928:	1136      	asrs	r6, r6, #4
 800c92a:	2300      	movs	r3, #0
 800c92c:	2502      	movs	r5, #2
 800c92e:	2e00      	cmp	r6, #0
 800c930:	d17f      	bne.n	800ca32 <_dtoa_r+0x49a>
 800c932:	2b00      	cmp	r3, #0
 800c934:	d1e1      	bne.n	800c8fa <_dtoa_r+0x362>
 800c936:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f000 8087 	beq.w	800ca4c <_dtoa_r+0x4b4>
 800c93e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c942:	2200      	movs	r2, #0
 800c944:	4b93      	ldr	r3, [pc, #588]	; (800cb94 <_dtoa_r+0x5fc>)
 800c946:	4630      	mov	r0, r6
 800c948:	4639      	mov	r1, r7
 800c94a:	f7f4 f8c7 	bl	8000adc <__aeabi_dcmplt>
 800c94e:	2800      	cmp	r0, #0
 800c950:	d07c      	beq.n	800ca4c <_dtoa_r+0x4b4>
 800c952:	f1b9 0f00 	cmp.w	r9, #0
 800c956:	d079      	beq.n	800ca4c <_dtoa_r+0x4b4>
 800c958:	9b02      	ldr	r3, [sp, #8]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	dd35      	ble.n	800c9ca <_dtoa_r+0x432>
 800c95e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c962:	9308      	str	r3, [sp, #32]
 800c964:	4639      	mov	r1, r7
 800c966:	2200      	movs	r2, #0
 800c968:	4b8b      	ldr	r3, [pc, #556]	; (800cb98 <_dtoa_r+0x600>)
 800c96a:	4630      	mov	r0, r6
 800c96c:	f7f3 fe44 	bl	80005f8 <__aeabi_dmul>
 800c970:	e9cd 0100 	strd	r0, r1, [sp]
 800c974:	9f02      	ldr	r7, [sp, #8]
 800c976:	3501      	adds	r5, #1
 800c978:	4628      	mov	r0, r5
 800c97a:	f7f3 fdd3 	bl	8000524 <__aeabi_i2d>
 800c97e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c982:	f7f3 fe39 	bl	80005f8 <__aeabi_dmul>
 800c986:	2200      	movs	r2, #0
 800c988:	4b84      	ldr	r3, [pc, #528]	; (800cb9c <_dtoa_r+0x604>)
 800c98a:	f7f3 fc7f 	bl	800028c <__adddf3>
 800c98e:	4605      	mov	r5, r0
 800c990:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c994:	2f00      	cmp	r7, #0
 800c996:	d15d      	bne.n	800ca54 <_dtoa_r+0x4bc>
 800c998:	2200      	movs	r2, #0
 800c99a:	4b81      	ldr	r3, [pc, #516]	; (800cba0 <_dtoa_r+0x608>)
 800c99c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9a0:	f7f3 fc72 	bl	8000288 <__aeabi_dsub>
 800c9a4:	462a      	mov	r2, r5
 800c9a6:	4633      	mov	r3, r6
 800c9a8:	e9cd 0100 	strd	r0, r1, [sp]
 800c9ac:	f7f4 f8b4 	bl	8000b18 <__aeabi_dcmpgt>
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	f040 8288 	bne.w	800cec6 <_dtoa_r+0x92e>
 800c9b6:	462a      	mov	r2, r5
 800c9b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c9bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9c0:	f7f4 f88c 	bl	8000adc <__aeabi_dcmplt>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	f040 827c 	bne.w	800cec2 <_dtoa_r+0x92a>
 800c9ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c9ce:	e9cd 2300 	strd	r2, r3, [sp]
 800c9d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	f2c0 8150 	blt.w	800cc7a <_dtoa_r+0x6e2>
 800c9da:	f1ba 0f0e 	cmp.w	sl, #14
 800c9de:	f300 814c 	bgt.w	800cc7a <_dtoa_r+0x6e2>
 800c9e2:	4b6a      	ldr	r3, [pc, #424]	; (800cb8c <_dtoa_r+0x5f4>)
 800c9e4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c9e8:	ed93 7b00 	vldr	d7, [r3]
 800c9ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c9f4:	f280 80d8 	bge.w	800cba8 <_dtoa_r+0x610>
 800c9f8:	f1b9 0f00 	cmp.w	r9, #0
 800c9fc:	f300 80d4 	bgt.w	800cba8 <_dtoa_r+0x610>
 800ca00:	f040 825e 	bne.w	800cec0 <_dtoa_r+0x928>
 800ca04:	2200      	movs	r2, #0
 800ca06:	4b66      	ldr	r3, [pc, #408]	; (800cba0 <_dtoa_r+0x608>)
 800ca08:	ec51 0b17 	vmov	r0, r1, d7
 800ca0c:	f7f3 fdf4 	bl	80005f8 <__aeabi_dmul>
 800ca10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca14:	f7f4 f876 	bl	8000b04 <__aeabi_dcmpge>
 800ca18:	464f      	mov	r7, r9
 800ca1a:	464e      	mov	r6, r9
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	f040 8234 	bne.w	800ce8a <_dtoa_r+0x8f2>
 800ca22:	2331      	movs	r3, #49	; 0x31
 800ca24:	f10b 0501 	add.w	r5, fp, #1
 800ca28:	f88b 3000 	strb.w	r3, [fp]
 800ca2c:	f10a 0a01 	add.w	sl, sl, #1
 800ca30:	e22f      	b.n	800ce92 <_dtoa_r+0x8fa>
 800ca32:	07f2      	lsls	r2, r6, #31
 800ca34:	d505      	bpl.n	800ca42 <_dtoa_r+0x4aa>
 800ca36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca3a:	f7f3 fddd 	bl	80005f8 <__aeabi_dmul>
 800ca3e:	3501      	adds	r5, #1
 800ca40:	2301      	movs	r3, #1
 800ca42:	1076      	asrs	r6, r6, #1
 800ca44:	3708      	adds	r7, #8
 800ca46:	e772      	b.n	800c92e <_dtoa_r+0x396>
 800ca48:	2502      	movs	r5, #2
 800ca4a:	e774      	b.n	800c936 <_dtoa_r+0x39e>
 800ca4c:	f8cd a020 	str.w	sl, [sp, #32]
 800ca50:	464f      	mov	r7, r9
 800ca52:	e791      	b.n	800c978 <_dtoa_r+0x3e0>
 800ca54:	4b4d      	ldr	r3, [pc, #308]	; (800cb8c <_dtoa_r+0x5f4>)
 800ca56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca5a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ca5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d047      	beq.n	800caf4 <_dtoa_r+0x55c>
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	2000      	movs	r0, #0
 800ca6a:	494e      	ldr	r1, [pc, #312]	; (800cba4 <_dtoa_r+0x60c>)
 800ca6c:	f7f3 feee 	bl	800084c <__aeabi_ddiv>
 800ca70:	462a      	mov	r2, r5
 800ca72:	4633      	mov	r3, r6
 800ca74:	f7f3 fc08 	bl	8000288 <__aeabi_dsub>
 800ca78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ca7c:	465d      	mov	r5, fp
 800ca7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca82:	f7f4 f869 	bl	8000b58 <__aeabi_d2iz>
 800ca86:	4606      	mov	r6, r0
 800ca88:	f7f3 fd4c 	bl	8000524 <__aeabi_i2d>
 800ca8c:	4602      	mov	r2, r0
 800ca8e:	460b      	mov	r3, r1
 800ca90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca94:	f7f3 fbf8 	bl	8000288 <__aeabi_dsub>
 800ca98:	3630      	adds	r6, #48	; 0x30
 800ca9a:	f805 6b01 	strb.w	r6, [r5], #1
 800ca9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800caa2:	e9cd 0100 	strd	r0, r1, [sp]
 800caa6:	f7f4 f819 	bl	8000adc <__aeabi_dcmplt>
 800caaa:	2800      	cmp	r0, #0
 800caac:	d163      	bne.n	800cb76 <_dtoa_r+0x5de>
 800caae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cab2:	2000      	movs	r0, #0
 800cab4:	4937      	ldr	r1, [pc, #220]	; (800cb94 <_dtoa_r+0x5fc>)
 800cab6:	f7f3 fbe7 	bl	8000288 <__aeabi_dsub>
 800caba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cabe:	f7f4 f80d 	bl	8000adc <__aeabi_dcmplt>
 800cac2:	2800      	cmp	r0, #0
 800cac4:	f040 80b7 	bne.w	800cc36 <_dtoa_r+0x69e>
 800cac8:	eba5 030b 	sub.w	r3, r5, fp
 800cacc:	429f      	cmp	r7, r3
 800cace:	f77f af7c 	ble.w	800c9ca <_dtoa_r+0x432>
 800cad2:	2200      	movs	r2, #0
 800cad4:	4b30      	ldr	r3, [pc, #192]	; (800cb98 <_dtoa_r+0x600>)
 800cad6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cada:	f7f3 fd8d 	bl	80005f8 <__aeabi_dmul>
 800cade:	2200      	movs	r2, #0
 800cae0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cae4:	4b2c      	ldr	r3, [pc, #176]	; (800cb98 <_dtoa_r+0x600>)
 800cae6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800caea:	f7f3 fd85 	bl	80005f8 <__aeabi_dmul>
 800caee:	e9cd 0100 	strd	r0, r1, [sp]
 800caf2:	e7c4      	b.n	800ca7e <_dtoa_r+0x4e6>
 800caf4:	462a      	mov	r2, r5
 800caf6:	4633      	mov	r3, r6
 800caf8:	f7f3 fd7e 	bl	80005f8 <__aeabi_dmul>
 800cafc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cb00:	eb0b 0507 	add.w	r5, fp, r7
 800cb04:	465e      	mov	r6, fp
 800cb06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb0a:	f7f4 f825 	bl	8000b58 <__aeabi_d2iz>
 800cb0e:	4607      	mov	r7, r0
 800cb10:	f7f3 fd08 	bl	8000524 <__aeabi_i2d>
 800cb14:	3730      	adds	r7, #48	; 0x30
 800cb16:	4602      	mov	r2, r0
 800cb18:	460b      	mov	r3, r1
 800cb1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb1e:	f7f3 fbb3 	bl	8000288 <__aeabi_dsub>
 800cb22:	f806 7b01 	strb.w	r7, [r6], #1
 800cb26:	42ae      	cmp	r6, r5
 800cb28:	e9cd 0100 	strd	r0, r1, [sp]
 800cb2c:	f04f 0200 	mov.w	r2, #0
 800cb30:	d126      	bne.n	800cb80 <_dtoa_r+0x5e8>
 800cb32:	4b1c      	ldr	r3, [pc, #112]	; (800cba4 <_dtoa_r+0x60c>)
 800cb34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cb38:	f7f3 fba8 	bl	800028c <__adddf3>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	460b      	mov	r3, r1
 800cb40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb44:	f7f3 ffe8 	bl	8000b18 <__aeabi_dcmpgt>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d174      	bne.n	800cc36 <_dtoa_r+0x69e>
 800cb4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cb50:	2000      	movs	r0, #0
 800cb52:	4914      	ldr	r1, [pc, #80]	; (800cba4 <_dtoa_r+0x60c>)
 800cb54:	f7f3 fb98 	bl	8000288 <__aeabi_dsub>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb60:	f7f3 ffbc 	bl	8000adc <__aeabi_dcmplt>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	f43f af30 	beq.w	800c9ca <_dtoa_r+0x432>
 800cb6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cb6e:	2b30      	cmp	r3, #48	; 0x30
 800cb70:	f105 32ff 	add.w	r2, r5, #4294967295
 800cb74:	d002      	beq.n	800cb7c <_dtoa_r+0x5e4>
 800cb76:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cb7a:	e04a      	b.n	800cc12 <_dtoa_r+0x67a>
 800cb7c:	4615      	mov	r5, r2
 800cb7e:	e7f4      	b.n	800cb6a <_dtoa_r+0x5d2>
 800cb80:	4b05      	ldr	r3, [pc, #20]	; (800cb98 <_dtoa_r+0x600>)
 800cb82:	f7f3 fd39 	bl	80005f8 <__aeabi_dmul>
 800cb86:	e9cd 0100 	strd	r0, r1, [sp]
 800cb8a:	e7bc      	b.n	800cb06 <_dtoa_r+0x56e>
 800cb8c:	0800eb98 	.word	0x0800eb98
 800cb90:	0800eb70 	.word	0x0800eb70
 800cb94:	3ff00000 	.word	0x3ff00000
 800cb98:	40240000 	.word	0x40240000
 800cb9c:	401c0000 	.word	0x401c0000
 800cba0:	40140000 	.word	0x40140000
 800cba4:	3fe00000 	.word	0x3fe00000
 800cba8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cbac:	465d      	mov	r5, fp
 800cbae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cbb2:	4630      	mov	r0, r6
 800cbb4:	4639      	mov	r1, r7
 800cbb6:	f7f3 fe49 	bl	800084c <__aeabi_ddiv>
 800cbba:	f7f3 ffcd 	bl	8000b58 <__aeabi_d2iz>
 800cbbe:	4680      	mov	r8, r0
 800cbc0:	f7f3 fcb0 	bl	8000524 <__aeabi_i2d>
 800cbc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cbc8:	f7f3 fd16 	bl	80005f8 <__aeabi_dmul>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	460b      	mov	r3, r1
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	4639      	mov	r1, r7
 800cbd4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800cbd8:	f7f3 fb56 	bl	8000288 <__aeabi_dsub>
 800cbdc:	f805 6b01 	strb.w	r6, [r5], #1
 800cbe0:	eba5 060b 	sub.w	r6, r5, fp
 800cbe4:	45b1      	cmp	r9, r6
 800cbe6:	4602      	mov	r2, r0
 800cbe8:	460b      	mov	r3, r1
 800cbea:	d139      	bne.n	800cc60 <_dtoa_r+0x6c8>
 800cbec:	f7f3 fb4e 	bl	800028c <__adddf3>
 800cbf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cbf4:	4606      	mov	r6, r0
 800cbf6:	460f      	mov	r7, r1
 800cbf8:	f7f3 ff8e 	bl	8000b18 <__aeabi_dcmpgt>
 800cbfc:	b9c8      	cbnz	r0, 800cc32 <_dtoa_r+0x69a>
 800cbfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc02:	4630      	mov	r0, r6
 800cc04:	4639      	mov	r1, r7
 800cc06:	f7f3 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc0a:	b110      	cbz	r0, 800cc12 <_dtoa_r+0x67a>
 800cc0c:	f018 0f01 	tst.w	r8, #1
 800cc10:	d10f      	bne.n	800cc32 <_dtoa_r+0x69a>
 800cc12:	9904      	ldr	r1, [sp, #16]
 800cc14:	4620      	mov	r0, r4
 800cc16:	f000 fc9f 	bl	800d558 <_Bfree>
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc1e:	702b      	strb	r3, [r5, #0]
 800cc20:	f10a 0301 	add.w	r3, sl, #1
 800cc24:	6013      	str	r3, [r2, #0]
 800cc26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	f000 8241 	beq.w	800d0b0 <_dtoa_r+0xb18>
 800cc2e:	601d      	str	r5, [r3, #0]
 800cc30:	e23e      	b.n	800d0b0 <_dtoa_r+0xb18>
 800cc32:	f8cd a020 	str.w	sl, [sp, #32]
 800cc36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cc3a:	2a39      	cmp	r2, #57	; 0x39
 800cc3c:	f105 33ff 	add.w	r3, r5, #4294967295
 800cc40:	d108      	bne.n	800cc54 <_dtoa_r+0x6bc>
 800cc42:	459b      	cmp	fp, r3
 800cc44:	d10a      	bne.n	800cc5c <_dtoa_r+0x6c4>
 800cc46:	9b08      	ldr	r3, [sp, #32]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	9308      	str	r3, [sp, #32]
 800cc4c:	2330      	movs	r3, #48	; 0x30
 800cc4e:	f88b 3000 	strb.w	r3, [fp]
 800cc52:	465b      	mov	r3, fp
 800cc54:	781a      	ldrb	r2, [r3, #0]
 800cc56:	3201      	adds	r2, #1
 800cc58:	701a      	strb	r2, [r3, #0]
 800cc5a:	e78c      	b.n	800cb76 <_dtoa_r+0x5de>
 800cc5c:	461d      	mov	r5, r3
 800cc5e:	e7ea      	b.n	800cc36 <_dtoa_r+0x69e>
 800cc60:	2200      	movs	r2, #0
 800cc62:	4b9b      	ldr	r3, [pc, #620]	; (800ced0 <_dtoa_r+0x938>)
 800cc64:	f7f3 fcc8 	bl	80005f8 <__aeabi_dmul>
 800cc68:	2200      	movs	r2, #0
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	4606      	mov	r6, r0
 800cc6e:	460f      	mov	r7, r1
 800cc70:	f7f3 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc74:	2800      	cmp	r0, #0
 800cc76:	d09a      	beq.n	800cbae <_dtoa_r+0x616>
 800cc78:	e7cb      	b.n	800cc12 <_dtoa_r+0x67a>
 800cc7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc7c:	2a00      	cmp	r2, #0
 800cc7e:	f000 808b 	beq.w	800cd98 <_dtoa_r+0x800>
 800cc82:	9a06      	ldr	r2, [sp, #24]
 800cc84:	2a01      	cmp	r2, #1
 800cc86:	dc6e      	bgt.n	800cd66 <_dtoa_r+0x7ce>
 800cc88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cc8a:	2a00      	cmp	r2, #0
 800cc8c:	d067      	beq.n	800cd5e <_dtoa_r+0x7c6>
 800cc8e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cc92:	9f07      	ldr	r7, [sp, #28]
 800cc94:	9d05      	ldr	r5, [sp, #20]
 800cc96:	9a05      	ldr	r2, [sp, #20]
 800cc98:	2101      	movs	r1, #1
 800cc9a:	441a      	add	r2, r3
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	9205      	str	r2, [sp, #20]
 800cca0:	4498      	add	r8, r3
 800cca2:	f000 fcf9 	bl	800d698 <__i2b>
 800cca6:	4606      	mov	r6, r0
 800cca8:	2d00      	cmp	r5, #0
 800ccaa:	dd0c      	ble.n	800ccc6 <_dtoa_r+0x72e>
 800ccac:	f1b8 0f00 	cmp.w	r8, #0
 800ccb0:	dd09      	ble.n	800ccc6 <_dtoa_r+0x72e>
 800ccb2:	4545      	cmp	r5, r8
 800ccb4:	9a05      	ldr	r2, [sp, #20]
 800ccb6:	462b      	mov	r3, r5
 800ccb8:	bfa8      	it	ge
 800ccba:	4643      	movge	r3, r8
 800ccbc:	1ad2      	subs	r2, r2, r3
 800ccbe:	9205      	str	r2, [sp, #20]
 800ccc0:	1aed      	subs	r5, r5, r3
 800ccc2:	eba8 0803 	sub.w	r8, r8, r3
 800ccc6:	9b07      	ldr	r3, [sp, #28]
 800ccc8:	b1eb      	cbz	r3, 800cd06 <_dtoa_r+0x76e>
 800ccca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d067      	beq.n	800cda0 <_dtoa_r+0x808>
 800ccd0:	b18f      	cbz	r7, 800ccf6 <_dtoa_r+0x75e>
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	463a      	mov	r2, r7
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f000 fd7e 	bl	800d7d8 <__pow5mult>
 800ccdc:	9a04      	ldr	r2, [sp, #16]
 800ccde:	4601      	mov	r1, r0
 800cce0:	4606      	mov	r6, r0
 800cce2:	4620      	mov	r0, r4
 800cce4:	f000 fce1 	bl	800d6aa <__multiply>
 800cce8:	9904      	ldr	r1, [sp, #16]
 800ccea:	9008      	str	r0, [sp, #32]
 800ccec:	4620      	mov	r0, r4
 800ccee:	f000 fc33 	bl	800d558 <_Bfree>
 800ccf2:	9b08      	ldr	r3, [sp, #32]
 800ccf4:	9304      	str	r3, [sp, #16]
 800ccf6:	9b07      	ldr	r3, [sp, #28]
 800ccf8:	1bda      	subs	r2, r3, r7
 800ccfa:	d004      	beq.n	800cd06 <_dtoa_r+0x76e>
 800ccfc:	9904      	ldr	r1, [sp, #16]
 800ccfe:	4620      	mov	r0, r4
 800cd00:	f000 fd6a 	bl	800d7d8 <__pow5mult>
 800cd04:	9004      	str	r0, [sp, #16]
 800cd06:	2101      	movs	r1, #1
 800cd08:	4620      	mov	r0, r4
 800cd0a:	f000 fcc5 	bl	800d698 <__i2b>
 800cd0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd10:	4607      	mov	r7, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	f000 81d0 	beq.w	800d0b8 <_dtoa_r+0xb20>
 800cd18:	461a      	mov	r2, r3
 800cd1a:	4601      	mov	r1, r0
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f000 fd5b 	bl	800d7d8 <__pow5mult>
 800cd22:	9b06      	ldr	r3, [sp, #24]
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	4607      	mov	r7, r0
 800cd28:	dc40      	bgt.n	800cdac <_dtoa_r+0x814>
 800cd2a:	9b00      	ldr	r3, [sp, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d139      	bne.n	800cda4 <_dtoa_r+0x80c>
 800cd30:	9b01      	ldr	r3, [sp, #4]
 800cd32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d136      	bne.n	800cda8 <_dtoa_r+0x810>
 800cd3a:	9b01      	ldr	r3, [sp, #4]
 800cd3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd40:	0d1b      	lsrs	r3, r3, #20
 800cd42:	051b      	lsls	r3, r3, #20
 800cd44:	b12b      	cbz	r3, 800cd52 <_dtoa_r+0x7ba>
 800cd46:	9b05      	ldr	r3, [sp, #20]
 800cd48:	3301      	adds	r3, #1
 800cd4a:	9305      	str	r3, [sp, #20]
 800cd4c:	f108 0801 	add.w	r8, r8, #1
 800cd50:	2301      	movs	r3, #1
 800cd52:	9307      	str	r3, [sp, #28]
 800cd54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d12a      	bne.n	800cdb0 <_dtoa_r+0x818>
 800cd5a:	2001      	movs	r0, #1
 800cd5c:	e030      	b.n	800cdc0 <_dtoa_r+0x828>
 800cd5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cd64:	e795      	b.n	800cc92 <_dtoa_r+0x6fa>
 800cd66:	9b07      	ldr	r3, [sp, #28]
 800cd68:	f109 37ff 	add.w	r7, r9, #4294967295
 800cd6c:	42bb      	cmp	r3, r7
 800cd6e:	bfbf      	itttt	lt
 800cd70:	9b07      	ldrlt	r3, [sp, #28]
 800cd72:	9707      	strlt	r7, [sp, #28]
 800cd74:	1afa      	sublt	r2, r7, r3
 800cd76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800cd78:	bfbb      	ittet	lt
 800cd7a:	189b      	addlt	r3, r3, r2
 800cd7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800cd7e:	1bdf      	subge	r7, r3, r7
 800cd80:	2700      	movlt	r7, #0
 800cd82:	f1b9 0f00 	cmp.w	r9, #0
 800cd86:	bfb5      	itete	lt
 800cd88:	9b05      	ldrlt	r3, [sp, #20]
 800cd8a:	9d05      	ldrge	r5, [sp, #20]
 800cd8c:	eba3 0509 	sublt.w	r5, r3, r9
 800cd90:	464b      	movge	r3, r9
 800cd92:	bfb8      	it	lt
 800cd94:	2300      	movlt	r3, #0
 800cd96:	e77e      	b.n	800cc96 <_dtoa_r+0x6fe>
 800cd98:	9f07      	ldr	r7, [sp, #28]
 800cd9a:	9d05      	ldr	r5, [sp, #20]
 800cd9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800cd9e:	e783      	b.n	800cca8 <_dtoa_r+0x710>
 800cda0:	9a07      	ldr	r2, [sp, #28]
 800cda2:	e7ab      	b.n	800ccfc <_dtoa_r+0x764>
 800cda4:	2300      	movs	r3, #0
 800cda6:	e7d4      	b.n	800cd52 <_dtoa_r+0x7ba>
 800cda8:	9b00      	ldr	r3, [sp, #0]
 800cdaa:	e7d2      	b.n	800cd52 <_dtoa_r+0x7ba>
 800cdac:	2300      	movs	r3, #0
 800cdae:	9307      	str	r3, [sp, #28]
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800cdb6:	6918      	ldr	r0, [r3, #16]
 800cdb8:	f000 fc20 	bl	800d5fc <__hi0bits>
 800cdbc:	f1c0 0020 	rsb	r0, r0, #32
 800cdc0:	4440      	add	r0, r8
 800cdc2:	f010 001f 	ands.w	r0, r0, #31
 800cdc6:	d047      	beq.n	800ce58 <_dtoa_r+0x8c0>
 800cdc8:	f1c0 0320 	rsb	r3, r0, #32
 800cdcc:	2b04      	cmp	r3, #4
 800cdce:	dd3b      	ble.n	800ce48 <_dtoa_r+0x8b0>
 800cdd0:	9b05      	ldr	r3, [sp, #20]
 800cdd2:	f1c0 001c 	rsb	r0, r0, #28
 800cdd6:	4403      	add	r3, r0
 800cdd8:	9305      	str	r3, [sp, #20]
 800cdda:	4405      	add	r5, r0
 800cddc:	4480      	add	r8, r0
 800cdde:	9b05      	ldr	r3, [sp, #20]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	dd05      	ble.n	800cdf0 <_dtoa_r+0x858>
 800cde4:	461a      	mov	r2, r3
 800cde6:	9904      	ldr	r1, [sp, #16]
 800cde8:	4620      	mov	r0, r4
 800cdea:	f000 fd43 	bl	800d874 <__lshift>
 800cdee:	9004      	str	r0, [sp, #16]
 800cdf0:	f1b8 0f00 	cmp.w	r8, #0
 800cdf4:	dd05      	ble.n	800ce02 <_dtoa_r+0x86a>
 800cdf6:	4639      	mov	r1, r7
 800cdf8:	4642      	mov	r2, r8
 800cdfa:	4620      	mov	r0, r4
 800cdfc:	f000 fd3a 	bl	800d874 <__lshift>
 800ce00:	4607      	mov	r7, r0
 800ce02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce04:	b353      	cbz	r3, 800ce5c <_dtoa_r+0x8c4>
 800ce06:	4639      	mov	r1, r7
 800ce08:	9804      	ldr	r0, [sp, #16]
 800ce0a:	f000 fd87 	bl	800d91c <__mcmp>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	da24      	bge.n	800ce5c <_dtoa_r+0x8c4>
 800ce12:	2300      	movs	r3, #0
 800ce14:	220a      	movs	r2, #10
 800ce16:	9904      	ldr	r1, [sp, #16]
 800ce18:	4620      	mov	r0, r4
 800ce1a:	f000 fbb4 	bl	800d586 <__multadd>
 800ce1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce20:	9004      	str	r0, [sp, #16]
 800ce22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	f000 814d 	beq.w	800d0c6 <_dtoa_r+0xb2e>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	4631      	mov	r1, r6
 800ce30:	220a      	movs	r2, #10
 800ce32:	4620      	mov	r0, r4
 800ce34:	f000 fba7 	bl	800d586 <__multadd>
 800ce38:	9b02      	ldr	r3, [sp, #8]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	4606      	mov	r6, r0
 800ce3e:	dc4f      	bgt.n	800cee0 <_dtoa_r+0x948>
 800ce40:	9b06      	ldr	r3, [sp, #24]
 800ce42:	2b02      	cmp	r3, #2
 800ce44:	dd4c      	ble.n	800cee0 <_dtoa_r+0x948>
 800ce46:	e011      	b.n	800ce6c <_dtoa_r+0x8d4>
 800ce48:	d0c9      	beq.n	800cdde <_dtoa_r+0x846>
 800ce4a:	9a05      	ldr	r2, [sp, #20]
 800ce4c:	331c      	adds	r3, #28
 800ce4e:	441a      	add	r2, r3
 800ce50:	9205      	str	r2, [sp, #20]
 800ce52:	441d      	add	r5, r3
 800ce54:	4498      	add	r8, r3
 800ce56:	e7c2      	b.n	800cdde <_dtoa_r+0x846>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	e7f6      	b.n	800ce4a <_dtoa_r+0x8b2>
 800ce5c:	f1b9 0f00 	cmp.w	r9, #0
 800ce60:	dc38      	bgt.n	800ced4 <_dtoa_r+0x93c>
 800ce62:	9b06      	ldr	r3, [sp, #24]
 800ce64:	2b02      	cmp	r3, #2
 800ce66:	dd35      	ble.n	800ced4 <_dtoa_r+0x93c>
 800ce68:	f8cd 9008 	str.w	r9, [sp, #8]
 800ce6c:	9b02      	ldr	r3, [sp, #8]
 800ce6e:	b963      	cbnz	r3, 800ce8a <_dtoa_r+0x8f2>
 800ce70:	4639      	mov	r1, r7
 800ce72:	2205      	movs	r2, #5
 800ce74:	4620      	mov	r0, r4
 800ce76:	f000 fb86 	bl	800d586 <__multadd>
 800ce7a:	4601      	mov	r1, r0
 800ce7c:	4607      	mov	r7, r0
 800ce7e:	9804      	ldr	r0, [sp, #16]
 800ce80:	f000 fd4c 	bl	800d91c <__mcmp>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	f73f adcc 	bgt.w	800ca22 <_dtoa_r+0x48a>
 800ce8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce8c:	465d      	mov	r5, fp
 800ce8e:	ea6f 0a03 	mvn.w	sl, r3
 800ce92:	f04f 0900 	mov.w	r9, #0
 800ce96:	4639      	mov	r1, r7
 800ce98:	4620      	mov	r0, r4
 800ce9a:	f000 fb5d 	bl	800d558 <_Bfree>
 800ce9e:	2e00      	cmp	r6, #0
 800cea0:	f43f aeb7 	beq.w	800cc12 <_dtoa_r+0x67a>
 800cea4:	f1b9 0f00 	cmp.w	r9, #0
 800cea8:	d005      	beq.n	800ceb6 <_dtoa_r+0x91e>
 800ceaa:	45b1      	cmp	r9, r6
 800ceac:	d003      	beq.n	800ceb6 <_dtoa_r+0x91e>
 800ceae:	4649      	mov	r1, r9
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	f000 fb51 	bl	800d558 <_Bfree>
 800ceb6:	4631      	mov	r1, r6
 800ceb8:	4620      	mov	r0, r4
 800ceba:	f000 fb4d 	bl	800d558 <_Bfree>
 800cebe:	e6a8      	b.n	800cc12 <_dtoa_r+0x67a>
 800cec0:	2700      	movs	r7, #0
 800cec2:	463e      	mov	r6, r7
 800cec4:	e7e1      	b.n	800ce8a <_dtoa_r+0x8f2>
 800cec6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ceca:	463e      	mov	r6, r7
 800cecc:	e5a9      	b.n	800ca22 <_dtoa_r+0x48a>
 800cece:	bf00      	nop
 800ced0:	40240000 	.word	0x40240000
 800ced4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ced6:	f8cd 9008 	str.w	r9, [sp, #8]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	f000 80fa 	beq.w	800d0d4 <_dtoa_r+0xb3c>
 800cee0:	2d00      	cmp	r5, #0
 800cee2:	dd05      	ble.n	800cef0 <_dtoa_r+0x958>
 800cee4:	4631      	mov	r1, r6
 800cee6:	462a      	mov	r2, r5
 800cee8:	4620      	mov	r0, r4
 800ceea:	f000 fcc3 	bl	800d874 <__lshift>
 800ceee:	4606      	mov	r6, r0
 800cef0:	9b07      	ldr	r3, [sp, #28]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d04c      	beq.n	800cf90 <_dtoa_r+0x9f8>
 800cef6:	6871      	ldr	r1, [r6, #4]
 800cef8:	4620      	mov	r0, r4
 800cefa:	f000 faf9 	bl	800d4f0 <_Balloc>
 800cefe:	6932      	ldr	r2, [r6, #16]
 800cf00:	3202      	adds	r2, #2
 800cf02:	4605      	mov	r5, r0
 800cf04:	0092      	lsls	r2, r2, #2
 800cf06:	f106 010c 	add.w	r1, r6, #12
 800cf0a:	300c      	adds	r0, #12
 800cf0c:	f7fe fcda 	bl	800b8c4 <memcpy>
 800cf10:	2201      	movs	r2, #1
 800cf12:	4629      	mov	r1, r5
 800cf14:	4620      	mov	r0, r4
 800cf16:	f000 fcad 	bl	800d874 <__lshift>
 800cf1a:	9b00      	ldr	r3, [sp, #0]
 800cf1c:	f8cd b014 	str.w	fp, [sp, #20]
 800cf20:	f003 0301 	and.w	r3, r3, #1
 800cf24:	46b1      	mov	r9, r6
 800cf26:	9307      	str	r3, [sp, #28]
 800cf28:	4606      	mov	r6, r0
 800cf2a:	4639      	mov	r1, r7
 800cf2c:	9804      	ldr	r0, [sp, #16]
 800cf2e:	f7ff faa5 	bl	800c47c <quorem>
 800cf32:	4649      	mov	r1, r9
 800cf34:	4605      	mov	r5, r0
 800cf36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800cf3a:	9804      	ldr	r0, [sp, #16]
 800cf3c:	f000 fcee 	bl	800d91c <__mcmp>
 800cf40:	4632      	mov	r2, r6
 800cf42:	9000      	str	r0, [sp, #0]
 800cf44:	4639      	mov	r1, r7
 800cf46:	4620      	mov	r0, r4
 800cf48:	f000 fd02 	bl	800d950 <__mdiff>
 800cf4c:	68c3      	ldr	r3, [r0, #12]
 800cf4e:	4602      	mov	r2, r0
 800cf50:	bb03      	cbnz	r3, 800cf94 <_dtoa_r+0x9fc>
 800cf52:	4601      	mov	r1, r0
 800cf54:	9008      	str	r0, [sp, #32]
 800cf56:	9804      	ldr	r0, [sp, #16]
 800cf58:	f000 fce0 	bl	800d91c <__mcmp>
 800cf5c:	9a08      	ldr	r2, [sp, #32]
 800cf5e:	4603      	mov	r3, r0
 800cf60:	4611      	mov	r1, r2
 800cf62:	4620      	mov	r0, r4
 800cf64:	9308      	str	r3, [sp, #32]
 800cf66:	f000 faf7 	bl	800d558 <_Bfree>
 800cf6a:	9b08      	ldr	r3, [sp, #32]
 800cf6c:	b9a3      	cbnz	r3, 800cf98 <_dtoa_r+0xa00>
 800cf6e:	9a06      	ldr	r2, [sp, #24]
 800cf70:	b992      	cbnz	r2, 800cf98 <_dtoa_r+0xa00>
 800cf72:	9a07      	ldr	r2, [sp, #28]
 800cf74:	b982      	cbnz	r2, 800cf98 <_dtoa_r+0xa00>
 800cf76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cf7a:	d029      	beq.n	800cfd0 <_dtoa_r+0xa38>
 800cf7c:	9b00      	ldr	r3, [sp, #0]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	dd01      	ble.n	800cf86 <_dtoa_r+0x9ee>
 800cf82:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800cf86:	9b05      	ldr	r3, [sp, #20]
 800cf88:	1c5d      	adds	r5, r3, #1
 800cf8a:	f883 8000 	strb.w	r8, [r3]
 800cf8e:	e782      	b.n	800ce96 <_dtoa_r+0x8fe>
 800cf90:	4630      	mov	r0, r6
 800cf92:	e7c2      	b.n	800cf1a <_dtoa_r+0x982>
 800cf94:	2301      	movs	r3, #1
 800cf96:	e7e3      	b.n	800cf60 <_dtoa_r+0x9c8>
 800cf98:	9a00      	ldr	r2, [sp, #0]
 800cf9a:	2a00      	cmp	r2, #0
 800cf9c:	db04      	blt.n	800cfa8 <_dtoa_r+0xa10>
 800cf9e:	d125      	bne.n	800cfec <_dtoa_r+0xa54>
 800cfa0:	9a06      	ldr	r2, [sp, #24]
 800cfa2:	bb1a      	cbnz	r2, 800cfec <_dtoa_r+0xa54>
 800cfa4:	9a07      	ldr	r2, [sp, #28]
 800cfa6:	bb0a      	cbnz	r2, 800cfec <_dtoa_r+0xa54>
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	ddec      	ble.n	800cf86 <_dtoa_r+0x9ee>
 800cfac:	2201      	movs	r2, #1
 800cfae:	9904      	ldr	r1, [sp, #16]
 800cfb0:	4620      	mov	r0, r4
 800cfb2:	f000 fc5f 	bl	800d874 <__lshift>
 800cfb6:	4639      	mov	r1, r7
 800cfb8:	9004      	str	r0, [sp, #16]
 800cfba:	f000 fcaf 	bl	800d91c <__mcmp>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	dc03      	bgt.n	800cfca <_dtoa_r+0xa32>
 800cfc2:	d1e0      	bne.n	800cf86 <_dtoa_r+0x9ee>
 800cfc4:	f018 0f01 	tst.w	r8, #1
 800cfc8:	d0dd      	beq.n	800cf86 <_dtoa_r+0x9ee>
 800cfca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cfce:	d1d8      	bne.n	800cf82 <_dtoa_r+0x9ea>
 800cfd0:	9b05      	ldr	r3, [sp, #20]
 800cfd2:	9a05      	ldr	r2, [sp, #20]
 800cfd4:	1c5d      	adds	r5, r3, #1
 800cfd6:	2339      	movs	r3, #57	; 0x39
 800cfd8:	7013      	strb	r3, [r2, #0]
 800cfda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cfde:	2b39      	cmp	r3, #57	; 0x39
 800cfe0:	f105 32ff 	add.w	r2, r5, #4294967295
 800cfe4:	d04f      	beq.n	800d086 <_dtoa_r+0xaee>
 800cfe6:	3301      	adds	r3, #1
 800cfe8:	7013      	strb	r3, [r2, #0]
 800cfea:	e754      	b.n	800ce96 <_dtoa_r+0x8fe>
 800cfec:	9a05      	ldr	r2, [sp, #20]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	f102 0501 	add.w	r5, r2, #1
 800cff4:	dd06      	ble.n	800d004 <_dtoa_r+0xa6c>
 800cff6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cffa:	d0e9      	beq.n	800cfd0 <_dtoa_r+0xa38>
 800cffc:	f108 0801 	add.w	r8, r8, #1
 800d000:	9b05      	ldr	r3, [sp, #20]
 800d002:	e7c2      	b.n	800cf8a <_dtoa_r+0x9f2>
 800d004:	9a02      	ldr	r2, [sp, #8]
 800d006:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d00a:	eba5 030b 	sub.w	r3, r5, fp
 800d00e:	4293      	cmp	r3, r2
 800d010:	d021      	beq.n	800d056 <_dtoa_r+0xabe>
 800d012:	2300      	movs	r3, #0
 800d014:	220a      	movs	r2, #10
 800d016:	9904      	ldr	r1, [sp, #16]
 800d018:	4620      	mov	r0, r4
 800d01a:	f000 fab4 	bl	800d586 <__multadd>
 800d01e:	45b1      	cmp	r9, r6
 800d020:	9004      	str	r0, [sp, #16]
 800d022:	f04f 0300 	mov.w	r3, #0
 800d026:	f04f 020a 	mov.w	r2, #10
 800d02a:	4649      	mov	r1, r9
 800d02c:	4620      	mov	r0, r4
 800d02e:	d105      	bne.n	800d03c <_dtoa_r+0xaa4>
 800d030:	f000 faa9 	bl	800d586 <__multadd>
 800d034:	4681      	mov	r9, r0
 800d036:	4606      	mov	r6, r0
 800d038:	9505      	str	r5, [sp, #20]
 800d03a:	e776      	b.n	800cf2a <_dtoa_r+0x992>
 800d03c:	f000 faa3 	bl	800d586 <__multadd>
 800d040:	4631      	mov	r1, r6
 800d042:	4681      	mov	r9, r0
 800d044:	2300      	movs	r3, #0
 800d046:	220a      	movs	r2, #10
 800d048:	4620      	mov	r0, r4
 800d04a:	f000 fa9c 	bl	800d586 <__multadd>
 800d04e:	4606      	mov	r6, r0
 800d050:	e7f2      	b.n	800d038 <_dtoa_r+0xaa0>
 800d052:	f04f 0900 	mov.w	r9, #0
 800d056:	2201      	movs	r2, #1
 800d058:	9904      	ldr	r1, [sp, #16]
 800d05a:	4620      	mov	r0, r4
 800d05c:	f000 fc0a 	bl	800d874 <__lshift>
 800d060:	4639      	mov	r1, r7
 800d062:	9004      	str	r0, [sp, #16]
 800d064:	f000 fc5a 	bl	800d91c <__mcmp>
 800d068:	2800      	cmp	r0, #0
 800d06a:	dcb6      	bgt.n	800cfda <_dtoa_r+0xa42>
 800d06c:	d102      	bne.n	800d074 <_dtoa_r+0xadc>
 800d06e:	f018 0f01 	tst.w	r8, #1
 800d072:	d1b2      	bne.n	800cfda <_dtoa_r+0xa42>
 800d074:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d078:	2b30      	cmp	r3, #48	; 0x30
 800d07a:	f105 32ff 	add.w	r2, r5, #4294967295
 800d07e:	f47f af0a 	bne.w	800ce96 <_dtoa_r+0x8fe>
 800d082:	4615      	mov	r5, r2
 800d084:	e7f6      	b.n	800d074 <_dtoa_r+0xadc>
 800d086:	4593      	cmp	fp, r2
 800d088:	d105      	bne.n	800d096 <_dtoa_r+0xafe>
 800d08a:	2331      	movs	r3, #49	; 0x31
 800d08c:	f10a 0a01 	add.w	sl, sl, #1
 800d090:	f88b 3000 	strb.w	r3, [fp]
 800d094:	e6ff      	b.n	800ce96 <_dtoa_r+0x8fe>
 800d096:	4615      	mov	r5, r2
 800d098:	e79f      	b.n	800cfda <_dtoa_r+0xa42>
 800d09a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d100 <_dtoa_r+0xb68>
 800d09e:	e007      	b.n	800d0b0 <_dtoa_r+0xb18>
 800d0a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d0a2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d104 <_dtoa_r+0xb6c>
 800d0a6:	b11b      	cbz	r3, 800d0b0 <_dtoa_r+0xb18>
 800d0a8:	f10b 0308 	add.w	r3, fp, #8
 800d0ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d0ae:	6013      	str	r3, [r2, #0]
 800d0b0:	4658      	mov	r0, fp
 800d0b2:	b017      	add	sp, #92	; 0x5c
 800d0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0b8:	9b06      	ldr	r3, [sp, #24]
 800d0ba:	2b01      	cmp	r3, #1
 800d0bc:	f77f ae35 	ble.w	800cd2a <_dtoa_r+0x792>
 800d0c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0c2:	9307      	str	r3, [sp, #28]
 800d0c4:	e649      	b.n	800cd5a <_dtoa_r+0x7c2>
 800d0c6:	9b02      	ldr	r3, [sp, #8]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	dc03      	bgt.n	800d0d4 <_dtoa_r+0xb3c>
 800d0cc:	9b06      	ldr	r3, [sp, #24]
 800d0ce:	2b02      	cmp	r3, #2
 800d0d0:	f73f aecc 	bgt.w	800ce6c <_dtoa_r+0x8d4>
 800d0d4:	465d      	mov	r5, fp
 800d0d6:	4639      	mov	r1, r7
 800d0d8:	9804      	ldr	r0, [sp, #16]
 800d0da:	f7ff f9cf 	bl	800c47c <quorem>
 800d0de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d0e2:	f805 8b01 	strb.w	r8, [r5], #1
 800d0e6:	9a02      	ldr	r2, [sp, #8]
 800d0e8:	eba5 030b 	sub.w	r3, r5, fp
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	ddb0      	ble.n	800d052 <_dtoa_r+0xaba>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	220a      	movs	r2, #10
 800d0f4:	9904      	ldr	r1, [sp, #16]
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f000 fa45 	bl	800d586 <__multadd>
 800d0fc:	9004      	str	r0, [sp, #16]
 800d0fe:	e7ea      	b.n	800d0d6 <_dtoa_r+0xb3e>
 800d100:	0800ead8 	.word	0x0800ead8
 800d104:	0800eafc 	.word	0x0800eafc

0800d108 <__sflush_r>:
 800d108:	898a      	ldrh	r2, [r1, #12]
 800d10a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d10e:	4605      	mov	r5, r0
 800d110:	0710      	lsls	r0, r2, #28
 800d112:	460c      	mov	r4, r1
 800d114:	d458      	bmi.n	800d1c8 <__sflush_r+0xc0>
 800d116:	684b      	ldr	r3, [r1, #4]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	dc05      	bgt.n	800d128 <__sflush_r+0x20>
 800d11c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d11e:	2b00      	cmp	r3, #0
 800d120:	dc02      	bgt.n	800d128 <__sflush_r+0x20>
 800d122:	2000      	movs	r0, #0
 800d124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d12a:	2e00      	cmp	r6, #0
 800d12c:	d0f9      	beq.n	800d122 <__sflush_r+0x1a>
 800d12e:	2300      	movs	r3, #0
 800d130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d134:	682f      	ldr	r7, [r5, #0]
 800d136:	6a21      	ldr	r1, [r4, #32]
 800d138:	602b      	str	r3, [r5, #0]
 800d13a:	d032      	beq.n	800d1a2 <__sflush_r+0x9a>
 800d13c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d13e:	89a3      	ldrh	r3, [r4, #12]
 800d140:	075a      	lsls	r2, r3, #29
 800d142:	d505      	bpl.n	800d150 <__sflush_r+0x48>
 800d144:	6863      	ldr	r3, [r4, #4]
 800d146:	1ac0      	subs	r0, r0, r3
 800d148:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d14a:	b10b      	cbz	r3, 800d150 <__sflush_r+0x48>
 800d14c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d14e:	1ac0      	subs	r0, r0, r3
 800d150:	2300      	movs	r3, #0
 800d152:	4602      	mov	r2, r0
 800d154:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d156:	6a21      	ldr	r1, [r4, #32]
 800d158:	4628      	mov	r0, r5
 800d15a:	47b0      	blx	r6
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	89a3      	ldrh	r3, [r4, #12]
 800d160:	d106      	bne.n	800d170 <__sflush_r+0x68>
 800d162:	6829      	ldr	r1, [r5, #0]
 800d164:	291d      	cmp	r1, #29
 800d166:	d848      	bhi.n	800d1fa <__sflush_r+0xf2>
 800d168:	4a29      	ldr	r2, [pc, #164]	; (800d210 <__sflush_r+0x108>)
 800d16a:	40ca      	lsrs	r2, r1
 800d16c:	07d6      	lsls	r6, r2, #31
 800d16e:	d544      	bpl.n	800d1fa <__sflush_r+0xf2>
 800d170:	2200      	movs	r2, #0
 800d172:	6062      	str	r2, [r4, #4]
 800d174:	04d9      	lsls	r1, r3, #19
 800d176:	6922      	ldr	r2, [r4, #16]
 800d178:	6022      	str	r2, [r4, #0]
 800d17a:	d504      	bpl.n	800d186 <__sflush_r+0x7e>
 800d17c:	1c42      	adds	r2, r0, #1
 800d17e:	d101      	bne.n	800d184 <__sflush_r+0x7c>
 800d180:	682b      	ldr	r3, [r5, #0]
 800d182:	b903      	cbnz	r3, 800d186 <__sflush_r+0x7e>
 800d184:	6560      	str	r0, [r4, #84]	; 0x54
 800d186:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d188:	602f      	str	r7, [r5, #0]
 800d18a:	2900      	cmp	r1, #0
 800d18c:	d0c9      	beq.n	800d122 <__sflush_r+0x1a>
 800d18e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d192:	4299      	cmp	r1, r3
 800d194:	d002      	beq.n	800d19c <__sflush_r+0x94>
 800d196:	4628      	mov	r0, r5
 800d198:	f000 fc94 	bl	800dac4 <_free_r>
 800d19c:	2000      	movs	r0, #0
 800d19e:	6360      	str	r0, [r4, #52]	; 0x34
 800d1a0:	e7c0      	b.n	800d124 <__sflush_r+0x1c>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	47b0      	blx	r6
 800d1a8:	1c41      	adds	r1, r0, #1
 800d1aa:	d1c8      	bne.n	800d13e <__sflush_r+0x36>
 800d1ac:	682b      	ldr	r3, [r5, #0]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d0c5      	beq.n	800d13e <__sflush_r+0x36>
 800d1b2:	2b1d      	cmp	r3, #29
 800d1b4:	d001      	beq.n	800d1ba <__sflush_r+0xb2>
 800d1b6:	2b16      	cmp	r3, #22
 800d1b8:	d101      	bne.n	800d1be <__sflush_r+0xb6>
 800d1ba:	602f      	str	r7, [r5, #0]
 800d1bc:	e7b1      	b.n	800d122 <__sflush_r+0x1a>
 800d1be:	89a3      	ldrh	r3, [r4, #12]
 800d1c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1c4:	81a3      	strh	r3, [r4, #12]
 800d1c6:	e7ad      	b.n	800d124 <__sflush_r+0x1c>
 800d1c8:	690f      	ldr	r7, [r1, #16]
 800d1ca:	2f00      	cmp	r7, #0
 800d1cc:	d0a9      	beq.n	800d122 <__sflush_r+0x1a>
 800d1ce:	0793      	lsls	r3, r2, #30
 800d1d0:	680e      	ldr	r6, [r1, #0]
 800d1d2:	bf08      	it	eq
 800d1d4:	694b      	ldreq	r3, [r1, #20]
 800d1d6:	600f      	str	r7, [r1, #0]
 800d1d8:	bf18      	it	ne
 800d1da:	2300      	movne	r3, #0
 800d1dc:	eba6 0807 	sub.w	r8, r6, r7
 800d1e0:	608b      	str	r3, [r1, #8]
 800d1e2:	f1b8 0f00 	cmp.w	r8, #0
 800d1e6:	dd9c      	ble.n	800d122 <__sflush_r+0x1a>
 800d1e8:	4643      	mov	r3, r8
 800d1ea:	463a      	mov	r2, r7
 800d1ec:	6a21      	ldr	r1, [r4, #32]
 800d1ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d1f0:	4628      	mov	r0, r5
 800d1f2:	47b0      	blx	r6
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	dc06      	bgt.n	800d206 <__sflush_r+0xfe>
 800d1f8:	89a3      	ldrh	r3, [r4, #12]
 800d1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1fe:	81a3      	strh	r3, [r4, #12]
 800d200:	f04f 30ff 	mov.w	r0, #4294967295
 800d204:	e78e      	b.n	800d124 <__sflush_r+0x1c>
 800d206:	4407      	add	r7, r0
 800d208:	eba8 0800 	sub.w	r8, r8, r0
 800d20c:	e7e9      	b.n	800d1e2 <__sflush_r+0xda>
 800d20e:	bf00      	nop
 800d210:	20400001 	.word	0x20400001

0800d214 <_fflush_r>:
 800d214:	b538      	push	{r3, r4, r5, lr}
 800d216:	690b      	ldr	r3, [r1, #16]
 800d218:	4605      	mov	r5, r0
 800d21a:	460c      	mov	r4, r1
 800d21c:	b1db      	cbz	r3, 800d256 <_fflush_r+0x42>
 800d21e:	b118      	cbz	r0, 800d228 <_fflush_r+0x14>
 800d220:	6983      	ldr	r3, [r0, #24]
 800d222:	b90b      	cbnz	r3, 800d228 <_fflush_r+0x14>
 800d224:	f000 f860 	bl	800d2e8 <__sinit>
 800d228:	4b0c      	ldr	r3, [pc, #48]	; (800d25c <_fflush_r+0x48>)
 800d22a:	429c      	cmp	r4, r3
 800d22c:	d109      	bne.n	800d242 <_fflush_r+0x2e>
 800d22e:	686c      	ldr	r4, [r5, #4]
 800d230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d234:	b17b      	cbz	r3, 800d256 <_fflush_r+0x42>
 800d236:	4621      	mov	r1, r4
 800d238:	4628      	mov	r0, r5
 800d23a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d23e:	f7ff bf63 	b.w	800d108 <__sflush_r>
 800d242:	4b07      	ldr	r3, [pc, #28]	; (800d260 <_fflush_r+0x4c>)
 800d244:	429c      	cmp	r4, r3
 800d246:	d101      	bne.n	800d24c <_fflush_r+0x38>
 800d248:	68ac      	ldr	r4, [r5, #8]
 800d24a:	e7f1      	b.n	800d230 <_fflush_r+0x1c>
 800d24c:	4b05      	ldr	r3, [pc, #20]	; (800d264 <_fflush_r+0x50>)
 800d24e:	429c      	cmp	r4, r3
 800d250:	bf08      	it	eq
 800d252:	68ec      	ldreq	r4, [r5, #12]
 800d254:	e7ec      	b.n	800d230 <_fflush_r+0x1c>
 800d256:	2000      	movs	r0, #0
 800d258:	bd38      	pop	{r3, r4, r5, pc}
 800d25a:	bf00      	nop
 800d25c:	0800eb2c 	.word	0x0800eb2c
 800d260:	0800eb4c 	.word	0x0800eb4c
 800d264:	0800eb0c 	.word	0x0800eb0c

0800d268 <std>:
 800d268:	2300      	movs	r3, #0
 800d26a:	b510      	push	{r4, lr}
 800d26c:	4604      	mov	r4, r0
 800d26e:	e9c0 3300 	strd	r3, r3, [r0]
 800d272:	6083      	str	r3, [r0, #8]
 800d274:	8181      	strh	r1, [r0, #12]
 800d276:	6643      	str	r3, [r0, #100]	; 0x64
 800d278:	81c2      	strh	r2, [r0, #14]
 800d27a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d27e:	6183      	str	r3, [r0, #24]
 800d280:	4619      	mov	r1, r3
 800d282:	2208      	movs	r2, #8
 800d284:	305c      	adds	r0, #92	; 0x5c
 800d286:	f7fe fb28 	bl	800b8da <memset>
 800d28a:	4b05      	ldr	r3, [pc, #20]	; (800d2a0 <std+0x38>)
 800d28c:	6263      	str	r3, [r4, #36]	; 0x24
 800d28e:	4b05      	ldr	r3, [pc, #20]	; (800d2a4 <std+0x3c>)
 800d290:	62a3      	str	r3, [r4, #40]	; 0x28
 800d292:	4b05      	ldr	r3, [pc, #20]	; (800d2a8 <std+0x40>)
 800d294:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d296:	4b05      	ldr	r3, [pc, #20]	; (800d2ac <std+0x44>)
 800d298:	6224      	str	r4, [r4, #32]
 800d29a:	6323      	str	r3, [r4, #48]	; 0x30
 800d29c:	bd10      	pop	{r4, pc}
 800d29e:	bf00      	nop
 800d2a0:	0800e159 	.word	0x0800e159
 800d2a4:	0800e17b 	.word	0x0800e17b
 800d2a8:	0800e1b3 	.word	0x0800e1b3
 800d2ac:	0800e1d7 	.word	0x0800e1d7

0800d2b0 <_cleanup_r>:
 800d2b0:	4901      	ldr	r1, [pc, #4]	; (800d2b8 <_cleanup_r+0x8>)
 800d2b2:	f000 b885 	b.w	800d3c0 <_fwalk_reent>
 800d2b6:	bf00      	nop
 800d2b8:	0800d215 	.word	0x0800d215

0800d2bc <__sfmoreglue>:
 800d2bc:	b570      	push	{r4, r5, r6, lr}
 800d2be:	1e4a      	subs	r2, r1, #1
 800d2c0:	2568      	movs	r5, #104	; 0x68
 800d2c2:	4355      	muls	r5, r2
 800d2c4:	460e      	mov	r6, r1
 800d2c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d2ca:	f000 fc49 	bl	800db60 <_malloc_r>
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	b140      	cbz	r0, 800d2e4 <__sfmoreglue+0x28>
 800d2d2:	2100      	movs	r1, #0
 800d2d4:	e9c0 1600 	strd	r1, r6, [r0]
 800d2d8:	300c      	adds	r0, #12
 800d2da:	60a0      	str	r0, [r4, #8]
 800d2dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d2e0:	f7fe fafb 	bl	800b8da <memset>
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	bd70      	pop	{r4, r5, r6, pc}

0800d2e8 <__sinit>:
 800d2e8:	6983      	ldr	r3, [r0, #24]
 800d2ea:	b510      	push	{r4, lr}
 800d2ec:	4604      	mov	r4, r0
 800d2ee:	bb33      	cbnz	r3, 800d33e <__sinit+0x56>
 800d2f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d2f4:	6503      	str	r3, [r0, #80]	; 0x50
 800d2f6:	4b12      	ldr	r3, [pc, #72]	; (800d340 <__sinit+0x58>)
 800d2f8:	4a12      	ldr	r2, [pc, #72]	; (800d344 <__sinit+0x5c>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	6282      	str	r2, [r0, #40]	; 0x28
 800d2fe:	4298      	cmp	r0, r3
 800d300:	bf04      	itt	eq
 800d302:	2301      	moveq	r3, #1
 800d304:	6183      	streq	r3, [r0, #24]
 800d306:	f000 f81f 	bl	800d348 <__sfp>
 800d30a:	6060      	str	r0, [r4, #4]
 800d30c:	4620      	mov	r0, r4
 800d30e:	f000 f81b 	bl	800d348 <__sfp>
 800d312:	60a0      	str	r0, [r4, #8]
 800d314:	4620      	mov	r0, r4
 800d316:	f000 f817 	bl	800d348 <__sfp>
 800d31a:	2200      	movs	r2, #0
 800d31c:	60e0      	str	r0, [r4, #12]
 800d31e:	2104      	movs	r1, #4
 800d320:	6860      	ldr	r0, [r4, #4]
 800d322:	f7ff ffa1 	bl	800d268 <std>
 800d326:	2201      	movs	r2, #1
 800d328:	2109      	movs	r1, #9
 800d32a:	68a0      	ldr	r0, [r4, #8]
 800d32c:	f7ff ff9c 	bl	800d268 <std>
 800d330:	2202      	movs	r2, #2
 800d332:	2112      	movs	r1, #18
 800d334:	68e0      	ldr	r0, [r4, #12]
 800d336:	f7ff ff97 	bl	800d268 <std>
 800d33a:	2301      	movs	r3, #1
 800d33c:	61a3      	str	r3, [r4, #24]
 800d33e:	bd10      	pop	{r4, pc}
 800d340:	0800eac4 	.word	0x0800eac4
 800d344:	0800d2b1 	.word	0x0800d2b1

0800d348 <__sfp>:
 800d348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34a:	4b1b      	ldr	r3, [pc, #108]	; (800d3b8 <__sfp+0x70>)
 800d34c:	681e      	ldr	r6, [r3, #0]
 800d34e:	69b3      	ldr	r3, [r6, #24]
 800d350:	4607      	mov	r7, r0
 800d352:	b913      	cbnz	r3, 800d35a <__sfp+0x12>
 800d354:	4630      	mov	r0, r6
 800d356:	f7ff ffc7 	bl	800d2e8 <__sinit>
 800d35a:	3648      	adds	r6, #72	; 0x48
 800d35c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d360:	3b01      	subs	r3, #1
 800d362:	d503      	bpl.n	800d36c <__sfp+0x24>
 800d364:	6833      	ldr	r3, [r6, #0]
 800d366:	b133      	cbz	r3, 800d376 <__sfp+0x2e>
 800d368:	6836      	ldr	r6, [r6, #0]
 800d36a:	e7f7      	b.n	800d35c <__sfp+0x14>
 800d36c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d370:	b16d      	cbz	r5, 800d38e <__sfp+0x46>
 800d372:	3468      	adds	r4, #104	; 0x68
 800d374:	e7f4      	b.n	800d360 <__sfp+0x18>
 800d376:	2104      	movs	r1, #4
 800d378:	4638      	mov	r0, r7
 800d37a:	f7ff ff9f 	bl	800d2bc <__sfmoreglue>
 800d37e:	6030      	str	r0, [r6, #0]
 800d380:	2800      	cmp	r0, #0
 800d382:	d1f1      	bne.n	800d368 <__sfp+0x20>
 800d384:	230c      	movs	r3, #12
 800d386:	603b      	str	r3, [r7, #0]
 800d388:	4604      	mov	r4, r0
 800d38a:	4620      	mov	r0, r4
 800d38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d38e:	4b0b      	ldr	r3, [pc, #44]	; (800d3bc <__sfp+0x74>)
 800d390:	6665      	str	r5, [r4, #100]	; 0x64
 800d392:	e9c4 5500 	strd	r5, r5, [r4]
 800d396:	60a5      	str	r5, [r4, #8]
 800d398:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d39c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d3a0:	2208      	movs	r2, #8
 800d3a2:	4629      	mov	r1, r5
 800d3a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d3a8:	f7fe fa97 	bl	800b8da <memset>
 800d3ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d3b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d3b4:	e7e9      	b.n	800d38a <__sfp+0x42>
 800d3b6:	bf00      	nop
 800d3b8:	0800eac4 	.word	0x0800eac4
 800d3bc:	ffff0001 	.word	0xffff0001

0800d3c0 <_fwalk_reent>:
 800d3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3c4:	4680      	mov	r8, r0
 800d3c6:	4689      	mov	r9, r1
 800d3c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d3cc:	2600      	movs	r6, #0
 800d3ce:	b914      	cbnz	r4, 800d3d6 <_fwalk_reent+0x16>
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d3da:	3f01      	subs	r7, #1
 800d3dc:	d501      	bpl.n	800d3e2 <_fwalk_reent+0x22>
 800d3de:	6824      	ldr	r4, [r4, #0]
 800d3e0:	e7f5      	b.n	800d3ce <_fwalk_reent+0xe>
 800d3e2:	89ab      	ldrh	r3, [r5, #12]
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	d907      	bls.n	800d3f8 <_fwalk_reent+0x38>
 800d3e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d3ec:	3301      	adds	r3, #1
 800d3ee:	d003      	beq.n	800d3f8 <_fwalk_reent+0x38>
 800d3f0:	4629      	mov	r1, r5
 800d3f2:	4640      	mov	r0, r8
 800d3f4:	47c8      	blx	r9
 800d3f6:	4306      	orrs	r6, r0
 800d3f8:	3568      	adds	r5, #104	; 0x68
 800d3fa:	e7ee      	b.n	800d3da <_fwalk_reent+0x1a>

0800d3fc <_localeconv_r>:
 800d3fc:	4b04      	ldr	r3, [pc, #16]	; (800d410 <_localeconv_r+0x14>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	6a18      	ldr	r0, [r3, #32]
 800d402:	4b04      	ldr	r3, [pc, #16]	; (800d414 <_localeconv_r+0x18>)
 800d404:	2800      	cmp	r0, #0
 800d406:	bf08      	it	eq
 800d408:	4618      	moveq	r0, r3
 800d40a:	30f0      	adds	r0, #240	; 0xf0
 800d40c:	4770      	bx	lr
 800d40e:	bf00      	nop
 800d410:	2000000c 	.word	0x2000000c
 800d414:	20000070 	.word	0x20000070

0800d418 <__swhatbuf_r>:
 800d418:	b570      	push	{r4, r5, r6, lr}
 800d41a:	460e      	mov	r6, r1
 800d41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d420:	2900      	cmp	r1, #0
 800d422:	b096      	sub	sp, #88	; 0x58
 800d424:	4614      	mov	r4, r2
 800d426:	461d      	mov	r5, r3
 800d428:	da07      	bge.n	800d43a <__swhatbuf_r+0x22>
 800d42a:	2300      	movs	r3, #0
 800d42c:	602b      	str	r3, [r5, #0]
 800d42e:	89b3      	ldrh	r3, [r6, #12]
 800d430:	061a      	lsls	r2, r3, #24
 800d432:	d410      	bmi.n	800d456 <__swhatbuf_r+0x3e>
 800d434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d438:	e00e      	b.n	800d458 <__swhatbuf_r+0x40>
 800d43a:	466a      	mov	r2, sp
 800d43c:	f000 fef2 	bl	800e224 <_fstat_r>
 800d440:	2800      	cmp	r0, #0
 800d442:	dbf2      	blt.n	800d42a <__swhatbuf_r+0x12>
 800d444:	9a01      	ldr	r2, [sp, #4]
 800d446:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d44a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d44e:	425a      	negs	r2, r3
 800d450:	415a      	adcs	r2, r3
 800d452:	602a      	str	r2, [r5, #0]
 800d454:	e7ee      	b.n	800d434 <__swhatbuf_r+0x1c>
 800d456:	2340      	movs	r3, #64	; 0x40
 800d458:	2000      	movs	r0, #0
 800d45a:	6023      	str	r3, [r4, #0]
 800d45c:	b016      	add	sp, #88	; 0x58
 800d45e:	bd70      	pop	{r4, r5, r6, pc}

0800d460 <__smakebuf_r>:
 800d460:	898b      	ldrh	r3, [r1, #12]
 800d462:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d464:	079d      	lsls	r5, r3, #30
 800d466:	4606      	mov	r6, r0
 800d468:	460c      	mov	r4, r1
 800d46a:	d507      	bpl.n	800d47c <__smakebuf_r+0x1c>
 800d46c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d470:	6023      	str	r3, [r4, #0]
 800d472:	6123      	str	r3, [r4, #16]
 800d474:	2301      	movs	r3, #1
 800d476:	6163      	str	r3, [r4, #20]
 800d478:	b002      	add	sp, #8
 800d47a:	bd70      	pop	{r4, r5, r6, pc}
 800d47c:	ab01      	add	r3, sp, #4
 800d47e:	466a      	mov	r2, sp
 800d480:	f7ff ffca 	bl	800d418 <__swhatbuf_r>
 800d484:	9900      	ldr	r1, [sp, #0]
 800d486:	4605      	mov	r5, r0
 800d488:	4630      	mov	r0, r6
 800d48a:	f000 fb69 	bl	800db60 <_malloc_r>
 800d48e:	b948      	cbnz	r0, 800d4a4 <__smakebuf_r+0x44>
 800d490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d494:	059a      	lsls	r2, r3, #22
 800d496:	d4ef      	bmi.n	800d478 <__smakebuf_r+0x18>
 800d498:	f023 0303 	bic.w	r3, r3, #3
 800d49c:	f043 0302 	orr.w	r3, r3, #2
 800d4a0:	81a3      	strh	r3, [r4, #12]
 800d4a2:	e7e3      	b.n	800d46c <__smakebuf_r+0xc>
 800d4a4:	4b0d      	ldr	r3, [pc, #52]	; (800d4dc <__smakebuf_r+0x7c>)
 800d4a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d4a8:	89a3      	ldrh	r3, [r4, #12]
 800d4aa:	6020      	str	r0, [r4, #0]
 800d4ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4b0:	81a3      	strh	r3, [r4, #12]
 800d4b2:	9b00      	ldr	r3, [sp, #0]
 800d4b4:	6163      	str	r3, [r4, #20]
 800d4b6:	9b01      	ldr	r3, [sp, #4]
 800d4b8:	6120      	str	r0, [r4, #16]
 800d4ba:	b15b      	cbz	r3, 800d4d4 <__smakebuf_r+0x74>
 800d4bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	f000 fec1 	bl	800e248 <_isatty_r>
 800d4c6:	b128      	cbz	r0, 800d4d4 <__smakebuf_r+0x74>
 800d4c8:	89a3      	ldrh	r3, [r4, #12]
 800d4ca:	f023 0303 	bic.w	r3, r3, #3
 800d4ce:	f043 0301 	orr.w	r3, r3, #1
 800d4d2:	81a3      	strh	r3, [r4, #12]
 800d4d4:	89a3      	ldrh	r3, [r4, #12]
 800d4d6:	431d      	orrs	r5, r3
 800d4d8:	81a5      	strh	r5, [r4, #12]
 800d4da:	e7cd      	b.n	800d478 <__smakebuf_r+0x18>
 800d4dc:	0800d2b1 	.word	0x0800d2b1

0800d4e0 <malloc>:
 800d4e0:	4b02      	ldr	r3, [pc, #8]	; (800d4ec <malloc+0xc>)
 800d4e2:	4601      	mov	r1, r0
 800d4e4:	6818      	ldr	r0, [r3, #0]
 800d4e6:	f000 bb3b 	b.w	800db60 <_malloc_r>
 800d4ea:	bf00      	nop
 800d4ec:	2000000c 	.word	0x2000000c

0800d4f0 <_Balloc>:
 800d4f0:	b570      	push	{r4, r5, r6, lr}
 800d4f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d4f4:	4604      	mov	r4, r0
 800d4f6:	460e      	mov	r6, r1
 800d4f8:	b93d      	cbnz	r5, 800d50a <_Balloc+0x1a>
 800d4fa:	2010      	movs	r0, #16
 800d4fc:	f7ff fff0 	bl	800d4e0 <malloc>
 800d500:	6260      	str	r0, [r4, #36]	; 0x24
 800d502:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d506:	6005      	str	r5, [r0, #0]
 800d508:	60c5      	str	r5, [r0, #12]
 800d50a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d50c:	68eb      	ldr	r3, [r5, #12]
 800d50e:	b183      	cbz	r3, 800d532 <_Balloc+0x42>
 800d510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d512:	68db      	ldr	r3, [r3, #12]
 800d514:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d518:	b9b8      	cbnz	r0, 800d54a <_Balloc+0x5a>
 800d51a:	2101      	movs	r1, #1
 800d51c:	fa01 f506 	lsl.w	r5, r1, r6
 800d520:	1d6a      	adds	r2, r5, #5
 800d522:	0092      	lsls	r2, r2, #2
 800d524:	4620      	mov	r0, r4
 800d526:	f000 fabf 	bl	800daa8 <_calloc_r>
 800d52a:	b160      	cbz	r0, 800d546 <_Balloc+0x56>
 800d52c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d530:	e00e      	b.n	800d550 <_Balloc+0x60>
 800d532:	2221      	movs	r2, #33	; 0x21
 800d534:	2104      	movs	r1, #4
 800d536:	4620      	mov	r0, r4
 800d538:	f000 fab6 	bl	800daa8 <_calloc_r>
 800d53c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d53e:	60e8      	str	r0, [r5, #12]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d1e4      	bne.n	800d510 <_Balloc+0x20>
 800d546:	2000      	movs	r0, #0
 800d548:	bd70      	pop	{r4, r5, r6, pc}
 800d54a:	6802      	ldr	r2, [r0, #0]
 800d54c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d550:	2300      	movs	r3, #0
 800d552:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d556:	e7f7      	b.n	800d548 <_Balloc+0x58>

0800d558 <_Bfree>:
 800d558:	b570      	push	{r4, r5, r6, lr}
 800d55a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d55c:	4606      	mov	r6, r0
 800d55e:	460d      	mov	r5, r1
 800d560:	b93c      	cbnz	r4, 800d572 <_Bfree+0x1a>
 800d562:	2010      	movs	r0, #16
 800d564:	f7ff ffbc 	bl	800d4e0 <malloc>
 800d568:	6270      	str	r0, [r6, #36]	; 0x24
 800d56a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d56e:	6004      	str	r4, [r0, #0]
 800d570:	60c4      	str	r4, [r0, #12]
 800d572:	b13d      	cbz	r5, 800d584 <_Bfree+0x2c>
 800d574:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d576:	686a      	ldr	r2, [r5, #4]
 800d578:	68db      	ldr	r3, [r3, #12]
 800d57a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d57e:	6029      	str	r1, [r5, #0]
 800d580:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d584:	bd70      	pop	{r4, r5, r6, pc}

0800d586 <__multadd>:
 800d586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d58a:	690d      	ldr	r5, [r1, #16]
 800d58c:	461f      	mov	r7, r3
 800d58e:	4606      	mov	r6, r0
 800d590:	460c      	mov	r4, r1
 800d592:	f101 0c14 	add.w	ip, r1, #20
 800d596:	2300      	movs	r3, #0
 800d598:	f8dc 0000 	ldr.w	r0, [ip]
 800d59c:	b281      	uxth	r1, r0
 800d59e:	fb02 7101 	mla	r1, r2, r1, r7
 800d5a2:	0c0f      	lsrs	r7, r1, #16
 800d5a4:	0c00      	lsrs	r0, r0, #16
 800d5a6:	fb02 7000 	mla	r0, r2, r0, r7
 800d5aa:	b289      	uxth	r1, r1
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d5b2:	429d      	cmp	r5, r3
 800d5b4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d5b8:	f84c 1b04 	str.w	r1, [ip], #4
 800d5bc:	dcec      	bgt.n	800d598 <__multadd+0x12>
 800d5be:	b1d7      	cbz	r7, 800d5f6 <__multadd+0x70>
 800d5c0:	68a3      	ldr	r3, [r4, #8]
 800d5c2:	42ab      	cmp	r3, r5
 800d5c4:	dc12      	bgt.n	800d5ec <__multadd+0x66>
 800d5c6:	6861      	ldr	r1, [r4, #4]
 800d5c8:	4630      	mov	r0, r6
 800d5ca:	3101      	adds	r1, #1
 800d5cc:	f7ff ff90 	bl	800d4f0 <_Balloc>
 800d5d0:	6922      	ldr	r2, [r4, #16]
 800d5d2:	3202      	adds	r2, #2
 800d5d4:	f104 010c 	add.w	r1, r4, #12
 800d5d8:	4680      	mov	r8, r0
 800d5da:	0092      	lsls	r2, r2, #2
 800d5dc:	300c      	adds	r0, #12
 800d5de:	f7fe f971 	bl	800b8c4 <memcpy>
 800d5e2:	4621      	mov	r1, r4
 800d5e4:	4630      	mov	r0, r6
 800d5e6:	f7ff ffb7 	bl	800d558 <_Bfree>
 800d5ea:	4644      	mov	r4, r8
 800d5ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d5f0:	3501      	adds	r5, #1
 800d5f2:	615f      	str	r7, [r3, #20]
 800d5f4:	6125      	str	r5, [r4, #16]
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d5fc <__hi0bits>:
 800d5fc:	0c02      	lsrs	r2, r0, #16
 800d5fe:	0412      	lsls	r2, r2, #16
 800d600:	4603      	mov	r3, r0
 800d602:	b9b2      	cbnz	r2, 800d632 <__hi0bits+0x36>
 800d604:	0403      	lsls	r3, r0, #16
 800d606:	2010      	movs	r0, #16
 800d608:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d60c:	bf04      	itt	eq
 800d60e:	021b      	lsleq	r3, r3, #8
 800d610:	3008      	addeq	r0, #8
 800d612:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d616:	bf04      	itt	eq
 800d618:	011b      	lsleq	r3, r3, #4
 800d61a:	3004      	addeq	r0, #4
 800d61c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d620:	bf04      	itt	eq
 800d622:	009b      	lsleq	r3, r3, #2
 800d624:	3002      	addeq	r0, #2
 800d626:	2b00      	cmp	r3, #0
 800d628:	db06      	blt.n	800d638 <__hi0bits+0x3c>
 800d62a:	005b      	lsls	r3, r3, #1
 800d62c:	d503      	bpl.n	800d636 <__hi0bits+0x3a>
 800d62e:	3001      	adds	r0, #1
 800d630:	4770      	bx	lr
 800d632:	2000      	movs	r0, #0
 800d634:	e7e8      	b.n	800d608 <__hi0bits+0xc>
 800d636:	2020      	movs	r0, #32
 800d638:	4770      	bx	lr

0800d63a <__lo0bits>:
 800d63a:	6803      	ldr	r3, [r0, #0]
 800d63c:	f013 0207 	ands.w	r2, r3, #7
 800d640:	4601      	mov	r1, r0
 800d642:	d00b      	beq.n	800d65c <__lo0bits+0x22>
 800d644:	07da      	lsls	r2, r3, #31
 800d646:	d423      	bmi.n	800d690 <__lo0bits+0x56>
 800d648:	0798      	lsls	r0, r3, #30
 800d64a:	bf49      	itett	mi
 800d64c:	085b      	lsrmi	r3, r3, #1
 800d64e:	089b      	lsrpl	r3, r3, #2
 800d650:	2001      	movmi	r0, #1
 800d652:	600b      	strmi	r3, [r1, #0]
 800d654:	bf5c      	itt	pl
 800d656:	600b      	strpl	r3, [r1, #0]
 800d658:	2002      	movpl	r0, #2
 800d65a:	4770      	bx	lr
 800d65c:	b298      	uxth	r0, r3
 800d65e:	b9a8      	cbnz	r0, 800d68c <__lo0bits+0x52>
 800d660:	0c1b      	lsrs	r3, r3, #16
 800d662:	2010      	movs	r0, #16
 800d664:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d668:	bf04      	itt	eq
 800d66a:	0a1b      	lsreq	r3, r3, #8
 800d66c:	3008      	addeq	r0, #8
 800d66e:	071a      	lsls	r2, r3, #28
 800d670:	bf04      	itt	eq
 800d672:	091b      	lsreq	r3, r3, #4
 800d674:	3004      	addeq	r0, #4
 800d676:	079a      	lsls	r2, r3, #30
 800d678:	bf04      	itt	eq
 800d67a:	089b      	lsreq	r3, r3, #2
 800d67c:	3002      	addeq	r0, #2
 800d67e:	07da      	lsls	r2, r3, #31
 800d680:	d402      	bmi.n	800d688 <__lo0bits+0x4e>
 800d682:	085b      	lsrs	r3, r3, #1
 800d684:	d006      	beq.n	800d694 <__lo0bits+0x5a>
 800d686:	3001      	adds	r0, #1
 800d688:	600b      	str	r3, [r1, #0]
 800d68a:	4770      	bx	lr
 800d68c:	4610      	mov	r0, r2
 800d68e:	e7e9      	b.n	800d664 <__lo0bits+0x2a>
 800d690:	2000      	movs	r0, #0
 800d692:	4770      	bx	lr
 800d694:	2020      	movs	r0, #32
 800d696:	4770      	bx	lr

0800d698 <__i2b>:
 800d698:	b510      	push	{r4, lr}
 800d69a:	460c      	mov	r4, r1
 800d69c:	2101      	movs	r1, #1
 800d69e:	f7ff ff27 	bl	800d4f0 <_Balloc>
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	6144      	str	r4, [r0, #20]
 800d6a6:	6102      	str	r2, [r0, #16]
 800d6a8:	bd10      	pop	{r4, pc}

0800d6aa <__multiply>:
 800d6aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ae:	4614      	mov	r4, r2
 800d6b0:	690a      	ldr	r2, [r1, #16]
 800d6b2:	6923      	ldr	r3, [r4, #16]
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	bfb8      	it	lt
 800d6b8:	460b      	movlt	r3, r1
 800d6ba:	4688      	mov	r8, r1
 800d6bc:	bfbc      	itt	lt
 800d6be:	46a0      	movlt	r8, r4
 800d6c0:	461c      	movlt	r4, r3
 800d6c2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d6c6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d6ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d6ce:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d6d2:	eb07 0609 	add.w	r6, r7, r9
 800d6d6:	42b3      	cmp	r3, r6
 800d6d8:	bfb8      	it	lt
 800d6da:	3101      	addlt	r1, #1
 800d6dc:	f7ff ff08 	bl	800d4f0 <_Balloc>
 800d6e0:	f100 0514 	add.w	r5, r0, #20
 800d6e4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d6e8:	462b      	mov	r3, r5
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	4573      	cmp	r3, lr
 800d6ee:	d316      	bcc.n	800d71e <__multiply+0x74>
 800d6f0:	f104 0214 	add.w	r2, r4, #20
 800d6f4:	f108 0114 	add.w	r1, r8, #20
 800d6f8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d6fc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d700:	9300      	str	r3, [sp, #0]
 800d702:	9b00      	ldr	r3, [sp, #0]
 800d704:	9201      	str	r2, [sp, #4]
 800d706:	4293      	cmp	r3, r2
 800d708:	d80c      	bhi.n	800d724 <__multiply+0x7a>
 800d70a:	2e00      	cmp	r6, #0
 800d70c:	dd03      	ble.n	800d716 <__multiply+0x6c>
 800d70e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d712:	2b00      	cmp	r3, #0
 800d714:	d05d      	beq.n	800d7d2 <__multiply+0x128>
 800d716:	6106      	str	r6, [r0, #16]
 800d718:	b003      	add	sp, #12
 800d71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71e:	f843 2b04 	str.w	r2, [r3], #4
 800d722:	e7e3      	b.n	800d6ec <__multiply+0x42>
 800d724:	f8b2 b000 	ldrh.w	fp, [r2]
 800d728:	f1bb 0f00 	cmp.w	fp, #0
 800d72c:	d023      	beq.n	800d776 <__multiply+0xcc>
 800d72e:	4689      	mov	r9, r1
 800d730:	46ac      	mov	ip, r5
 800d732:	f04f 0800 	mov.w	r8, #0
 800d736:	f859 4b04 	ldr.w	r4, [r9], #4
 800d73a:	f8dc a000 	ldr.w	sl, [ip]
 800d73e:	b2a3      	uxth	r3, r4
 800d740:	fa1f fa8a 	uxth.w	sl, sl
 800d744:	fb0b a303 	mla	r3, fp, r3, sl
 800d748:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d74c:	f8dc 4000 	ldr.w	r4, [ip]
 800d750:	4443      	add	r3, r8
 800d752:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d756:	fb0b 840a 	mla	r4, fp, sl, r8
 800d75a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d75e:	46e2      	mov	sl, ip
 800d760:	b29b      	uxth	r3, r3
 800d762:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d766:	454f      	cmp	r7, r9
 800d768:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d76c:	f84a 3b04 	str.w	r3, [sl], #4
 800d770:	d82b      	bhi.n	800d7ca <__multiply+0x120>
 800d772:	f8cc 8004 	str.w	r8, [ip, #4]
 800d776:	9b01      	ldr	r3, [sp, #4]
 800d778:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800d77c:	3204      	adds	r2, #4
 800d77e:	f1ba 0f00 	cmp.w	sl, #0
 800d782:	d020      	beq.n	800d7c6 <__multiply+0x11c>
 800d784:	682b      	ldr	r3, [r5, #0]
 800d786:	4689      	mov	r9, r1
 800d788:	46a8      	mov	r8, r5
 800d78a:	f04f 0b00 	mov.w	fp, #0
 800d78e:	f8b9 c000 	ldrh.w	ip, [r9]
 800d792:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800d796:	fb0a 440c 	mla	r4, sl, ip, r4
 800d79a:	445c      	add	r4, fp
 800d79c:	46c4      	mov	ip, r8
 800d79e:	b29b      	uxth	r3, r3
 800d7a0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d7a4:	f84c 3b04 	str.w	r3, [ip], #4
 800d7a8:	f859 3b04 	ldr.w	r3, [r9], #4
 800d7ac:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d7b0:	0c1b      	lsrs	r3, r3, #16
 800d7b2:	fb0a b303 	mla	r3, sl, r3, fp
 800d7b6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d7ba:	454f      	cmp	r7, r9
 800d7bc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d7c0:	d805      	bhi.n	800d7ce <__multiply+0x124>
 800d7c2:	f8c8 3004 	str.w	r3, [r8, #4]
 800d7c6:	3504      	adds	r5, #4
 800d7c8:	e79b      	b.n	800d702 <__multiply+0x58>
 800d7ca:	46d4      	mov	ip, sl
 800d7cc:	e7b3      	b.n	800d736 <__multiply+0x8c>
 800d7ce:	46e0      	mov	r8, ip
 800d7d0:	e7dd      	b.n	800d78e <__multiply+0xe4>
 800d7d2:	3e01      	subs	r6, #1
 800d7d4:	e799      	b.n	800d70a <__multiply+0x60>
	...

0800d7d8 <__pow5mult>:
 800d7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7dc:	4615      	mov	r5, r2
 800d7de:	f012 0203 	ands.w	r2, r2, #3
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	460f      	mov	r7, r1
 800d7e6:	d007      	beq.n	800d7f8 <__pow5mult+0x20>
 800d7e8:	3a01      	subs	r2, #1
 800d7ea:	4c21      	ldr	r4, [pc, #132]	; (800d870 <__pow5mult+0x98>)
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7f2:	f7ff fec8 	bl	800d586 <__multadd>
 800d7f6:	4607      	mov	r7, r0
 800d7f8:	10ad      	asrs	r5, r5, #2
 800d7fa:	d035      	beq.n	800d868 <__pow5mult+0x90>
 800d7fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d7fe:	b93c      	cbnz	r4, 800d810 <__pow5mult+0x38>
 800d800:	2010      	movs	r0, #16
 800d802:	f7ff fe6d 	bl	800d4e0 <malloc>
 800d806:	6270      	str	r0, [r6, #36]	; 0x24
 800d808:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d80c:	6004      	str	r4, [r0, #0]
 800d80e:	60c4      	str	r4, [r0, #12]
 800d810:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d814:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d818:	b94c      	cbnz	r4, 800d82e <__pow5mult+0x56>
 800d81a:	f240 2171 	movw	r1, #625	; 0x271
 800d81e:	4630      	mov	r0, r6
 800d820:	f7ff ff3a 	bl	800d698 <__i2b>
 800d824:	2300      	movs	r3, #0
 800d826:	f8c8 0008 	str.w	r0, [r8, #8]
 800d82a:	4604      	mov	r4, r0
 800d82c:	6003      	str	r3, [r0, #0]
 800d82e:	f04f 0800 	mov.w	r8, #0
 800d832:	07eb      	lsls	r3, r5, #31
 800d834:	d50a      	bpl.n	800d84c <__pow5mult+0x74>
 800d836:	4639      	mov	r1, r7
 800d838:	4622      	mov	r2, r4
 800d83a:	4630      	mov	r0, r6
 800d83c:	f7ff ff35 	bl	800d6aa <__multiply>
 800d840:	4639      	mov	r1, r7
 800d842:	4681      	mov	r9, r0
 800d844:	4630      	mov	r0, r6
 800d846:	f7ff fe87 	bl	800d558 <_Bfree>
 800d84a:	464f      	mov	r7, r9
 800d84c:	106d      	asrs	r5, r5, #1
 800d84e:	d00b      	beq.n	800d868 <__pow5mult+0x90>
 800d850:	6820      	ldr	r0, [r4, #0]
 800d852:	b938      	cbnz	r0, 800d864 <__pow5mult+0x8c>
 800d854:	4622      	mov	r2, r4
 800d856:	4621      	mov	r1, r4
 800d858:	4630      	mov	r0, r6
 800d85a:	f7ff ff26 	bl	800d6aa <__multiply>
 800d85e:	6020      	str	r0, [r4, #0]
 800d860:	f8c0 8000 	str.w	r8, [r0]
 800d864:	4604      	mov	r4, r0
 800d866:	e7e4      	b.n	800d832 <__pow5mult+0x5a>
 800d868:	4638      	mov	r0, r7
 800d86a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86e:	bf00      	nop
 800d870:	0800ec60 	.word	0x0800ec60

0800d874 <__lshift>:
 800d874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d878:	460c      	mov	r4, r1
 800d87a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d87e:	6923      	ldr	r3, [r4, #16]
 800d880:	6849      	ldr	r1, [r1, #4]
 800d882:	eb0a 0903 	add.w	r9, sl, r3
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	4607      	mov	r7, r0
 800d88a:	4616      	mov	r6, r2
 800d88c:	f109 0501 	add.w	r5, r9, #1
 800d890:	42ab      	cmp	r3, r5
 800d892:	db32      	blt.n	800d8fa <__lshift+0x86>
 800d894:	4638      	mov	r0, r7
 800d896:	f7ff fe2b 	bl	800d4f0 <_Balloc>
 800d89a:	2300      	movs	r3, #0
 800d89c:	4680      	mov	r8, r0
 800d89e:	f100 0114 	add.w	r1, r0, #20
 800d8a2:	461a      	mov	r2, r3
 800d8a4:	4553      	cmp	r3, sl
 800d8a6:	db2b      	blt.n	800d900 <__lshift+0x8c>
 800d8a8:	6920      	ldr	r0, [r4, #16]
 800d8aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8ae:	f104 0314 	add.w	r3, r4, #20
 800d8b2:	f016 021f 	ands.w	r2, r6, #31
 800d8b6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8ba:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8be:	d025      	beq.n	800d90c <__lshift+0x98>
 800d8c0:	f1c2 0e20 	rsb	lr, r2, #32
 800d8c4:	2000      	movs	r0, #0
 800d8c6:	681e      	ldr	r6, [r3, #0]
 800d8c8:	468a      	mov	sl, r1
 800d8ca:	4096      	lsls	r6, r2
 800d8cc:	4330      	orrs	r0, r6
 800d8ce:	f84a 0b04 	str.w	r0, [sl], #4
 800d8d2:	f853 0b04 	ldr.w	r0, [r3], #4
 800d8d6:	459c      	cmp	ip, r3
 800d8d8:	fa20 f00e 	lsr.w	r0, r0, lr
 800d8dc:	d814      	bhi.n	800d908 <__lshift+0x94>
 800d8de:	6048      	str	r0, [r1, #4]
 800d8e0:	b108      	cbz	r0, 800d8e6 <__lshift+0x72>
 800d8e2:	f109 0502 	add.w	r5, r9, #2
 800d8e6:	3d01      	subs	r5, #1
 800d8e8:	4638      	mov	r0, r7
 800d8ea:	f8c8 5010 	str.w	r5, [r8, #16]
 800d8ee:	4621      	mov	r1, r4
 800d8f0:	f7ff fe32 	bl	800d558 <_Bfree>
 800d8f4:	4640      	mov	r0, r8
 800d8f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8fa:	3101      	adds	r1, #1
 800d8fc:	005b      	lsls	r3, r3, #1
 800d8fe:	e7c7      	b.n	800d890 <__lshift+0x1c>
 800d900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d904:	3301      	adds	r3, #1
 800d906:	e7cd      	b.n	800d8a4 <__lshift+0x30>
 800d908:	4651      	mov	r1, sl
 800d90a:	e7dc      	b.n	800d8c6 <__lshift+0x52>
 800d90c:	3904      	subs	r1, #4
 800d90e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d912:	f841 2f04 	str.w	r2, [r1, #4]!
 800d916:	459c      	cmp	ip, r3
 800d918:	d8f9      	bhi.n	800d90e <__lshift+0x9a>
 800d91a:	e7e4      	b.n	800d8e6 <__lshift+0x72>

0800d91c <__mcmp>:
 800d91c:	6903      	ldr	r3, [r0, #16]
 800d91e:	690a      	ldr	r2, [r1, #16]
 800d920:	1a9b      	subs	r3, r3, r2
 800d922:	b530      	push	{r4, r5, lr}
 800d924:	d10c      	bne.n	800d940 <__mcmp+0x24>
 800d926:	0092      	lsls	r2, r2, #2
 800d928:	3014      	adds	r0, #20
 800d92a:	3114      	adds	r1, #20
 800d92c:	1884      	adds	r4, r0, r2
 800d92e:	4411      	add	r1, r2
 800d930:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d934:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d938:	4295      	cmp	r5, r2
 800d93a:	d003      	beq.n	800d944 <__mcmp+0x28>
 800d93c:	d305      	bcc.n	800d94a <__mcmp+0x2e>
 800d93e:	2301      	movs	r3, #1
 800d940:	4618      	mov	r0, r3
 800d942:	bd30      	pop	{r4, r5, pc}
 800d944:	42a0      	cmp	r0, r4
 800d946:	d3f3      	bcc.n	800d930 <__mcmp+0x14>
 800d948:	e7fa      	b.n	800d940 <__mcmp+0x24>
 800d94a:	f04f 33ff 	mov.w	r3, #4294967295
 800d94e:	e7f7      	b.n	800d940 <__mcmp+0x24>

0800d950 <__mdiff>:
 800d950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d954:	460d      	mov	r5, r1
 800d956:	4607      	mov	r7, r0
 800d958:	4611      	mov	r1, r2
 800d95a:	4628      	mov	r0, r5
 800d95c:	4614      	mov	r4, r2
 800d95e:	f7ff ffdd 	bl	800d91c <__mcmp>
 800d962:	1e06      	subs	r6, r0, #0
 800d964:	d108      	bne.n	800d978 <__mdiff+0x28>
 800d966:	4631      	mov	r1, r6
 800d968:	4638      	mov	r0, r7
 800d96a:	f7ff fdc1 	bl	800d4f0 <_Balloc>
 800d96e:	2301      	movs	r3, #1
 800d970:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d978:	bfa4      	itt	ge
 800d97a:	4623      	movge	r3, r4
 800d97c:	462c      	movge	r4, r5
 800d97e:	4638      	mov	r0, r7
 800d980:	6861      	ldr	r1, [r4, #4]
 800d982:	bfa6      	itte	ge
 800d984:	461d      	movge	r5, r3
 800d986:	2600      	movge	r6, #0
 800d988:	2601      	movlt	r6, #1
 800d98a:	f7ff fdb1 	bl	800d4f0 <_Balloc>
 800d98e:	692b      	ldr	r3, [r5, #16]
 800d990:	60c6      	str	r6, [r0, #12]
 800d992:	6926      	ldr	r6, [r4, #16]
 800d994:	f105 0914 	add.w	r9, r5, #20
 800d998:	f104 0214 	add.w	r2, r4, #20
 800d99c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d9a0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d9a4:	f100 0514 	add.w	r5, r0, #20
 800d9a8:	f04f 0e00 	mov.w	lr, #0
 800d9ac:	f852 ab04 	ldr.w	sl, [r2], #4
 800d9b0:	f859 4b04 	ldr.w	r4, [r9], #4
 800d9b4:	fa1e f18a 	uxtah	r1, lr, sl
 800d9b8:	b2a3      	uxth	r3, r4
 800d9ba:	1ac9      	subs	r1, r1, r3
 800d9bc:	0c23      	lsrs	r3, r4, #16
 800d9be:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800d9c2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d9c6:	b289      	uxth	r1, r1
 800d9c8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800d9cc:	45c8      	cmp	r8, r9
 800d9ce:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d9d2:	4694      	mov	ip, r2
 800d9d4:	f845 3b04 	str.w	r3, [r5], #4
 800d9d8:	d8e8      	bhi.n	800d9ac <__mdiff+0x5c>
 800d9da:	45bc      	cmp	ip, r7
 800d9dc:	d304      	bcc.n	800d9e8 <__mdiff+0x98>
 800d9de:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800d9e2:	b183      	cbz	r3, 800da06 <__mdiff+0xb6>
 800d9e4:	6106      	str	r6, [r0, #16]
 800d9e6:	e7c5      	b.n	800d974 <__mdiff+0x24>
 800d9e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d9ec:	fa1e f381 	uxtah	r3, lr, r1
 800d9f0:	141a      	asrs	r2, r3, #16
 800d9f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9fc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800da00:	f845 3b04 	str.w	r3, [r5], #4
 800da04:	e7e9      	b.n	800d9da <__mdiff+0x8a>
 800da06:	3e01      	subs	r6, #1
 800da08:	e7e9      	b.n	800d9de <__mdiff+0x8e>

0800da0a <__d2b>:
 800da0a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800da0e:	460e      	mov	r6, r1
 800da10:	2101      	movs	r1, #1
 800da12:	ec59 8b10 	vmov	r8, r9, d0
 800da16:	4615      	mov	r5, r2
 800da18:	f7ff fd6a 	bl	800d4f0 <_Balloc>
 800da1c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800da20:	4607      	mov	r7, r0
 800da22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da26:	bb34      	cbnz	r4, 800da76 <__d2b+0x6c>
 800da28:	9301      	str	r3, [sp, #4]
 800da2a:	f1b8 0300 	subs.w	r3, r8, #0
 800da2e:	d027      	beq.n	800da80 <__d2b+0x76>
 800da30:	a802      	add	r0, sp, #8
 800da32:	f840 3d08 	str.w	r3, [r0, #-8]!
 800da36:	f7ff fe00 	bl	800d63a <__lo0bits>
 800da3a:	9900      	ldr	r1, [sp, #0]
 800da3c:	b1f0      	cbz	r0, 800da7c <__d2b+0x72>
 800da3e:	9a01      	ldr	r2, [sp, #4]
 800da40:	f1c0 0320 	rsb	r3, r0, #32
 800da44:	fa02 f303 	lsl.w	r3, r2, r3
 800da48:	430b      	orrs	r3, r1
 800da4a:	40c2      	lsrs	r2, r0
 800da4c:	617b      	str	r3, [r7, #20]
 800da4e:	9201      	str	r2, [sp, #4]
 800da50:	9b01      	ldr	r3, [sp, #4]
 800da52:	61bb      	str	r3, [r7, #24]
 800da54:	2b00      	cmp	r3, #0
 800da56:	bf14      	ite	ne
 800da58:	2102      	movne	r1, #2
 800da5a:	2101      	moveq	r1, #1
 800da5c:	6139      	str	r1, [r7, #16]
 800da5e:	b1c4      	cbz	r4, 800da92 <__d2b+0x88>
 800da60:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800da64:	4404      	add	r4, r0
 800da66:	6034      	str	r4, [r6, #0]
 800da68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da6c:	6028      	str	r0, [r5, #0]
 800da6e:	4638      	mov	r0, r7
 800da70:	b003      	add	sp, #12
 800da72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da7a:	e7d5      	b.n	800da28 <__d2b+0x1e>
 800da7c:	6179      	str	r1, [r7, #20]
 800da7e:	e7e7      	b.n	800da50 <__d2b+0x46>
 800da80:	a801      	add	r0, sp, #4
 800da82:	f7ff fdda 	bl	800d63a <__lo0bits>
 800da86:	9b01      	ldr	r3, [sp, #4]
 800da88:	617b      	str	r3, [r7, #20]
 800da8a:	2101      	movs	r1, #1
 800da8c:	6139      	str	r1, [r7, #16]
 800da8e:	3020      	adds	r0, #32
 800da90:	e7e5      	b.n	800da5e <__d2b+0x54>
 800da92:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800da96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da9a:	6030      	str	r0, [r6, #0]
 800da9c:	6918      	ldr	r0, [r3, #16]
 800da9e:	f7ff fdad 	bl	800d5fc <__hi0bits>
 800daa2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800daa6:	e7e1      	b.n	800da6c <__d2b+0x62>

0800daa8 <_calloc_r>:
 800daa8:	b538      	push	{r3, r4, r5, lr}
 800daaa:	fb02 f401 	mul.w	r4, r2, r1
 800daae:	4621      	mov	r1, r4
 800dab0:	f000 f856 	bl	800db60 <_malloc_r>
 800dab4:	4605      	mov	r5, r0
 800dab6:	b118      	cbz	r0, 800dac0 <_calloc_r+0x18>
 800dab8:	4622      	mov	r2, r4
 800daba:	2100      	movs	r1, #0
 800dabc:	f7fd ff0d 	bl	800b8da <memset>
 800dac0:	4628      	mov	r0, r5
 800dac2:	bd38      	pop	{r3, r4, r5, pc}

0800dac4 <_free_r>:
 800dac4:	b538      	push	{r3, r4, r5, lr}
 800dac6:	4605      	mov	r5, r0
 800dac8:	2900      	cmp	r1, #0
 800daca:	d045      	beq.n	800db58 <_free_r+0x94>
 800dacc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dad0:	1f0c      	subs	r4, r1, #4
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	bfb8      	it	lt
 800dad6:	18e4      	addlt	r4, r4, r3
 800dad8:	f000 fc03 	bl	800e2e2 <__malloc_lock>
 800dadc:	4a1f      	ldr	r2, [pc, #124]	; (800db5c <_free_r+0x98>)
 800dade:	6813      	ldr	r3, [r2, #0]
 800dae0:	4610      	mov	r0, r2
 800dae2:	b933      	cbnz	r3, 800daf2 <_free_r+0x2e>
 800dae4:	6063      	str	r3, [r4, #4]
 800dae6:	6014      	str	r4, [r2, #0]
 800dae8:	4628      	mov	r0, r5
 800daea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800daee:	f000 bbf9 	b.w	800e2e4 <__malloc_unlock>
 800daf2:	42a3      	cmp	r3, r4
 800daf4:	d90c      	bls.n	800db10 <_free_r+0x4c>
 800daf6:	6821      	ldr	r1, [r4, #0]
 800daf8:	1862      	adds	r2, r4, r1
 800dafa:	4293      	cmp	r3, r2
 800dafc:	bf04      	itt	eq
 800dafe:	681a      	ldreq	r2, [r3, #0]
 800db00:	685b      	ldreq	r3, [r3, #4]
 800db02:	6063      	str	r3, [r4, #4]
 800db04:	bf04      	itt	eq
 800db06:	1852      	addeq	r2, r2, r1
 800db08:	6022      	streq	r2, [r4, #0]
 800db0a:	6004      	str	r4, [r0, #0]
 800db0c:	e7ec      	b.n	800dae8 <_free_r+0x24>
 800db0e:	4613      	mov	r3, r2
 800db10:	685a      	ldr	r2, [r3, #4]
 800db12:	b10a      	cbz	r2, 800db18 <_free_r+0x54>
 800db14:	42a2      	cmp	r2, r4
 800db16:	d9fa      	bls.n	800db0e <_free_r+0x4a>
 800db18:	6819      	ldr	r1, [r3, #0]
 800db1a:	1858      	adds	r0, r3, r1
 800db1c:	42a0      	cmp	r0, r4
 800db1e:	d10b      	bne.n	800db38 <_free_r+0x74>
 800db20:	6820      	ldr	r0, [r4, #0]
 800db22:	4401      	add	r1, r0
 800db24:	1858      	adds	r0, r3, r1
 800db26:	4282      	cmp	r2, r0
 800db28:	6019      	str	r1, [r3, #0]
 800db2a:	d1dd      	bne.n	800dae8 <_free_r+0x24>
 800db2c:	6810      	ldr	r0, [r2, #0]
 800db2e:	6852      	ldr	r2, [r2, #4]
 800db30:	605a      	str	r2, [r3, #4]
 800db32:	4401      	add	r1, r0
 800db34:	6019      	str	r1, [r3, #0]
 800db36:	e7d7      	b.n	800dae8 <_free_r+0x24>
 800db38:	d902      	bls.n	800db40 <_free_r+0x7c>
 800db3a:	230c      	movs	r3, #12
 800db3c:	602b      	str	r3, [r5, #0]
 800db3e:	e7d3      	b.n	800dae8 <_free_r+0x24>
 800db40:	6820      	ldr	r0, [r4, #0]
 800db42:	1821      	adds	r1, r4, r0
 800db44:	428a      	cmp	r2, r1
 800db46:	bf04      	itt	eq
 800db48:	6811      	ldreq	r1, [r2, #0]
 800db4a:	6852      	ldreq	r2, [r2, #4]
 800db4c:	6062      	str	r2, [r4, #4]
 800db4e:	bf04      	itt	eq
 800db50:	1809      	addeq	r1, r1, r0
 800db52:	6021      	streq	r1, [r4, #0]
 800db54:	605c      	str	r4, [r3, #4]
 800db56:	e7c7      	b.n	800dae8 <_free_r+0x24>
 800db58:	bd38      	pop	{r3, r4, r5, pc}
 800db5a:	bf00      	nop
 800db5c:	20000650 	.word	0x20000650

0800db60 <_malloc_r>:
 800db60:	b570      	push	{r4, r5, r6, lr}
 800db62:	1ccd      	adds	r5, r1, #3
 800db64:	f025 0503 	bic.w	r5, r5, #3
 800db68:	3508      	adds	r5, #8
 800db6a:	2d0c      	cmp	r5, #12
 800db6c:	bf38      	it	cc
 800db6e:	250c      	movcc	r5, #12
 800db70:	2d00      	cmp	r5, #0
 800db72:	4606      	mov	r6, r0
 800db74:	db01      	blt.n	800db7a <_malloc_r+0x1a>
 800db76:	42a9      	cmp	r1, r5
 800db78:	d903      	bls.n	800db82 <_malloc_r+0x22>
 800db7a:	230c      	movs	r3, #12
 800db7c:	6033      	str	r3, [r6, #0]
 800db7e:	2000      	movs	r0, #0
 800db80:	bd70      	pop	{r4, r5, r6, pc}
 800db82:	f000 fbae 	bl	800e2e2 <__malloc_lock>
 800db86:	4a21      	ldr	r2, [pc, #132]	; (800dc0c <_malloc_r+0xac>)
 800db88:	6814      	ldr	r4, [r2, #0]
 800db8a:	4621      	mov	r1, r4
 800db8c:	b991      	cbnz	r1, 800dbb4 <_malloc_r+0x54>
 800db8e:	4c20      	ldr	r4, [pc, #128]	; (800dc10 <_malloc_r+0xb0>)
 800db90:	6823      	ldr	r3, [r4, #0]
 800db92:	b91b      	cbnz	r3, 800db9c <_malloc_r+0x3c>
 800db94:	4630      	mov	r0, r6
 800db96:	f000 facf 	bl	800e138 <_sbrk_r>
 800db9a:	6020      	str	r0, [r4, #0]
 800db9c:	4629      	mov	r1, r5
 800db9e:	4630      	mov	r0, r6
 800dba0:	f000 faca 	bl	800e138 <_sbrk_r>
 800dba4:	1c43      	adds	r3, r0, #1
 800dba6:	d124      	bne.n	800dbf2 <_malloc_r+0x92>
 800dba8:	230c      	movs	r3, #12
 800dbaa:	6033      	str	r3, [r6, #0]
 800dbac:	4630      	mov	r0, r6
 800dbae:	f000 fb99 	bl	800e2e4 <__malloc_unlock>
 800dbb2:	e7e4      	b.n	800db7e <_malloc_r+0x1e>
 800dbb4:	680b      	ldr	r3, [r1, #0]
 800dbb6:	1b5b      	subs	r3, r3, r5
 800dbb8:	d418      	bmi.n	800dbec <_malloc_r+0x8c>
 800dbba:	2b0b      	cmp	r3, #11
 800dbbc:	d90f      	bls.n	800dbde <_malloc_r+0x7e>
 800dbbe:	600b      	str	r3, [r1, #0]
 800dbc0:	50cd      	str	r5, [r1, r3]
 800dbc2:	18cc      	adds	r4, r1, r3
 800dbc4:	4630      	mov	r0, r6
 800dbc6:	f000 fb8d 	bl	800e2e4 <__malloc_unlock>
 800dbca:	f104 000b 	add.w	r0, r4, #11
 800dbce:	1d23      	adds	r3, r4, #4
 800dbd0:	f020 0007 	bic.w	r0, r0, #7
 800dbd4:	1ac3      	subs	r3, r0, r3
 800dbd6:	d0d3      	beq.n	800db80 <_malloc_r+0x20>
 800dbd8:	425a      	negs	r2, r3
 800dbda:	50e2      	str	r2, [r4, r3]
 800dbdc:	e7d0      	b.n	800db80 <_malloc_r+0x20>
 800dbde:	428c      	cmp	r4, r1
 800dbe0:	684b      	ldr	r3, [r1, #4]
 800dbe2:	bf16      	itet	ne
 800dbe4:	6063      	strne	r3, [r4, #4]
 800dbe6:	6013      	streq	r3, [r2, #0]
 800dbe8:	460c      	movne	r4, r1
 800dbea:	e7eb      	b.n	800dbc4 <_malloc_r+0x64>
 800dbec:	460c      	mov	r4, r1
 800dbee:	6849      	ldr	r1, [r1, #4]
 800dbf0:	e7cc      	b.n	800db8c <_malloc_r+0x2c>
 800dbf2:	1cc4      	adds	r4, r0, #3
 800dbf4:	f024 0403 	bic.w	r4, r4, #3
 800dbf8:	42a0      	cmp	r0, r4
 800dbfa:	d005      	beq.n	800dc08 <_malloc_r+0xa8>
 800dbfc:	1a21      	subs	r1, r4, r0
 800dbfe:	4630      	mov	r0, r6
 800dc00:	f000 fa9a 	bl	800e138 <_sbrk_r>
 800dc04:	3001      	adds	r0, #1
 800dc06:	d0cf      	beq.n	800dba8 <_malloc_r+0x48>
 800dc08:	6025      	str	r5, [r4, #0]
 800dc0a:	e7db      	b.n	800dbc4 <_malloc_r+0x64>
 800dc0c:	20000650 	.word	0x20000650
 800dc10:	20000654 	.word	0x20000654

0800dc14 <__ssputs_r>:
 800dc14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc18:	688e      	ldr	r6, [r1, #8]
 800dc1a:	429e      	cmp	r6, r3
 800dc1c:	4682      	mov	sl, r0
 800dc1e:	460c      	mov	r4, r1
 800dc20:	4690      	mov	r8, r2
 800dc22:	4699      	mov	r9, r3
 800dc24:	d837      	bhi.n	800dc96 <__ssputs_r+0x82>
 800dc26:	898a      	ldrh	r2, [r1, #12]
 800dc28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc2c:	d031      	beq.n	800dc92 <__ssputs_r+0x7e>
 800dc2e:	6825      	ldr	r5, [r4, #0]
 800dc30:	6909      	ldr	r1, [r1, #16]
 800dc32:	1a6f      	subs	r7, r5, r1
 800dc34:	6965      	ldr	r5, [r4, #20]
 800dc36:	2302      	movs	r3, #2
 800dc38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc3c:	fb95 f5f3 	sdiv	r5, r5, r3
 800dc40:	f109 0301 	add.w	r3, r9, #1
 800dc44:	443b      	add	r3, r7
 800dc46:	429d      	cmp	r5, r3
 800dc48:	bf38      	it	cc
 800dc4a:	461d      	movcc	r5, r3
 800dc4c:	0553      	lsls	r3, r2, #21
 800dc4e:	d530      	bpl.n	800dcb2 <__ssputs_r+0x9e>
 800dc50:	4629      	mov	r1, r5
 800dc52:	f7ff ff85 	bl	800db60 <_malloc_r>
 800dc56:	4606      	mov	r6, r0
 800dc58:	b950      	cbnz	r0, 800dc70 <__ssputs_r+0x5c>
 800dc5a:	230c      	movs	r3, #12
 800dc5c:	f8ca 3000 	str.w	r3, [sl]
 800dc60:	89a3      	ldrh	r3, [r4, #12]
 800dc62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc66:	81a3      	strh	r3, [r4, #12]
 800dc68:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc70:	463a      	mov	r2, r7
 800dc72:	6921      	ldr	r1, [r4, #16]
 800dc74:	f7fd fe26 	bl	800b8c4 <memcpy>
 800dc78:	89a3      	ldrh	r3, [r4, #12]
 800dc7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dc7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc82:	81a3      	strh	r3, [r4, #12]
 800dc84:	6126      	str	r6, [r4, #16]
 800dc86:	6165      	str	r5, [r4, #20]
 800dc88:	443e      	add	r6, r7
 800dc8a:	1bed      	subs	r5, r5, r7
 800dc8c:	6026      	str	r6, [r4, #0]
 800dc8e:	60a5      	str	r5, [r4, #8]
 800dc90:	464e      	mov	r6, r9
 800dc92:	454e      	cmp	r6, r9
 800dc94:	d900      	bls.n	800dc98 <__ssputs_r+0x84>
 800dc96:	464e      	mov	r6, r9
 800dc98:	4632      	mov	r2, r6
 800dc9a:	4641      	mov	r1, r8
 800dc9c:	6820      	ldr	r0, [r4, #0]
 800dc9e:	f000 fb07 	bl	800e2b0 <memmove>
 800dca2:	68a3      	ldr	r3, [r4, #8]
 800dca4:	1b9b      	subs	r3, r3, r6
 800dca6:	60a3      	str	r3, [r4, #8]
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	441e      	add	r6, r3
 800dcac:	6026      	str	r6, [r4, #0]
 800dcae:	2000      	movs	r0, #0
 800dcb0:	e7dc      	b.n	800dc6c <__ssputs_r+0x58>
 800dcb2:	462a      	mov	r2, r5
 800dcb4:	f000 fb17 	bl	800e2e6 <_realloc_r>
 800dcb8:	4606      	mov	r6, r0
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d1e2      	bne.n	800dc84 <__ssputs_r+0x70>
 800dcbe:	6921      	ldr	r1, [r4, #16]
 800dcc0:	4650      	mov	r0, sl
 800dcc2:	f7ff feff 	bl	800dac4 <_free_r>
 800dcc6:	e7c8      	b.n	800dc5a <__ssputs_r+0x46>

0800dcc8 <_svfiprintf_r>:
 800dcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dccc:	461d      	mov	r5, r3
 800dcce:	898b      	ldrh	r3, [r1, #12]
 800dcd0:	061f      	lsls	r7, r3, #24
 800dcd2:	b09d      	sub	sp, #116	; 0x74
 800dcd4:	4680      	mov	r8, r0
 800dcd6:	460c      	mov	r4, r1
 800dcd8:	4616      	mov	r6, r2
 800dcda:	d50f      	bpl.n	800dcfc <_svfiprintf_r+0x34>
 800dcdc:	690b      	ldr	r3, [r1, #16]
 800dcde:	b96b      	cbnz	r3, 800dcfc <_svfiprintf_r+0x34>
 800dce0:	2140      	movs	r1, #64	; 0x40
 800dce2:	f7ff ff3d 	bl	800db60 <_malloc_r>
 800dce6:	6020      	str	r0, [r4, #0]
 800dce8:	6120      	str	r0, [r4, #16]
 800dcea:	b928      	cbnz	r0, 800dcf8 <_svfiprintf_r+0x30>
 800dcec:	230c      	movs	r3, #12
 800dcee:	f8c8 3000 	str.w	r3, [r8]
 800dcf2:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf6:	e0c8      	b.n	800de8a <_svfiprintf_r+0x1c2>
 800dcf8:	2340      	movs	r3, #64	; 0x40
 800dcfa:	6163      	str	r3, [r4, #20]
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	9309      	str	r3, [sp, #36]	; 0x24
 800dd00:	2320      	movs	r3, #32
 800dd02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd06:	2330      	movs	r3, #48	; 0x30
 800dd08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd0c:	9503      	str	r5, [sp, #12]
 800dd0e:	f04f 0b01 	mov.w	fp, #1
 800dd12:	4637      	mov	r7, r6
 800dd14:	463d      	mov	r5, r7
 800dd16:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dd1a:	b10b      	cbz	r3, 800dd20 <_svfiprintf_r+0x58>
 800dd1c:	2b25      	cmp	r3, #37	; 0x25
 800dd1e:	d13e      	bne.n	800dd9e <_svfiprintf_r+0xd6>
 800dd20:	ebb7 0a06 	subs.w	sl, r7, r6
 800dd24:	d00b      	beq.n	800dd3e <_svfiprintf_r+0x76>
 800dd26:	4653      	mov	r3, sl
 800dd28:	4632      	mov	r2, r6
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	4640      	mov	r0, r8
 800dd2e:	f7ff ff71 	bl	800dc14 <__ssputs_r>
 800dd32:	3001      	adds	r0, #1
 800dd34:	f000 80a4 	beq.w	800de80 <_svfiprintf_r+0x1b8>
 800dd38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd3a:	4453      	add	r3, sl
 800dd3c:	9309      	str	r3, [sp, #36]	; 0x24
 800dd3e:	783b      	ldrb	r3, [r7, #0]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f000 809d 	beq.w	800de80 <_svfiprintf_r+0x1b8>
 800dd46:	2300      	movs	r3, #0
 800dd48:	f04f 32ff 	mov.w	r2, #4294967295
 800dd4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd50:	9304      	str	r3, [sp, #16]
 800dd52:	9307      	str	r3, [sp, #28]
 800dd54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd58:	931a      	str	r3, [sp, #104]	; 0x68
 800dd5a:	462f      	mov	r7, r5
 800dd5c:	2205      	movs	r2, #5
 800dd5e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800dd62:	4850      	ldr	r0, [pc, #320]	; (800dea4 <_svfiprintf_r+0x1dc>)
 800dd64:	f7f2 fa3c 	bl	80001e0 <memchr>
 800dd68:	9b04      	ldr	r3, [sp, #16]
 800dd6a:	b9d0      	cbnz	r0, 800dda2 <_svfiprintf_r+0xda>
 800dd6c:	06d9      	lsls	r1, r3, #27
 800dd6e:	bf44      	itt	mi
 800dd70:	2220      	movmi	r2, #32
 800dd72:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dd76:	071a      	lsls	r2, r3, #28
 800dd78:	bf44      	itt	mi
 800dd7a:	222b      	movmi	r2, #43	; 0x2b
 800dd7c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dd80:	782a      	ldrb	r2, [r5, #0]
 800dd82:	2a2a      	cmp	r2, #42	; 0x2a
 800dd84:	d015      	beq.n	800ddb2 <_svfiprintf_r+0xea>
 800dd86:	9a07      	ldr	r2, [sp, #28]
 800dd88:	462f      	mov	r7, r5
 800dd8a:	2000      	movs	r0, #0
 800dd8c:	250a      	movs	r5, #10
 800dd8e:	4639      	mov	r1, r7
 800dd90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd94:	3b30      	subs	r3, #48	; 0x30
 800dd96:	2b09      	cmp	r3, #9
 800dd98:	d94d      	bls.n	800de36 <_svfiprintf_r+0x16e>
 800dd9a:	b1b8      	cbz	r0, 800ddcc <_svfiprintf_r+0x104>
 800dd9c:	e00f      	b.n	800ddbe <_svfiprintf_r+0xf6>
 800dd9e:	462f      	mov	r7, r5
 800dda0:	e7b8      	b.n	800dd14 <_svfiprintf_r+0x4c>
 800dda2:	4a40      	ldr	r2, [pc, #256]	; (800dea4 <_svfiprintf_r+0x1dc>)
 800dda4:	1a80      	subs	r0, r0, r2
 800dda6:	fa0b f000 	lsl.w	r0, fp, r0
 800ddaa:	4318      	orrs	r0, r3
 800ddac:	9004      	str	r0, [sp, #16]
 800ddae:	463d      	mov	r5, r7
 800ddb0:	e7d3      	b.n	800dd5a <_svfiprintf_r+0x92>
 800ddb2:	9a03      	ldr	r2, [sp, #12]
 800ddb4:	1d11      	adds	r1, r2, #4
 800ddb6:	6812      	ldr	r2, [r2, #0]
 800ddb8:	9103      	str	r1, [sp, #12]
 800ddba:	2a00      	cmp	r2, #0
 800ddbc:	db01      	blt.n	800ddc2 <_svfiprintf_r+0xfa>
 800ddbe:	9207      	str	r2, [sp, #28]
 800ddc0:	e004      	b.n	800ddcc <_svfiprintf_r+0x104>
 800ddc2:	4252      	negs	r2, r2
 800ddc4:	f043 0302 	orr.w	r3, r3, #2
 800ddc8:	9207      	str	r2, [sp, #28]
 800ddca:	9304      	str	r3, [sp, #16]
 800ddcc:	783b      	ldrb	r3, [r7, #0]
 800ddce:	2b2e      	cmp	r3, #46	; 0x2e
 800ddd0:	d10c      	bne.n	800ddec <_svfiprintf_r+0x124>
 800ddd2:	787b      	ldrb	r3, [r7, #1]
 800ddd4:	2b2a      	cmp	r3, #42	; 0x2a
 800ddd6:	d133      	bne.n	800de40 <_svfiprintf_r+0x178>
 800ddd8:	9b03      	ldr	r3, [sp, #12]
 800ddda:	1d1a      	adds	r2, r3, #4
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	9203      	str	r2, [sp, #12]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	bfb8      	it	lt
 800dde4:	f04f 33ff 	movlt.w	r3, #4294967295
 800dde8:	3702      	adds	r7, #2
 800ddea:	9305      	str	r3, [sp, #20]
 800ddec:	4d2e      	ldr	r5, [pc, #184]	; (800dea8 <_svfiprintf_r+0x1e0>)
 800ddee:	7839      	ldrb	r1, [r7, #0]
 800ddf0:	2203      	movs	r2, #3
 800ddf2:	4628      	mov	r0, r5
 800ddf4:	f7f2 f9f4 	bl	80001e0 <memchr>
 800ddf8:	b138      	cbz	r0, 800de0a <_svfiprintf_r+0x142>
 800ddfa:	2340      	movs	r3, #64	; 0x40
 800ddfc:	1b40      	subs	r0, r0, r5
 800ddfe:	fa03 f000 	lsl.w	r0, r3, r0
 800de02:	9b04      	ldr	r3, [sp, #16]
 800de04:	4303      	orrs	r3, r0
 800de06:	3701      	adds	r7, #1
 800de08:	9304      	str	r3, [sp, #16]
 800de0a:	7839      	ldrb	r1, [r7, #0]
 800de0c:	4827      	ldr	r0, [pc, #156]	; (800deac <_svfiprintf_r+0x1e4>)
 800de0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de12:	2206      	movs	r2, #6
 800de14:	1c7e      	adds	r6, r7, #1
 800de16:	f7f2 f9e3 	bl	80001e0 <memchr>
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d038      	beq.n	800de90 <_svfiprintf_r+0x1c8>
 800de1e:	4b24      	ldr	r3, [pc, #144]	; (800deb0 <_svfiprintf_r+0x1e8>)
 800de20:	bb13      	cbnz	r3, 800de68 <_svfiprintf_r+0x1a0>
 800de22:	9b03      	ldr	r3, [sp, #12]
 800de24:	3307      	adds	r3, #7
 800de26:	f023 0307 	bic.w	r3, r3, #7
 800de2a:	3308      	adds	r3, #8
 800de2c:	9303      	str	r3, [sp, #12]
 800de2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de30:	444b      	add	r3, r9
 800de32:	9309      	str	r3, [sp, #36]	; 0x24
 800de34:	e76d      	b.n	800dd12 <_svfiprintf_r+0x4a>
 800de36:	fb05 3202 	mla	r2, r5, r2, r3
 800de3a:	2001      	movs	r0, #1
 800de3c:	460f      	mov	r7, r1
 800de3e:	e7a6      	b.n	800dd8e <_svfiprintf_r+0xc6>
 800de40:	2300      	movs	r3, #0
 800de42:	3701      	adds	r7, #1
 800de44:	9305      	str	r3, [sp, #20]
 800de46:	4619      	mov	r1, r3
 800de48:	250a      	movs	r5, #10
 800de4a:	4638      	mov	r0, r7
 800de4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de50:	3a30      	subs	r2, #48	; 0x30
 800de52:	2a09      	cmp	r2, #9
 800de54:	d903      	bls.n	800de5e <_svfiprintf_r+0x196>
 800de56:	2b00      	cmp	r3, #0
 800de58:	d0c8      	beq.n	800ddec <_svfiprintf_r+0x124>
 800de5a:	9105      	str	r1, [sp, #20]
 800de5c:	e7c6      	b.n	800ddec <_svfiprintf_r+0x124>
 800de5e:	fb05 2101 	mla	r1, r5, r1, r2
 800de62:	2301      	movs	r3, #1
 800de64:	4607      	mov	r7, r0
 800de66:	e7f0      	b.n	800de4a <_svfiprintf_r+0x182>
 800de68:	ab03      	add	r3, sp, #12
 800de6a:	9300      	str	r3, [sp, #0]
 800de6c:	4622      	mov	r2, r4
 800de6e:	4b11      	ldr	r3, [pc, #68]	; (800deb4 <_svfiprintf_r+0x1ec>)
 800de70:	a904      	add	r1, sp, #16
 800de72:	4640      	mov	r0, r8
 800de74:	f7fd fdce 	bl	800ba14 <_printf_float>
 800de78:	f1b0 3fff 	cmp.w	r0, #4294967295
 800de7c:	4681      	mov	r9, r0
 800de7e:	d1d6      	bne.n	800de2e <_svfiprintf_r+0x166>
 800de80:	89a3      	ldrh	r3, [r4, #12]
 800de82:	065b      	lsls	r3, r3, #25
 800de84:	f53f af35 	bmi.w	800dcf2 <_svfiprintf_r+0x2a>
 800de88:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de8a:	b01d      	add	sp, #116	; 0x74
 800de8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de90:	ab03      	add	r3, sp, #12
 800de92:	9300      	str	r3, [sp, #0]
 800de94:	4622      	mov	r2, r4
 800de96:	4b07      	ldr	r3, [pc, #28]	; (800deb4 <_svfiprintf_r+0x1ec>)
 800de98:	a904      	add	r1, sp, #16
 800de9a:	4640      	mov	r0, r8
 800de9c:	f7fe f870 	bl	800bf80 <_printf_i>
 800dea0:	e7ea      	b.n	800de78 <_svfiprintf_r+0x1b0>
 800dea2:	bf00      	nop
 800dea4:	0800ec6c 	.word	0x0800ec6c
 800dea8:	0800ec72 	.word	0x0800ec72
 800deac:	0800ec76 	.word	0x0800ec76
 800deb0:	0800ba15 	.word	0x0800ba15
 800deb4:	0800dc15 	.word	0x0800dc15

0800deb8 <__sfputc_r>:
 800deb8:	6893      	ldr	r3, [r2, #8]
 800deba:	3b01      	subs	r3, #1
 800debc:	2b00      	cmp	r3, #0
 800debe:	b410      	push	{r4}
 800dec0:	6093      	str	r3, [r2, #8]
 800dec2:	da08      	bge.n	800ded6 <__sfputc_r+0x1e>
 800dec4:	6994      	ldr	r4, [r2, #24]
 800dec6:	42a3      	cmp	r3, r4
 800dec8:	db01      	blt.n	800dece <__sfputc_r+0x16>
 800deca:	290a      	cmp	r1, #10
 800decc:	d103      	bne.n	800ded6 <__sfputc_r+0x1e>
 800dece:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ded2:	f7fe ba13 	b.w	800c2fc <__swbuf_r>
 800ded6:	6813      	ldr	r3, [r2, #0]
 800ded8:	1c58      	adds	r0, r3, #1
 800deda:	6010      	str	r0, [r2, #0]
 800dedc:	7019      	strb	r1, [r3, #0]
 800dede:	4608      	mov	r0, r1
 800dee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dee4:	4770      	bx	lr

0800dee6 <__sfputs_r>:
 800dee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dee8:	4606      	mov	r6, r0
 800deea:	460f      	mov	r7, r1
 800deec:	4614      	mov	r4, r2
 800deee:	18d5      	adds	r5, r2, r3
 800def0:	42ac      	cmp	r4, r5
 800def2:	d101      	bne.n	800def8 <__sfputs_r+0x12>
 800def4:	2000      	movs	r0, #0
 800def6:	e007      	b.n	800df08 <__sfputs_r+0x22>
 800def8:	463a      	mov	r2, r7
 800defa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800defe:	4630      	mov	r0, r6
 800df00:	f7ff ffda 	bl	800deb8 <__sfputc_r>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d1f3      	bne.n	800def0 <__sfputs_r+0xa>
 800df08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800df0c <_vfiprintf_r>:
 800df0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df10:	460c      	mov	r4, r1
 800df12:	b09d      	sub	sp, #116	; 0x74
 800df14:	4617      	mov	r7, r2
 800df16:	461d      	mov	r5, r3
 800df18:	4606      	mov	r6, r0
 800df1a:	b118      	cbz	r0, 800df24 <_vfiprintf_r+0x18>
 800df1c:	6983      	ldr	r3, [r0, #24]
 800df1e:	b90b      	cbnz	r3, 800df24 <_vfiprintf_r+0x18>
 800df20:	f7ff f9e2 	bl	800d2e8 <__sinit>
 800df24:	4b7c      	ldr	r3, [pc, #496]	; (800e118 <_vfiprintf_r+0x20c>)
 800df26:	429c      	cmp	r4, r3
 800df28:	d158      	bne.n	800dfdc <_vfiprintf_r+0xd0>
 800df2a:	6874      	ldr	r4, [r6, #4]
 800df2c:	89a3      	ldrh	r3, [r4, #12]
 800df2e:	0718      	lsls	r0, r3, #28
 800df30:	d55e      	bpl.n	800dff0 <_vfiprintf_r+0xe4>
 800df32:	6923      	ldr	r3, [r4, #16]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d05b      	beq.n	800dff0 <_vfiprintf_r+0xe4>
 800df38:	2300      	movs	r3, #0
 800df3a:	9309      	str	r3, [sp, #36]	; 0x24
 800df3c:	2320      	movs	r3, #32
 800df3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df42:	2330      	movs	r3, #48	; 0x30
 800df44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df48:	9503      	str	r5, [sp, #12]
 800df4a:	f04f 0b01 	mov.w	fp, #1
 800df4e:	46b8      	mov	r8, r7
 800df50:	4645      	mov	r5, r8
 800df52:	f815 3b01 	ldrb.w	r3, [r5], #1
 800df56:	b10b      	cbz	r3, 800df5c <_vfiprintf_r+0x50>
 800df58:	2b25      	cmp	r3, #37	; 0x25
 800df5a:	d154      	bne.n	800e006 <_vfiprintf_r+0xfa>
 800df5c:	ebb8 0a07 	subs.w	sl, r8, r7
 800df60:	d00b      	beq.n	800df7a <_vfiprintf_r+0x6e>
 800df62:	4653      	mov	r3, sl
 800df64:	463a      	mov	r2, r7
 800df66:	4621      	mov	r1, r4
 800df68:	4630      	mov	r0, r6
 800df6a:	f7ff ffbc 	bl	800dee6 <__sfputs_r>
 800df6e:	3001      	adds	r0, #1
 800df70:	f000 80c2 	beq.w	800e0f8 <_vfiprintf_r+0x1ec>
 800df74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df76:	4453      	add	r3, sl
 800df78:	9309      	str	r3, [sp, #36]	; 0x24
 800df7a:	f898 3000 	ldrb.w	r3, [r8]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	f000 80ba 	beq.w	800e0f8 <_vfiprintf_r+0x1ec>
 800df84:	2300      	movs	r3, #0
 800df86:	f04f 32ff 	mov.w	r2, #4294967295
 800df8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df8e:	9304      	str	r3, [sp, #16]
 800df90:	9307      	str	r3, [sp, #28]
 800df92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df96:	931a      	str	r3, [sp, #104]	; 0x68
 800df98:	46a8      	mov	r8, r5
 800df9a:	2205      	movs	r2, #5
 800df9c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800dfa0:	485e      	ldr	r0, [pc, #376]	; (800e11c <_vfiprintf_r+0x210>)
 800dfa2:	f7f2 f91d 	bl	80001e0 <memchr>
 800dfa6:	9b04      	ldr	r3, [sp, #16]
 800dfa8:	bb78      	cbnz	r0, 800e00a <_vfiprintf_r+0xfe>
 800dfaa:	06d9      	lsls	r1, r3, #27
 800dfac:	bf44      	itt	mi
 800dfae:	2220      	movmi	r2, #32
 800dfb0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dfb4:	071a      	lsls	r2, r3, #28
 800dfb6:	bf44      	itt	mi
 800dfb8:	222b      	movmi	r2, #43	; 0x2b
 800dfba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dfbe:	782a      	ldrb	r2, [r5, #0]
 800dfc0:	2a2a      	cmp	r2, #42	; 0x2a
 800dfc2:	d02a      	beq.n	800e01a <_vfiprintf_r+0x10e>
 800dfc4:	9a07      	ldr	r2, [sp, #28]
 800dfc6:	46a8      	mov	r8, r5
 800dfc8:	2000      	movs	r0, #0
 800dfca:	250a      	movs	r5, #10
 800dfcc:	4641      	mov	r1, r8
 800dfce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfd2:	3b30      	subs	r3, #48	; 0x30
 800dfd4:	2b09      	cmp	r3, #9
 800dfd6:	d969      	bls.n	800e0ac <_vfiprintf_r+0x1a0>
 800dfd8:	b360      	cbz	r0, 800e034 <_vfiprintf_r+0x128>
 800dfda:	e024      	b.n	800e026 <_vfiprintf_r+0x11a>
 800dfdc:	4b50      	ldr	r3, [pc, #320]	; (800e120 <_vfiprintf_r+0x214>)
 800dfde:	429c      	cmp	r4, r3
 800dfe0:	d101      	bne.n	800dfe6 <_vfiprintf_r+0xda>
 800dfe2:	68b4      	ldr	r4, [r6, #8]
 800dfe4:	e7a2      	b.n	800df2c <_vfiprintf_r+0x20>
 800dfe6:	4b4f      	ldr	r3, [pc, #316]	; (800e124 <_vfiprintf_r+0x218>)
 800dfe8:	429c      	cmp	r4, r3
 800dfea:	bf08      	it	eq
 800dfec:	68f4      	ldreq	r4, [r6, #12]
 800dfee:	e79d      	b.n	800df2c <_vfiprintf_r+0x20>
 800dff0:	4621      	mov	r1, r4
 800dff2:	4630      	mov	r0, r6
 800dff4:	f7fe f9d4 	bl	800c3a0 <__swsetup_r>
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d09d      	beq.n	800df38 <_vfiprintf_r+0x2c>
 800dffc:	f04f 30ff 	mov.w	r0, #4294967295
 800e000:	b01d      	add	sp, #116	; 0x74
 800e002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e006:	46a8      	mov	r8, r5
 800e008:	e7a2      	b.n	800df50 <_vfiprintf_r+0x44>
 800e00a:	4a44      	ldr	r2, [pc, #272]	; (800e11c <_vfiprintf_r+0x210>)
 800e00c:	1a80      	subs	r0, r0, r2
 800e00e:	fa0b f000 	lsl.w	r0, fp, r0
 800e012:	4318      	orrs	r0, r3
 800e014:	9004      	str	r0, [sp, #16]
 800e016:	4645      	mov	r5, r8
 800e018:	e7be      	b.n	800df98 <_vfiprintf_r+0x8c>
 800e01a:	9a03      	ldr	r2, [sp, #12]
 800e01c:	1d11      	adds	r1, r2, #4
 800e01e:	6812      	ldr	r2, [r2, #0]
 800e020:	9103      	str	r1, [sp, #12]
 800e022:	2a00      	cmp	r2, #0
 800e024:	db01      	blt.n	800e02a <_vfiprintf_r+0x11e>
 800e026:	9207      	str	r2, [sp, #28]
 800e028:	e004      	b.n	800e034 <_vfiprintf_r+0x128>
 800e02a:	4252      	negs	r2, r2
 800e02c:	f043 0302 	orr.w	r3, r3, #2
 800e030:	9207      	str	r2, [sp, #28]
 800e032:	9304      	str	r3, [sp, #16]
 800e034:	f898 3000 	ldrb.w	r3, [r8]
 800e038:	2b2e      	cmp	r3, #46	; 0x2e
 800e03a:	d10e      	bne.n	800e05a <_vfiprintf_r+0x14e>
 800e03c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e040:	2b2a      	cmp	r3, #42	; 0x2a
 800e042:	d138      	bne.n	800e0b6 <_vfiprintf_r+0x1aa>
 800e044:	9b03      	ldr	r3, [sp, #12]
 800e046:	1d1a      	adds	r2, r3, #4
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	9203      	str	r2, [sp, #12]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	bfb8      	it	lt
 800e050:	f04f 33ff 	movlt.w	r3, #4294967295
 800e054:	f108 0802 	add.w	r8, r8, #2
 800e058:	9305      	str	r3, [sp, #20]
 800e05a:	4d33      	ldr	r5, [pc, #204]	; (800e128 <_vfiprintf_r+0x21c>)
 800e05c:	f898 1000 	ldrb.w	r1, [r8]
 800e060:	2203      	movs	r2, #3
 800e062:	4628      	mov	r0, r5
 800e064:	f7f2 f8bc 	bl	80001e0 <memchr>
 800e068:	b140      	cbz	r0, 800e07c <_vfiprintf_r+0x170>
 800e06a:	2340      	movs	r3, #64	; 0x40
 800e06c:	1b40      	subs	r0, r0, r5
 800e06e:	fa03 f000 	lsl.w	r0, r3, r0
 800e072:	9b04      	ldr	r3, [sp, #16]
 800e074:	4303      	orrs	r3, r0
 800e076:	f108 0801 	add.w	r8, r8, #1
 800e07a:	9304      	str	r3, [sp, #16]
 800e07c:	f898 1000 	ldrb.w	r1, [r8]
 800e080:	482a      	ldr	r0, [pc, #168]	; (800e12c <_vfiprintf_r+0x220>)
 800e082:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e086:	2206      	movs	r2, #6
 800e088:	f108 0701 	add.w	r7, r8, #1
 800e08c:	f7f2 f8a8 	bl	80001e0 <memchr>
 800e090:	2800      	cmp	r0, #0
 800e092:	d037      	beq.n	800e104 <_vfiprintf_r+0x1f8>
 800e094:	4b26      	ldr	r3, [pc, #152]	; (800e130 <_vfiprintf_r+0x224>)
 800e096:	bb1b      	cbnz	r3, 800e0e0 <_vfiprintf_r+0x1d4>
 800e098:	9b03      	ldr	r3, [sp, #12]
 800e09a:	3307      	adds	r3, #7
 800e09c:	f023 0307 	bic.w	r3, r3, #7
 800e0a0:	3308      	adds	r3, #8
 800e0a2:	9303      	str	r3, [sp, #12]
 800e0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0a6:	444b      	add	r3, r9
 800e0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e0aa:	e750      	b.n	800df4e <_vfiprintf_r+0x42>
 800e0ac:	fb05 3202 	mla	r2, r5, r2, r3
 800e0b0:	2001      	movs	r0, #1
 800e0b2:	4688      	mov	r8, r1
 800e0b4:	e78a      	b.n	800dfcc <_vfiprintf_r+0xc0>
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	f108 0801 	add.w	r8, r8, #1
 800e0bc:	9305      	str	r3, [sp, #20]
 800e0be:	4619      	mov	r1, r3
 800e0c0:	250a      	movs	r5, #10
 800e0c2:	4640      	mov	r0, r8
 800e0c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0c8:	3a30      	subs	r2, #48	; 0x30
 800e0ca:	2a09      	cmp	r2, #9
 800e0cc:	d903      	bls.n	800e0d6 <_vfiprintf_r+0x1ca>
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d0c3      	beq.n	800e05a <_vfiprintf_r+0x14e>
 800e0d2:	9105      	str	r1, [sp, #20]
 800e0d4:	e7c1      	b.n	800e05a <_vfiprintf_r+0x14e>
 800e0d6:	fb05 2101 	mla	r1, r5, r1, r2
 800e0da:	2301      	movs	r3, #1
 800e0dc:	4680      	mov	r8, r0
 800e0de:	e7f0      	b.n	800e0c2 <_vfiprintf_r+0x1b6>
 800e0e0:	ab03      	add	r3, sp, #12
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	4622      	mov	r2, r4
 800e0e6:	4b13      	ldr	r3, [pc, #76]	; (800e134 <_vfiprintf_r+0x228>)
 800e0e8:	a904      	add	r1, sp, #16
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	f7fd fc92 	bl	800ba14 <_printf_float>
 800e0f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e0f4:	4681      	mov	r9, r0
 800e0f6:	d1d5      	bne.n	800e0a4 <_vfiprintf_r+0x198>
 800e0f8:	89a3      	ldrh	r3, [r4, #12]
 800e0fa:	065b      	lsls	r3, r3, #25
 800e0fc:	f53f af7e 	bmi.w	800dffc <_vfiprintf_r+0xf0>
 800e100:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e102:	e77d      	b.n	800e000 <_vfiprintf_r+0xf4>
 800e104:	ab03      	add	r3, sp, #12
 800e106:	9300      	str	r3, [sp, #0]
 800e108:	4622      	mov	r2, r4
 800e10a:	4b0a      	ldr	r3, [pc, #40]	; (800e134 <_vfiprintf_r+0x228>)
 800e10c:	a904      	add	r1, sp, #16
 800e10e:	4630      	mov	r0, r6
 800e110:	f7fd ff36 	bl	800bf80 <_printf_i>
 800e114:	e7ec      	b.n	800e0f0 <_vfiprintf_r+0x1e4>
 800e116:	bf00      	nop
 800e118:	0800eb2c 	.word	0x0800eb2c
 800e11c:	0800ec6c 	.word	0x0800ec6c
 800e120:	0800eb4c 	.word	0x0800eb4c
 800e124:	0800eb0c 	.word	0x0800eb0c
 800e128:	0800ec72 	.word	0x0800ec72
 800e12c:	0800ec76 	.word	0x0800ec76
 800e130:	0800ba15 	.word	0x0800ba15
 800e134:	0800dee7 	.word	0x0800dee7

0800e138 <_sbrk_r>:
 800e138:	b538      	push	{r3, r4, r5, lr}
 800e13a:	4c06      	ldr	r4, [pc, #24]	; (800e154 <_sbrk_r+0x1c>)
 800e13c:	2300      	movs	r3, #0
 800e13e:	4605      	mov	r5, r0
 800e140:	4608      	mov	r0, r1
 800e142:	6023      	str	r3, [r4, #0]
 800e144:	f7f4 fd78 	bl	8002c38 <_sbrk>
 800e148:	1c43      	adds	r3, r0, #1
 800e14a:	d102      	bne.n	800e152 <_sbrk_r+0x1a>
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	b103      	cbz	r3, 800e152 <_sbrk_r+0x1a>
 800e150:	602b      	str	r3, [r5, #0]
 800e152:	bd38      	pop	{r3, r4, r5, pc}
 800e154:	20006d7c 	.word	0x20006d7c

0800e158 <__sread>:
 800e158:	b510      	push	{r4, lr}
 800e15a:	460c      	mov	r4, r1
 800e15c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e160:	f000 f8e8 	bl	800e334 <_read_r>
 800e164:	2800      	cmp	r0, #0
 800e166:	bfab      	itete	ge
 800e168:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e16a:	89a3      	ldrhlt	r3, [r4, #12]
 800e16c:	181b      	addge	r3, r3, r0
 800e16e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e172:	bfac      	ite	ge
 800e174:	6563      	strge	r3, [r4, #84]	; 0x54
 800e176:	81a3      	strhlt	r3, [r4, #12]
 800e178:	bd10      	pop	{r4, pc}

0800e17a <__swrite>:
 800e17a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e17e:	461f      	mov	r7, r3
 800e180:	898b      	ldrh	r3, [r1, #12]
 800e182:	05db      	lsls	r3, r3, #23
 800e184:	4605      	mov	r5, r0
 800e186:	460c      	mov	r4, r1
 800e188:	4616      	mov	r6, r2
 800e18a:	d505      	bpl.n	800e198 <__swrite+0x1e>
 800e18c:	2302      	movs	r3, #2
 800e18e:	2200      	movs	r2, #0
 800e190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e194:	f000 f868 	bl	800e268 <_lseek_r>
 800e198:	89a3      	ldrh	r3, [r4, #12]
 800e19a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e19e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e1a2:	81a3      	strh	r3, [r4, #12]
 800e1a4:	4632      	mov	r2, r6
 800e1a6:	463b      	mov	r3, r7
 800e1a8:	4628      	mov	r0, r5
 800e1aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1ae:	f000 b817 	b.w	800e1e0 <_write_r>

0800e1b2 <__sseek>:
 800e1b2:	b510      	push	{r4, lr}
 800e1b4:	460c      	mov	r4, r1
 800e1b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ba:	f000 f855 	bl	800e268 <_lseek_r>
 800e1be:	1c43      	adds	r3, r0, #1
 800e1c0:	89a3      	ldrh	r3, [r4, #12]
 800e1c2:	bf15      	itete	ne
 800e1c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e1c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e1ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e1ce:	81a3      	strheq	r3, [r4, #12]
 800e1d0:	bf18      	it	ne
 800e1d2:	81a3      	strhne	r3, [r4, #12]
 800e1d4:	bd10      	pop	{r4, pc}

0800e1d6 <__sclose>:
 800e1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1da:	f000 b813 	b.w	800e204 <_close_r>
	...

0800e1e0 <_write_r>:
 800e1e0:	b538      	push	{r3, r4, r5, lr}
 800e1e2:	4c07      	ldr	r4, [pc, #28]	; (800e200 <_write_r+0x20>)
 800e1e4:	4605      	mov	r5, r0
 800e1e6:	4608      	mov	r0, r1
 800e1e8:	4611      	mov	r1, r2
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	6022      	str	r2, [r4, #0]
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	f7f4 f953 	bl	800249a <_write>
 800e1f4:	1c43      	adds	r3, r0, #1
 800e1f6:	d102      	bne.n	800e1fe <_write_r+0x1e>
 800e1f8:	6823      	ldr	r3, [r4, #0]
 800e1fa:	b103      	cbz	r3, 800e1fe <_write_r+0x1e>
 800e1fc:	602b      	str	r3, [r5, #0]
 800e1fe:	bd38      	pop	{r3, r4, r5, pc}
 800e200:	20006d7c 	.word	0x20006d7c

0800e204 <_close_r>:
 800e204:	b538      	push	{r3, r4, r5, lr}
 800e206:	4c06      	ldr	r4, [pc, #24]	; (800e220 <_close_r+0x1c>)
 800e208:	2300      	movs	r3, #0
 800e20a:	4605      	mov	r5, r0
 800e20c:	4608      	mov	r0, r1
 800e20e:	6023      	str	r3, [r4, #0]
 800e210:	f7f4 fcdd 	bl	8002bce <_close>
 800e214:	1c43      	adds	r3, r0, #1
 800e216:	d102      	bne.n	800e21e <_close_r+0x1a>
 800e218:	6823      	ldr	r3, [r4, #0]
 800e21a:	b103      	cbz	r3, 800e21e <_close_r+0x1a>
 800e21c:	602b      	str	r3, [r5, #0]
 800e21e:	bd38      	pop	{r3, r4, r5, pc}
 800e220:	20006d7c 	.word	0x20006d7c

0800e224 <_fstat_r>:
 800e224:	b538      	push	{r3, r4, r5, lr}
 800e226:	4c07      	ldr	r4, [pc, #28]	; (800e244 <_fstat_r+0x20>)
 800e228:	2300      	movs	r3, #0
 800e22a:	4605      	mov	r5, r0
 800e22c:	4608      	mov	r0, r1
 800e22e:	4611      	mov	r1, r2
 800e230:	6023      	str	r3, [r4, #0]
 800e232:	f7f4 fcd8 	bl	8002be6 <_fstat>
 800e236:	1c43      	adds	r3, r0, #1
 800e238:	d102      	bne.n	800e240 <_fstat_r+0x1c>
 800e23a:	6823      	ldr	r3, [r4, #0]
 800e23c:	b103      	cbz	r3, 800e240 <_fstat_r+0x1c>
 800e23e:	602b      	str	r3, [r5, #0]
 800e240:	bd38      	pop	{r3, r4, r5, pc}
 800e242:	bf00      	nop
 800e244:	20006d7c 	.word	0x20006d7c

0800e248 <_isatty_r>:
 800e248:	b538      	push	{r3, r4, r5, lr}
 800e24a:	4c06      	ldr	r4, [pc, #24]	; (800e264 <_isatty_r+0x1c>)
 800e24c:	2300      	movs	r3, #0
 800e24e:	4605      	mov	r5, r0
 800e250:	4608      	mov	r0, r1
 800e252:	6023      	str	r3, [r4, #0]
 800e254:	f7f4 fcd7 	bl	8002c06 <_isatty>
 800e258:	1c43      	adds	r3, r0, #1
 800e25a:	d102      	bne.n	800e262 <_isatty_r+0x1a>
 800e25c:	6823      	ldr	r3, [r4, #0]
 800e25e:	b103      	cbz	r3, 800e262 <_isatty_r+0x1a>
 800e260:	602b      	str	r3, [r5, #0]
 800e262:	bd38      	pop	{r3, r4, r5, pc}
 800e264:	20006d7c 	.word	0x20006d7c

0800e268 <_lseek_r>:
 800e268:	b538      	push	{r3, r4, r5, lr}
 800e26a:	4c07      	ldr	r4, [pc, #28]	; (800e288 <_lseek_r+0x20>)
 800e26c:	4605      	mov	r5, r0
 800e26e:	4608      	mov	r0, r1
 800e270:	4611      	mov	r1, r2
 800e272:	2200      	movs	r2, #0
 800e274:	6022      	str	r2, [r4, #0]
 800e276:	461a      	mov	r2, r3
 800e278:	f7f4 fcd0 	bl	8002c1c <_lseek>
 800e27c:	1c43      	adds	r3, r0, #1
 800e27e:	d102      	bne.n	800e286 <_lseek_r+0x1e>
 800e280:	6823      	ldr	r3, [r4, #0]
 800e282:	b103      	cbz	r3, 800e286 <_lseek_r+0x1e>
 800e284:	602b      	str	r3, [r5, #0]
 800e286:	bd38      	pop	{r3, r4, r5, pc}
 800e288:	20006d7c 	.word	0x20006d7c

0800e28c <__ascii_mbtowc>:
 800e28c:	b082      	sub	sp, #8
 800e28e:	b901      	cbnz	r1, 800e292 <__ascii_mbtowc+0x6>
 800e290:	a901      	add	r1, sp, #4
 800e292:	b142      	cbz	r2, 800e2a6 <__ascii_mbtowc+0x1a>
 800e294:	b14b      	cbz	r3, 800e2aa <__ascii_mbtowc+0x1e>
 800e296:	7813      	ldrb	r3, [r2, #0]
 800e298:	600b      	str	r3, [r1, #0]
 800e29a:	7812      	ldrb	r2, [r2, #0]
 800e29c:	1c10      	adds	r0, r2, #0
 800e29e:	bf18      	it	ne
 800e2a0:	2001      	movne	r0, #1
 800e2a2:	b002      	add	sp, #8
 800e2a4:	4770      	bx	lr
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	e7fb      	b.n	800e2a2 <__ascii_mbtowc+0x16>
 800e2aa:	f06f 0001 	mvn.w	r0, #1
 800e2ae:	e7f8      	b.n	800e2a2 <__ascii_mbtowc+0x16>

0800e2b0 <memmove>:
 800e2b0:	4288      	cmp	r0, r1
 800e2b2:	b510      	push	{r4, lr}
 800e2b4:	eb01 0302 	add.w	r3, r1, r2
 800e2b8:	d807      	bhi.n	800e2ca <memmove+0x1a>
 800e2ba:	1e42      	subs	r2, r0, #1
 800e2bc:	4299      	cmp	r1, r3
 800e2be:	d00a      	beq.n	800e2d6 <memmove+0x26>
 800e2c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2c4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e2c8:	e7f8      	b.n	800e2bc <memmove+0xc>
 800e2ca:	4283      	cmp	r3, r0
 800e2cc:	d9f5      	bls.n	800e2ba <memmove+0xa>
 800e2ce:	1881      	adds	r1, r0, r2
 800e2d0:	1ad2      	subs	r2, r2, r3
 800e2d2:	42d3      	cmn	r3, r2
 800e2d4:	d100      	bne.n	800e2d8 <memmove+0x28>
 800e2d6:	bd10      	pop	{r4, pc}
 800e2d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e2dc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e2e0:	e7f7      	b.n	800e2d2 <memmove+0x22>

0800e2e2 <__malloc_lock>:
 800e2e2:	4770      	bx	lr

0800e2e4 <__malloc_unlock>:
 800e2e4:	4770      	bx	lr

0800e2e6 <_realloc_r>:
 800e2e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2e8:	4607      	mov	r7, r0
 800e2ea:	4614      	mov	r4, r2
 800e2ec:	460e      	mov	r6, r1
 800e2ee:	b921      	cbnz	r1, 800e2fa <_realloc_r+0x14>
 800e2f0:	4611      	mov	r1, r2
 800e2f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e2f6:	f7ff bc33 	b.w	800db60 <_malloc_r>
 800e2fa:	b922      	cbnz	r2, 800e306 <_realloc_r+0x20>
 800e2fc:	f7ff fbe2 	bl	800dac4 <_free_r>
 800e300:	4625      	mov	r5, r4
 800e302:	4628      	mov	r0, r5
 800e304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e306:	f000 f834 	bl	800e372 <_malloc_usable_size_r>
 800e30a:	42a0      	cmp	r0, r4
 800e30c:	d20f      	bcs.n	800e32e <_realloc_r+0x48>
 800e30e:	4621      	mov	r1, r4
 800e310:	4638      	mov	r0, r7
 800e312:	f7ff fc25 	bl	800db60 <_malloc_r>
 800e316:	4605      	mov	r5, r0
 800e318:	2800      	cmp	r0, #0
 800e31a:	d0f2      	beq.n	800e302 <_realloc_r+0x1c>
 800e31c:	4631      	mov	r1, r6
 800e31e:	4622      	mov	r2, r4
 800e320:	f7fd fad0 	bl	800b8c4 <memcpy>
 800e324:	4631      	mov	r1, r6
 800e326:	4638      	mov	r0, r7
 800e328:	f7ff fbcc 	bl	800dac4 <_free_r>
 800e32c:	e7e9      	b.n	800e302 <_realloc_r+0x1c>
 800e32e:	4635      	mov	r5, r6
 800e330:	e7e7      	b.n	800e302 <_realloc_r+0x1c>
	...

0800e334 <_read_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	4c07      	ldr	r4, [pc, #28]	; (800e354 <_read_r+0x20>)
 800e338:	4605      	mov	r5, r0
 800e33a:	4608      	mov	r0, r1
 800e33c:	4611      	mov	r1, r2
 800e33e:	2200      	movs	r2, #0
 800e340:	6022      	str	r2, [r4, #0]
 800e342:	461a      	mov	r2, r3
 800e344:	f7f4 fc26 	bl	8002b94 <_read>
 800e348:	1c43      	adds	r3, r0, #1
 800e34a:	d102      	bne.n	800e352 <_read_r+0x1e>
 800e34c:	6823      	ldr	r3, [r4, #0]
 800e34e:	b103      	cbz	r3, 800e352 <_read_r+0x1e>
 800e350:	602b      	str	r3, [r5, #0]
 800e352:	bd38      	pop	{r3, r4, r5, pc}
 800e354:	20006d7c 	.word	0x20006d7c

0800e358 <__ascii_wctomb>:
 800e358:	b149      	cbz	r1, 800e36e <__ascii_wctomb+0x16>
 800e35a:	2aff      	cmp	r2, #255	; 0xff
 800e35c:	bf85      	ittet	hi
 800e35e:	238a      	movhi	r3, #138	; 0x8a
 800e360:	6003      	strhi	r3, [r0, #0]
 800e362:	700a      	strbls	r2, [r1, #0]
 800e364:	f04f 30ff 	movhi.w	r0, #4294967295
 800e368:	bf98      	it	ls
 800e36a:	2001      	movls	r0, #1
 800e36c:	4770      	bx	lr
 800e36e:	4608      	mov	r0, r1
 800e370:	4770      	bx	lr

0800e372 <_malloc_usable_size_r>:
 800e372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e376:	1f18      	subs	r0, r3, #4
 800e378:	2b00      	cmp	r3, #0
 800e37a:	bfbc      	itt	lt
 800e37c:	580b      	ldrlt	r3, [r1, r0]
 800e37e:	18c0      	addlt	r0, r0, r3
 800e380:	4770      	bx	lr
	...

0800e384 <_init>:
 800e384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e386:	bf00      	nop
 800e388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e38a:	bc08      	pop	{r3}
 800e38c:	469e      	mov	lr, r3
 800e38e:	4770      	bx	lr

0800e390 <_fini>:
 800e390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e392:	bf00      	nop
 800e394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e396:	bc08      	pop	{r3}
 800e398:	469e      	mov	lr, r3
 800e39a:	4770      	bx	lr
