#############################
# format:   <4 bit op> <fsb packet>
#   op = 0000: wait one cycle
#   op = 0001: send
#   op = 0010: receive & check
#   op = 0011: done; disable but do not stop
#   op = 0100: finish; stop simulation
#   op = 0101: wait for cycle ctr to reach 0
#   op = 0110: set cycle ctr
#
# fsb packet (data)
# 1 bit    75 bits
#   0       data
#
# fsb packet (control)
# 1 bit    7 bits    4 bits   64 bits
#   1      opcode    srcid    data
#
# opcodes
#   1: 0000_001 = disable
#   2: 0000_010 = enable
#   5: 0000_101 = assert reset
#   6: 0000_110 = deassert reset
#############################

# send ######################
# 3 bits - filler
# 1 bit  - sigext
# 4 bits - byte mask
# 5 bits - opcode
# 32 bits - addr_i
# 32 bits - data_i
#############################

# recv ######################
# 43 - filler 
# 32 - data_o
#############################

#### RESET ####
0001_1_0000101_00000000000000000000000000000000000000000000000000000000000000000000
0001_1_0000110_00000000000000000000000000000000000000000000000000000000000000000000


#### TEST BEGIN ####

# TAGST 00000000 0
0001_0_0_0_0000_10000_0000000000000000_0000000000000000__0000000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_0000000000000000_0000000000000000

# TAGST 00004000 0
0001_0_0_0_0000_10000_0000000000000000_0100000000000000__0000000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_0000000000000000_0000000000000000
# does it refill after evict?
# SW a 
0001_0_0_0_0000_01010_0000000000000000_0000000000000011__1111000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_0000000000000000_0000000000000000

# SW b
0001_0_0_0_0000_01010_0000000000000000_0100000000000101__1111000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_0000000000000000_0000000000000000

# SW c
0001_0_0_0_0000_01010_0000000000000000_1100000000000101__1111000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_0000000000000000_0000000000000000

# LW c
0001_0_0_0_0000_00010_0000000000000000_1100000000000000__0000000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_1111000000000000_0000000000000000

# LW a
0001_0_0_0_0000_00010_0000000000000000_0000000000000011__0000000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_1111000000000000_0000000000000000

# LW b
0001_0_0_0_0000_00010_0000000000000000_0100000000000101__0000000000000000_0000000000000000
0010_0_0000000000000000000000000000000000000000000_1111000000000000_0000000000000000


#### DONE ####
0110_0000000000000000000000000000000000000000000000000000000000000000000000010000
0101_0000000000000000000000000000000000000000000000000000000000000000000000000000
0100_0000000000000000000000000000000000000000000000000000000000000000000000000000












