---
title: "[ğŸ¦‹] ì»´í“¨í„° êµ¬ì¡° (5)"
excerpt: "ì»´í“¨í„° êµ¬ì¡° ê³¼ëª©ì—ì„œ ë“¤ì€ ë‚´ìš© ì •ë¦¬ 5"

categories:
  - ì»´í“¨í„° êµ¬ì¡°
tags:
  - [ê³¼ëª©]

permalink: /categories1/computer-5/

toc: true
toc_sticky: true

date: 2022-11-04
last_modified_at: 2022-11-04
---

##  ì»´í“¨í„° êµ¬ì¡° (5)

### Micro - programmed control

ì´ ì¥ì—ì„œëŠ” control logicì„ ì—†ì• ê³  ë¯¸ë¦¬ ê³„ì‚°í•œ ê°’ì„ ë©”ëª¨ë¦¬ì— ë„£ì–´ì„œ ê³„ì‚°í•©ë‹ˆë‹¤.

- The function of the control unit
  - controls sequences of microoperations
  - different instructions -> different microoperations
<br><br/>

- Hardwired vs Microprogrammed
  - binary information (called "Control Word")
  - Microinstruction
  - Microprogram
<br><br/>

- Control words are stored in "Control Memory"
  - Control memory is usually ROM (fixed during fabrication)
  - Microprogrammed Control Unit has Control Memory
  - A Microprogrammed computer has a main memory and a control memory
<br><br/>

- Dynamic microprogramming
  - A microprogram is loaded from auxiliary memory
<br><br/>

ì¦‰, ì´ë¯¸ ë§Œë“¤ì–´ì ¸ ìˆëŠ” ê²ƒì„ Conrol memoryì— ë„£ê³  êº¼ë‚´ì„œ ì“´ë‹¤ëŠ” ì ì—ì„œ ì „ ì¥ì´ë‘ ë‹¤ë¦…ë‹ˆë‹¤.

- Hardware-wired control : 5ì¥
- Micro-programmed control : 7ì¥ 

-> Control signal ë§Œë“œëŠ” ì°¨ì´

- Control Address Register (CAR) ì´ control memoryì—ì„œ micro operationì˜ ì£¼ì†Œë¥¼ ë‹´ë‹¹í•©ë‹ˆë‹¤.
<br><br/>
- Control Data Register (CDR) ì´ ë©”ëª¨ë¦¬ë¡œ ë¶€í„° ì½ì–´ì˜¨ micro-operationì„ ì €ì¥í•©ë‹ˆë‹¤.
<br><br/>
- í•œ ëª…ë ¹ì–´ê°€ ì‹¤í–‰ë˜ë©´ ê·¸ ë‹¤ìŒ ëª…ë ¹ì–´ê°€ ê²°ì •ë©ë‹ˆë‹¤.
<br><br/>

ì œì–´í•  ìˆ˜ ìˆëŠ” control signalì´ ìˆì–´ì•¼ í•˜ë©°, Fetch and Decodeë¥¼ ìœ„í•œ Signalì´ í•„ìš”í•˜ê²Œ ë©ë‹ˆë‹¤.

### Address sequencing - mapping of instruction

**Mapping process**
- instruction codeë¡œ ë¶€í„° micro-program ì£¼ì†Œë¥¼ ì‹¤í–‰ì‹œí‚µë‹ˆë‹¤.
- ROM, PLDë¥¼ í†µí•´ ì¢€ ë” ë³µì¡í•œ Mappingì´ ê°€ëŠ¥í•©ë‹ˆë‹¤

OP codeê°€ 4bitì´ë©´ 16ê°œì˜ ëª…ë ¹ì–´ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

CM 128 wordsëŠ” addressí•˜ê¸° ìœ„í•˜ì—¬ 7bitsê°€ í•„ìš”í•©ë‹ˆë‹¤.

ì´ì— 4 bit op codeë¥¼ addressë¡œ mappingí•˜ëŠ” ê³¼ì •ì´ ë°˜ë“œì‹œ í•„ìš”í•©ë‹ˆë‹¤.

1000000 ë¶€í„° 1111111 ê¹Œì§€ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### Address sequencing - subroutine

- A common routine could be a subroutine to save control memory size.

- Need to save return address.

- Many ways to implement saving address.

- FIFO is one of best ways.

5ì¥ê³¼ëŠ” ë‹¤ë¥´ê²Œ 7ì¥ì—ì„œëŠ” IR ì´ ì—†ë‹¤ëŠ” ê²ƒì´ íŠ¹ì§•ì…ë‹ˆë‹¤.


### Microprogram example - micro-instruction format

F1, F2, F3 : Microoperations fields

CD : Condition for branching

BR : Branch field

AD : Address field

5ì¥ê³¼ ê¸°ë³¸ ë™ì‘ì€ ê°™ìŠµë‹ˆë‹¤. (PCë¥¼ ARë¡œ ë³´ë‚´ëŠ” ê²ƒ ë“±ë“±)

F1, F2, F3ëŠ” ì œì–´ ì‹œê·¸ë„ì…ë‹ˆë‹¤.

CDì™€ BR, ADëŠ” control memoryì˜ ì£¼ì†Œë¥¼ ì •í•  ë•Œ ì‚¬ìš©í•©ë‹ˆë‹¤.

ì´ ë©”ëª¨ë¦¬ì˜ íŠ¹ì§•ì€

1) mapping function

2) IRì´ ì—†ìŒ

3) ë¬´ì¡°ê±´ DRë¡œ operandê°€ ê°

ì´ë¼ëŠ” ì ì…ë‹ˆë‹¤. 

5ì¥ì—ì„œ ë°°ìš´ instruction formatê³¼ 7ì¥ì—ì„œ ë°°ìš´ micro-instruction formatì— ëŒ€í•˜ì—¬ ë‘˜ ë‹¤ ë‹¤ë£° ì¤„ ì•Œì•„ì•¼ í•©ë‹ˆë‹¤.

F1, F2, F3ì˜ ì œì–´ ì‹œê·¸ë„ì€ ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

<img src="../../assets/images/110501.jpg" width="500px" height="300px" title="OP code ì˜ˆì‹œ" alt="OP code"><img><br/>

ì´ëŸ¬í•œ ì´ë¦„ë“¤ì„ ë³´ê³  programì„ ì˜ˆì¸¡í•©ë‹ˆë‹¤.

3ê°œì˜ Microoperation Fieldsê°€ ìˆëŠ”ë°
- CD : status bit condition (2 bits)
- BR : type of branches (2 bits)
- AD : address bits (7 bits -> 128 control words)

ì…ë‹ˆë‹¤.

F1F2F3 ê°€ ì˜ˆë¥¼ ë“¤ì–´ 000100101 ì´ë©´
- DR <- M[AR] and PC <- PC + 1 
ì…ë‹ˆë‹¤.
<br><br/>

ë§Œì¼ Symbol ì´ë¦„ì´ ì˜ˆë¥¼ ë“¤ì–´ ì•„ë˜ì™€ ê°™ë‹¤ë©´

Symbol example(DRTAC)
- "DR to AC"

ì…ë‹ˆë‹¤. symbol ì´ë¦„ì„ ê°€ì§€ê³  ì˜ˆì¸¡ì´ ê°€ëŠ¥í•©ë‹ˆë‹¤.

CDì™€ BRì€ ì•„ë˜ì™€ ê°™ìŠµë‹ˆë‹¤.

<img src="../../assets/images/110502.jpg" width="500px" height="300px" title="OP code ì˜ˆì‹œ" alt="OP code"><img><br/>

CDëŠ” ì¡°ê±´ì„ ì„¤ì •í•´ì£¼ê³  BRì€ CDì— ë”°ë¼ ëª…ë ¹ì–´ë¥¼ ìˆ˜í–‰í•˜ê²Œ ë©ë‹ˆë‹¤. 

ì¡°ê±´ì— ë”°ë¼ ì‹¤í–‰ë˜ëŠ” ê²ƒì´ ë‹¤ë¥´ê²Œ ë©ë‹ˆë‹¤. 

**symbolic microinstructions**

- Address field may be one of the following three options
  - label
  - NEXT
  - BR with RET or MAP has empty address field (later filled with zero by assembler)
<br><br/>

- ORG
  - defines the first address of a micro-operation routine
  - not included in the execution code (called "pseudo-instruction")
<br><br/>

ORGë¡œ ì–´ëŠ ì£¼ì†Œì—ì„œ ì‹œì‘í•  ê²ƒì¸ì§€ ì •ì˜ë¥¼ í•´ì¤ë‹ˆë‹¤. pseudo-instructionì´ê¸° ë•Œë¬¸ì— ì§„ì§œ ëª…ë ¹ì–´ëŠ” ì•„ë‹™ë‹ˆë‹¤.

### Microprogram example - fetch routine
- AR <- PC
- DR <- M[AR], PC <- PC + 1 (// IR was used for hardwired control)
- AR <- DR(0-10), CAR(2-5) <- DR(11-14), CAR(0,1,6) <- 0
- !! Starts from 64 !!

ìœ„ ëª…ë ¹ì–´ë¥¼ translate í•´ë³´ê² ìŠµë‹ˆë‹¤.

        ORG 64
FETCH : PCTAR       U JMP NEXT
        READ, INCPC U JMP NEXT
        DRTAR       U MAP

ìœ„ì™€ ê°™ì´ FETCHë¡œ Translateê°€ ê°€ëŠ¥í•©ë‹ˆë‹¤. 

NEXTëŠ” í˜„ ì£¼ì†Œì—ì„œ +1ì„ í•´ì¤ë‹ˆë‹¤. 

7ì¥ì—ì„œëŠ” CARì´ ìˆëŠ”ë° Control memoryì˜ AR ì—­í• ì„ ë§¡ê³  ìˆìŠµë‹ˆë‹¤. 


<!-- <img src="../../assets/images/110306.jpg" width="500px" height="300px" title="OP code ì˜ˆì‹œ" alt="OP code"><img><br/> -->

