// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out

// Design a module that outputs the sum of the inputs
module sum_module( input [3] in, output [3] out );
// sum the inputs
// sum the inputs

// Design a module that outputs the sum of the inputs
module sum_module( input [3] in, output [3] out );
// sum the inputs
// sum the inputs

// Design a module that outputs the sum of the inputs
module sum_module( input [3] in, output [3] out );
// sum the inputs
// sum the inputs

// Design a module that outputs the sum of the inputs
module sum_module( input [3] in, output [3] out );
// sum the inputs
// sum the inputs

// Design a module that outputs the sum of the inputs
module sum_module( input [3] in, output [3] out );endmodule
