#include "sequencer_clock.h"

#include "hardware/pio.h"
#include "hardware/dma.h"
#include <stdint.h>

#include "structs/clock_config.h"
#include "sequencer_common.h"

#include "sequencer_pio_clock_freerun.pio.h"
#include "sequencer_pio_clock_triggered.pio.h"


// Sequence stuff
uint32_t CLOCK_INSTRUCTIONS_DEFAULT[CLOCK_INSTRUCTIONS_MAX] = {0};
uint32_t CLOCK_TRIGGERS_DEFAULT[CLOCK_TRIGGERS_MAX] = {0};


uint sequencer_program_freerun_add(
    PIO pio_clock
) {
    return pio_add_program(
        pio_clock,
        &sequencer_pio_clock_freerun_program
    );
}


uint sequencer_program_triggered_add(
    PIO pio_clock
) {
    return pio_add_program(
        pio_clock,
        &sequencer_pio_clock_triggered_program
    );
}


void sequencer_program_freerun_remove(
    PIO pio_clock, 
    uint offset
) {
    pio_remove_program(
        pio_clock,
        &sequencer_pio_clock_freerun_program,
        offset
    );
}


void sequencer_program_triggered_remove(
    PIO pio_clock, 
    uint offset
) {
    pio_remove_program(
        pio_clock,
        &sequencer_pio_clock_triggered_program,
        offset
    );
}


void sequencer_clocks_init(
    struct clock_config* config_array,
    PIO clock_pio
) {
    for (uint32_t i = 0; i < CLOCKS_MAX; i++)
    {
        config_array[i].pio = clock_pio;
        config_array[i].sm = i;
        config_array[i].clock_pin = INTERNAL_CLOCK_PINS[i];
        config_array[i].trigger_pin = EXTERNAL_TRIGGER_PINS[0]; // All clocks should default to same trigger pin
        config_array[i].trigger_reps = 0;
        config_array[i].clock_divider = CLOCK_DIV_DEFAULT;
        config_array[i].active = false;
        config_array[i].configured = false;
    }
}


void sequencer_clock_configure(
    struct clock_config* config,
    uint32_t clock_pin,
    uint32_t trigger_pin,
    uint32_t trigger_reps
) {
    config -> clock_pin = clock_pin;
    config -> trigger_pin = trigger_pin;
    config -> trigger_reps = trigger_reps;
}


void sequencer_clock_insert_instructions_internal(
    struct clock_config* config,
    uint32_t instructions[CLOCK_INSTRUCTIONS_MAX]
) {
    for (uint32_t i = 0; i < CLOCK_INSTRUCTIONS_MAX; i++)
    {
        config -> instructions[i] = instructions[i];
    }
}


void sequencer_clock_insert_instructions_triggered(
    struct clock_config* config,
    uint32_t instructions[CLOCK_TRIGGERS_MAX]
) {
    for (uint32_t i = 0; i < CLOCK_TRIGGERS_MAX; i++)
    {
        config -> trigger_config[i] = instructions[i];
    }
}


void sequencer_clock_config_reset(
    struct clock_config* config
) {
    sequencer_clock_insert_instructions_internal(
        config,
        CLOCK_INSTRUCTIONS_DEFAULT
    );

    sequencer_clock_insert_instructions_triggered(
        config,
        CLOCK_TRIGGERS_DEFAULT
    );

    config -> trigger_pin = EXTERNAL_TRIGGER_PINS[0];
    config -> trigger_reps = 0;
    config -> clock_divider = CLOCK_DIV_DEFAULT;
    config -> active = false;
}


void sequencer_clock_freerun_dma_configure(
    struct clock_config* config
) {
    config -> dma_chan = dma_claim_unused_channel(true);
    
    dma_channel_config dma_config = dma_channel_get_default_config(config -> dma_chan);

    // Enable read increment and disable write increment
	channel_config_set_read_increment(
        &dma_config, 
        true
    );
	channel_config_set_write_increment(
        &dma_config, 
        false
    );

    // Set read increment size
    channel_config_set_transfer_data_size(
        &dma_config, 
        DMA_SIZE_32
    );

    // Set data transfer request signal
	channel_config_set_dreq(
        &dma_config, 
        pio_get_dreq(
            config -> pio, 
            config -> sm, 
            true
        )
    );

	// Start dma with the selected channel, generated config
	dma_channel_configure(
        config -> dma_chan,
        &dma_config,
		&config -> pio->txf[config -> sm], // Source pointer
		config -> instructions, // Instruction read address
		CLOCK_INSTRUCTIONS_MAX, // Number of instructions
		true // Do not start automatically
    );
}


void sequencer_clock_triggered_dma_configure(
    struct clock_config* config
) {
    config -> dma_chan = dma_claim_unused_channel(true);
    
    dma_channel_config dma_config = dma_channel_get_default_config(config -> dma_chan);

    // Enable read increment and disable write increment
	channel_config_set_read_increment(
        &dma_config, 
        true
    );
	channel_config_set_write_increment(
        &dma_config, 
        false
    );

    // Set read increment size
    channel_config_set_transfer_data_size(
        &dma_config, 
        DMA_SIZE_32
    );

    // Set data transfer request signal
	channel_config_set_dreq(
        &dma_config, 
        pio_get_dreq(
            config -> pio, 
            config -> sm, 
            true
        )
    );

	// Start dma with the selected channel, generated config
	dma_channel_configure(
        config -> dma_chan,
        &dma_config,
		&config -> pio->txf[config -> sm], // Source pointer
		config -> trigger_config, // Instruction read address
		CLOCK_TRIGGERS_MAX * config -> trigger_reps, // Number of instructions * reps to perform
		true // Start transfers immediately
    );
}


void sequencer_freerun_sm_helper_init(
    PIO pio, uint sm, 
    uint offset, 
    uint pin_out,
    uint clock_divider
) {
    // Initialize gpio pin
    pio_gpio_init(pio, pin_out);

    // Set output pin direction as output
	pio_sm_set_consecutive_pindirs(
        pio, sm,
		pin_out,
		1, // only one pin is used
        true
    );

    // Get config for pio state machine
	pio_sm_config config = sequencer_pio_clock_freerun_program_get_default_config(offset);

    // Set output pins of config to output pins
	sm_config_set_set_pins(
        &config,
        pin_out, 
        1 // only one pin is used
    );

    // Setup clock clock divider
    sm_config_set_clkdiv(
        &config,
        (float) clock_divider
    );

    pio_sm_init(
        pio, sm,
        offset,
        &config
    );
}


void sequencer_triggered_sm_helper_init(
    PIO pio, uint sm, 
    uint offset, 
    uint pin_out,
    uint pin_trig, 
    uint clock_divider
) {
    // Initialize GPIO pin
    pio_gpio_init(pio, pin_out);
    pio_gpio_init(pio, pin_trig);

    // Set pin directions
    pio_sm_set_consecutive_pindirs(
        pio, sm,
		pin_out,
		1, // only one pin is used
        true // output direction
    );

	pio_sm_set_consecutive_pindirs(
        pio, sm,
		pin_trig,
		1, // only one pin is used
        false // input direction
    );

    // Get config for pio state machine
	pio_sm_config config = sequencer_pio_clock_triggered_program_get_default_config(offset);	

    // Set output pins of config to output pins
	sm_config_set_set_pins(
        &config,
        pin_out, 
        1 // only one pin is used
    );

    // Set trigger pins of config to input pins
    sm_config_set_in_pins(
        &config,
        pin_trig
    );

    // Setup autopull for 32 bit words
    sm_config_set_out_shift(
        &config, 
        true, 
        true, 
        32
    );

    // Setup clock clock divider
    sm_config_set_clkdiv(
        &config,
        (float) clock_divider
    );

    pio_sm_init(
        pio, sm,
        offset,
        &config
    );
}


void sequencer_clock_freerun_sm_config(
    struct clock_config* config,
    uint offset
) {
    pio_claim_sm_mask(
        config -> pio,
        1u << config -> sm
    );

    // Make sure the state machine is disabled
	pio_sm_set_enabled(
        config -> pio, 
        config -> sm,
        false
    );

    // Reset the state machine to default state
    pio_sm_restart(
        config -> pio, 
        config -> sm
    );

    sequencer_freerun_sm_helper_init(
        config -> pio, 
        config -> sm,
        offset,
        config -> clock_pin,
        config -> clock_divider
    );

    sequencer_clock_freerun_dma_configure(config);

    config -> configured = true;
}


void sequencer_clock_triggered_sm_config(
    struct clock_config* config,
    uint offset
) {

    // Make sure the state machine is disabled
	pio_sm_set_enabled(
        config -> pio, 
        config -> sm, 
        false
    );

    // Reset the state machine to default state
    pio_sm_restart(
        config -> pio, 
        config -> sm
    );

    sequencer_triggered_sm_helper_init(
        config -> pio,
        config -> sm,
        offset,
        config -> clock_pin,
        config -> trigger_pin,
        config -> clock_divider
    );

    sequencer_clock_triggered_dma_configure(
        config
    );

    config -> configured = true;
}


void sequencer_clock_dma_free(
    struct clock_config* config
) {
    dma_channel_abort(
        config -> dma_chan
    );

    dma_channel_cleanup(
        config -> dma_chan
    );

    dma_channel_unclaim(
        config -> dma_chan
    );
}


void sequencer_clock_sm_free(
    struct clock_config* config
) {
    pio_sm_drain_tx_fifo(
        config -> pio,
        config -> sm
    );

    pio_sm_clear_fifos(
        config -> pio,
        config -> sm
    );

    // Ensure that all outputs are low
    pio_sm_set_pins(
        config -> pio,
        config -> sm,
        0 // 0 = low
    );

    pio_sm_unclaim(
        config -> pio,
        config -> sm
    );
}


void sequencer_clock_free(
    struct clock_config* config
) {
    pio_sm_set_enabled(
        config -> pio,
        config -> sm,
        false
    );
    sequencer_clock_dma_free(config);
    sequencer_clock_sm_free(config);

    config -> configured = false;
}