# risc-processor-hdl
Building a RISC architecture processor as an HDL model using verilog
