<stg><name>dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config18_mult>.0.0</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_45_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
hls_label_45_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index7 = phi i7 [ 0, %hls_label_45_begin ], [ %in_index, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index7"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="7">
<![CDATA[
ReuseLoop:3  %zext_ln59 = zext i7 %in_index7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:77  %w18_V_addr = getelementptr [72 x i11]* @w18_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="w18_V_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="7">
<![CDATA[
ReuseLoop:78  %w18_V_load = load i11* %w18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w18_V_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop:85  %in_index = add i7 %in_index7, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop:86  %icmp_ln46 = icmp eq i7 %in_index7, -57

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:4  %kernel_data_V_5_0_load = load i16* @kernel_data_V_5_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_0_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:5  %kernel_data_V_5_1_load = load i16* @kernel_data_V_5_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_1_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:6  %kernel_data_V_5_2_load = load i16* @kernel_data_V_5_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_2_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:7  %kernel_data_V_5_3_load = load i16* @kernel_data_V_5_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_3_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:8  %kernel_data_V_5_4_load = load i16* @kernel_data_V_5_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_4_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:9  %kernel_data_V_5_5_load = load i16* @kernel_data_V_5_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_5_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:10  %kernel_data_V_5_6_load = load i16* @kernel_data_V_5_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_6_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:11  %kernel_data_V_5_7_load = load i16* @kernel_data_V_5_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_7_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:12  %kernel_data_V_5_8_load = load i16* @kernel_data_V_5_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_8_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:13  %kernel_data_V_5_9_load = load i16* @kernel_data_V_5_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_9_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:14  %kernel_data_V_5_10_load = load i16* @kernel_data_V_5_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_10_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:15  %kernel_data_V_5_11_load = load i16* @kernel_data_V_5_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_11_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:16  %kernel_data_V_5_12_load = load i16* @kernel_data_V_5_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_12_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:17  %kernel_data_V_5_13_load = load i16* @kernel_data_V_5_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_13_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:18  %kernel_data_V_5_14_load = load i16* @kernel_data_V_5_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_14_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:19  %kernel_data_V_5_15_load = load i16* @kernel_data_V_5_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_15_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:20  %kernel_data_V_5_16_load = load i16* @kernel_data_V_5_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_16_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:21  %kernel_data_V_5_17_load = load i16* @kernel_data_V_5_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_17_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:22  %kernel_data_V_5_18_load = load i16* @kernel_data_V_5_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_18_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:23  %kernel_data_V_5_19_load = load i16* @kernel_data_V_5_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_19_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:24  %kernel_data_V_5_20_load = load i16* @kernel_data_V_5_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_20_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:25  %kernel_data_V_5_21_load = load i16* @kernel_data_V_5_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_21_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:26  %kernel_data_V_5_22_load = load i16* @kernel_data_V_5_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_22_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:27  %kernel_data_V_5_23_load = load i16* @kernel_data_V_5_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_23_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:28  %kernel_data_V_5_24_load = load i16* @kernel_data_V_5_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_24_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:29  %kernel_data_V_5_25_load = load i16* @kernel_data_V_5_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_25_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:30  %kernel_data_V_5_26_load = load i16* @kernel_data_V_5_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_26_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:31  %kernel_data_V_5_27_load = load i16* @kernel_data_V_5_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_27_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:32  %kernel_data_V_5_28_load = load i16* @kernel_data_V_5_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_28_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:33  %kernel_data_V_5_29_load = load i16* @kernel_data_V_5_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_29_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:34  %kernel_data_V_5_30_load = load i16* @kernel_data_V_5_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_30_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:35  %kernel_data_V_5_31_load = load i16* @kernel_data_V_5_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_31_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:36  %kernel_data_V_5_32_load = load i16* @kernel_data_V_5_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_32_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:37  %kernel_data_V_5_33_load = load i16* @kernel_data_V_5_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_33_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:38  %kernel_data_V_5_34_load = load i16* @kernel_data_V_5_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_34_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:39  %kernel_data_V_5_35_load = load i16* @kernel_data_V_5_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_35_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:40  %kernel_data_V_5_36_load = load i16* @kernel_data_V_5_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_36_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:41  %kernel_data_V_5_37_load = load i16* @kernel_data_V_5_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_37_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:42  %kernel_data_V_5_38_load = load i16* @kernel_data_V_5_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_38_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:43  %kernel_data_V_5_39_load = load i16* @kernel_data_V_5_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_39_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:44  %kernel_data_V_5_40_load = load i16* @kernel_data_V_5_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_40_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:45  %kernel_data_V_5_41_load = load i16* @kernel_data_V_5_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_41_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:46  %kernel_data_V_5_42_load = load i16* @kernel_data_V_5_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_42_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:47  %kernel_data_V_5_43_load = load i16* @kernel_data_V_5_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_43_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:48  %kernel_data_V_5_44_load = load i16* @kernel_data_V_5_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_44_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:49  %kernel_data_V_5_45_load = load i16* @kernel_data_V_5_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_45_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:50  %kernel_data_V_5_46_load = load i16* @kernel_data_V_5_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_46_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:51  %kernel_data_V_5_47_load = load i16* @kernel_data_V_5_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_47_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:52  %kernel_data_V_5_48_load = load i16* @kernel_data_V_5_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_48_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:53  %kernel_data_V_5_49_load = load i16* @kernel_data_V_5_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_49_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:54  %kernel_data_V_5_50_load = load i16* @kernel_data_V_5_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_50_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:55  %kernel_data_V_5_51_load = load i16* @kernel_data_V_5_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_51_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:56  %kernel_data_V_5_52_load = load i16* @kernel_data_V_5_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_52_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:57  %kernel_data_V_5_53_load = load i16* @kernel_data_V_5_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_53_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:58  %kernel_data_V_5_54_load = load i16* @kernel_data_V_5_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_54_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:59  %kernel_data_V_5_55_load = load i16* @kernel_data_V_5_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_55_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:60  %kernel_data_V_5_56_load = load i16* @kernel_data_V_5_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_56_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:61  %kernel_data_V_5_57_load = load i16* @kernel_data_V_5_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_57_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:62  %kernel_data_V_5_58_load = load i16* @kernel_data_V_5_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_58_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:63  %kernel_data_V_5_59_load = load i16* @kernel_data_V_5_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_59_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:64  %kernel_data_V_5_60_load = load i16* @kernel_data_V_5_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_60_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:65  %kernel_data_V_5_61_load = load i16* @kernel_data_V_5_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_61_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:66  %kernel_data_V_5_62_load = load i16* @kernel_data_V_5_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_62_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:67  %kernel_data_V_5_63_load = load i16* @kernel_data_V_5_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_63_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:68  %kernel_data_V_5_64_load = load i16* @kernel_data_V_5_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_64_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:69  %kernel_data_V_5_65_load = load i16* @kernel_data_V_5_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_65_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:70  %kernel_data_V_5_66_load = load i16* @kernel_data_V_5_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_66_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:71  %kernel_data_V_5_67_load = load i16* @kernel_data_V_5_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_67_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:72  %kernel_data_V_5_68_load = load i16* @kernel_data_V_5_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_68_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:73  %kernel_data_V_5_69_load = load i16* @kernel_data_V_5_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_69_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:74  %kernel_data_V_5_70_load = load i16* @kernel_data_V_5_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_70_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop:75  %kernel_data_V_5_71_load = load i16* @kernel_data_V_5_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_71_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="7">
<![CDATA[
ReuseLoop:76  %tmp = call i16 @_ssdm_op_Mux.ap_auto.72i16.i7(i16 %kernel_data_V_5_0_load, i16 %kernel_data_V_5_1_load, i16 %kernel_data_V_5_2_load, i16 %kernel_data_V_5_3_load, i16 %kernel_data_V_5_4_load, i16 %kernel_data_V_5_5_load, i16 %kernel_data_V_5_6_load, i16 %kernel_data_V_5_7_load, i16 %kernel_data_V_5_8_load, i16 %kernel_data_V_5_9_load, i16 %kernel_data_V_5_10_load, i16 %kernel_data_V_5_11_load, i16 %kernel_data_V_5_12_load, i16 %kernel_data_V_5_13_load, i16 %kernel_data_V_5_14_load, i16 %kernel_data_V_5_15_load, i16 %kernel_data_V_5_16_load, i16 %kernel_data_V_5_17_load, i16 %kernel_data_V_5_18_load, i16 %kernel_data_V_5_19_load, i16 %kernel_data_V_5_20_load, i16 %kernel_data_V_5_21_load, i16 %kernel_data_V_5_22_load, i16 %kernel_data_V_5_23_load, i16 %kernel_data_V_5_24_load, i16 %kernel_data_V_5_25_load, i16 %kernel_data_V_5_26_load, i16 %kernel_data_V_5_27_load, i16 %kernel_data_V_5_28_load, i16 %kernel_data_V_5_29_load, i16 %kernel_data_V_5_30_load, i16 %kernel_data_V_5_31_load, i16 %kernel_data_V_5_32_load, i16 %kernel_data_V_5_33_load, i16 %kernel_data_V_5_34_load, i16 %kernel_data_V_5_35_load, i16 %kernel_data_V_5_36_load, i16 %kernel_data_V_5_37_load, i16 %kernel_data_V_5_38_load, i16 %kernel_data_V_5_39_load, i16 %kernel_data_V_5_40_load, i16 %kernel_data_V_5_41_load, i16 %kernel_data_V_5_42_load, i16 %kernel_data_V_5_43_load, i16 %kernel_data_V_5_44_load, i16 %kernel_data_V_5_45_load, i16 %kernel_data_V_5_46_load, i16 %kernel_data_V_5_47_load, i16 %kernel_data_V_5_48_load, i16 %kernel_data_V_5_49_load, i16 %kernel_data_V_5_50_load, i16 %kernel_data_V_5_51_load, i16 %kernel_data_V_5_52_load, i16 %kernel_data_V_5_53_load, i16 %kernel_data_V_5_54_load, i16 %kernel_data_V_5_55_load, i16 %kernel_data_V_5_56_load, i16 %kernel_data_V_5_57_load, i16 %kernel_data_V_5_58_load, i16 %kernel_data_V_5_59_load, i16 %kernel_data_V_5_60_load, i16 %kernel_data_V_5_61_load, i16 %kernel_data_V_5_62_load, i16 %kernel_data_V_5_63_load, i16 %kernel_data_V_5_64_load, i16 %kernel_data_V_5_65_load, i16 %kernel_data_V_5_66_load, i16 %kernel_data_V_5_67_load, i16 %kernel_data_V_5_68_load, i16 %kernel_data_V_5_69_load, i16 %kernel_data_V_5_70_load, i16 %kernel_data_V_5_71_load, i7 %in_index7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="7">
<![CDATA[
ReuseLoop:78  %w18_V_load = load i11* %w18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w18_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:79  %sext_ln1116 = sext i16 %tmp to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="11">
<![CDATA[
ReuseLoop:80  %sext_ln1118 = sext i11 %w18_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:81  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:81  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:81  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_45_begin ], [ false, %ReuseLoop ], [ true, %"dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:2  %res_V_write_assign5 = phi i16 [ -170, %hls_label_45_begin ], [ %acc_0_V, %ReuseLoop ], [ -170, %"dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_V_write_assign5"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3  br i1 %do_init, label %hls_label_45_end, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_45_end:0  call void (...)* @_ssdm_op_SpecMemCore([72 x i11]* @w18_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="specmemcore_ln33"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_45_end:1  %empty_318 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str55, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
hls_label_45_end:2  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_149_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_149_i"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:82  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:83  %acc_0_V = add i16 %trunc_ln, %res_V_write_assign5

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:84  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_149_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:87  %empty_317 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 72, i64 72)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:88  br i1 %icmp_ln46, label %"dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18_mult>.0.0.exit:0  call void (...)* @_ssdm_op_Return(i16 %acc_0_V)

]]></Node>
<StgValue><ssdm name="return_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
