
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  0000098a  00000a1e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000098a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000088  0080010a  0080010a  00000a28  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a28  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a58  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000208  00000000  00000000  00000a94  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a06  00000000  00000000  00000c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001036  00000000  00000000  000026a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000010b0  00000000  00000000  000036d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000424  00000000  00000000  00004788  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008ba  00000000  00000000  00004bac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cbf  00000000  00000000  00005466  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  00006125  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 24 01 	jmp	0x248	; 0x248 <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 57 04 	jmp	0x8ae	; 0x8ae <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 af 02 	jmp	0x55e	; 0x55e <__vector_12>
  34:	0c 94 42 03 	jmp	0x684	; 0x684 <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	ea e8       	ldi	r30, 0x8A	; 138
  64:	f9 e0       	ldi	r31, 0x09	; 9
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	aa 30       	cpi	r26, 0x0A	; 10
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	aa e0       	ldi	r26, 0x0A	; 10
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a2 39       	cpi	r26, 0x92	; 146
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 1b 02 	call	0x436	; 0x436 <main>
  86:	0c 94 c3 04 	jmp	0x986	; 0x986 <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Start_ADC_Measurement>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
   // Writing this bit kicks off the ADC measurement
	ADCSRA |= (1<<ADSC);
  8e:	ea e7       	ldi	r30, 0x7A	; 122
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	80 64       	ori	r24, 0x40	; 64
  96:	80 83       	st	Z, r24
  98:	08 95       	ret

0000009a <Init_ADC_Module>:

****************************************************************************/
void Init_ADC_Module(void)
{
	// Select voltage reference as Vcc
	ADMUX &= ~(1<<REFS0);
  9a:	ec e7       	ldi	r30, 0x7C	; 124
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	80 81       	ld	r24, Z
  a0:	8f 7b       	andi	r24, 0xBF	; 191
  a2:	80 83       	st	Z, r24
	AMISCR &= ~(1<<AREFEN);
  a4:	a7 e7       	ldi	r26, 0x77	; 119
  a6:	b0 e0       	ldi	r27, 0x00	; 0
  a8:	8c 91       	ld	r24, X
  aa:	8b 7f       	andi	r24, 0xFB	; 251
  ac:	8c 93       	st	X, r24
	   
	// Set PB7 as A2D input PB7 = ADMUX LSB 1000
	ADMUX |= (1<<MUX3);
  ae:	80 81       	ld	r24, Z
  b0:	88 60       	ori	r24, 0x08	; 8
  b2:	80 83       	st	Z, r24
	ADMUX &= ~(1<<MUX2)&~(1<<MUX0)&~(1<<MUX1);
  b4:	80 81       	ld	r24, Z
  b6:	88 7f       	andi	r24, 0xF8	; 248
  b8:	80 83       	st	Z, r24
	   
	// Enable ADC Module and Interrupt after conversion
	ADCSRA |= (1<<ADEN)|(1<<ADIE);
  ba:	ea e7       	ldi	r30, 0x7A	; 122
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 81       	ld	r24, Z
  c0:	88 68       	ori	r24, 0x88	; 136
  c2:	80 83       	st	Z, r24
	   
	// Set ADC clock pre-scalar to SysClock/2
	ADCSRA &= ~(1<<ADPS2)&~(1<<ADPS1)&~(1<<ADPS0);
  c4:	80 81       	ld	r24, Z
  c6:	88 7f       	andi	r24, 0xF8	; 248
  c8:	80 83       	st	Z, r24

   // Start ADC measurement
   Start_ADC_Measurement();
  ca:	0e 94 47 00 	call	0x8e	; 0x8e <Start_ADC_Measurement>
  ce:	08 95       	ret

000000d0 <__vector_15>:
      Description
         Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  d0:	1f 92       	push	r1
  d2:	0f 92       	push	r0
  d4:	0f b6       	in	r0, 0x3f	; 63
  d6:	0f 92       	push	r0
  d8:	11 24       	eor	r1, r1
  da:	2f 93       	push	r18
  dc:	3f 93       	push	r19
  de:	4f 93       	push	r20
  e0:	5f 93       	push	r21
  e2:	6f 93       	push	r22
  e4:	7f 93       	push	r23
  e6:	8f 93       	push	r24
  e8:	9f 93       	push	r25
  ea:	af 93       	push	r26
  ec:	bf 93       	push	r27
  ee:	ef 93       	push	r30
  f0:	ff 93       	push	r31
	// Clear ADC Interrupt Flag
	ADCSRA |= (1<<ADIF);
  f2:	ea e7       	ldi	r30, 0x7A	; 122
  f4:	f0 e0       	ldi	r31, 0x00	; 0
  f6:	80 81       	ld	r24, Z
  f8:	80 61       	ori	r24, 0x10	; 16
  fa:	80 83       	st	Z, r24
   // Get ADC from 2, 8-bit regs,
   //    no need for atomic because we are
   //    in an ISR which is technically an
   //    atomic section
   Last_ADC_Value = 0;
  fc:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <__data_end+0x1>
 100:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <__data_end>
   Last_ADC_Value |= (ADCH<<8);
 104:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	98 2f       	mov	r25, r24
 10c:	88 27       	eor	r24, r24
 10e:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <__data_end+0x1>
 112:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
   Last_ADC_Value |= ADCL;
 116:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
 11a:	82 2b       	or	r24, r18
 11c:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <__data_end+0x1>
 120:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
   Start_ADC_Measurement();
 124:	0e 94 47 00 	call	0x8e	; 0x8e <Start_ADC_Measurement>
}
 128:	ff 91       	pop	r31
 12a:	ef 91       	pop	r30
 12c:	bf 91       	pop	r27
 12e:	af 91       	pop	r26
 130:	9f 91       	pop	r25
 132:	8f 91       	pop	r24
 134:	7f 91       	pop	r23
 136:	6f 91       	pop	r22
 138:	5f 91       	pop	r21
 13a:	4f 91       	pop	r20
 13c:	3f 91       	pop	r19
 13e:	2f 91       	pop	r18
 140:	0f 90       	pop	r0
 142:	0f be       	out	0x3f, r0	; 63
 144:	0f 90       	pop	r0
 146:	1f 90       	pop	r1
 148:	18 95       	reti

0000014a <Post_Event>:
      Description
         Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 14a:	0f 93       	push	r16
 14c:	1f 93       	push	r17
   // Set flag in event list
   Pending_Events |= event_mask;
 14e:	00 91 0c 01 	lds	r16, 0x010C	; 0x80010c <Pending_Events>
 152:	10 91 0d 01 	lds	r17, 0x010D	; 0x80010d <Pending_Events+0x1>
 156:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <Pending_Events+0x2>
 15a:	30 91 0f 01 	lds	r19, 0x010F	; 0x80010f <Pending_Events+0x3>
 15e:	dc 01       	movw	r26, r24
 160:	cb 01       	movw	r24, r22
 162:	80 2b       	or	r24, r16
 164:	91 2b       	or	r25, r17
 166:	a2 2b       	or	r26, r18
 168:	b3 2b       	or	r27, r19
 16a:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Pending_Events>
 16e:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <Pending_Events+0x1>
 172:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <Pending_Events+0x2>
 176:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <Pending_Events+0x3>
}
 17a:	1f 91       	pop	r17
 17c:	0f 91       	pop	r16
 17e:	08 95       	ret

00000180 <Run_Events>:
      Description
         Runs a no-end loop to process and clear any pending events

****************************************************************************/
void Run_Events(void)
{
 180:	a1 2c       	mov	r10, r1
 182:	b1 2c       	mov	r11, r1
 184:	00 e0       	ldi	r16, 0x00	; 0
 186:	10 e0       	ldi	r17, 0x00	; 0
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
 188:	c1 e0       	ldi	r28, 0x01	; 1
 18a:	d0 e0       	ldi	r29, 0x00	; 0
      Description
         Runs a no-end loop to process and clear any pending events

****************************************************************************/
void Run_Events(void)
{
 18c:	ca 2c       	mov	r12, r10
 18e:	db 2c       	mov	r13, r11
 190:	e0 2e       	mov	r14, r16
 192:	f1 2e       	mov	r15, r17
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
 194:	ce 01       	movw	r24, r28
 196:	0c 2c       	mov	r0, r12
 198:	02 c0       	rjmp	.+4      	; 0x19e <Run_Events+0x1e>
 19a:	88 0f       	add	r24, r24
 19c:	99 1f       	adc	r25, r25
 19e:	0a 94       	dec	r0
 1a0:	e2 f7       	brpl	.-8      	; 0x19a <Run_Events+0x1a>
 1a2:	09 2e       	mov	r0, r25
 1a4:	00 0c       	add	r0, r0
 1a6:	aa 0b       	sbc	r26, r26
 1a8:	bb 0b       	sbc	r27, r27

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
   // If this event is pending
   if (event_mask == (Pending_Events & event_mask))
 1aa:	40 91 0c 01 	lds	r20, 0x010C	; 0x80010c <Pending_Events>
 1ae:	50 91 0d 01 	lds	r21, 0x010D	; 0x80010d <Pending_Events+0x1>
 1b2:	60 91 0e 01 	lds	r22, 0x010E	; 0x80010e <Pending_Events+0x2>
 1b6:	70 91 0f 01 	lds	r23, 0x010F	; 0x80010f <Pending_Events+0x3>
 1ba:	2c 01       	movw	r4, r24
 1bc:	3d 01       	movw	r6, r26
 1be:	44 22       	and	r4, r20
 1c0:	55 22       	and	r5, r21
 1c2:	66 22       	and	r6, r22
 1c4:	77 22       	and	r7, r23
 1c6:	84 15       	cp	r24, r4
 1c8:	95 05       	cpc	r25, r5
 1ca:	a6 05       	cpc	r26, r6
 1cc:	b7 05       	cpc	r27, r7
 1ce:	a1 f4       	brne	.+40     	; 0x1f8 <Run_Events+0x78>
   {
      // Clear Event
      Pending_Events &= ~event_mask;
 1d0:	80 95       	com	r24
 1d2:	90 95       	com	r25
 1d4:	a0 95       	com	r26
 1d6:	b0 95       	com	r27
 1d8:	84 23       	and	r24, r20
 1da:	95 23       	and	r25, r21
 1dc:	a6 23       	and	r26, r22
 1de:	b7 23       	and	r27, r23
 1e0:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Pending_Events>
 1e4:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <Pending_Events+0x1>
 1e8:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <Pending_Events+0x2>
 1ec:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <Pending_Events+0x3>
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
         {
            Run_Services(event);
 1f0:	c7 01       	movw	r24, r14
 1f2:	b6 01       	movw	r22, r12
 1f4:	0e 94 15 01 	call	0x22a	; 0x22a <Run_Services>
 1f8:	8f ef       	ldi	r24, 0xFF	; 255
 1fa:	c8 1a       	sub	r12, r24
 1fc:	d8 0a       	sbc	r13, r24
 1fe:	e8 0a       	sbc	r14, r24
 200:	f8 0a       	sbc	r15, r24
{
   // Run no-end main loop
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
 202:	86 e0       	ldi	r24, 0x06	; 6
 204:	c8 16       	cp	r12, r24
 206:	d1 04       	cpc	r13, r1
 208:	e1 04       	cpc	r14, r1
 20a:	f1 04       	cpc	r15, r1
 20c:	19 f6       	brne	.-122    	; 0x194 <Run_Events+0x14>
 20e:	be cf       	rjmp	.-132    	; 0x18c <Run_Events+0xc>

00000210 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
   // Call all initializers
   #ifdef INITIALIZER_00
   INITIALIZER_00();
 210:	0e 94 b3 03 	call	0x766	; 0x766 <Init_Timer_Module>
   #endif
   #ifdef INITIALIZER_01
   INITIALIZER_01();
 214:	0e 94 0a 02 	call	0x414	; 0x414 <Init_LIN_XCVR_WD_Kicker>
   #endif
   #ifdef INITIALIZER_02
   INITIALIZER_02();
 218:	0e 94 58 03 	call	0x6b0	; 0x6b0 <Init_PWM_Module>
   #endif
   #ifdef INITIALIZER_03
   INITIALIZER_03();
 21c:	0e 94 18 01 	call	0x230	; 0x230 <Init_IOC_Module>
   #endif
   #ifdef INITIALIZER_04
   INITIALIZER_04();
 220:	0e 94 4d 00 	call	0x9a	; 0x9a <Init_ADC_Module>
   #endif
   #ifdef INITIALIZER_05
   INITIALIZER_05();
 224:	0e 94 29 02 	call	0x452	; 0x452 <Init_Master_Service>
 228:	08 95       	ret

0000022a <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
   // Call all services
   #ifdef SERVICE_00
   SERVICE_00(event);
 22a:	0e 94 40 02 	call	0x480	; 0x480 <Run_Master_Service>
 22e:	08 95       	ret

00000230 <Init_IOC_Module>:
	// The I/O Clock has no reason to be halted currently, but if it is
	// i.e. when it is coming out of sleep mode, I/O clock requires to be
	// enabled.
	   
	// Setting up PB6 as an input pin
	DDRB &= ~(1<<INT0_PIN);
 230:	26 98       	cbi	0x04, 6	; 4
	   
	// Set External Interrupt Control Register A to detect toggles.
	EICRA &= ~(1<<ISC01);
 232:	e9 e6       	ldi	r30, 0x69	; 105
 234:	f0 e0       	ldi	r31, 0x00	; 0
 236:	80 81       	ld	r24, Z
 238:	8d 7f       	andi	r24, 0xFD	; 253
 23a:	80 83       	st	Z, r24
	EICRA |= (1<<ISC00);
 23c:	80 81       	ld	r24, Z
 23e:	81 60       	ori	r24, 0x01	; 1
 240:	80 83       	st	Z, r24
	   
	// When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
	// is set (one), the external pin interrupt is enabled.
	EIMSK |= (1<<INT0);
 242:	e8 9a       	sbi	0x1d, 0	; 29
	   
	// Clear External Interrupt Flag
	EIFR |= (1<<INTF0);
 244:	e0 9a       	sbi	0x1c, 0	; 28
 246:	08 95       	ret

00000248 <__vector_1>:
      Description
         Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 248:	1f 92       	push	r1
 24a:	0f 92       	push	r0
 24c:	0f b6       	in	r0, 0x3f	; 63
 24e:	0f 92       	push	r0
 250:	11 24       	eor	r1, r1
	// Clear External Interrupt Flag
	EIFR |= (1<<INTF0);
 252:	e0 9a       	sbi	0x1c, 0	; 28
}
 254:	0f 90       	pop	r0
 256:	0f be       	out	0x3f, r0	; 63
 258:	0f 90       	pop	r0
 25a:	1f 90       	pop	r1
 25c:	18 95       	reti

0000025e <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 25e:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 260:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 262:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 264:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 266:	90 e8       	ldi	r25, 0x80	; 128
 268:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 26c:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 270:	ed ec       	ldi	r30, 0xCD	; 205
 272:	f0 e0       	ldi	r31, 0x00	; 0
 274:	10 82       	st	Z, r1
 276:	ae ec       	ldi	r26, 0xCE	; 206
 278:	b0 e0       	ldi	r27, 0x00	; 0
 27a:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 27c:	25 2f       	mov	r18, r21
 27e:	33 27       	eor	r19, r19
 280:	2c 93       	st	X, r18
 282:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 284:	80 34       	cpi	r24, 0x40	; 64
 286:	21 f4       	brne	.+8      	; 0x290 <lin_init+0x32>
    			Lin_1x_enable();
 288:	88 e4       	ldi	r24, 0x48	; 72
 28a:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 28e:	05 c0       	rjmp	.+10     	; 0x29a <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 290:	81 11       	cpse	r24, r1
 292:	08 c0       	rjmp	.+16     	; 0x2a4 <lin_init+0x46>
    			Lin_2x_enable();
 294:	88 e0       	ldi	r24, 0x08	; 8
 296:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 29a:	8f e0       	ldi	r24, 0x0F	; 15
 29c:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
 2a0:	81 e0       	ldi	r24, 0x01	; 1
 2a2:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 2a4:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 2a6:	08 95       	ret

000002a8 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 2a8:	e8 ec       	ldi	r30, 0xC8	; 200
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	90 81       	ld	r25, Z
 2ae:	9c 7f       	andi	r25, 0xFC	; 252
 2b0:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 2b2:	80 34       	cpi	r24, 0x40	; 64
 2b4:	c1 f4       	brne	.+48     	; 0x2e6 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 2b6:	e0 ed       	ldi	r30, 0xD0	; 208
 2b8:	f0 e0       	ldi	r31, 0x00	; 0
 2ba:	80 81       	ld	r24, Z
 2bc:	80 7f       	andi	r24, 0xF0	; 240
 2be:	80 83       	st	Z, r24
 2c0:	80 81       	ld	r24, Z
 2c2:	6f 70       	andi	r22, 0x0F	; 15
 2c4:	68 2b       	or	r22, r24
 2c6:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 2c8:	80 81       	ld	r24, Z
 2ca:	8f 7c       	andi	r24, 0xCF	; 207
 2cc:	80 83       	st	Z, r24
 2ce:	80 81       	ld	r24, Z
 2d0:	50 e0       	ldi	r21, 0x00	; 0
 2d2:	4c 5f       	subi	r20, 0xFC	; 252
 2d4:	5f 4f       	sbci	r21, 0xFF	; 255
 2d6:	44 0f       	add	r20, r20
 2d8:	55 1f       	adc	r21, r21
 2da:	44 0f       	add	r20, r20
 2dc:	55 1f       	adc	r21, r21
 2de:	40 73       	andi	r20, 0x30	; 48
 2e0:	48 2b       	or	r20, r24
 2e2:	40 83       	st	Z, r20
 2e4:	0b c0       	rjmp	.+22     	; 0x2fc <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 2e6:	81 11       	cpse	r24, r1
 2e8:	13 c0       	rjmp	.+38     	; 0x310 <__stack+0x11>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 2ea:	e0 ed       	ldi	r30, 0xD0	; 208
 2ec:	f0 e0       	ldi	r31, 0x00	; 0
 2ee:	80 81       	ld	r24, Z
 2f0:	80 7c       	andi	r24, 0xC0	; 192
 2f2:	80 83       	st	Z, r24
 2f4:	80 81       	ld	r24, Z
 2f6:	6f 73       	andi	r22, 0x3F	; 63
 2f8:	68 2b       	or	r22, r24
 2fa:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 2fc:	e8 ec       	ldi	r30, 0xC8	; 200
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	80 81       	ld	r24, Z
 302:	8c 7f       	andi	r24, 0xFC	; 252
 304:	80 83       	st	Z, r24
 306:	80 81       	ld	r24, Z
 308:	81 60       	ori	r24, 0x01	; 1
 30a:	80 83       	st	Z, r24
    return 1;
 30c:	81 e0       	ldi	r24, 0x01	; 1
 30e:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 310:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 312:	08 95       	ret

00000314 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 314:	80 34       	cpi	r24, 0x40	; 64
 316:	31 f4       	brne	.+12     	; 0x324 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 318:	e8 ec       	ldi	r30, 0xC8	; 200
 31a:	f0 e0       	ldi	r31, 0x00	; 0
 31c:	80 81       	ld	r24, Z
 31e:	80 64       	ori	r24, 0x40	; 64
 320:	80 83       	st	Z, r24
 322:	09 c0       	rjmp	.+18     	; 0x336 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 324:	81 11       	cpse	r24, r1
 326:	11 c0       	rjmp	.+34     	; 0x34a <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 328:	e8 ec       	ldi	r30, 0xC8	; 200
 32a:	f0 e0       	ldi	r31, 0x00	; 0
 32c:	80 81       	ld	r24, Z
 32e:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 330:	6f 70       	andi	r22, 0x0F	; 15
 332:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 336:	e8 ec       	ldi	r30, 0xC8	; 200
 338:	f0 e0       	ldi	r31, 0x00	; 0
 33a:	80 81       	ld	r24, Z
 33c:	8c 7f       	andi	r24, 0xFC	; 252
 33e:	80 83       	st	Z, r24
 340:	80 81       	ld	r24, Z
 342:	82 60       	ori	r24, 0x02	; 2
 344:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 346:	81 e0       	ldi	r24, 0x01	; 1
 348:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 34a:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 34c:	08 95       	ret

0000034e <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 34e:	80 34       	cpi	r24, 0x40	; 64
 350:	31 f4       	brne	.+12     	; 0x35e <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 352:	e8 ec       	ldi	r30, 0xC8	; 200
 354:	f0 e0       	ldi	r31, 0x00	; 0
 356:	80 81       	ld	r24, Z
 358:	80 64       	ori	r24, 0x40	; 64
 35a:	80 83       	st	Z, r24
 35c:	0b c0       	rjmp	.+22     	; 0x374 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 35e:	81 11       	cpse	r24, r1
 360:	25 c0       	rjmp	.+74     	; 0x3ac <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
 362:	e8 ec       	ldi	r30, 0xC8	; 200
 364:	f0 e0       	ldi	r31, 0x00	; 0
 366:	80 81       	ld	r24, Z
 368:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 36a:	84 2f       	mov	r24, r20
 36c:	82 95       	swap	r24
 36e:	80 7f       	andi	r24, 0xF0	; 240
 370:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 374:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 378:	44 23       	and	r20, r20
 37a:	71 f0       	breq	.+28     	; 0x398 <lin_tx_response+0x4a>
 37c:	fb 01       	movw	r30, r22
 37e:	41 50       	subi	r20, 0x01	; 1
 380:	50 e0       	ldi	r21, 0x00	; 0
 382:	4f 5f       	subi	r20, 0xFF	; 255
 384:	5f 4f       	sbci	r21, 0xFF	; 255
 386:	64 0f       	add	r22, r20
 388:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 38a:	a2 ed       	ldi	r26, 0xD2	; 210
 38c:	b0 e0       	ldi	r27, 0x00	; 0
 38e:	81 91       	ld	r24, Z+
 390:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 392:	e6 17       	cp	r30, r22
 394:	f7 07       	cpc	r31, r23
 396:	d9 f7       	brne	.-10     	; 0x38e <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 398:	e8 ec       	ldi	r30, 0xC8	; 200
 39a:	f0 e0       	ldi	r31, 0x00	; 0
 39c:	80 81       	ld	r24, Z
 39e:	8c 7f       	andi	r24, 0xFC	; 252
 3a0:	80 83       	st	Z, r24
 3a2:	80 81       	ld	r24, Z
 3a4:	83 60       	ori	r24, 0x03	; 3
 3a6:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 3ac:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 3ae:	08 95       	ret

000003b0 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 3b0:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 3b4:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 3b6:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 3ba:	22 23       	and	r18, r18
 3bc:	71 f0       	breq	.+28     	; 0x3da <lin_get_response+0x2a>
 3be:	fc 01       	movw	r30, r24
 3c0:	21 50       	subi	r18, 0x01	; 1
 3c2:	30 e0       	ldi	r19, 0x00	; 0
 3c4:	2f 5f       	subi	r18, 0xFF	; 255
 3c6:	3f 4f       	sbci	r19, 0xFF	; 255
 3c8:	82 0f       	add	r24, r18
 3ca:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 3cc:	a2 ed       	ldi	r26, 0xD2	; 210
 3ce:	b0 e0       	ldi	r27, 0x00	; 0
 3d0:	2c 91       	ld	r18, X
 3d2:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 3d4:	e8 17       	cp	r30, r24
 3d6:	f9 07       	cpc	r31, r25
 3d8:	d9 f7       	brne	.-10     	; 0x3d0 <lin_get_response+0x20>
 3da:	08 95       	ret

000003dc <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
   // Flip Parity
   Parity ^= 1;
 3dc:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <Parity>
 3e0:	81 e0       	ldi	r24, 0x01	; 1
 3e2:	89 27       	eor	r24, r25
 3e4:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <Parity>

   // Kick xcvr watchdog
   if (0 == Parity)
 3e8:	81 11       	cpse	r24, r1
 3ea:	0a c0       	rjmp	.+20     	; 0x400 <__LOCK_REGION_LENGTH__>
   {
      // PA3 lo
      PORTA &= ~(1<<PINA3);
 3ec:	13 98       	cbi	0x02, 3	; 2
      // Restart timer for kick pulse length
      Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 3ee:	42 e0       	ldi	r20, 0x02	; 2
 3f0:	50 e0       	ldi	r21, 0x00	; 0
 3f2:	60 e0       	ldi	r22, 0x00	; 0
 3f4:	70 e0       	ldi	r23, 0x00	; 0
 3f6:	81 e1       	ldi	r24, 0x11	; 17
 3f8:	91 e0       	ldi	r25, 0x01	; 1
 3fa:	0e 94 24 04 	call	0x848	; 0x848 <Start_Timer>
 3fe:	08 95       	ret
   }
   else
   {
      // PA3 hi
      PORTA |= (1<<PINA3);
 400:	13 9a       	sbi	0x02, 3	; 2
      // Restart timer for kick frequency
      Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 402:	43 e2       	ldi	r20, 0x23	; 35
 404:	50 e0       	ldi	r21, 0x00	; 0
 406:	60 e0       	ldi	r22, 0x00	; 0
 408:	70 e0       	ldi	r23, 0x00	; 0
 40a:	81 e1       	ldi	r24, 0x11	; 17
 40c:	91 e0       	ldi	r25, 0x01	; 1
 40e:	0e 94 24 04 	call	0x848	; 0x848 <Start_Timer>
 412:	08 95       	ret

00000414 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
   // Set up PINA3 to kick WD
   PORTA |= (1<<PINA3);
 414:	13 9a       	sbi	0x02, 3	; 2
   DDRA |= (1<<PINA3);
 416:	0b 9a       	sbi	0x01, 3	; 1

   // Register timer
   Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 418:	6e ee       	ldi	r22, 0xEE	; 238
 41a:	71 e0       	ldi	r23, 0x01	; 1
 41c:	81 e1       	ldi	r24, 0x11	; 17
 41e:	91 e0       	ldi	r25, 0x01	; 1
 420:	0e 94 d7 03 	call	0x7ae	; 0x7ae <Register_Timer>

   // Start timer
   Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 424:	43 e2       	ldi	r20, 0x23	; 35
 426:	50 e0       	ldi	r21, 0x00	; 0
 428:	60 e0       	ldi	r22, 0x00	; 0
 42a:	70 e0       	ldi	r23, 0x00	; 0
 42c:	81 e1       	ldi	r24, 0x11	; 17
 42e:	91 e0       	ldi	r25, 0x01	; 1
 430:	0e 94 24 04 	call	0x848	; 0x848 <Start_Timer>
 434:	08 95       	ret

00000436 <main>:
{
   // *******************************
   // MICROCONTROLLER INITIALIZATIONS
   // *******************************
   // Disable global interrupts
   asm("cli");
 436:	f8 94       	cli
   // >>> The internal 8 MHz clock is already chosen.

   // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
   // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
   // (p. 38)
   CLKPR = 1 << CLKPCE;
 438:	e1 e6       	ldi	r30, 0x61	; 97
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 e8       	ldi	r24, 0x80	; 128
 43e:	80 83       	st	Z, r24
   CLKPR = 0;
 440:	10 82       	st	Z, r1
   //    make sure no port pins drive resistive loads
   
   // *******************************
   // CALL INITIALIZERS
   // *******************************
   Initialize_Framework();
 442:	0e 94 08 01 	call	0x210	; 0x210 <Initialize_Framework>
   
   // *******************************
   // ENABLE GLOBAL INTERRUPTS
   // *******************************
   asm("sei");
 446:	78 94       	sei

   // *******************************
   // RUN EVENTS SERVICE
   // *******************************
   // Run the events service
   Run_Events();
 448:	0e 94 c0 00 	call	0x180	; 0x180 <Run_Events>

   // *******************************
   // C NECESSARY RETURN
   // *******************************
   return 0;
}
 44c:	80 e0       	ldi	r24, 0x00	; 0
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	08 95       	ret

00000452 <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
   // Set LIN ID, no need for ADC, we are the master node
   My_Node_ID = MASTER_NODE_ID;
 452:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <My_Node_ID>

   // Initialize the data arrays to proper things
   // TODO:

   // Initialize LIN
   MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 456:	46 e1       	ldi	r20, 0x16	; 22
 458:	51 e0       	ldi	r21, 0x01	; 1
 45a:	6c e1       	ldi	r22, 0x1C	; 28
 45c:	71 e0       	ldi	r23, 0x01	; 1
 45e:	82 e2       	ldi	r24, 0x22	; 34
 460:	91 e0       	ldi	r25, 0x01	; 1
 462:	0e 94 84 02 	call	0x508	; 0x508 <MS_LIN_Initialize>

   // Register scheduling timer
   Register_Timer(&Scheduling_Timer, Post_Event);
 466:	65 ea       	ldi	r22, 0xA5	; 165
 468:	70 e0       	ldi	r23, 0x00	; 0
 46a:	85 e0       	ldi	r24, 0x05	; 5
 46c:	91 e0       	ldi	r25, 0x01	; 1
 46e:	0e 94 d7 03 	call	0x7ae	; 0x7ae <Register_Timer>
   // Kick off scheduling timer
   // TEST! Pause LIN service for now
   // Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);

   // Register test timer & start
   Register_Timer(&Testing_Timer, Post_Event);
 472:	65 ea       	ldi	r22, 0xA5	; 165
 474:	70 e0       	ldi	r23, 0x00	; 0
 476:	80 e0       	ldi	r24, 0x00	; 0
 478:	91 e0       	ldi	r25, 0x01	; 1
 47a:	0e 94 d7 03 	call	0x7ae	; 0x7ae <Register_Timer>
 47e:	08 95       	ret

00000480 <Run_Master_Service>:
         Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
   switch(event_mask)
 480:	64 30       	cpi	r22, 0x04	; 4
 482:	71 05       	cpc	r23, r1
 484:	81 05       	cpc	r24, r1
 486:	91 05       	cpc	r25, r1
 488:	31 f0       	breq	.+12     	; 0x496 <Run_Master_Service+0x16>
 48a:	60 32       	cpi	r22, 0x20	; 32
 48c:	71 05       	cpc	r23, r1
 48e:	81 05       	cpc	r24, r1
 490:	91 05       	cpc	r25, r1
 492:	c9 f0       	breq	.+50     	; 0x4c6 <Run_Master_Service+0x46>
 494:	08 95       	ret
   {
      case EVT_MASTER_SCH_TIMEOUT:
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 496:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 49a:	0e 94 a9 02 	call	0x552	; 0x552 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
   // If we hit boundary condition, reset counter; otherwise increment
   if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
 49e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 4a2:	87 30       	cpi	r24, 0x07	; 7
 4a4:	21 f4       	brne	.+8      	; 0x4ae <Run_Master_Service+0x2e>
   {
      Curr_Schedule_ID = SCHEDULE_START_ID;
 4a6:	82 e0       	ldi	r24, 0x02	; 2
 4a8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
 4ac:	03 c0       	rjmp	.+6      	; 0x4b4 <Run_Master_Service+0x34>
   }
   else
   {
      Curr_Schedule_ID++;
 4ae:	8f 5f       	subi	r24, 0xFF	; 255
 4b0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
         // Update schedule
         update_curr_schedule_id();
         // Restart timer
         Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 4b4:	44 e0       	ldi	r20, 0x04	; 4
 4b6:	50 e0       	ldi	r21, 0x00	; 0
 4b8:	60 e0       	ldi	r22, 0x00	; 0
 4ba:	70 e0       	ldi	r23, 0x00	; 0
 4bc:	85 e0       	ldi	r24, 0x05	; 5
 4be:	91 e0       	ldi	r25, 0x01	; 1
 4c0:	0e 94 24 04 	call	0x848	; 0x848 <Start_Timer>
         break;
 4c4:	08 95       	ret
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 4c6:	60 91 15 01 	lds	r22, 0x0115	; 0x800115 <test_counter>
 4ca:	ec e1       	ldi	r30, 0x1C	; 28
 4cc:	f1 e0       	ldi	r31, 0x01	; 1
 4ce:	60 83       	st	Z, r22
             My_Command_Data[temp_index+1] = 0xFF;
 4d0:	8f ef       	ldi	r24, 0xFF	; 255
 4d2:	81 83       	std	Z+1, r24	; 0x01
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 4d4:	62 83       	std	Z+2, r22	; 0x02
             My_Command_Data[temp_index+1] = 0xFF;
 4d6:	83 83       	std	Z+3, r24	; 0x03
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 4d8:	64 83       	std	Z+4, r22	; 0x04
             My_Command_Data[temp_index+1] = 0xFF;
 4da:	85 83       	std	Z+5, r24	; 0x05
          }
         Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
 4dc:	81 e0       	ldi	r24, 0x01	; 1
 4de:	0e 94 80 03 	call	0x700	; 0x700 <Set_PWM_Duty_Cycle>
         test_counter++;
 4e2:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <test_counter>
 4e6:	8f 5f       	subi	r24, 0xFF	; 255
         if (100 < test_counter) {test_counter = 0;};
 4e8:	85 36       	cpi	r24, 0x65	; 101
 4ea:	18 f4       	brcc	.+6      	; 0x4f2 <Run_Master_Service+0x72>
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
             My_Command_Data[temp_index+1] = 0xFF;
          }
         Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
         test_counter++;
 4ec:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <test_counter>
 4f0:	02 c0       	rjmp	.+4      	; 0x4f6 <Run_Master_Service+0x76>
         if (100 < test_counter) {test_counter = 0;};
 4f2:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <test_counter>
         Start_Timer(&Testing_Timer, 500);
 4f6:	44 ef       	ldi	r20, 0xF4	; 244
 4f8:	51 e0       	ldi	r21, 0x01	; 1
 4fa:	60 e0       	ldi	r22, 0x00	; 0
 4fc:	70 e0       	ldi	r23, 0x00	; 0
 4fe:	80 e0       	ldi	r24, 0x00	; 0
 500:	91 e0       	ldi	r25, 0x01	; 1
 502:	0e 94 24 04 	call	0x848	; 0x848 <Start_Timer>
 506:	08 95       	ret

00000508 <MS_LIN_Initialize>:
         Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
   uint8_t * p_status_data)
{
 508:	ef 92       	push	r14
 50a:	ff 92       	push	r15
 50c:	0f 93       	push	r16
 50e:	1f 93       	push	r17
 510:	cf 93       	push	r28
 512:	df 93       	push	r29
 514:	7c 01       	movw	r14, r24
 516:	8b 01       	movw	r16, r22
 518:	ea 01       	movw	r28, r20
   // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
   PORTA |= (1<<PINA4);
 51a:	14 9a       	sbi	0x02, 4	; 2
   DDRA |= (1<<PINA4);
 51c:	0c 9a       	sbi	0x01, 4	; 1

   // 1. Call the LIN init function from the driver layer
   // * Arguments are found in lin_drv.h, config.h
   lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 51e:	4c e0       	ldi	r20, 0x0C	; 12
 520:	50 e0       	ldi	r21, 0x00	; 0
 522:	60 e0       	ldi	r22, 0x00	; 0
 524:	70 e0       	ldi	r23, 0x00	; 0
 526:	80 e0       	ldi	r24, 0x00	; 0
 528:	0e 94 2f 01 	call	0x25e	; 0x25e <lin_init>

   // 2. Save the pointer to this node's ID
   p_My_Node_ID = p_this_node_id;
 52c:	f0 92 29 01 	sts	0x0129, r15	; 0x800129 <p_My_Node_ID+0x1>
 530:	e0 92 28 01 	sts	0x0128, r14	; 0x800128 <p_My_Node_ID>

   // 3. Save the pointers to the data stores
   p_My_Command_Data = p_command_data;
 534:	10 93 27 01 	sts	0x0127, r17	; 0x800127 <p_My_Command_Data+0x1>
 538:	00 93 26 01 	sts	0x0126, r16	; 0x800126 <p_My_Command_Data>
   p_My_Status_Data = p_status_data;
 53c:	d0 93 25 01 	sts	0x0125, r29	; 0x800125 <p_My_Status_Data+0x1>
 540:	c0 93 24 01 	sts	0x0124, r28	; 0x800124 <p_My_Status_Data>
}
 544:	df 91       	pop	r29
 546:	cf 91       	pop	r28
 548:	1f 91       	pop	r17
 54a:	0f 91       	pop	r16
 54c:	ff 90       	pop	r15
 54e:	ef 90       	pop	r14
 550:	08 95       	ret

00000552 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
   // Broadcast the LIN header
   lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 552:	40 e0       	ldi	r20, 0x00	; 0
 554:	68 2f       	mov	r22, r24
 556:	80 e0       	ldi	r24, 0x00	; 0
 558:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lin_tx_header>
 55c:	08 95       	ret

0000055e <__vector_12>:
      Description
         Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 55e:	1f 92       	push	r1
 560:	0f 92       	push	r0
 562:	0f b6       	in	r0, 0x3f	; 63
 564:	0f 92       	push	r0
 566:	11 24       	eor	r1, r1
 568:	2f 93       	push	r18
 56a:	3f 93       	push	r19
 56c:	4f 93       	push	r20
 56e:	5f 93       	push	r21
 570:	6f 93       	push	r22
 572:	7f 93       	push	r23
 574:	8f 93       	push	r24
 576:	9f 93       	push	r25
 578:	af 93       	push	r26
 57a:	bf 93       	push	r27
 57c:	ef 93       	push	r30
 57e:	ff 93       	push	r31
   // Get interrupt cause
   switch (Lin_get_it())
 580:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 584:	8f 70       	andi	r24, 0x0F	; 15
 586:	82 30       	cpi	r24, 0x02	; 2
 588:	09 f4       	brne	.+2      	; 0x58c <__vector_12+0x2e>
 58a:	68 c0       	rjmp	.+208    	; 0x65c <__vector_12+0xfe>
 58c:	84 30       	cpi	r24, 0x04	; 4
 58e:	21 f0       	breq	.+8      	; 0x598 <__vector_12+0x3a>
 590:	81 30       	cpi	r24, 0x01	; 1
 592:	09 f0       	breq	.+2      	; 0x596 <__vector_12+0x38>
 594:	66 c0       	rjmp	.+204    	; 0x662 <__vector_12+0x104>
 596:	37 c0       	rjmp	.+110    	; 0x606 <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
   // Create copy of ID, make sure this gives only the lower 6 bits
   uint8_t temp_id = Lin_get_id();
 598:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 59c:	69 2f       	mov	r22, r25
 59e:	6f 73       	andi	r22, 0x3F	; 63

   // This ID matches my ID. It must be a command sent from the master.
   if (temp_id == *p_My_Node_ID)
 5a0:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <p_My_Node_ID>
 5a4:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <p_My_Node_ID+0x1>
 5a8:	80 81       	ld	r24, Z
 5aa:	68 13       	cpse	r22, r24
 5ac:	05 c0       	rjmp	.+10     	; 0x5b8 <__vector_12+0x5a>
	{
      // Prepare LIN module for receive.
      lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 5ae:	62 e0       	ldi	r22, 0x02	; 2
 5b0:	80 e0       	ldi	r24, 0x00	; 0
 5b2:	0e 94 8a 01 	call	0x314	; 0x314 <lin_rx_response>
 5b6:	23 c0       	rjmp	.+70     	; 0x5fe <__vector_12+0xa0>
	}

   // This ID matches my ID. It must be a status request from the master.
   else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 5b8:	28 2f       	mov	r18, r24
 5ba:	21 60       	ori	r18, 0x01	; 1
 5bc:	62 13       	cpse	r22, r18
 5be:	09 c0       	rjmp	.+18     	; 0x5d2 <__vector_12+0x74>
	{
      // Prepare LIN module for transmit.
      // We must be a slave so My_Command_Data is 2 bytes long only.
      lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 5c0:	60 91 24 01 	lds	r22, 0x0124	; 0x800124 <p_My_Status_Data>
 5c4:	70 91 25 01 	lds	r23, 0x0125	; 0x800125 <p_My_Status_Data+0x1>
 5c8:	42 e0       	ldi	r20, 0x02	; 2
 5ca:	80 e0       	ldi	r24, 0x00	; 0
 5cc:	0e 94 a7 01 	call	0x34e	; 0x34e <lin_tx_response>
 5d0:	16 c0       	rjmp	.+44     	; 0x5fe <__vector_12+0xa0>

   // This ID doesn't match my ID.
   else
	{
      // If we're the master, we must have sent this ID
      if (MASTER_NODE_ID == *p_My_Node_ID)
 5d2:	81 11       	cpse	r24, r1
 5d4:	14 c0       	rjmp	.+40     	; 0x5fe <__vector_12+0xa0>
      {
         // Prepare LIN module for transmit if we sent a command.
         if (0 == (temp_id & REQUEST_MASK))
 5d6:	90 fd       	sbrc	r25, 0
 5d8:	0e c0       	rjmp	.+28     	; 0x5f6 <__vector_12+0x98>
         {
            // Make sure we send the right command based on the slave ID.
            // The master has a My_Command_Data array that is 2*n bytes long.
            // Where n is the number of slaves in the system.
            uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 5da:	70 e0       	ldi	r23, 0x00	; 0
 5dc:	62 50       	subi	r22, 0x02	; 2
 5de:	71 09       	sbc	r23, r1
 5e0:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <p_My_Command_Data>
 5e4:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <p_My_Command_Data+0x1>
 5e8:	68 0f       	add	r22, r24
 5ea:	79 1f       	adc	r23, r25
            lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 5ec:	42 e0       	ldi	r20, 0x02	; 2
 5ee:	80 e0       	ldi	r24, 0x00	; 0
 5f0:	0e 94 a7 01 	call	0x34e	; 0x34e <lin_tx_response>
 5f4:	04 c0       	rjmp	.+8      	; 0x5fe <__vector_12+0xa0>
         }
         // Prepare LIN module for receive if we sent a request.
         else
         {
            lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 5f6:	62 e0       	ldi	r22, 0x02	; 2
 5f8:	80 e0       	ldi	r24, 0x00	; 0
 5fa:	0e 94 8a 01 	call	0x314	; 0x314 <lin_rx_response>
   switch (Lin_get_it())
   {
      // We received an ID
      case LIN_IDOK:
         lin_id_task();
         Lin_clear_idok_it();
 5fe:	84 e0       	ldi	r24, 0x04	; 4
 600:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 604:	2e c0       	rjmp	.+92     	; 0x662 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
   // Copy the rx data to our appropriate data store
   // If we're the master, copy to our status array and post event
   if (MASTER_NODE_ID == *p_My_Node_ID)
 606:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <p_My_Node_ID>
 60a:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <p_My_Node_ID+0x1>
 60e:	80 81       	ld	r24, Z
 610:	81 11       	cpse	r24, r1
 612:	14 c0       	rjmp	.+40     	; 0x63c <__vector_12+0xde>
   {
      // TODO: Not entirely sure if the ID is saved during the receive...
      lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 614:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 618:	8e 73       	andi	r24, 0x3E	; 62
 61a:	90 e0       	ldi	r25, 0x00	; 0
 61c:	02 97       	sbiw	r24, 0x02	; 2
 61e:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <p_My_Status_Data>
 622:	30 91 25 01 	lds	r19, 0x0125	; 0x800125 <p_My_Status_Data+0x1>
 626:	82 0f       	add	r24, r18
 628:	93 1f       	adc	r25, r19
 62a:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <lin_get_response>

      // Post event
      Post_Event(EVT_MASTER_NEW_STS);
 62e:	68 e0       	ldi	r22, 0x08	; 8
 630:	70 e0       	ldi	r23, 0x00	; 0
 632:	80 e0       	ldi	r24, 0x00	; 0
 634:	90 e0       	ldi	r25, 0x00	; 0
 636:	0e 94 a5 00 	call	0x14a	; 0x14a <Post_Event>
 63a:	0c c0       	rjmp	.+24     	; 0x654 <__vector_12+0xf6>
   }
   // If we're a slave, copy to our command array and post event
   else
   {
      // Copy command
      lin_get_response(p_My_Command_Data);
 63c:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <p_My_Command_Data>
 640:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <p_My_Command_Data+0x1>
 644:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <lin_get_response>

      // Post event
      Post_Event(EVT_SLAVE_NEW_CMD);
 648:	61 e0       	ldi	r22, 0x01	; 1
 64a:	70 e0       	ldi	r23, 0x00	; 0
 64c:	80 e0       	ldi	r24, 0x00	; 0
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	0e 94 a5 00 	call	0x14a	; 0x14a <Post_Event>
         break;

      // We received a data packet
      case LIN_RXOK:
         lin_rx_task();
         Lin_clear_rxok_it();
 654:	81 e0       	ldi	r24, 0x01	; 1
 656:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 65a:	03 c0       	rjmp	.+6      	; 0x662 <__vector_12+0x104>

      // We transmitted a data packet
      case LIN_TXOK:
         lin_tx_task();
         Lin_clear_txok_it();
 65c:	82 e0       	ldi	r24, 0x02	; 2
 65e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

      // The interrupt did not correspond to LIN
      default:
         break;
   } // End Switch
}
 662:	ff 91       	pop	r31
 664:	ef 91       	pop	r30
 666:	bf 91       	pop	r27
 668:	af 91       	pop	r26
 66a:	9f 91       	pop	r25
 66c:	8f 91       	pop	r24
 66e:	7f 91       	pop	r23
 670:	6f 91       	pop	r22
 672:	5f 91       	pop	r21
 674:	4f 91       	pop	r20
 676:	3f 91       	pop	r19
 678:	2f 91       	pop	r18
 67a:	0f 90       	pop	r0
 67c:	0f be       	out	0x3f, r0	; 63
 67e:	0f 90       	pop	r0
 680:	1f 90       	pop	r1
 682:	18 95       	reti

00000684 <__vector_13>:

ISR(LIN_ERR_vect)
{
 684:	1f 92       	push	r1
 686:	0f 92       	push	r0
 688:	0f b6       	in	r0, 0x3f	; 63
 68a:	0f 92       	push	r0
 68c:	11 24       	eor	r1, r1
 68e:	8f 93       	push	r24
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
 690:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
   // Increment error count
   My_LIN_Error_Count++;
 694:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <My_LIN_Error_Count>
 698:	8f 5f       	subi	r24, 0xFF	; 255
 69a:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
   lin_err_task();
   Lin_clear_err_it();
 69e:	88 e0       	ldi	r24, 0x08	; 8
 6a0:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 6a4:	8f 91       	pop	r24
 6a6:	0f 90       	pop	r0
 6a8:	0f be       	out	0x3f, r0	; 63
 6aa:	0f 90       	pop	r0
 6ac:	1f 90       	pop	r1
 6ae:	18 95       	reti

000006b0 <Init_PWM_Module>:
{
   // We need to ensure no interrupts occur when accessing 16-bit registers
   // (Just for safety, no ISR should be able to access these registers anyways.)
   // Even though the C code is one line for accessing 16-bit registers,
   //    in ASM it will be done in two cycles.
   ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 6b0:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 6b2:	f8 94       	cli
   {
      // Clear Control Register C
      // "However, for ensuring compatibility with future devices,
      //    these bits must be set to zero when TCCR1A is written 
      //    when operating in a PWM mode."
      TCCR1C = 0;
 6b4:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

      // Disable Timer1 interrupts
      TIMSK1 = 0;
 6b8:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

      // Set up pins for PWM output (p. 85)
      TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 6bc:	84 e2       	ldi	r24, 0x24	; 36
 6be:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
      DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 6c2:	84 b1       	in	r24, 0x04	; 4
 6c4:	88 61       	ori	r24, 0x18	; 24
 6c6:	84 b9       	out	0x04, r24	; 4

      // Set TOP values for A/B counters, executes in 1 asm lines
      ICR1 = TIMER_1_TOP;
 6c8:	8f e1       	ldi	r24, 0x1F	; 31
 6ca:	93 e0       	ldi	r25, 0x03	; 3
 6cc:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 6d0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

      // Set output compare to value that sets lines low (0% duty cycle)
      OCR1A = OCR_DC_ZERO;
 6d4:	8f ef       	ldi	r24, 0xFF	; 255
 6d6:	9f ef       	ldi	r25, 0xFF	; 255
 6d8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 6dc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
      OCR1B = OCR_DC_ZERO;
 6e0:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 6e4:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
      // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
      //    (Per Table 12-2 on p. 132)
      // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
      //    Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
      //    (Run at a fixed frequency with varying duty cycles)
      TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 6e8:	82 ef       	ldi	r24, 0xF2	; 242
 6ea:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
               |(1<<WGM11)|(0<<WGM10));

      // Set WGM1[0:3]=1110b
      TCCR1B = ((1<<WGM13)|(1<<WGM12));
 6ee:	e1 e8       	ldi	r30, 0x81	; 129
 6f0:	f0 e0       	ldi	r31, 0x00	; 0
 6f2:	88 e1       	ldi	r24, 0x18	; 24
 6f4:	80 83       	st	Z, r24

      // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
      // We want to aim for a frequency of 1 kHz
      // PWM freq is:
      //    f_pwm = f_clk/(prescale*(1+TOP))
      TCCR1B |= (1<<CS10);
 6f6:	80 81       	ld	r24, Z
 6f8:	81 60       	ori	r24, 0x01	; 1
 6fa:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 6fc:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 6fe:	08 95       	ret

00000700 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
   // Set OCR1 for the requested channel
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
 700:	88 23       	and	r24, r24
 702:	19 f0       	breq	.+6      	; 0x70a <Set_PWM_Duty_Cycle+0xa>
 704:	81 30       	cpi	r24, 0x01	; 1
 706:	c1 f0       	breq	.+48     	; 0x738 <Set_PWM_Duty_Cycle+0x38>
 708:	08 95       	ret
 70a:	65 36       	cpi	r22, 0x65	; 101
 70c:	08 f0       	brcs	.+2      	; 0x710 <Set_PWM_Duty_Cycle+0x10>
 70e:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 710:	66 23       	and	r22, r22
 712:	59 f0       	breq	.+22     	; 0x72a <Set_PWM_Duty_Cycle+0x2a>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 714:	84 e6       	ldi	r24, 0x64	; 100
 716:	90 e0       	ldi	r25, 0x00	; 0
 718:	86 1b       	sub	r24, r22
 71a:	91 09       	sbc	r25, r1
 71c:	88 0f       	add	r24, r24
 71e:	99 1f       	adc	r25, r25
 720:	88 0f       	add	r24, r24
 722:	99 1f       	adc	r25, r25
 724:	88 0f       	add	r24, r24
 726:	99 1f       	adc	r25, r25
 728:	02 c0       	rjmp	.+4      	; 0x72e <Set_PWM_Duty_Cycle+0x2e>
   }
   return OCR_DC_ZERO;
 72a:	8f ef       	ldi	r24, 0xFF	; 255
 72c:	9f ef       	ldi	r25, 0xFF	; 255
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
   {
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
 72e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 732:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
         break;
 736:	08 95       	ret
 738:	65 36       	cpi	r22, 0x65	; 101
 73a:	08 f0       	brcs	.+2      	; 0x73e <Set_PWM_Duty_Cycle+0x3e>
 73c:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 73e:	66 23       	and	r22, r22
 740:	59 f0       	breq	.+22     	; 0x758 <Set_PWM_Duty_Cycle+0x58>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 742:	84 e6       	ldi	r24, 0x64	; 100
 744:	90 e0       	ldi	r25, 0x00	; 0
 746:	86 1b       	sub	r24, r22
 748:	91 09       	sbc	r25, r1
 74a:	88 0f       	add	r24, r24
 74c:	99 1f       	adc	r25, r25
 74e:	88 0f       	add	r24, r24
 750:	99 1f       	adc	r25, r25
 752:	88 0f       	add	r24, r24
 754:	99 1f       	adc	r25, r25
 756:	02 c0       	rjmp	.+4      	; 0x75c <Set_PWM_Duty_Cycle+0x5c>
   }
   return OCR_DC_ZERO;
 758:	8f ef       	ldi	r24, 0xFF	; 255
 75a:	9f ef       	ldi	r25, 0xFF	; 255
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
         break;

      case pwm_channel_b:
         OCR1B = calc_OCR_count(new_duty_cycle);
 75c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 760:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 764:	08 95       	ret

00000766 <Init_Timer_Module>:

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
   // Start timer
   for (int i = 0; i < NUM_TIMERS; i++)
 766:	ea e2       	ldi	r30, 0x2A	; 42
 768:	f1 e0       	ldi	r31, 0x01	; 1
 76a:	ae e2       	ldi	r26, 0x2E	; 46
 76c:	b1 e0       	ldi	r27, 0x01	; 1
 76e:	82 e9       	ldi	r24, 0x92	; 146
 770:	91 e0       	ldi	r25, 0x01	; 1
 772:	11 82       	std	Z+1, r1	; 0x01
 774:	10 82       	st	Z, r1
 776:	13 82       	std	Z+3, r1	; 0x03
 778:	12 82       	std	Z+2, r1	; 0x02
 77a:	1c 92       	st	X, r1
 77c:	15 82       	std	Z+5, r1	; 0x05
 77e:	16 82       	std	Z+6, r1	; 0x06
 780:	17 82       	std	Z+7, r1	; 0x07
 782:	10 86       	std	Z+8, r1	; 0x08
 784:	11 86       	std	Z+9, r1	; 0x09
 786:	12 86       	std	Z+10, r1	; 0x0a
 788:	13 86       	std	Z+11, r1	; 0x0b
 78a:	14 86       	std	Z+12, r1	; 0x0c
 78c:	3d 96       	adiw	r30, 0x0d	; 13
 78e:	1d 96       	adiw	r26, 0x0d	; 13
 790:	e8 17       	cp	r30, r24
 792:	f9 07       	cpc	r31, r25
 794:	71 f7       	brne	.-36     	; 0x772 <Init_Timer_Module+0xc>
 796:	15 bc       	out	0x25, r1	; 37
 798:	16 bc       	out	0x26, r1	; 38
 79a:	18 bc       	out	0x28, r1	; 40
 79c:	88 b5       	in	r24, 0x28	; 40
 79e:	83 58       	subi	r24, 0x83	; 131
 7a0:	88 bd       	out	0x28, r24	; 40
 7a2:	82 e0       	ldi	r24, 0x02	; 2
 7a4:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 7a8:	84 e0       	ldi	r24, 0x04	; 4
 7aa:	86 bd       	out	0x26, r24	; 38
 7ac:	08 95       	ret

000007ae <Register_Timer>:
 7ae:	cf 93       	push	r28
 7b0:	df 93       	push	r29
 7b2:	c0 91 2a 01 	lds	r28, 0x012A	; 0x80012a <Timers>
 7b6:	d0 91 2b 01 	lds	r29, 0x012B	; 0x80012b <Timers+0x1>
 7ba:	c8 17       	cp	r28, r24
 7bc:	d9 07       	cpc	r29, r25
 7be:	09 f4       	brne	.+2      	; 0x7c2 <Register_Timer+0x14>
 7c0:	40 c0       	rjmp	.+128    	; 0x842 <Register_Timer+0x94>
 7c2:	aa e2       	ldi	r26, 0x2A	; 42
 7c4:	b1 e0       	ldi	r27, 0x01	; 1
 7c6:	45 e8       	ldi	r20, 0x85	; 133
 7c8:	51 e0       	ldi	r21, 0x01	; 1
 7ca:	fd 01       	movw	r30, r26
 7cc:	25 85       	ldd	r18, Z+13	; 0x0d
 7ce:	36 85       	ldd	r19, Z+14	; 0x0e
 7d0:	28 17       	cp	r18, r24
 7d2:	39 07       	cpc	r19, r25
 7d4:	b1 f1       	breq	.+108    	; 0x842 <Register_Timer+0x94>
 7d6:	3d 96       	adiw	r30, 0x0d	; 13
 7d8:	e4 17       	cp	r30, r20
 7da:	f5 07       	cpc	r31, r21
 7dc:	b9 f7       	brne	.-18     	; 0x7cc <Register_Timer+0x1e>
 7de:	2c c0       	rjmp	.+88     	; 0x838 <Register_Timer+0x8a>
 7e0:	1d 96       	adiw	r26, 0x0d	; 13
 7e2:	4d 91       	ld	r20, X+
 7e4:	5c 91       	ld	r21, X
 7e6:	1e 97       	sbiw	r26, 0x0e	; 14
 7e8:	45 2b       	or	r20, r21
 7ea:	f9 f4       	brne	.+62     	; 0x82a <Register_Timer+0x7c>
 7ec:	02 c0       	rjmp	.+4      	; 0x7f2 <Register_Timer+0x44>
 7ee:	20 e0       	ldi	r18, 0x00	; 0
 7f0:	30 e0       	ldi	r19, 0x00	; 0
 7f2:	f9 01       	movw	r30, r18
 7f4:	ee 0f       	add	r30, r30
 7f6:	ff 1f       	adc	r31, r31
 7f8:	e2 0f       	add	r30, r18
 7fa:	f3 1f       	adc	r31, r19
 7fc:	ee 0f       	add	r30, r30
 7fe:	ff 1f       	adc	r31, r31
 800:	ee 0f       	add	r30, r30
 802:	ff 1f       	adc	r31, r31
 804:	2e 0f       	add	r18, r30
 806:	3f 1f       	adc	r19, r31
 808:	f9 01       	movw	r30, r18
 80a:	e6 5d       	subi	r30, 0xD6	; 214
 80c:	fe 4f       	sbci	r31, 0xFE	; 254
 80e:	91 83       	std	Z+1, r25	; 0x01
 810:	80 83       	st	Z, r24
 812:	73 83       	std	Z+3, r23	; 0x03
 814:	62 83       	std	Z+2, r22	; 0x02
 816:	14 82       	std	Z+4, r1	; 0x04
 818:	15 82       	std	Z+5, r1	; 0x05
 81a:	16 82       	std	Z+6, r1	; 0x06
 81c:	17 82       	std	Z+7, r1	; 0x07
 81e:	10 86       	std	Z+8, r1	; 0x08
 820:	11 86       	std	Z+9, r1	; 0x09
 822:	12 86       	std	Z+10, r1	; 0x0a
 824:	13 86       	std	Z+11, r1	; 0x0b
 826:	14 86       	std	Z+12, r1	; 0x0c
 828:	0c c0       	rjmp	.+24     	; 0x842 <Register_Timer+0x94>
 82a:	2f 5f       	subi	r18, 0xFF	; 255
 82c:	3f 4f       	sbci	r19, 0xFF	; 255
 82e:	1d 96       	adiw	r26, 0x0d	; 13
 830:	28 30       	cpi	r18, 0x08	; 8
 832:	31 05       	cpc	r19, r1
 834:	a9 f6       	brne	.-86     	; 0x7e0 <Register_Timer+0x32>
 836:	05 c0       	rjmp	.+10     	; 0x842 <Register_Timer+0x94>
 838:	cd 2b       	or	r28, r29
 83a:	c9 f2       	breq	.-78     	; 0x7ee <Register_Timer+0x40>
 83c:	21 e0       	ldi	r18, 0x01	; 1
 83e:	30 e0       	ldi	r19, 0x00	; 0
 840:	cf cf       	rjmp	.-98     	; 0x7e0 <Register_Timer+0x32>
 842:	df 91       	pop	r29
 844:	cf 91       	pop	r28
 846:	08 95       	ret

00000848 <Start_Timer>:
 848:	20 91 2a 01 	lds	r18, 0x012A	; 0x80012a <Timers>
 84c:	30 91 2b 01 	lds	r19, 0x012B	; 0x80012b <Timers+0x1>
 850:	28 17       	cp	r18, r24
 852:	39 07       	cpc	r19, r25
 854:	51 f0       	breq	.+20     	; 0x86a <Start_Timer+0x22>
 856:	ea e2       	ldi	r30, 0x2A	; 42
 858:	f1 e0       	ldi	r31, 0x01	; 1
 85a:	21 e0       	ldi	r18, 0x01	; 1
 85c:	30 e0       	ldi	r19, 0x00	; 0
 85e:	a5 85       	ldd	r26, Z+13	; 0x0d
 860:	b6 85       	ldd	r27, Z+14	; 0x0e
 862:	a8 17       	cp	r26, r24
 864:	b9 07       	cpc	r27, r25
 866:	e1 f4       	brne	.+56     	; 0x8a0 <Start_Timer+0x58>
 868:	02 c0       	rjmp	.+4      	; 0x86e <Start_Timer+0x26>
 86a:	20 e0       	ldi	r18, 0x00	; 0
 86c:	30 e0       	ldi	r19, 0x00	; 0
 86e:	f9 01       	movw	r30, r18
 870:	ee 0f       	add	r30, r30
 872:	ff 1f       	adc	r31, r31
 874:	e2 0f       	add	r30, r18
 876:	f3 1f       	adc	r31, r19
 878:	ee 0f       	add	r30, r30
 87a:	ff 1f       	adc	r31, r31
 87c:	ee 0f       	add	r30, r30
 87e:	ff 1f       	adc	r31, r31
 880:	2e 0f       	add	r18, r30
 882:	3f 1f       	adc	r19, r31
 884:	f9 01       	movw	r30, r18
 886:	e6 5d       	subi	r30, 0xD6	; 214
 888:	fe 4f       	sbci	r31, 0xFE	; 254
 88a:	81 e0       	ldi	r24, 0x01	; 1
 88c:	84 83       	std	Z+4, r24	; 0x04
 88e:	15 82       	std	Z+5, r1	; 0x05
 890:	16 82       	std	Z+6, r1	; 0x06
 892:	17 82       	std	Z+7, r1	; 0x07
 894:	10 86       	std	Z+8, r1	; 0x08
 896:	41 87       	std	Z+9, r20	; 0x09
 898:	52 87       	std	Z+10, r21	; 0x0a
 89a:	63 87       	std	Z+11, r22	; 0x0b
 89c:	74 87       	std	Z+12, r23	; 0x0c
 89e:	08 95       	ret
 8a0:	2f 5f       	subi	r18, 0xFF	; 255
 8a2:	3f 4f       	sbci	r19, 0xFF	; 255
 8a4:	3d 96       	adiw	r30, 0x0d	; 13
 8a6:	28 30       	cpi	r18, 0x08	; 8
 8a8:	31 05       	cpc	r19, r1
 8aa:	c9 f6       	brne	.-78     	; 0x85e <Start_Timer+0x16>
 8ac:	08 95       	ret

000008ae <__vector_10>:
      Description
         Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 8ae:	1f 92       	push	r1
 8b0:	0f 92       	push	r0
 8b2:	0f b6       	in	r0, 0x3f	; 63
 8b4:	0f 92       	push	r0
 8b6:	11 24       	eor	r1, r1
 8b8:	ef 92       	push	r14
 8ba:	ff 92       	push	r15
 8bc:	0f 93       	push	r16
 8be:	1f 93       	push	r17
 8c0:	2f 93       	push	r18
 8c2:	3f 93       	push	r19
 8c4:	4f 93       	push	r20
 8c6:	5f 93       	push	r21
 8c8:	6f 93       	push	r22
 8ca:	7f 93       	push	r23
 8cc:	8f 93       	push	r24
 8ce:	9f 93       	push	r25
 8d0:	af 93       	push	r26
 8d2:	bf 93       	push	r27
 8d4:	cf 93       	push	r28
 8d6:	df 93       	push	r29
 8d8:	ef 93       	push	r30
 8da:	ff 93       	push	r31
   // No need to clear interrupt b/c it is cleared in HW (p. 104)

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;
 8dc:	88 b5       	in	r24, 0x28	; 40
 8de:	83 58       	subi	r24, 0x83	; 131
 8e0:	88 bd       	out	0x28, r24	; 40
 8e2:	0e e2       	ldi	r16, 0x2E	; 46
 8e4:	11 e0       	ldi	r17, 0x01	; 1
 8e6:	ca e2       	ldi	r28, 0x2A	; 42
 8e8:	d1 e0       	ldi	r29, 0x01	; 1
 8ea:	0f 2e       	mov	r0, r31
 8ec:	f2 e9       	ldi	r31, 0x92	; 146
 8ee:	ef 2e       	mov	r14, r31
 8f0:	f1 e0       	ldi	r31, 0x01	; 1
 8f2:	ff 2e       	mov	r15, r31
 8f4:	f0 2d       	mov	r31, r0
 8f6:	f8 01       	movw	r30, r16

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
   {
      if (true == Timers[i].timer_running_flag)
 8f8:	80 81       	ld	r24, Z
 8fa:	88 23       	and	r24, r24
 8fc:	39 f1       	breq	.+78     	; 0x94c <__vector_10+0x9e>
      {
         // Add one to time, subtract one from ticks left
         Timers[i].ticks_since_start += 1;
 8fe:	8d 81       	ldd	r24, Y+5	; 0x05
 900:	9e 81       	ldd	r25, Y+6	; 0x06
 902:	af 81       	ldd	r26, Y+7	; 0x07
 904:	b8 85       	ldd	r27, Y+8	; 0x08
 906:	01 96       	adiw	r24, 0x01	; 1
 908:	a1 1d       	adc	r26, r1
 90a:	b1 1d       	adc	r27, r1
 90c:	8d 83       	std	Y+5, r24	; 0x05
 90e:	9e 83       	std	Y+6, r25	; 0x06
 910:	af 83       	std	Y+7, r26	; 0x07
 912:	b8 87       	std	Y+8, r27	; 0x08
         Timers[i].ticks_remaining -= 1;
 914:	89 85       	ldd	r24, Y+9	; 0x09
 916:	9a 85       	ldd	r25, Y+10	; 0x0a
 918:	ab 85       	ldd	r26, Y+11	; 0x0b
 91a:	bc 85       	ldd	r27, Y+12	; 0x0c
 91c:	01 97       	sbiw	r24, 0x01	; 1
 91e:	a1 09       	sbc	r26, r1
 920:	b1 09       	sbc	r27, r1
 922:	89 87       	std	Y+9, r24	; 0x09
 924:	9a 87       	std	Y+10, r25	; 0x0a
 926:	ab 87       	std	Y+11, r26	; 0x0b
 928:	bc 87       	std	Y+12, r27	; 0x0c

         // If the timer has expired
         if (0 == Timers[i].ticks_remaining)
 92a:	89 2b       	or	r24, r25
 92c:	8a 2b       	or	r24, r26
 92e:	8b 2b       	or	r24, r27
 930:	69 f4       	brne	.+26     	; 0x94c <__vector_10+0x9e>
         {
            // Clear running flag
            Timers[i].timer_running_flag = false;
 932:	10 82       	st	Z, r1
				
            // Execute cb function with value of id pointer's value
            // If cb is not null, execute
            if (Timers[i].timer_cb_func)
 934:	ea 81       	ldd	r30, Y+2	; 0x02
 936:	fb 81       	ldd	r31, Y+3	; 0x03
 938:	30 97       	sbiw	r30, 0x00	; 0
 93a:	41 f0       	breq	.+16     	; 0x94c <__vector_10+0x9e>
            {
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 93c:	88 81       	ld	r24, Y
 93e:	99 81       	ldd	r25, Y+1	; 0x01
 940:	dc 01       	movw	r26, r24
 942:	6d 91       	ld	r22, X+
 944:	7d 91       	ld	r23, X+
 946:	8d 91       	ld	r24, X+
 948:	9c 91       	ld	r25, X
 94a:	09 95       	icall
 94c:	03 5f       	subi	r16, 0xF3	; 243
 94e:	1f 4f       	sbci	r17, 0xFF	; 255
 950:	2d 96       	adiw	r28, 0x0d	; 13

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
 952:	ce 15       	cp	r28, r14
 954:	df 05       	cpc	r29, r15
 956:	79 f6       	brne	.-98     	; 0x8f6 <__vector_10+0x48>
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
            }
         }
      }
   }
 958:	ff 91       	pop	r31
 95a:	ef 91       	pop	r30
 95c:	df 91       	pop	r29
 95e:	cf 91       	pop	r28
 960:	bf 91       	pop	r27
 962:	af 91       	pop	r26
 964:	9f 91       	pop	r25
 966:	8f 91       	pop	r24
 968:	7f 91       	pop	r23
 96a:	6f 91       	pop	r22
 96c:	5f 91       	pop	r21
 96e:	4f 91       	pop	r20
 970:	3f 91       	pop	r19
 972:	2f 91       	pop	r18
 974:	1f 91       	pop	r17
 976:	0f 91       	pop	r16
 978:	ff 90       	pop	r15
 97a:	ef 90       	pop	r14
 97c:	0f 90       	pop	r0
 97e:	0f be       	out	0x3f, r0	; 63
 980:	0f 90       	pop	r0
 982:	1f 90       	pop	r1
 984:	18 95       	reti

00000986 <_exit>:
 986:	f8 94       	cli

00000988 <__stop_program>:
 988:	ff cf       	rjmp	.-2      	; 0x988 <__stop_program>
