Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:16:53 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w2_g1_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 13822 |     0 |     20800 | 66.45 |
|   LUT as Logic             | 13694 |     0 |     20800 | 65.84 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  3372 |     0 |     41600 |  8.11 |
|   Register as Flip Flop    |  3372 |     0 |     41600 |  8.11 |
|   Register as Latch        |     0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |     0 |     0 |     16300 |  0.00 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 556   |          Yes |           - |          Set |
| 2688  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  3856 |     0 |      8150 | 47.31 |
|   SLICEL                                  |  2728 |     0 |           |       |
|   SLICEM                                  |  1128 |     0 |           |       |
| LUT as Logic                              | 13694 |     0 |     20800 | 65.84 |
|   using O5 output only                    |     4 |       |           |       |
|   using O6 output only                    | 11885 |       |           |       |
|   using O5 and O6                         |  1805 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2516 |     0 |     20800 | 12.10 |
|   fully used LUT-FF pairs                 |   395 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  2033 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  2112 |       |           |       |
| Unique Control Sets                       |   138 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 6544 |                 LUT |
| LUT5     | 3744 |                 LUT |
| FDCE     | 2688 |        Flop & Latch |
| LUT2     | 2092 |                 LUT |
| LUT4     | 1556 |                 LUT |
| LUT3     | 1536 |                 LUT |
| FDPE     |  556 |        Flop & Latch |
| CARRY4   |  320 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   27 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:17:10 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w2_g1_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.200ns period=14.400ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][3]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.200ns period=14.400ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.400ns  (ACLK rise@14.400ns - ACLK rise@0.000ns)
  Data Path Delay:        14.228ns  (logic 3.224ns (22.659%)  route 11.004ns (77.341%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 18.245 - 14.400 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    J20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3500, routed)        1.516     4.192    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X18Y110        FDCE                                         r  CORE/PRE_PROC/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDCE (Prop_fdce_C_Q)         0.379     4.571 r  CORE/PRE_PROC/curr_state_reg[0]/Q
                         net (fo=83, routed)          0.798     5.369    CORE/PRE_PROC/I_BUF/Q[0]
    SLICE_X20Y111        LUT6 (Prop_lut6_I1_O)        0.105     5.474 r  CORE/PRE_PROC/I_BUF/i___204_i_1/O
                         net (fo=112, routed)         0.583     6.056    CORE/PRE_PROC/I_BUF/p_14_in[9]
    SLICE_X21Y110        LUT6 (Prop_lut6_I2_O)        0.105     6.161 f  CORE/PRE_PROC/I_BUF/i___169_i_4/O
                         net (fo=1, routed)           0.262     6.424    CORE/PRE_PROC/I_BUF/i___169_i_4_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I5_O)        0.105     6.529 f  CORE/PRE_PROC/I_BUF/i___169_i_3/O
                         net (fo=1, routed)           0.346     6.875    CORE/PRE_PROC/I_BUF/i___169_i_3_n_0
    SLICE_X21Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.980 f  CORE/PRE_PROC/I_BUF/i___169_i_2/O
                         net (fo=3, routed)           0.250     7.230    CORE/PRE_PROC/I_BUF/curr_queue_reg[6][DATA][0]_1
    SLICE_X22Y109        LUT5 (Prop_lut5_I0_O)        0.105     7.335 f  CORE/PRE_PROC/I_BUF/i___157_i_1/O
                         net (fo=81, routed)          0.934     8.269    CORE/PRE_PROC/p_6_in268_in
    SLICE_X24Y110        LUT5 (Prop_lut5_I3_O)        0.119     8.388 r  CORE/PRE_PROC/i___691/O
                         net (fo=9, routed)           0.336     8.724    CORE/PRE_PROC/I_BUF/curr_queue_reg[22][VAL]_92
    SLICE_X27Y110        LUT6 (Prop_lut6_I2_O)        0.267     8.991 f  CORE/PRE_PROC/I_BUF/i___156_i_2/O
                         net (fo=1, routed)           0.379     9.370    CORE/PRE_PROC/I_BUF/i___156_i_2_n_0
    SLICE_X26Y109        LUT4 (Prop_lut4_I1_O)        0.105     9.475 f  CORE/PRE_PROC/I_BUF/i___156_i_1/O
                         net (fo=85, routed)          0.900    10.374    CORE/PRE_PROC/p_10_in[20]
    SLICE_X31Y112        LUT3 (Prop_lut3_I2_O)        0.115    10.489 r  CORE/PRE_PROC/i___160/O
                         net (fo=18, routed)          0.438    10.928    CORE/PRE_PROC/I_BUF/curr_queue_reg[21][VAL]_13
    SLICE_X31Y110        LUT6 (Prop_lut6_I2_O)        0.275    11.203 f  CORE/PRE_PROC/I_BUF/i___663_i_1/O
                         net (fo=1, routed)           0.116    11.318    CORE/PRE_PROC/I_BUF_n_570
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.105    11.423 f  CORE/PRE_PROC/i___663/O
                         net (fo=1, routed)           0.204    11.628    CORE/PRE_PROC/I_BUF/curr_queue_reg[19][VAL]_14
    SLICE_X31Y110        LUT4 (Prop_lut4_I0_O)        0.105    11.733 f  CORE/PRE_PROC/I_BUF/i___1_i_2/O
                         net (fo=58, routed)          0.836    12.569    CORE/PRE_PROC/p_8_in[17]
    SLICE_X31Y107        LUT3 (Prop_lut3_I1_O)        0.105    12.674 r  CORE/PRE_PROC/i___142/O
                         net (fo=9, routed)           0.285    12.959    CORE/PRE_PROC/I_BUF/curr_queue_reg[22][VAL]_56
    SLICE_X31Y106        LUT6 (Prop_lut6_I2_O)        0.105    13.064 r  CORE/PRE_PROC/I_BUF/i___269_i_9/O
                         net (fo=1, routed)           0.386    13.450    CORE/PRE_PROC/I_BUF/i___269_i_9_n_0
    SLICE_X32Y107        LUT4 (Prop_lut4_I0_O)        0.105    13.555 r  CORE/PRE_PROC/I_BUF/i___269_i_4/O
                         net (fo=73, routed)          0.789    14.344    CORE/PRE_PROC/p_0_in7_in
    SLICE_X33Y107        LUT6 (Prop_lut6_I1_O)        0.105    14.449 r  CORE/PRE_PROC/i___619/O
                         net (fo=1, routed)           0.116    14.564    CORE/PRE_PROC/I_BUF/curr_queue_reg[22][VAL]_9
    SLICE_X33Y107        LUT4 (Prop_lut4_I0_O)        0.105    14.669 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_5/O
                         net (fo=37, routed)          0.676    15.346    CORE/PRE_PROC/I_BUF/p_0_in507_in
    SLICE_X30Y109        LUT6 (Prop_lut6_I1_O)        0.105    15.451 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_4/O
                         net (fo=1, routed)           0.532    15.983    CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_4_n_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I0_O)        0.125    16.108 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_3/O
                         net (fo=28, routed)          0.680    16.788    CORE/PRE_PROC/I_BUF/p_0_in415_in
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.264    17.052 r  CORE/PRE_PROC/I_BUF/curr_queue[21][VAL]_i_2/O
                         net (fo=19, routed)          0.704    17.756    CORE/PRE_PROC/I_BUF/p_0_in[10]
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.105    17.861 r  CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][3]_i_3/O
                         net (fo=1, routed)           0.455    18.315    CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][3]_i_3_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.420 r  CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][3]_i_1/O
                         net (fo=1, routed)           0.000    18.420    CORE/PRE_PROC/I_BUF/curr_queue[21][DATA][3]_i_1_n_0
    SLICE_X29Y114        FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      14.400    14.400 r  
    J20                                               0.000    14.400 r  ACLK (IN)
                         net (fo=0)                   0.000    14.400    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.771    15.171 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    16.776    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.853 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3500, routed)        1.393    18.245    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X29Y114        FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][3]/C
                         clock pessimism              0.297    18.542    
                         clock uncertainty           -0.035    18.507    
    SLICE_X29Y114        FDCE (Setup_fdce_C_D)        0.032    18.539    CORE/PRE_PROC/I_BUF/curr_queue_reg[21][DATA][3]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                  0.118    




