

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc87e23860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc87e23920..

GPGPU-Sim PTX: cudaLaunch for 0x0x403e2e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4650 (spmv.1.sm_70.ptx:2994) @%p1 bra BB10_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (spmv.1.sm_70.ptx:3199) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x46f8 (spmv.1.sm_70.ptx:3016) @%p2 bra BB10_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b70 (spmv.1.sm_70.ptx:3187) fma.rn.f32 %f38, %f46, %f47, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (spmv.1.sm_70.ptx:3028) @%p3 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4788 (spmv.1.sm_70.ptx:3036) @%p4 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (spmv.1.sm_70.ptx:3122) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x47a0 (spmv.1.sm_70.ptx:3040) @%p5 bra BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (spmv.1.sm_70.ptx:3101) mul.wide.s32 %rd68, %r74, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x47a8 (spmv.1.sm_70.ptx:3041) bra.uni BB10_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (spmv.1.sm_70.ptx:3058) setp.eq.s32%p6, %r25, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x47b8 (spmv.1.sm_70.ptx:3045) bra.uni BB10_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (spmv.1.sm_70.ptx:3101) mul.wide.s32 %rd68, %r74, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x47d0 (spmv.1.sm_70.ptx:3050) bra.uni BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x47e8 (spmv.1.sm_70.ptx:3055) bra.uni BB10_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (spmv.1.sm_70.ptx:3122) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4800 (spmv.1.sm_70.ptx:3060) @%p6 bra BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4888 (spmv.1.sm_70.ptx:3083) mul.wide.s32 %rd59, %r73, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4808 (spmv.1.sm_70.ptx:3061) bra.uni BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (spmv.1.sm_70.ptx:3068) ld.global.f32 %f21, [%rd2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4818 (spmv.1.sm_70.ptx:3065) bra.uni BB10_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4888 (spmv.1.sm_70.ptx:3083) mul.wide.s32 %rd59, %r73, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x49a8 (spmv.1.sm_70.ptx:3123) @%p7 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4b58 (spmv.1.sm_70.ptx:3180) @%p8 bra BB10_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
kernel_name = _Z8spmv_jdsPfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 32518
gpu_sim_insn = 38215451
gpu_ipc =    1175.2092
gpu_tot_sim_cycle = 32518
gpu_tot_sim_insn = 38215451
gpu_tot_ipc =    1175.2092
gpu_tot_issued_cta = 765
gpu_occupancy = 88.5964% 
gpu_tot_occupancy = 88.5964% 
max_total_param_size = 0
gpu_stall_dramfull = 124508
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      22.9583
partiton_level_parallism_total  =      22.9583
partiton_level_parallism_util =      27.5900
partiton_level_parallism_util_total  =      27.5900
L2_BW  =     821.0098 GB/Sec
L2_BW_total  =     821.0098 GB/Sec
gpu_total_sim_rate=109187
############## bottleneck_stats #############
cycles: core 32518, icnt 32518, l2 32518, dram 24417
gpu_ipc	1175.209
gpu_tot_issued_cta = 765, average cycles = 43
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 637700 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.118	80
L1D data util	1.321	80	1.537	0
L1D tag util	0.473	80	0.566	3
L2 data util	1.277	64	1.288	24
L2 tag util	0.395	64	0.517	43
n_l2_access	 822594
icnt s2m util	0.000	0	0.000	43	flits per packet: -nan
icnt m2s util	0.000	0	0.000	43	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.815	32	0.817	8

latency_l1_hit:	8995320, num_l1_reqs:	449766
L1 hit latency:	20
latency_l2_hit:	29191869, num_l2_reqs:	88748
L2 hit latency:	328
latency_dram:	477682105, num_dram_reqs:	648140
DRAM latency:	737

n_reg	65536, n_smem	16384, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.245	80	0.258	19

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.134	80	0.141	19
sp pipe util	0.000	0	0.000	19
sfu pipe util	0.000	0	0.000	19
ldst mem cycle	0.000	0	0.000	19

smem port	0.000	0

n_reg_bank	16
reg port	0.082	16	0.098	3
L1D tag util	0.473	80	0.566	3
L1D fill util	0.280	80	0.324	0
n_l1d_mshr	4096
L1D mshr util	0.046	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.365
L1D miss rate	0.635
L1D rsfail rate	0.000
L2 tag util	0.395	64	0.517	43
L2 fill util	0.306	64	0.307	44
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.742	64	0.799	43
L2 missq util	0.010	64	0.010	17
L2 hit rate	0.108
L2 miss rate	0.795
L2 rsfail rate	0.098

dram activity	0.821	32	0.821	0

load trans eff	0.609
load trans sz	32.000
load_useful_bytes 23841460, load_transaction_bytes 39168672, icnt_m2s_bytes 0
n_gmem_load_insns 233557, n_gmem_load_accesses 1224021
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.395

run 0.011, fetch 0.004, sync 0.004, control 0.000, data 0.976, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 449766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 687660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 84257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1221683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9539

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
277, 277, 281, 277, 277, 281, 277, 277, 277, 277, 277, 277, 269, 276, 276, 269, 270, 276, 276, 276, 276, 269, 269, 276, 269, 269, 269, 269, 269, 269, 269, 269, 269, 269, 269, 269, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 
gpgpu_n_tot_thrd_icount = 39181760
gpgpu_n_tot_w_icount = 1224430
gpgpu_n_stall_shd_mem = 996975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 737297
gpgpu_n_mem_write_global = 9535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7469116
gpgpu_n_store_insn = 63041
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2706570
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 996975
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205982	W0_Idle:400	W0_Scoreboard:7371741	W1:163	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1227154
single_issue_nums: WS0:312239	WS1:312175	WS2:301534	WS3:301369	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5898376 {8:737297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 381400 {40:9535,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29124240 {40:728106,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70816 {8:8852,}
maxmflatency = 1922 
max_icnt2mem_latency = 1181 
maxmrqlatency = 974 
max_icnt2sh_latency = 169 
averagemflatency = 686 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 4 
mrq_lat_table:32356 	31386 	43351 	66365 	64483 	104607 	149771 	115179 	29185 	473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54498 	44847 	599859 	37722 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	518359 	95509 	47784 	42292 	23350 	19033 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	585001 	86652 	32591 	19660 	10226 	2652 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	51 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5827      5812      6063      6075      6432      6448      6707      6687      7103      7027      7496      7518      7689      7626      5907      5835 
dram[1]:      5812      5823      6147      6011      6470      6441      6693      6742      7095      6940      7518      7520      7659      7640      5894      5839 
dram[2]:      5823      5812      6117      6119      6445      6446      6754      6643      7046      7022      7448      7528      7683      7685      5835      5876 
dram[3]:      5827      5812      6063      6099      6316      6469      6773      6634      7002      6983      7410      7476      7694      7609      5907      5835 
dram[4]:      5812      5823      6136      6075      6389      6476      6717      6674      7004      6991      7484      7485      7685      7723      5894      5839 
dram[5]:      5823      5812      6096      6107      6408      6445      6790      6686      7043      6971      7446      7470      7679      7766      5835      5876 
dram[6]:      5827      5812      6104      6105      6388      6425      6783      6655      6966      6967      7538      7372      7707      7723      5907      5835 
dram[7]:      5812      5823      6132      6036      6377      6421      6777      6631      7014      7030      7505      7400      7685      7750      5880      5852 
dram[8]:      5812      5815      6107      6049      6382      6462      6727      6655      6987      7028      7497      7404      7584      7690      5835      5879 
dram[9]:      5823      5812      6123      6113      6421      6416      6783      6645      7020      7028      7525      7401      7661      7699      5914      5835 
dram[10]:      5812      5823      6151      6080      6340      6428      6683      6651      6960      7058      7510      7446      7643      7709      5880      5852 
dram[11]:      5812      5815      6096      6055      6405      6406      6677      6714      6986      6987      7457      7460      7674      7697      5835      5879 
dram[12]:      5823      5812      6031      6117      6457      6417      6709      6669      7003      6974      7456      7433      7640      7641      5914      5835 
dram[13]:      5812      5823      6084      6093      6382      6405      6750      6622      6964      6927      7509      7418      7622      7645      5880      5852 
dram[14]:      5812      5815      6096      6056      6428      6429      6755      6699      6995      7032      7394      7418      7613      7678      5835      5879 
dram[15]:      5823      5812      6052      6089      6402      6497      6824      6674      6987      7010      7404      7390      7633      7655      5855      5835 
dram[16]:      5812      5823      6117      6083      6402      6511      6763      6745      7087      7117      7464      7422      7594      7711      5876      5835 
dram[17]:      5812      5827      6065      6045      6388      6498      6832      6742      6994      7196      7390      7472      7612      7742      5835      5870 
dram[18]:      5823      5812      6023      6139      6438      6440      6878      6689      7018      7200      7406      7470      7663      7686      5844      5835 
dram[19]:      5812      5823      6117      6077      6366      6480      6751      6605      6896      7147      7456      7478      7685      7643      5876      5835 
dram[20]:      5812      5827      6088      6089      6426      6418      6786      6646      6908      7156      7374      7496      7687      7646      5835      5870 
dram[21]:      5823      5812      6023      6139      6392      6416      6749      6659      6948      7075      7410      7518      7657      7640      5844      5835 
dram[22]:      5812      5823      6121      6109      6376      6410      6698      6607      6938      7084      7422      7369      7647      7670      5876      5835 
dram[23]:      5812      5827      6103      6061      6386      6420      6745      6729      6991      7103      7428      7410      7609      7695      5835      5887 
dram[24]:      5823      5812      6031      6116      6410      6453      6762      6687      6996      7019      7398      7400      7697      7569      5839      5883 
dram[25]:      5812      5823      6121      6077      6382      6470      6777      6634      6963      7051      7428      7450      7667      7588      5876      5835 
dram[26]:      5812      5827      6135      6031      6385      6450      6749      6659      6938      7163      7430      7462      7698      7613      5835      5887 
dram[27]:      5823      5812      6081      6083      6416      6417      6824      6687      6956      7227      7414      7377      7675      7677      5839      5883 
dram[28]:      5812      5823      6132      6059      6405      6426      6681      6682      6978      7180      7518      7477      7706      7686      5876      5835 
dram[29]:      5812      5827      6081      6065      6422      6380      6754      6703      6954      7181      7408      7524      7751      7625      5835      5887 
dram[30]:      5823      5812      6039      6125      6414      6396      6775      6657      6954      7151      7416      7542      7741      7566      5839      5883 
dram[31]:      5812      5823      6152      6075      6372      6454      6694      6637      7006      7177      7485      7484      7749      7601      5876      5835 
average row accesses per activate:
dram[0]: 51.840000 48.296295 47.035713 42.451614 33.945946 49.919998 45.333332 38.906250 30.400000 46.807693 29.560976 36.848484 29.658537 43.428570 35.676472 53.217392 
dram[1]: 54.166668 48.296295 52.680000 47.142857 35.885715 47.538460 37.090908 37.272728 35.970589 48.639999 30.500000 38.000000 32.000000 40.533333 45.037037 45.333332 
dram[2]: 56.521740 35.135136 42.322582 39.636364 36.941177 41.599998 42.620689 41.200001 31.564102 36.969696 34.657143 39.354839 46.769230 41.931034 46.769230 42.206898 
dram[3]: 48.444443 39.515152 42.451614 36.583332 33.756756 39.000000 37.090908 37.242424 34.971428 35.794117 35.558823 38.000000 39.225807 41.931034 38.000000 48.959999 
dram[4]: 50.153847 43.466667 40.090908 46.714287 35.657143 41.599998 44.285713 42.206898 28.952381 41.862068 26.260870 48.639999 39.225807 48.639999 39.225807 45.333332 
dram[5]: 45.103447 40.500000 40.718750 40.625000 34.333332 41.599998 36.454544 42.103447 41.931034 40.533333 31.076923 33.777779 39.225807 48.639999 35.764706 45.333332 
dram[6]: 43.733334 48.185184 45.241379 41.062500 35.542858 44.571430 39.483871 44.285713 33.666668 35.941177 32.000000 38.000000 37.906250 46.769230 43.428570 42.206898 
dram[7]: 42.322582 52.320000 37.828571 45.379311 40.000000 44.464287 42.482758 45.333332 38.967743 42.448277 36.606060 46.769230 43.428570 48.639999 40.799999 48.959999 
dram[8]: 42.322582 38.147060 41.062500 46.857143 44.285713 41.599998 35.485714 43.103447 34.742859 32.864864 38.000000 50.666668 36.848484 50.666668 38.250000 45.333332 
dram[9]: 42.799999 43.200001 39.636364 38.470589 35.428570 39.000000 36.470589 44.285713 32.972973 38.125000 31.179487 33.777779 36.848484 45.037037 44.888889 53.043480 
dram[10]: 38.117645 44.965519 41.000000 43.733334 33.513512 42.931034 43.172413 35.228573 33.361111 41.793102 36.848484 31.842106 40.533333 38.000000 41.655174 45.333332 
dram[11]: 48.444443 39.333332 33.000000 38.352940 32.025642 44.571430 35.542858 42.344826 29.414635 36.757576 28.952381 33.777779 46.769230 40.533333 40.799999 48.959999 
dram[12]: 45.241379 39.515152 42.483871 41.125000 33.540539 46.185184 35.542858 42.655174 26.844444 40.433334 31.179487 33.666668 28.279070 45.037037 45.333332 55.636364 
dram[13]: 45.241379 44.689655 38.705883 41.093750 37.606060 46.111111 40.161289 45.925926 29.560976 39.387096 32.783783 36.606060 35.764706 48.639999 48.959999 45.333332 
dram[14]: 41.903225 49.384617 37.028572 43.466667 29.023256 40.258064 34.777779 39.225807 30.400000 39.741936 35.764706 40.533333 33.777779 43.428570 45.333332 45.185184 
dram[15]: 34.526318 44.689655 42.483871 39.909092 37.757576 45.925926 30.268293 46.807693 28.666666 37.393940 28.952381 26.434782 30.400000 48.639999 42.206898 35.823528 
dram[16]: 29.066668 44.689655 42.451614 40.121212 30.341463 44.571430 37.454544 41.862068 32.864864 38.250000 29.463415 36.636364 35.764706 52.869564 51.000000 53.217392 
dram[17]: 34.500000 44.137932 40.906250 55.000000 35.657143 44.571430 38.625000 48.480000 28.372093 36.848484 26.933332 44.740742 32.864864 48.639999 39.483871 37.090908 
dram[18]: 33.538460 41.935482 40.090908 48.666668 41.299999 44.500000 31.692308 38.741936 28.952381 36.235294 36.727272 38.967743 32.864864 52.869564 45.333332 37.090908 
dram[19]: 32.500000 48.148148 45.517242 42.709679 36.705883 49.919998 40.000000 38.967743 27.659090 38.250000 44.740742 33.888889 39.225807 45.037037 45.333332 34.971428 
dram[20]: 39.636364 42.064518 39.757576 45.517242 30.439024 43.034481 30.439024 41.931034 29.682926 37.812500 31.179487 36.727272 31.179487 46.769230 45.333332 39.483871 
dram[21]: 38.090908 44.285713 33.578949 42.166668 29.166666 47.000000 33.297298 46.153847 28.279070 44.740742 24.320000 46.615383 28.279070 50.666668 48.040001 32.216217 
dram[22]: 41.000000 45.241379 32.799999 48.444443 35.657143 41.599998 44.392857 38.125000 28.465117 44.740742 28.279070 41.931034 31.179487 48.520000 48.959999 40.799999 
dram[23]: 35.459461 42.064518 35.378380 48.444443 33.729729 46.222221 42.724136 43.321430 24.857143 41.965519 34.742859 52.869564 31.179487 48.639999 42.206898 45.333332 
dram[24]: 38.176472 37.485714 35.459461 44.266666 37.575756 44.571430 32.102566 42.310345 32.675674 41.896553 32.864864 36.848484 32.000000 50.666668 48.959999 40.799999 
dram[25]: 39.393940 41.548386 38.909092 48.407406 35.542858 43.034481 31.794872 39.612904 30.500000 41.655174 28.952381 48.639999 36.848484 50.666668 52.913044 52.869564 
dram[26]: 39.030304 36.685715 42.129032 48.148148 42.758621 40.161289 30.560976 45.185184 28.952381 43.142857 32.864864 39.225807 28.279070 40.533333 42.206898 40.400002 
dram[27]: 37.142857 39.393940 41.125000 40.875000 31.200001 48.000000 40.129032 49.000000 33.777779 44.777779 40.533333 44.888889 32.000000 39.225807 48.959999 51.000000 
dram[28]: 39.515152 41.806450 42.322582 43.599998 38.875000 43.034481 38.625000 47.692307 31.179487 33.694443 40.533333 43.142857 39.225807 40.533333 45.333332 51.000000 
dram[29]: 44.965519 42.064518 37.714287 42.419353 35.142857 36.500000 40.000000 39.548386 32.972973 40.633335 32.783783 40.299999 40.533333 43.428570 45.333332 48.799999 
dram[30]: 44.551723 41.935482 45.241379 48.296295 32.000000 48.000000 37.454544 39.612904 31.384615 44.592594 34.742859 37.875000 36.848484 36.848484 45.333332 41.931034 
dram[31]: 48.000000 42.322582 39.878788 50.461540 32.000000 38.060608 32.000000 39.354839 30.400000 38.709679 30.400000 39.193550 38.000000 36.848484 48.840000 43.714287 
average row locality = 637156/16257 = 39.192719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1296      1304      1320      1316      1256      1248      1224      1248      1216      1225      1212      1216      1216      1216      1213      1224 
dram[1]:      1300      1304      1317      1320      1256      1248      1224      1232      1224      1216      1220      1216      1216      1216      1216      1224 
dram[2]:      1300      1300      1312      1308      1256      1248      1236      1236      1232      1222      1224      1220      1216      1216      1216      1224 
dram[3]:      1308      1304      1316      1317      1249      1248      1225      1233      1226      1223      1212      1216      1216      1216      1216      1224 
dram[4]:      1304      1304      1323      1308      1248      1248      1240      1225      1221      1221      1208      1216      1216      1216      1216      1224 
dram[5]:      1308      1296      1324      1300      1236      1248      1204      1221      1216      1216      1212      1216      1216      1216      1216      1224 
dram[6]:      1312      1304      1312      1316      1244      1248      1224      1240      1212      1228      1216      1216      1213      1216      1216      1224 
dram[7]:      1312      1308      1324      1324      1240      1248      1232      1224      1216      1232      1208      1216      1216      1216      1224      1224 
dram[8]:      1312      1297      1320      1312      1240      1248      1252      1252      1217      1216      1216      1216      1216      1216      1224      1224 
dram[9]:      1284      1296      1308      1308      1240      1248      1240      1240      1220      1220      1216      1216      1216      1216      1212      1220 
dram[10]:      1296      1304      1312      1312      1240      1245      1252      1234      1204      1212      1216      1210      1216      1216      1208      1224 
dram[11]:      1308      1300      1320      1304      1249      1248      1244      1229      1209      1223      1216      1216      1216      1216      1224      1224 
dram[12]:      1312      1304      1320      1317      1248      1252      1244      1240      1208      1220      1216      1212      1216      1216      1224      1224 
dram[13]:      1312      1296      1316      1332      1244      1252      1248      1240      1232      1224      1213      1208      1216      1216      1224      1224 
dram[14]:      1300      1284      1296      1304      1248      1248      1252      1216      1216      1232      1216      1216      1216      1216      1224      1220 
dram[15]:      1312      1296      1320      1324      1248      1248      1256      1224      1204      1236      1216      1216      1216      1216      1224      1218 
dram[16]:      1308      1296      1316      1324      1244      1248      1236      1214      1216      1224      1208      1212      1216      1216      1224      1224 
dram[17]:      1312      1280      1309      1320      1248      1248      1236      1212      1220      1216      1212      1208      1216      1216      1224      1224 
dram[18]:      1308      1300      1328      1314      1245      1248      1236      1206      1216      1232      1212      1208      1216      1216      1224      1224 
dram[19]:      1300      1300      1320      1324      1248      1248      1240      1208      1220      1228      1208      1220      1216      1216      1224      1224 
dram[20]:      1308      1304      1312      1320      1248      1248      1252      1216      1220      1210      1216      1212      1216      1216      1224      1224 
dram[21]:      1268      1240      1276      1271      1244      1244      1232      1200      1216      1208      1216      1212      1216      1216      1206      1192 
dram[22]:      1312      1312      1312      1324      1248      1248      1245      1224      1228      1208      1216      1216      1216      1213      1224      1224 
dram[23]:      1312      1304      1312      1308      1248      1248      1248      1224      1224      1224      1216      1216      1216      1216      1224      1224 
dram[24]:      1298      1312      1312      1328      1240      1248      1252      1228      1212      1216      1216      1216      1216      1216      1224      1224 
dram[25]:      1300      1288      1284      1308      1247      1248      1244      1228      1220      1208      1216      1216      1216      1216      1220      1216 
dram[26]:      1288      1284      1306      1300      1240      1245      1256      1220      1226      1208      1216      1216      1216      1216      1224      1212 
dram[27]:      1300      1300      1317      1308      1248      1248      1244      1225      1216      1209      1216      1212      1216      1216      1224      1224 
dram[28]:      1304      1296      1312      1308      1244      1248      1236      1240      1216      1213      1216      1208      1216      1216      1224      1224 
dram[29]:      1304      1304      1320      1320      1248      1252      1244      1236      1232      1220      1213      1212      1216      1216      1224      1220 
dram[30]:      1292      1300      1312      1304      1248      1248      1236      1228      1224      1204      1216      1212      1216      1216      1224      1216 
dram[31]:      1296      1312      1316      1312      1248      1256      1248      1220      1216      1200      1216      1216      1216      1216      1221      1224 
total dram reads = 637700
bank skew: 1332/1192 = 1.12
chip skew: 19997/19657 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        694       703       724       776       855       997       887       934       861       915       766       772       752       787       722       730
dram[1]:        690       687       719       740       847       961       899       904       866       848       754       753       756       753       715       711
dram[2]:        655       682       691       735       808       946       849       886       804       861       692       755       715       732       669       685
dram[3]:        693       699       727       759       855       978       897       897       864       875       754       758       749       744       721       718
dram[4]:        685       663       717       732       847       945       876       878       844       849       752       742       746       728       709       687
dram[5]:        645       678       663       718       804       921       841       880       824       851       705       745       702       736       663       699
dram[6]:        678       709       711       758       834       940       875       930       849       883       732       779       727       765       702       722
dram[7]:        710       683       738       738       866       960       921       873       874       870       774       750       775       763       712       701
dram[8]:        709       704       749       754       870       950       904       884       877       870       771       772       751       764       719       712
dram[9]:        693       690       722       741       828       938       887       887       861       867       751       759       734       759       701       709
dram[10]:        689       692       709       730       829       963       887       885       857       878       738       763       738       782       693       709
dram[11]:        700       701       739       749       865       961       919       882       881       849       762       772       750       767       709       718
dram[12]:        718       687       750       736      1188       915       938       869       909       868       784       732       776       736       736       704
dram[13]:        706       717       742       748      1112       940       919       886       866       858       770       743       742       759       710       717
dram[14]:        686       684       734       730      1017       942       898       875       858       842       761       743       745       750       703       685
dram[15]:        729       723       772       749      1083       947       954       915       919       896       811       762       787       794       745       722
dram[16]:        673       695       705       735       994       950       882       867       852       868       735       740       721       766       681       713
dram[17]:        678       682       718       731       990       906       886       872       850       847       731       732       741       745       694       695
dram[18]:        678       696       704       712       963       910       904       865       865       865       756       723       746       755       702       702
dram[19]:        661       682       693       717       982       925       856       867       825       853       725       732       726       748       683       694
dram[20]:        690       705       732       760       982       948       890       885       873       887       754       767       748       778       704       716
dram[21]:        765       783       830       856      1057       983       986      1010       948       940       843       820       837       817       784       777
dram[22]:        683       710       727       747       936       930       883       887       847       886       752       759       745       755       697       721
dram[23]:        697       714       736       759       952       930       917       894       890       883       760       780       758       780       728       731
dram[24]:        664       705       701       764       916       942       860       908       852       873       724       772       718       769       675       724
dram[25]:        667       706       707       748       916       907       870       886       834       890       729       757       729       753       670       719
dram[26]:        699       738       739       771       961       908       902       922       868       911       759       776       773       782       714       733
dram[27]:        663       686       697       751       934       865       861       860       847       853       718       741       719       749       679       698
dram[28]:        695       724       745       767       965       901       912       907       879       888       760       784       758       785       720       736
dram[29]:        712       722       758       754       984       894       937       905       885       899       767       784       771       790       727       739
dram[30]:        680       711       727       779       949       877       904       899       850       884       738       770       726       779       701       728
dram[31]:        662       673       714       735       904       850       877       843       819       848       719       733       711       724       680       690
maximum mf latency per bank:
dram[0]:       1053      1085      1196      1381      1423      1482      1539      1557      1503      1503      1384      1439      1115      1141      1118      1075
dram[1]:       1019      1102      1266      1117      1372      1524      1624      1562      1478      1534      1245      1388      1140      1175      1041      1116
dram[2]:        963      1101      1263      1251      1414      1414      1511      1594      1555      1717      1188      1411      1047      1074      1036      1038
dram[3]:       1042      1077      1223      1204      1495      1434      1513      1648      1680      1810      1203      1513      1054      1055      1004      1041
dram[4]:       1023      1215      1268      1387      1549      1442      1493      1607      1574      1698      1275      1430      1115      1169      1022      1023
dram[5]:        968      1172      1410      1358      1543      1454      1485      1638      1449      1526      1300      1359      1131      1125       983      1117
dram[6]:        947      1146      1357      1210      1500      1553      1487      1681      1723      1591      1297      1354      1099      1146      1124      1213
dram[7]:        975      1302      1423      1233      1532      1529      1494      1597      1650      1589      1432      1349      1151      1150      1087      1009
dram[8]:        995      1361      1233      1319      1568      1435      1497      1593      1593      1516      1443      1388      1130      1235      1129      1067
dram[9]:       1021      1003      1205      1226      1394      1381      1521      1572      1718      1517      1338      1377      1105      1188      1088      1088
dram[10]:        966      1092      1208      1236      1451      1430      1569      1638      1635      1608      1366      1515      1103      1159      1269      1214
dram[11]:       1011      1218      1213      1213      1370      1418      1507      1621      1512      1615      1380      1432      1117      1200      1172      1209
dram[12]:       1057      1189      1131      1227      1388      1350      1562      1639      1723      1562      1374      1496      1204      1274      1097      1381
dram[13]:        988      1168      1266      1258      1378      1406      1611      1637      1465      1602      1350      1218      1127      1273      1083      1135
dram[14]:       1134      1016      1168      1174      1435      1482      1595      1627      1684      1516      1236      1310      1121      1211      1191      1261
dram[15]:       1082      1088      1122      1265      1488      1481      1551      1543      1632      1513      1269      1212      1140      1267      1249      1271
dram[16]:        956      1067      1148      1250      1472      1397      1593      1533      1725      1849      1384      1260      1104      1163      1055      1245
dram[17]:       1040       974      1236      1275      1545      1462      1579      1480      1667      1755      1351      1353      1158      1118      1100      1041
dram[18]:        999       963      1215      1164      1483      1527      1520      1662      1532      1563      1298      1431      1197      1167      1086      1377
dram[19]:        983      1143      1342      1200      1512      1615      1553      1679      1633      1486      1339      1265      1137      1161      1021      1190
dram[20]:        967      1052      1261      1193      1502      1604      1543      1652      1424      1525      1249      1366      1093      1143       992      1396
dram[21]:       1285      1336      1359      1522      1548      1574      1543      1922      1718      1482      1360      1412      1191      1273      1165      1335
dram[22]:       1017      1154      1314      1293      1423      1436      1513      1559      1530      1530      1389      1327      1141      1223       977      1160
dram[23]:       1076      1019      1361      1147      1491      1429      1566      1577      1535      1520      1380      1378      1174      1178      1099      1459
dram[24]:       1017       942      1117      1283      1508      1387      1541      1549      1573      1834      1304      1400      1110      1246      1018      1147
dram[25]:        999      1188      1151      1194      1459      1490      1600      1535      1540      1787      1319      1362      1093      1131       956      1368
dram[26]:       1010      1424      1172      1185      1488      1465      1536      1587      1612      1610      1414      1382      1145      1193      1046      1329
dram[27]:       1107       996      1150      1195      1465      1434      1495      1542      1673      1509      1296      1296      1193      1210      1033      1186
dram[28]:        999      1061      1178      1188      1418      1431      1469      1609      1703      1855      1311      1443      1130      1191      1243      1362
dram[29]:       1032      1032      1267      1191      1482      1366      1528      1649      1619      1552      1314      1415      1179      1259      1125      1329
dram[30]:       1094      1016      1220      1205      1449      1434      1513      1716      1647      1418      1326      1383      1074      1234      1074      1299
dram[31]:       1108       966      1154      1237      1481      1483      1572      1501      1538      1420      1290      1258      1058      1118      1043      1333
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 135): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4468 n_act=497 n_pre=482 n_ref_event=0 n_req=19950 n_rd=19934 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8164
n_activity=20053 dram_eff=0.9941
bk0: 1296a 20346i bk1: 1304a 19517i bk2: 1317a 20258i bk3: 1316a 19310i bk4: 1256a 19458i bk5: 1248a 19321i bk6: 1224a 20205i bk7: 1244a 19401i bk8: 1216a 20214i bk9: 1216a 19622i bk10: 1212a 20087i bk11: 1216a 19488i bk12: 1216a 19404i bk13: 1216a 19170i bk14: 1213a 20177i bk15: 1224a 19914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975020
Row_Buffer_Locality_read = 0.975020
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.723184
Bank_Level_Parallism_Col = 4.325171
Bank_Level_Parallism_Ready = 2.983345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.225675 

BW Util details:
bwutil = 0.816398 
total_CMD = 24417 
util_bw = 19934 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4468 
Read = 19934 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 497 
n_pre = 482 
n_ref = 0 
n_req = 19950 
total_req = 19934 

Dual Bus Interface Util: 
issued_total_row = 979 
issued_total_col = 19934 
Row_Bus_Util =  0.040095 
CoL_Bus_Util = 0.816398 
Either_Row_CoL_Bus_Util = 0.817013 
Issued_on_Two_Bus_Simul_Util = 0.039481 
issued_two_Eff = 0.048323 
queue_avg = 48.928246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9282
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 97): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4466 n_act=484 n_pre=468 n_ref_event=0 n_req=19949 n_rd=19933 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8164
n_activity=20053 dram_eff=0.994
bk0: 1300a 20714i bk1: 1304a 19886i bk2: 1317a 20886i bk3: 1320a 19926i bk4: 1256a 20175i bk5: 1235a 19920i bk6: 1224a 20246i bk7: 1230a 19518i bk8: 1223a 20537i bk9: 1216a 20159i bk10: 1220a 20151i bk11: 1216a 19618i bk12: 1216a 19832i bk13: 1216a 19590i bk14: 1216a 20451i bk15: 1224a 20032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975720
Row_Buffer_Locality_read = 0.975720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.436443
Bank_Level_Parallism_Col = 4.059214
Bank_Level_Parallism_Ready = 2.788943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.146762 

BW Util details:
bwutil = 0.816357 
total_CMD = 24417 
util_bw = 19933 
Wasted_Col = 116 
Wasted_Row = 4 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4466 
Read = 19933 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 484 
n_pre = 468 
n_ref = 0 
n_req = 19949 
total_req = 19933 

Dual Bus Interface Util: 
issued_total_row = 952 
issued_total_col = 19933 
Row_Bus_Util =  0.038989 
CoL_Bus_Util = 0.816357 
Either_Row_CoL_Bus_Util = 0.817095 
Issued_on_Two_Bus_Simul_Util = 0.038252 
issued_two_Eff = 0.046815 
queue_avg = 48.615021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.615
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 98): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4448 n_act=495 n_pre=479 n_ref_event=0 n_req=19966 n_rd=19950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8171
n_activity=20053 dram_eff=0.9949
bk0: 1300a 20583i bk1: 1300a 19495i bk2: 1312a 20344i bk3: 1308a 19453i bk4: 1256a 20133i bk5: 1248a 19611i bk6: 1236a 20558i bk7: 1236a 19856i bk8: 1230a 20158i bk9: 1220a 19707i bk10: 1212a 20276i bk11: 1220a 19660i bk12: 1216a 20119i bk13: 1216a 19440i bk14: 1216a 20473i bk15: 1224a 19857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975190
Row_Buffer_Locality_read = 0.975190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.532938
Bank_Level_Parallism_Col = 4.142138
Bank_Level_Parallism_Ready = 2.844962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.180141 

BW Util details:
bwutil = 0.817054 
total_CMD = 24417 
util_bw = 19950 
Wasted_Col = 102 
Wasted_Row = 1 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4448 
Read = 19950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 19966 
total_req = 19950 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 19950 
Row_Bus_Util =  0.039890 
CoL_Bus_Util = 0.817054 
Either_Row_CoL_Bus_Util = 0.817832 
Issued_on_Two_Bus_Simul_Util = 0.039112 
issued_two_Eff = 0.047824 
queue_avg = 48.464226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4642
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 147): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4473 n_act=514 n_pre=498 n_ref_event=0 n_req=19949 n_rd=19930 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8162
n_activity=20053 dram_eff=0.9939
bk0: 1308a 20487i bk1: 1304a 19440i bk2: 1316a 19914i bk3: 1317a 19201i bk4: 1249a 19906i bk5: 1248a 19465i bk6: 1224a 20304i bk7: 1229a 19385i bk8: 1223a 20098i bk9: 1216a 19294i bk10: 1208a 20194i bk11: 1216a 19414i bk12: 1216a 19974i bk13: 1216a 19336i bk14: 1216a 20204i bk15: 1224a 20003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974214
Row_Buffer_Locality_read = 0.974214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.686730
Bank_Level_Parallism_Col = 4.275434
Bank_Level_Parallism_Ready = 2.936728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.235687 

BW Util details:
bwutil = 0.816235 
total_CMD = 24417 
util_bw = 19930 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4473 
Read = 19930 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 19949 
total_req = 19930 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 19930 
Row_Bus_Util =  0.041447 
CoL_Bus_Util = 0.816235 
Either_Row_CoL_Bus_Util = 0.816808 
Issued_on_Two_Bus_Simul_Util = 0.040873 
issued_two_Eff = 0.050040 
queue_avg = 49.567802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.5678
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 132): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4477 n_act=495 n_pre=479 n_ref_event=0 n_req=19938 n_rd=19924 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.816
n_activity=20053 dram_eff=0.9936
bk0: 1304a 20509i bk1: 1304a 19519i bk2: 1323a 20125i bk3: 1308a 19524i bk4: 1248a 20231i bk5: 1248a 19483i bk6: 1240a 20433i bk7: 1224a 19967i bk8: 1216a 20443i bk9: 1213a 19918i bk10: 1208a 19634i bk11: 1216a 19624i bk12: 1216a 20061i bk13: 1216a 19319i bk14: 1216a 20180i bk15: 1224a 19513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975157
Row_Buffer_Locality_read = 0.975157
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.594394
Bank_Level_Parallism_Col = 4.206668
Bank_Level_Parallism_Ready = 2.897460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.193592 

BW Util details:
bwutil = 0.815989 
total_CMD = 24417 
util_bw = 19924 
Wasted_Col = 115 
Wasted_Row = 10 
Idle = 4368 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4477 
Read = 19924 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 19938 
total_req = 19924 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 19924 
Row_Bus_Util =  0.039890 
CoL_Bus_Util = 0.815989 
Either_Row_CoL_Bus_Util = 0.816644 
Issued_on_Two_Bus_Simul_Util = 0.039235 
issued_two_Eff = 0.048044 
queue_avg = 47.560757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5608
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 52): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4533 n_act=504 n_pre=488 n_ref_event=0 n_req=19869 n_rd=19845 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8128
n_activity=20053 dram_eff=0.9896
bk0: 1308a 20257i bk1: 1296a 19700i bk2: 1302a 20313i bk3: 1300a 19641i bk4: 1236a 19982i bk5: 1248a 19765i bk6: 1202a 20456i bk7: 1221a 19643i bk8: 1216a 20634i bk9: 1216a 19757i bk10: 1212a 19893i bk11: 1216a 19301i bk12: 1216a 19995i bk13: 1216a 19404i bk14: 1216a 19955i bk15: 1224a 19849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974606
Row_Buffer_Locality_read = 0.974606
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.586446
Bank_Level_Parallism_Col = 4.195009
Bank_Level_Parallism_Ready = 2.885009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.169753 

BW Util details:
bwutil = 0.812753 
total_CMD = 24417 
util_bw = 19845 
Wasted_Col = 193 
Wasted_Row = 15 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4533 
Read = 19845 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 19869 
total_req = 19845 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 19845 
Row_Bus_Util =  0.040627 
CoL_Bus_Util = 0.812753 
Either_Row_CoL_Bus_Util = 0.814351 
Issued_on_Two_Bus_Simul_Util = 0.039030 
issued_two_Eff = 0.047928 
queue_avg = 46.138058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.1381
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 121): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4472 n_act=495 n_pre=479 n_ref_event=0 n_req=19941 n_rd=19928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8162
n_activity=20053 dram_eff=0.9938
bk0: 1312a 20021i bk1: 1300a 19605i bk2: 1312a 20152i bk3: 1314a 19443i bk4: 1244a 19866i bk5: 1248a 19425i bk6: 1224a 20130i bk7: 1240a 19776i bk8: 1212a 20475i bk9: 1221a 19553i bk10: 1216a 20314i bk11: 1216a 19648i bk12: 1213a 20033i bk13: 1216a 19686i bk14: 1216a 20188i bk15: 1224a 19964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975163
Row_Buffer_Locality_read = 0.975163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.603850
Bank_Level_Parallism_Col = 4.222710
Bank_Level_Parallism_Ready = 2.914944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.199311 

BW Util details:
bwutil = 0.816153 
total_CMD = 24417 
util_bw = 19928 
Wasted_Col = 118 
Wasted_Row = 7 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4472 
Read = 19928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 19941 
total_req = 19928 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 19928 
Row_Bus_Util =  0.039890 
CoL_Bus_Util = 0.816153 
Either_Row_CoL_Bus_Util = 0.816849 
Issued_on_Two_Bus_Simul_Util = 0.039194 
issued_two_Eff = 0.047982 
queue_avg = 48.656796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6568
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 118): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4459 n_act=462 n_pre=446 n_ref_event=0 n_req=19964 n_rd=19941 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8167
n_activity=20053 dram_eff=0.9944
bk0: 1312a 20229i bk1: 1308a 19591i bk2: 1324a 20156i bk3: 1316a 19443i bk4: 1240a 20134i bk5: 1244a 19622i bk6: 1232a 20384i bk7: 1224a 19645i bk8: 1207a 20534i bk9: 1230a 19833i bk10: 1208a 20455i bk11: 1216a 19578i bk12: 1216a 19932i bk13: 1216a 19434i bk14: 1224a 20272i bk15: 1224a 19702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976835
Row_Buffer_Locality_read = 0.976835
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.571336
Bank_Level_Parallism_Col = 4.212508
Bank_Level_Parallism_Ready = 2.908630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.194953 

BW Util details:
bwutil = 0.816685 
total_CMD = 24417 
util_bw = 19941 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4459 
Read = 19941 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 462 
n_pre = 446 
n_ref = 0 
n_req = 19964 
total_req = 19941 

Dual Bus Interface Util: 
issued_total_row = 908 
issued_total_col = 19941 
Row_Bus_Util =  0.037187 
CoL_Bus_Util = 0.816685 
Either_Row_CoL_Bus_Util = 0.817381 
Issued_on_Two_Bus_Simul_Util = 0.036491 
issued_two_Eff = 0.044644 
queue_avg = 48.726173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.7262
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 128): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4443 n_act=491 n_pre=475 n_ref_event=0 n_req=19978 n_rd=19957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8173
n_activity=20053 dram_eff=0.9952
bk0: 1312a 20130i bk1: 1297a 19113i bk2: 1313a 19813i bk3: 1312a 19513i bk4: 1240a 20336i bk5: 1248a 19432i bk6: 1241a 20189i bk7: 1250a 19567i bk8: 1216a 20418i bk9: 1216a 19496i bk10: 1216a 20114i bk11: 1216a 19639i bk12: 1216a 20125i bk13: 1216a 19680i bk14: 1224a 20180i bk15: 1224a 19784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975400
Row_Buffer_Locality_read = 0.975400
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.642697
Bank_Level_Parallism_Col = 4.259440
Bank_Level_Parallism_Ready = 2.929398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.223325 

BW Util details:
bwutil = 0.817340 
total_CMD = 24417 
util_bw = 19957 
Wasted_Col = 92 
Wasted_Row = 4 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4443 
Read = 19957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 491 
n_pre = 475 
n_ref = 0 
n_req = 19978 
total_req = 19957 

Dual Bus Interface Util: 
issued_total_row = 966 
issued_total_col = 19957 
Row_Bus_Util =  0.039563 
CoL_Bus_Util = 0.817340 
Either_Row_CoL_Bus_Util = 0.818037 
Issued_on_Two_Bus_Simul_Util = 0.038866 
issued_two_Eff = 0.047512 
queue_avg = 47.863949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8639
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 123): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4497 n_act=510 n_pre=494 n_ref_event=0 n_req=19900 n_rd=19900 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.815
n_activity=20053 dram_eff=0.9924
bk0: 1284a 20327i bk1: 1296a 19553i bk2: 1308a 20089i bk3: 1308a 19410i bk4: 1240a 20063i bk5: 1248a 19546i bk6: 1240a 20197i bk7: 1240a 19882i bk8: 1220a 20161i bk9: 1220a 19449i bk10: 1216a 19646i bk11: 1216a 18908i bk12: 1216a 19750i bk13: 1216a 19265i bk14: 1212a 20232i bk15: 1220a 19760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974372
Row_Buffer_Locality_read = 0.974372
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.704703
Bank_Level_Parallism_Col = 4.308276
Bank_Level_Parallism_Ready = 2.977337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.234648 

BW Util details:
bwutil = 0.815006 
total_CMD = 24417 
util_bw = 19900 
Wasted_Col = 148 
Wasted_Row = 3 
Idle = 4366 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4497 
Read = 19900 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 19900 
total_req = 19900 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 19900 
Row_Bus_Util =  0.041119 
CoL_Bus_Util = 0.815006 
Either_Row_CoL_Bus_Util = 0.815825 
Issued_on_Two_Bus_Simul_Util = 0.040300 
issued_two_Eff = 0.049398 
queue_avg = 47.630257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6303
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 108): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4503 n_act=508 n_pre=493 n_ref_event=0 n_req=19901 n_rd=19896 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8148
n_activity=20053 dram_eff=0.9922
bk0: 1296a 20292i bk1: 1304a 19861i bk2: 1312a 20150i bk3: 1312a 19583i bk4: 1240a 20290i bk5: 1245a 19992i bk6: 1252a 20623i bk7: 1233a 19597i bk8: 1200a 20614i bk9: 1212a 20090i bk10: 1216a 20196i bk11: 1210a 19171i bk12: 1216a 20029i bk13: 1216a 19505i bk14: 1208a 20159i bk15: 1224a 19776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974418
Row_Buffer_Locality_read = 0.974418
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.521600
Bank_Level_Parallism_Col = 4.118114
Bank_Level_Parallism_Ready = 2.831976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.163623 

BW Util details:
bwutil = 0.814842 
total_CMD = 24417 
util_bw = 19896 
Wasted_Col = 145 
Wasted_Row = 5 
Idle = 4371 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4503 
Read = 19896 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 508 
n_pre = 493 
n_ref = 0 
n_req = 19901 
total_req = 19896 

Dual Bus Interface Util: 
issued_total_row = 1001 
issued_total_col = 19896 
Row_Bus_Util =  0.040996 
CoL_Bus_Util = 0.814842 
Either_Row_CoL_Bus_Util = 0.815579 
Issued_on_Two_Bus_Simul_Util = 0.040259 
issued_two_Eff = 0.049362 
queue_avg = 49.291313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.2913
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 145): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4466 n_act=527 n_pre=512 n_ref_event=0 n_req=19946 n_rd=19927 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8161
n_activity=20053 dram_eff=0.9937
bk0: 1308a 20332i bk1: 1298a 19630i bk2: 1320a 20061i bk3: 1304a 19149i bk4: 1248a 19888i bk5: 1248a 19655i bk6: 1244a 20200i bk7: 1228a 19690i bk8: 1205a 20178i bk9: 1212a 19634i bk10: 1216a 19861i bk11: 1216a 19337i bk12: 1216a 20454i bk13: 1216a 19357i bk14: 1224a 20213i bk15: 1224a 19753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973507
Row_Buffer_Locality_read = 0.973507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.648033
Bank_Level_Parallism_Col = 4.222632
Bank_Level_Parallism_Ready = 2.898831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.217994 

BW Util details:
bwutil = 0.816112 
total_CMD = 24417 
util_bw = 19927 
Wasted_Col = 125 
Wasted_Row = 1 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4466 
Read = 19927 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 527 
n_pre = 512 
n_ref = 0 
n_req = 19946 
total_req = 19927 

Dual Bus Interface Util: 
issued_total_row = 1039 
issued_total_col = 19927 
Row_Bus_Util =  0.042552 
CoL_Bus_Util = 0.816112 
Either_Row_CoL_Bus_Util = 0.817095 
Issued_on_Two_Bus_Simul_Util = 0.041569 
issued_two_Eff = 0.050875 
queue_avg = 48.673016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.673
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 125): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4454 n_act=522 n_pre=506 n_ref_event=0 n_req=19973 n_rd=19943 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8168
n_activity=20053 dram_eff=0.9945
bk0: 1312a 20451i bk1: 1304a 19637i bk2: 1316a 20153i bk3: 1316a 19121i bk4: 1240a 20005i bk5: 1246a 19509i bk6: 1244a 20275i bk7: 1237a 19469i bk8: 1208a 20152i bk9: 1212a 19903i bk10: 1216a 20176i bk11: 1212a 19328i bk12: 1216a 19802i bk13: 1216a 19509i bk14: 1224a 20424i bk15: 1224a 19904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973831
Row_Buffer_Locality_read = 0.973831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.627587
Bank_Level_Parallism_Col = 4.219180
Bank_Level_Parallism_Ready = 2.885574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.181977 

BW Util details:
bwutil = 0.816767 
total_CMD = 24417 
util_bw = 19943 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4454 
Read = 19943 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 19973 
total_req = 19943 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 19943 
Row_Bus_Util =  0.042102 
CoL_Bus_Util = 0.816767 
Either_Row_CoL_Bus_Util = 0.817586 
Issued_on_Two_Bus_Simul_Util = 0.041283 
issued_two_Eff = 0.050493 
queue_avg = 48.288078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2881
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 84): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4457 n_act=495 n_pre=479 n_ref_event=0 n_req=19997 n_rd=19940 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8166
n_activity=20053 dram_eff=0.9944
bk0: 1312a 20166i bk1: 1296a 19648i bk2: 1316a 20274i bk3: 1315a 19527i bk4: 1240a 20325i bk5: 1244a 19628i bk6: 1244a 20322i bk7: 1240a 19982i bk8: 1212a 20149i bk9: 1220a 19470i bk10: 1213a 20263i bk11: 1208a 19498i bk12: 1216a 19786i bk13: 1216a 19529i bk14: 1224a 20532i bk15: 1224a 19920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975181
Row_Buffer_Locality_read = 0.975181
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.567546
Bank_Level_Parallism_Col = 4.180843
Bank_Level_Parallism_Ready = 2.881795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.205438 

BW Util details:
bwutil = 0.816644 
total_CMD = 24417 
util_bw = 19940 
Wasted_Col = 106 
Wasted_Row = 7 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4457 
Read = 19940 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 19997 
total_req = 19940 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 19940 
Row_Bus_Util =  0.039890 
CoL_Bus_Util = 0.816644 
Either_Row_CoL_Bus_Util = 0.817463 
Issued_on_Two_Bus_Simul_Util = 0.039071 
issued_two_Eff = 0.047796 
queue_avg = 49.649139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6491
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 96): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4492 n_act=516 n_pre=500 n_ref_event=0 n_req=19904 n_rd=19903 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8151
n_activity=20053 dram_eff=0.9925
bk0: 1299a 20321i bk1: 1284a 19712i bk2: 1296a 20025i bk3: 1304a 19352i bk4: 1248a 19618i bk5: 1248a 19427i bk6: 1252a 20317i bk7: 1216a 19814i bk8: 1216a 20267i bk9: 1232a 19583i bk10: 1216a 20013i bk11: 1216a 19102i bk12: 1216a 19462i bk13: 1216a 19296i bk14: 1224a 20417i bk15: 1220a 19586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974074
Row_Buffer_Locality_read = 0.974074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.705151
Bank_Level_Parallism_Col = 4.285079
Bank_Level_Parallism_Ready = 2.943677
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.224608 

BW Util details:
bwutil = 0.815129 
total_CMD = 24417 
util_bw = 19903 
Wasted_Col = 124 
Wasted_Row = 7 
Idle = 4383 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4492 
Read = 19903 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 19904 
total_req = 19903 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 19903 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.815129 
Either_Row_CoL_Bus_Util = 0.816030 
Issued_on_Two_Bus_Simul_Util = 0.040709 
issued_two_Eff = 0.049887 
queue_avg = 49.370522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3705
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 127): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4467 n_act=549 n_pre=533 n_ref_event=0 n_req=19974 n_rd=19926 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8161
n_activity=20053 dram_eff=0.9937
bk0: 1312a 19916i bk1: 1296a 19617i bk2: 1317a 20094i bk3: 1316a 19233i bk4: 1246a 20024i bk5: 1240a 19460i bk6: 1240a 19872i bk7: 1216a 19771i bk8: 1204a 20157i bk9: 1233a 19271i bk10: 1216a 20182i bk11: 1216a 18896i bk12: 1216a 19654i bk13: 1216a 19426i bk14: 1224a 20312i bk15: 1218a 19481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972454
Row_Buffer_Locality_read = 0.972454
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.749015
Bank_Level_Parallism_Col = 4.315047
Bank_Level_Parallism_Ready = 2.975459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.250461 

BW Util details:
bwutil = 0.816071 
total_CMD = 24417 
util_bw = 19926 
Wasted_Col = 126 
Wasted_Row = 1 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4467 
Read = 19926 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 19974 
total_req = 19926 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 19926 
Row_Bus_Util =  0.044313 
CoL_Bus_Util = 0.816071 
Either_Row_CoL_Bus_Util = 0.817054 
Issued_on_Two_Bus_Simul_Util = 0.043330 
issued_two_Eff = 0.053033 
queue_avg = 48.690296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6903
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 132): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4470 n_act=515 n_pre=500 n_ref_event=0 n_req=19926 n_rd=19922 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8159
n_activity=20053 dram_eff=0.9935
bk0: 1308a 19748i bk1: 1296a 19711i bk2: 1316a 20113i bk3: 1324a 19285i bk4: 1244a 19804i bk5: 1248a 19338i bk6: 1236a 20063i bk7: 1214a 19722i bk8: 1216a 20098i bk9: 1224a 19359i bk10: 1208a 19776i bk11: 1208a 19427i bk12: 1216a 19671i bk13: 1216a 19545i bk14: 1224a 20482i bk15: 1224a 20334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974100
Row_Buffer_Locality_read = 0.974100
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.693462
Bank_Level_Parallism_Col = 4.287375
Bank_Level_Parallism_Ready = 2.948650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.206886 

BW Util details:
bwutil = 0.815907 
total_CMD = 24417 
util_bw = 19922 
Wasted_Col = 121 
Wasted_Row = 10 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4470 
Read = 19922 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 515 
n_pre = 500 
n_ref = 0 
n_req = 19926 
total_req = 19922 

Dual Bus Interface Util: 
issued_total_row = 1015 
issued_total_col = 19922 
Row_Bus_Util =  0.041569 
CoL_Bus_Util = 0.815907 
Either_Row_CoL_Bus_Util = 0.816931 
Issued_on_Two_Bus_Simul_Util = 0.040546 
issued_two_Eff = 0.049632 
queue_avg = 49.670189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6702
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 129): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4495 n_act=517 n_pre=501 n_ref_event=0 n_req=19901 n_rd=19899 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.815
n_activity=20053 dram_eff=0.9923
bk0: 1311a 20074i bk1: 1280a 19534i bk2: 1308a 20193i bk3: 1320a 19564i bk4: 1248a 20031i bk5: 1248a 19524i bk6: 1236a 20247i bk7: 1212a 19942i bk8: 1220a 19994i bk9: 1216a 19913i bk10: 1212a 19806i bk11: 1208a 19559i bk12: 1216a 19759i bk13: 1216a 19788i bk14: 1224a 20417i bk15: 1224a 19795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974020
Row_Buffer_Locality_read = 0.974020
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.609795
Bank_Level_Parallism_Col = 4.199461
Bank_Level_Parallism_Ready = 2.890397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.177914 

BW Util details:
bwutil = 0.814965 
total_CMD = 24417 
util_bw = 19899 
Wasted_Col = 151 
Wasted_Row = 1 
Idle = 4366 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4495 
Read = 19899 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 19901 
total_req = 19899 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 19899 
Row_Bus_Util =  0.041692 
CoL_Bus_Util = 0.814965 
Either_Row_CoL_Bus_Util = 0.815907 
Issued_on_Two_Bus_Simul_Util = 0.040750 
issued_two_Eff = 0.049945 
queue_avg = 47.525780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5258
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 146): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4487 n_act=518 n_pre=502 n_ref_event=0 n_req=19933 n_rd=19913 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8155
n_activity=20053 dram_eff=0.993
bk0: 1308a 20080i bk1: 1300a 19510i bk2: 1323a 20182i bk3: 1313a 19536i bk4: 1239a 20096i bk5: 1246a 19473i bk6: 1236a 19987i bk7: 1200a 19698i bk8: 1216a 20038i bk9: 1232a 19681i bk10: 1212a 20152i bk11: 1208a 19334i bk12: 1216a 20039i bk13: 1216a 19947i bk14: 1224a 20704i bk15: 1224a 19943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973989
Row_Buffer_Locality_read = 0.973989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.597068
Bank_Level_Parallism_Col = 4.189557
Bank_Level_Parallism_Ready = 2.878622
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.177987 

BW Util details:
bwutil = 0.815538 
total_CMD = 24417 
util_bw = 19913 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4487 
Read = 19913 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 518 
n_pre = 502 
n_ref = 0 
n_req = 19933 
total_req = 19913 

Dual Bus Interface Util: 
issued_total_row = 1020 
issued_total_col = 19913 
Row_Bus_Util =  0.041774 
CoL_Bus_Util = 0.815538 
Either_Row_CoL_Bus_Util = 0.816235 
Issued_on_Two_Bus_Simul_Util = 0.041078 
issued_two_Eff = 0.050326 
queue_avg = 48.335873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3359
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 128): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4462 n_act=507 n_pre=491 n_ref_event=0 n_req=19944 n_rd=19936 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8165
n_activity=20053 dram_eff=0.9942
bk0: 1300a 20213i bk1: 1300a 19776i bk2: 1320a 20557i bk3: 1324a 19879i bk4: 1248a 20401i bk5: 1248a 19909i bk6: 1240a 20521i bk7: 1208a 19998i bk8: 1216a 20442i bk9: 1224a 20062i bk10: 1208a 20683i bk11: 1220a 19346i bk12: 1216a 20021i bk13: 1216a 19551i bk14: 1224a 20407i bk15: 1224a 19744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974570
Row_Buffer_Locality_read = 0.974570
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.443126
Bank_Level_Parallism_Col = 4.048282
Bank_Level_Parallism_Ready = 2.770817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.146192 

BW Util details:
bwutil = 0.816480 
total_CMD = 24417 
util_bw = 19936 
Wasted_Col = 114 
Wasted_Row = 3 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4462 
Read = 19936 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 19944 
total_req = 19936 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 19936 
Row_Bus_Util =  0.040873 
CoL_Bus_Util = 0.816480 
Either_Row_CoL_Bus_Util = 0.817258 
Issued_on_Two_Bus_Simul_Util = 0.040095 
issued_two_Eff = 0.049060 
queue_avg = 47.181431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1814
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 136): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4455 n_act=534 n_pre=518 n_ref_event=0 n_req=19946 n_rd=19937 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8165
n_activity=20053 dram_eff=0.9942
bk0: 1308a 20263i bk1: 1304a 19517i bk2: 1312a 20156i bk3: 1320a 19411i bk4: 1248a 19447i bk5: 1248a 19032i bk6: 1247a 19676i bk7: 1216a 19586i bk8: 1216a 20149i bk9: 1210a 19713i bk10: 1216a 20050i bk11: 1212a 19545i bk12: 1216a 19859i bk13: 1216a 19473i bk14: 1224a 20216i bk15: 1224a 19654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973218
Row_Buffer_Locality_read = 0.973218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.730564
Bank_Level_Parallism_Col = 4.316044
Bank_Level_Parallism_Ready = 2.986507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.276994 

BW Util details:
bwutil = 0.816521 
total_CMD = 24417 
util_bw = 19937 
Wasted_Col = 115 
Wasted_Row = 1 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4455 
Read = 19937 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 19946 
total_req = 19937 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 19937 
Row_Bus_Util =  0.043085 
CoL_Bus_Util = 0.816521 
Either_Row_CoL_Bus_Util = 0.817545 
Issued_on_Two_Bus_Simul_Util = 0.042061 
issued_two_Eff = 0.051448 
queue_avg = 48.927715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9277
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 174): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4801 n_act=534 n_pre=519 n_ref_event=0 n_req=19658 n_rd=19588 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.8023
n_activity=19840 dram_eff=0.9873
bk0: 1256a 20606i bk1: 1240a 19896i bk2: 1276a 20211i bk3: 1264a 19931i bk4: 1224a 20081i bk5: 1221a 19786i bk6: 1231a 20322i bk7: 1199a 18874i bk8: 1216a 20224i bk9: 1208a 19965i bk10: 1216a 19614i bk11: 1212a 19582i bk12: 1216a 19715i bk13: 1216a 19611i bk14: 1201a 20457i bk15: 1192a 19753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972696
Row_Buffer_Locality_read = 0.972745
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.621627
Bank_Level_Parallism_Col = 4.197911
Bank_Level_Parallism_Ready = 2.834907
write_to_read_ratio_blp_rw_average = 0.017064
GrpLevelPara = 3.167894 

BW Util details:
bwutil = 0.802269 
total_CMD = 24417 
util_bw = 19589 
Wasted_Col = 234 
Wasted_Row = 4 
Idle = 4590 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 91 
CCDLc_limit = 311 
rwq = 0 
CCDLc_limit_alone = 305 
WTRc_limit_alone = 8 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 24417 
n_nop = 4801 
Read = 19588 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 534 
n_pre = 519 
n_ref = 0 
n_req = 19658 
total_req = 19589 

Dual Bus Interface Util: 
issued_total_row = 1053 
issued_total_col = 19589 
Row_Bus_Util =  0.043126 
CoL_Bus_Util = 0.802269 
Either_Row_CoL_Bus_Util = 0.803375 
Issued_on_Two_Bus_Simul_Util = 0.042020 
issued_two_Eff = 0.052304 
queue_avg = 46.918705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9187
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 116): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4450 n_act=514 n_pre=498 n_ref_event=0 n_req=19970 n_rd=19942 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8167
n_activity=20053 dram_eff=0.9945
bk0: 1312a 20371i bk1: 1312a 19501i bk2: 1312a 19928i bk3: 1307a 19368i bk4: 1248a 19987i bk5: 1248a 19344i bk6: 1243a 20136i bk7: 1219a 19628i bk8: 1224a 19924i bk9: 1208a 19536i bk10: 1216a 19793i bk11: 1216a 19471i bk12: 1216a 19663i bk13: 1213a 19524i bk14: 1224a 20339i bk15: 1224a 19561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974228
Row_Buffer_Locality_read = 0.974228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.714507
Bank_Level_Parallism_Col = 4.304773
Bank_Level_Parallism_Ready = 2.964998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.250611 

BW Util details:
bwutil = 0.816726 
total_CMD = 24417 
util_bw = 19942 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 137 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4450 
Read = 19942 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 19970 
total_req = 19942 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 19942 
Row_Bus_Util =  0.041447 
CoL_Bus_Util = 0.816726 
Either_Row_CoL_Bus_Util = 0.817750 
Issued_on_Two_Bus_Simul_Util = 0.040423 
issued_two_Eff = 0.049432 
queue_avg = 48.336731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3367
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 112): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4468 n_act=508 n_pre=492 n_ref_event=0 n_req=19964 n_rd=19924 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.816
n_activity=20053 dram_eff=0.9936
bk0: 1312a 19926i bk1: 1304a 19262i bk2: 1308a 19653i bk3: 1308a 19339i bk4: 1248a 19707i bk5: 1248a 19618i bk6: 1238a 20148i bk7: 1213a 19703i bk8: 1217a 20102i bk9: 1216a 19871i bk10: 1216a 19724i bk11: 1216a 19635i bk12: 1216a 19701i bk13: 1216a 19466i bk14: 1224a 19961i bk15: 1224a 19747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974458
Row_Buffer_Locality_read = 0.974458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.739091
Bank_Level_Parallism_Col = 4.335229
Bank_Level_Parallism_Ready = 2.996386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.257619 

BW Util details:
bwutil = 0.815989 
total_CMD = 24417 
util_bw = 19924 
Wasted_Col = 127 
Wasted_Row = 2 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4468 
Read = 19924 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 19964 
total_req = 19924 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 19924 
Row_Bus_Util =  0.040955 
CoL_Bus_Util = 0.815989 
Either_Row_CoL_Bus_Util = 0.817013 
Issued_on_Two_Bus_Simul_Util = 0.039931 
issued_two_Eff = 0.048875 
queue_avg = 48.814144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8141
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 117): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4447 n_act=517 n_pre=502 n_ref_event=0 n_req=19958 n_rd=19951 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8171
n_activity=20053 dram_eff=0.9949
bk0: 1298a 19863i bk1: 1312a 19228i bk2: 1312a 19660i bk3: 1328a 19203i bk4: 1240a 19636i bk5: 1248a 19421i bk6: 1252a 19834i bk7: 1226a 19952i bk8: 1208a 20426i bk9: 1215a 20003i bk10: 1216a 19863i bk11: 1216a 19360i bk12: 1216a 19541i bk13: 1216a 19647i bk14: 1224a 20214i bk15: 1224a 19605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974039
Row_Buffer_Locality_read = 0.974039
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.745774
Bank_Level_Parallism_Col = 4.336243
Bank_Level_Parallism_Ready = 2.990477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.247768 

BW Util details:
bwutil = 0.817095 
total_CMD = 24417 
util_bw = 19951 
Wasted_Col = 101 
Wasted_Row = 1 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4447 
Read = 19951 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 517 
n_pre = 502 
n_ref = 0 
n_req = 19958 
total_req = 19951 

Dual Bus Interface Util: 
issued_total_row = 1019 
issued_total_col = 19951 
Row_Bus_Util =  0.041733 
CoL_Bus_Util = 0.817095 
Either_Row_CoL_Bus_Util = 0.817873 
Issued_on_Two_Bus_Simul_Util = 0.040955 
issued_two_Eff = 0.050075 
queue_avg = 46.642216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6422
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 140): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4528 n_act=497 n_pre=481 n_ref_event=0 n_req=19875 n_rd=19862 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8134
n_activity=20053 dram_eff=0.9905
bk0: 1300a 20418i bk1: 1288a 19452i bk2: 1284a 20094i bk3: 1306a 19385i bk4: 1244a 19823i bk5: 1248a 19322i bk6: 1239a 19953i bk7: 1228a 19798i bk8: 1220a 20047i bk9: 1208a 19649i bk10: 1216a 19682i bk11: 1216a 19420i bk12: 1216a 19668i bk13: 1216a 19309i bk14: 1217a 20234i bk15: 1216a 20138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974980
Row_Buffer_Locality_read = 0.974980
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.694659
Bank_Level_Parallism_Col = 4.294432
Bank_Level_Parallism_Ready = 2.979005
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.205044 

BW Util details:
bwutil = 0.813450 
total_CMD = 24417 
util_bw = 19862 
Wasted_Col = 166 
Wasted_Row = 25 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4528 
Read = 19862 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 19875 
total_req = 19862 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 19862 
Row_Bus_Util =  0.040054 
CoL_Bus_Util = 0.813450 
Either_Row_CoL_Bus_Util = 0.814555 
Issued_on_Two_Bus_Simul_Util = 0.038948 
issued_two_Eff = 0.047815 
queue_avg = 47.719498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7195
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 142): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4533 n_act=524 n_pre=508 n_ref_event=0 n_req=19873 n_rd=19859 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8133
n_activity=20053 dram_eff=0.9903
bk0: 1288a 20266i bk1: 1284a 19491i bk2: 1306a 20145i bk3: 1300a 19666i bk4: 1240a 20245i bk5: 1245a 19365i bk6: 1253a 19874i bk7: 1220a 20044i bk8: 1215a 20421i bk9: 1208a 19992i bk10: 1216a 19998i bk11: 1216a 19402i bk12: 1216a 19841i bk13: 1216a 19375i bk14: 1224a 20315i bk15: 1212a 19737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973615
Row_Buffer_Locality_read = 0.973615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.605955
Bank_Level_Parallism_Col = 4.180674
Bank_Level_Parallism_Ready = 2.873357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.199501 

BW Util details:
bwutil = 0.813327 
total_CMD = 24417 
util_bw = 19859 
Wasted_Col = 169 
Wasted_Row = 23 
Idle = 4366 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4533 
Read = 19859 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 19873 
total_req = 19859 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 19859 
Row_Bus_Util =  0.042266 
CoL_Bus_Util = 0.813327 
Either_Row_CoL_Bus_Util = 0.814351 
Issued_on_Two_Bus_Simul_Util = 0.041242 
issued_two_Eff = 0.050644 
queue_avg = 49.356064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3561
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 124): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4478 n_act=492 n_pre=476 n_ref_event=0 n_req=19923 n_rd=19922 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8159
n_activity=20053 dram_eff=0.9935
bk0: 1300a 19981i bk1: 1300a 19426i bk2: 1316a 20055i bk3: 1308a 19702i bk4: 1248a 19677i bk5: 1248a 19265i bk6: 1244a 20171i bk7: 1225a 19707i bk8: 1216a 20134i bk9: 1209a 19775i bk10: 1216a 19989i bk11: 1212a 19457i bk12: 1216a 19820i bk13: 1216a 19155i bk14: 1224a 20399i bk15: 1224a 19951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975304
Row_Buffer_Locality_read = 0.975304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.685489
Bank_Level_Parallism_Col = 4.297331
Bank_Level_Parallism_Ready = 2.968025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.238663 

BW Util details:
bwutil = 0.815907 
total_CMD = 24417 
util_bw = 19922 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 4370 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4478 
Read = 19922 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 19923 
total_req = 19922 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 19922 
Row_Bus_Util =  0.039645 
CoL_Bus_Util = 0.815907 
Either_Row_CoL_Bus_Util = 0.816603 
Issued_on_Two_Bus_Simul_Util = 0.038948 
issued_two_Eff = 0.047695 
queue_avg = 47.803661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8037
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 100): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4470 n_act=489 n_pre=473 n_ref_event=0 n_req=19921 n_rd=19921 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8159
n_activity=20053 dram_eff=0.9934
bk0: 1304a 20081i bk1: 1296a 19581i bk2: 1312a 19973i bk3: 1308a 19307i bk4: 1244a 19866i bk5: 1248a 19283i bk6: 1236a 20254i bk7: 1240a 19960i bk8: 1216a 19983i bk9: 1213a 19638i bk10: 1216a 20351i bk11: 1208a 19493i bk12: 1216a 19858i bk13: 1216a 19068i bk14: 1224a 20298i bk15: 1224a 19984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975453
Row_Buffer_Locality_read = 0.975453
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.668844
Bank_Level_Parallism_Col = 4.281345
Bank_Level_Parallism_Ready = 2.950354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.208202 

BW Util details:
bwutil = 0.815866 
total_CMD = 24417 
util_bw = 19921 
Wasted_Col = 124 
Wasted_Row = 6 
Idle = 4366 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4470 
Read = 19921 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 489 
n_pre = 473 
n_ref = 0 
n_req = 19921 
total_req = 19921 

Dual Bus Interface Util: 
issued_total_row = 962 
issued_total_col = 19921 
Row_Bus_Util =  0.039399 
CoL_Bus_Util = 0.815866 
Either_Row_CoL_Bus_Util = 0.816931 
Issued_on_Two_Bus_Simul_Util = 0.038334 
issued_two_Eff = 0.046924 
queue_avg = 49.769997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.77
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 103): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4479 n_act=501 n_pre=485 n_ref_event=0 n_req=19981 n_rd=19914 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8156
n_activity=20053 dram_eff=0.9931
bk0: 1303a 19848i bk1: 1304a 19245i bk2: 1319a 19836i bk3: 1315a 19100i bk4: 1230a 19777i bk5: 1241a 18879i bk6: 1240a 19940i bk7: 1226a 19775i bk8: 1220a 19951i bk9: 1219a 19480i bk10: 1213a 19779i bk11: 1208a 19410i bk12: 1216a 19810i bk13: 1216a 19261i bk14: 1224a 19923i bk15: 1220a 19784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974846
Row_Buffer_Locality_read = 0.974846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.826610
Bank_Level_Parallism_Col = 4.417336
Bank_Level_Parallism_Ready = 3.046048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.261384 

BW Util details:
bwutil = 0.815579 
total_CMD = 24417 
util_bw = 19914 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4479 
Read = 19914 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 19981 
total_req = 19914 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 19914 
Row_Bus_Util =  0.040382 
CoL_Bus_Util = 0.815579 
Either_Row_CoL_Bus_Util = 0.816562 
Issued_on_Two_Bus_Simul_Util = 0.039399 
issued_two_Eff = 0.048250 
queue_avg = 50.019005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.019
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 110): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4498 n_act=500 n_pre=484 n_ref_event=0 n_req=19896 n_rd=19896 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8148
n_activity=20053 dram_eff=0.9922
bk0: 1292a 20393i bk1: 1300a 19397i bk2: 1312a 20033i bk3: 1304a 19504i bk4: 1248a 19528i bk5: 1248a 19222i bk6: 1236a 20130i bk7: 1228a 19511i bk8: 1224a 20034i bk9: 1204a 19983i bk10: 1216a 20138i bk11: 1212a 19562i bk12: 1216a 19851i bk13: 1216a 19289i bk14: 1224a 20208i bk15: 1216a 19917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974869
Row_Buffer_Locality_read = 0.974869
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.683565
Bank_Level_Parallism_Col = 4.284281
Bank_Level_Parallism_Ready = 2.956122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.225449 

BW Util details:
bwutil = 0.814842 
total_CMD = 24417 
util_bw = 19896 
Wasted_Col = 145 
Wasted_Row = 1 
Idle = 4375 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4498 
Read = 19896 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 500 
n_pre = 484 
n_ref = 0 
n_req = 19896 
total_req = 19896 

Dual Bus Interface Util: 
issued_total_row = 984 
issued_total_col = 19896 
Row_Bus_Util =  0.040300 
CoL_Bus_Util = 0.814842 
Either_Row_CoL_Bus_Util = 0.815784 
Issued_on_Two_Bus_Simul_Util = 0.039358 
issued_two_Eff = 0.048245 
queue_avg = 48.958961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.959
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 118): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24417 n_nop=4472 n_act=519 n_pre=503 n_ref_event=0 n_req=19933 n_rd=19931 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8163
n_activity=20053 dram_eff=0.9939
bk0: 1296a 20282i bk1: 1312a 19549i bk2: 1316a 19983i bk3: 1312a 19397i bk4: 1248a 19641i bk5: 1256a 19037i bk6: 1248a 19775i bk7: 1220a 19692i bk8: 1216a 20482i bk9: 1200a 19629i bk10: 1216a 19880i bk11: 1214a 19475i bk12: 1216a 20154i bk13: 1216a 19442i bk14: 1221a 20277i bk15: 1224a 19859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973961
Row_Buffer_Locality_read = 0.973961
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.690022
Bank_Level_Parallism_Col = 4.274786
Bank_Level_Parallism_Ready = 2.932015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.210802 

BW Util details:
bwutil = 0.816276 
total_CMD = 24417 
util_bw = 19931 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 4364 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24417 
n_nop = 4472 
Read = 19931 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 19933 
total_req = 19931 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 19931 
Row_Bus_Util =  0.041856 
CoL_Bus_Util = 0.816276 
Either_Row_CoL_Bus_Util = 0.816849 
Issued_on_Two_Bus_Simul_Util = 0.041283 
issued_two_Eff = 0.050539 
queue_avg = 47.300774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3008

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11531, Miss = 10155, Miss_rate = 0.881, Pending_hits = 28, Reservation_fails = 117
L2_cache_bank[1]: Access = 11686, Miss = 10216, Miss_rate = 0.874, Pending_hits = 55, Reservation_fails = 933
L2_cache_bank[2]: Access = 11505, Miss = 10173, Miss_rate = 0.884, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[3]: Access = 11635, Miss = 10159, Miss_rate = 0.873, Pending_hits = 50, Reservation_fails = 813
L2_cache_bank[4]: Access = 11476, Miss = 10202, Miss_rate = 0.889, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 11590, Miss = 10149, Miss_rate = 0.876, Pending_hits = 47, Reservation_fails = 676
L2_cache_bank[6]: Access = 11495, Miss = 10191, Miss_rate = 0.887, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[7]: Access = 11618, Miss = 10189, Miss_rate = 0.877, Pending_hits = 46, Reservation_fails = 1244
L2_cache_bank[8]: Access = 11463, Miss = 10196, Miss_rate = 0.889, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[9]: Access = 11640, Miss = 10187, Miss_rate = 0.875, Pending_hits = 62, Reservation_fails = 1169
L2_cache_bank[10]: Access = 11479, Miss = 10116, Miss_rate = 0.881, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[11]: Access = 11657, Miss = 10125, Miss_rate = 0.869, Pending_hits = 50, Reservation_fails = 482
L2_cache_bank[12]: Access = 11403, Miss = 10172, Miss_rate = 0.892, Pending_hits = 27, Reservation_fails = 27
L2_cache_bank[13]: Access = 11647, Miss = 10210, Miss_rate = 0.877, Pending_hits = 49, Reservation_fails = 763
L2_cache_bank[14]: Access = 11429, Miss = 10158, Miss_rate = 0.889, Pending_hits = 35, Reservation_fails = 47
L2_cache_bank[15]: Access = 11592, Miss = 10193, Miss_rate = 0.879, Pending_hits = 43, Reservation_fails = 1316
L2_cache_bank[16]: Access = 11454, Miss = 10205, Miss_rate = 0.891, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[17]: Access = 11579, Miss = 10223, Miss_rate = 0.883, Pending_hits = 36, Reservation_fails = 2191
L2_cache_bank[18]: Access = 11486, Miss = 10151, Miss_rate = 0.884, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[19]: Access = 11573, Miss = 10175, Miss_rate = 0.879, Pending_hits = 37, Reservation_fails = 1984
L2_cache_bank[20]: Access = 11431, Miss = 10145, Miss_rate = 0.887, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[21]: Access = 11633, Miss = 10151, Miss_rate = 0.873, Pending_hits = 40, Reservation_fails = 2437
L2_cache_bank[22]: Access = 11496, Miss = 10205, Miss_rate = 0.888, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 11591, Miss = 10180, Miss_rate = 0.878, Pending_hits = 30, Reservation_fails = 2248
L2_cache_bank[24]: Access = 11935, Miss = 10184, Miss_rate = 0.853, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[25]: Access = 11536, Miss = 10193, Miss_rate = 0.884, Pending_hits = 49, Reservation_fails = 2358
L2_cache_bank[26]: Access = 11843, Miss = 10174, Miss_rate = 0.859, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[27]: Access = 11536, Miss = 10154, Miss_rate = 0.880, Pending_hits = 38, Reservation_fails = 2971
L2_cache_bank[28]: Access = 11755, Miss = 10185, Miss_rate = 0.866, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[29]: Access = 11570, Miss = 10107, Miss_rate = 0.874, Pending_hits = 34, Reservation_fails = 2488
L2_cache_bank[30]: Access = 11849, Miss = 10218, Miss_rate = 0.862, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[31]: Access = 11598, Miss = 10174, Miss_rate = 0.877, Pending_hits = 35, Reservation_fails = 4646
L2_cache_bank[32]: Access = 11788, Miss = 10161, Miss_rate = 0.862, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[33]: Access = 11614, Miss = 10174, Miss_rate = 0.876, Pending_hits = 29, Reservation_fails = 3391
L2_cache_bank[34]: Access = 11773, Miss = 10184, Miss_rate = 0.865, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[35]: Access = 11586, Miss = 10158, Miss_rate = 0.877, Pending_hits = 29, Reservation_fails = 1545
L2_cache_bank[36]: Access = 11710, Miss = 10202, Miss_rate = 0.871, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[37]: Access = 11599, Miss = 10150, Miss_rate = 0.875, Pending_hits = 30, Reservation_fails = 2249
L2_cache_bank[38]: Access = 11780, Miss = 10177, Miss_rate = 0.864, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[39]: Access = 11679, Miss = 10155, Miss_rate = 0.870, Pending_hits = 30, Reservation_fails = 2043
L2_cache_bank[40]: Access = 11745, Miss = 10181, Miss_rate = 0.867, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[41]: Access = 11600, Miss = 10194, Miss_rate = 0.879, Pending_hits = 37, Reservation_fails = 3924
L2_cache_bank[42]: Access = 11716, Miss = 10142, Miss_rate = 0.866, Pending_hits = 57, Reservation_fails = 604
L2_cache_bank[43]: Access = 11434, Miss = 10052, Miss_rate = 0.879, Pending_hits = 38, Reservation_fails = 5364
L2_cache_bank[44]: Access = 11736, Miss = 10190, Miss_rate = 0.868, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[45]: Access = 11639, Miss = 10202, Miss_rate = 0.877, Pending_hits = 28, Reservation_fails = 3809
L2_cache_bank[46]: Access = 11576, Miss = 10181, Miss_rate = 0.879, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[47]: Access = 11537, Miss = 10141, Miss_rate = 0.879, Pending_hits = 32, Reservation_fails = 4305
L2_cache_bank[48]: Access = 11601, Miss = 10180, Miss_rate = 0.878, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[49]: Access = 11598, Miss = 10193, Miss_rate = 0.879, Pending_hits = 37, Reservation_fails = 2966
L2_cache_bank[50]: Access = 11630, Miss = 10167, Miss_rate = 0.874, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[51]: Access = 11459, Miss = 10144, Miss_rate = 0.885, Pending_hits = 40, Reservation_fails = 2766
L2_cache_bank[52]: Access = 11655, Miss = 10190, Miss_rate = 0.874, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[53]: Access = 11466, Miss = 10128, Miss_rate = 0.883, Pending_hits = 41, Reservation_fails = 2969
L2_cache_bank[54]: Access = 11610, Miss = 10194, Miss_rate = 0.878, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[55]: Access = 11538, Miss = 10138, Miss_rate = 0.879, Pending_hits = 33, Reservation_fails = 2777
L2_cache_bank[56]: Access = 11578, Miss = 10171, Miss_rate = 0.878, Pending_hits = 39, Reservation_fails = 1
L2_cache_bank[57]: Access = 11526, Miss = 10121, Miss_rate = 0.878, Pending_hits = 35, Reservation_fails = 4278
L2_cache_bank[58]: Access = 11640, Miss = 10177, Miss_rate = 0.874, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[59]: Access = 11480, Miss = 10149, Miss_rate = 0.884, Pending_hits = 40, Reservation_fails = 3079
L2_cache_bank[60]: Access = 11680, Miss = 10174, Miss_rate = 0.871, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[61]: Access = 11429, Miss = 10122, Miss_rate = 0.886, Pending_hits = 31, Reservation_fails = 2827
L2_cache_bank[62]: Access = 11633, Miss = 10225, Miss_rate = 0.879, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[63]: Access = 11596, Miss = 10139, Miss_rate = 0.874, Pending_hits = 32, Reservation_fails = 2445
L2_total_cache_accesses = 742342
L2_total_cache_misses = 650871
L2_total_cache_miss_rate = 0.8768
L2_total_cache_pending_hits = 2700
L2_total_cache_reservation_fails = 80252
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 481465
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 733472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8870
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80252
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.306

icnt_total_pkts_mem_to_simt=736958
icnt_total_pkts_simt_to_mem=746832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 746832
Req_Network_cycles = 32518
Req_Network_injected_packets_per_cycle =      22.9667 
Req_Network_conflicts_per_cycle =      13.2205
Req_Network_conflicts_per_cycle_util =      15.8847
Req_Bank_Level_Parallism =      27.5913
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.8066
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       7.7366

Reply_Network_injected_packets_num = 737014
Reply_Network_cycles = 32518
Reply_Network_injected_packets_per_cycle =       22.6648
Reply_Network_conflicts_per_cycle =        8.2883
Reply_Network_conflicts_per_cycle_util =      10.1073
Reply_Bank_Level_Parallism =      27.6373
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8093
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2833
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 109187 (inst/sec)
gpgpu_simulation_rate = 92 (cycle/sec)
gpgpu_silicon_slowdown = 12304347x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
