#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  2 15:31:25 2020
# Process ID: 2400
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11260 C:\GitHub\ReconHardware\FPGA_Files\Projects_Testing\imageFilterIP-master\imageFilterIP-master\dma_handle\dma_handle.xpr
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/vivado.log
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/dma_handle.xpr
open_bd_design {C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/dma_handle.srcs/sources_1/bd/dma_FIFO/dma_FIFO.bd}
update_compile_order -fileset sources_1
set_property location {2 545 106} [get_bd_cells axis_data_fifo_0]
