0.6
2019.2
Nov  6 2019
21:57:16
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.sim/sim_1/behav/xsim/glbl.v,1661927197,verilog,,,,glbl,,,,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v,1661927330,verilog,,,,testbench,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v,,H2L_detect,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v,,en_ctl,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v,,rx_band_gen,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v,,rx_ctl,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v,,rx_top,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v,,tx_band_gen,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v,,tx_ctl,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v,,tx_top,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v,,uart_top,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v,,data_buf,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v,,alu,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v,1661927934,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v,,br_unit,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v,1661927334,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v,,bridge,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v,,buffer1,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v,,buffer2,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v,1661928148,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v,,buffer3,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v,,buffer4,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v,1661927998,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v,,cpu,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh,ctrl,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v,,d_mem,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v,,i_mem,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v,,,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v,,pc,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v,,raw_handler,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v,,reg_heap,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v,,sign_ext,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v,,spcl_reg,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v,1661927197,verilog,,D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v,,sys_top,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh,1661408186,verilog,,D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v,,,,,../../../../flow-line-cpu.srcs/sources_1/new,,,,,
