
*** Running vivado
    with args -log Pipeline_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Pipeline_1.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Pipeline_1.tcl -notrace
create_msg_db: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 217.109 ; gain = 0.000
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/pipeline_1/pipeline_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'u11'
INFO: [Netlist 29-17] Analyzing 1049 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/pipeline_1/pipeline_1.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [D:/pipeline_1/pipeline_1.srcs/constrs_1/new/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1036 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 626.027 ; gain = 332.672
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 635.426 ; gain = 9.398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18fd3313e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18fd3313e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21e87b1a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 64 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21e87b1a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21e87b1a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1199.883 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21e87b1a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.883 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 149d778d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1199.883 ; gain = 0.000
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1199.883 ; gain = 573.855
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1199.883 ; gain = 0.000
Command: report_drc -file Pipeline_1_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1199.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144edc4b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1199.883 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1199.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7aec1e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf3643b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf3643b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.090 ; gain = 46.207
Phase 1 Placer Initialization | Checksum: 1bf3643b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ebfd1176

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ebfd1176

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c2d93ac

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1275eee98

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1275eee98

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 147ff278e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19eb2d68c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14d7f3868

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 162f2ab0e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 162f2ab0e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 700c4900

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1246.090 ; gain = 46.207
Phase 3 Detail Placement | Checksum: 700c4900

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1246.090 ; gain = 46.207

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be9f0bcc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be9f0bcc

Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1266.609 ; gain = 66.727
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.392. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5716f6f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1266.609 ; gain = 66.727
Phase 4.1 Post Commit Optimization | Checksum: 1b5716f6f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1266.609 ; gain = 66.727

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5716f6f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1266.609 ; gain = 66.727

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5716f6f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1266.609 ; gain = 66.727

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13ce070da

Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1266.609 ; gain = 66.727
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ce070da

Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1266.609 ; gain = 66.727
Ending Placer Task | Checksum: d1e76d75

Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1266.609 ; gain = 66.727
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1266.609 ; gain = 66.727
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1266.609 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.609 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1266.609 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.609 ; gain = 0.000
create_msg_db: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1266.609 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8e66db82 ConstDB: 0 ShapeSum: 438091f3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d6eff624

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1353.867 ; gain = 85.379

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d6eff624

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.867 ; gain = 85.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d6eff624

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.867 ; gain = 85.379

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d6eff624

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.867 ; gain = 85.379
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17c05fa7c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1363.340 ; gain = 94.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=-0.186 | THS=-54.263|

Phase 2 Router Initialization | Checksum: 101683b6c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1396.258 ; gain = 127.770

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1687a05c1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1222
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.267 | TNS=-0.495 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f31b837e

Time (s): cpu = 00:01:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1711dcc9e

Time (s): cpu = 00:01:26 ; elapsed = 00:01:12 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.165  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27231b412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.844 ; gain = 173.355
Phase 4 Rip-up And Reroute | Checksum: 27231b412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27231b412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27231b412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.844 ; gain = 173.355
Phase 5 Delay and Skew Optimization | Checksum: 27231b412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d0cbb8d3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1441.844 ; gain = 173.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.172  | TNS=0.000  | WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d0cbb8d3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1441.844 ; gain = 173.355
Phase 6 Post Hold Fix | Checksum: 1d0cbb8d3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.93462 %
  Global Horizontal Routing Utilization  = 4.46994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2435ad714

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2435ad714

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e4d7db1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 1441.844 ; gain = 173.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.172  | TNS=0.000  | WHS=0.089  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e4d7db1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:24 . Memory (MB): peak = 1441.844 ; gain = 173.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:01:24 . Memory (MB): peak = 1441.844 ; gain = 173.355

Routing Is Done.
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1441.844 ; gain = 175.234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1441.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1441.844 ; gain = 0.000
Command: report_drc -file Pipeline_1_drc_routed.rpt -pb Pipeline_1_drc_routed.pb -rpx Pipeline_1_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Pipeline_1_methodology_drc_routed.rpt -rpx Pipeline_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/pipeline_1/pipeline_1.runs/impl_1/Pipeline_1_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1462.461 ; gain = 20.617
Command: report_power -file Pipeline_1_power_routed.rpt -pb Pipeline_1_power_summary_routed.pb -rpx Pipeline_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1490.523 ; gain = 28.063
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 01:21:36 2018...
