{
  "DESIGN_NAME": "sram_control",
  "VERILOG_FILES": [
    "../sram_control.v"
  ],

  "FP_CORE_UTIL": 25,
  "FP_ASPECT_RATIO": 1.0,
  "FP_MARGIN": 2
}