<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-orion › pcie.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pcie.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/plat-orion/pcie.c</span>
<span class="cm"> *</span>
<span class="cm"> * Marvell Orion SoC PCIe handling.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/mbus.h&gt;</span>
<span class="cp">#include &lt;asm/mach/pci.h&gt;</span>
<span class="cp">#include &lt;plat/pcie.h&gt;</span>
<span class="cp">#include &lt;plat/addr-map.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * PCIe unit register offsets.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIE_DEV_ID_OFF		0x0000</span>
<span class="cp">#define PCIE_CMD_OFF		0x0004</span>
<span class="cp">#define PCIE_DEV_REV_OFF	0x0008</span>
<span class="cp">#define PCIE_BAR_LO_OFF(n)	(0x0010 + ((n) &lt;&lt; 3))</span>
<span class="cp">#define PCIE_BAR_HI_OFF(n)	(0x0014 + ((n) &lt;&lt; 3))</span>
<span class="cp">#define PCIE_HEADER_LOG_4_OFF	0x0128</span>
<span class="cp">#define PCIE_BAR_CTRL_OFF(n)	(0x1804 + ((n - 1) * 4))</span>
<span class="cp">#define PCIE_WIN04_CTRL_OFF(n)	(0x1820 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define PCIE_WIN04_BASE_OFF(n)	(0x1824 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define PCIE_WIN04_REMAP_OFF(n)	(0x182c + ((n) &lt;&lt; 4))</span>
<span class="cp">#define PCIE_WIN5_CTRL_OFF	0x1880</span>
<span class="cp">#define PCIE_WIN5_BASE_OFF	0x1884</span>
<span class="cp">#define PCIE_WIN5_REMAP_OFF	0x188c</span>
<span class="cp">#define PCIE_CONF_ADDR_OFF	0x18f8</span>
<span class="cp">#define  PCIE_CONF_ADDR_EN		0x80000000</span>
<span class="cp">#define  PCIE_CONF_REG(r)		((((r) &amp; 0xf00) &lt;&lt; 16) | ((r) &amp; 0xfc))</span>
<span class="cp">#define  PCIE_CONF_BUS(b)		(((b) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#define  PCIE_CONF_DEV(d)		(((d) &amp; 0x1f) &lt;&lt; 11)</span>
<span class="cp">#define  PCIE_CONF_FUNC(f)		(((f) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define PCIE_CONF_DATA_OFF	0x18fc</span>
<span class="cp">#define PCIE_MASK_OFF		0x1910</span>
<span class="cp">#define PCIE_CTRL_OFF		0x1a00</span>
<span class="cp">#define  PCIE_CTRL_X1_MODE		0x0001</span>
<span class="cp">#define PCIE_STAT_OFF		0x1a04</span>
<span class="cp">#define  PCIE_STAT_DEV_OFFS		20</span>
<span class="cp">#define  PCIE_STAT_DEV_MASK		0x1f</span>
<span class="cp">#define  PCIE_STAT_BUS_OFFS		8</span>
<span class="cp">#define  PCIE_STAT_BUS_MASK		0xff</span>
<span class="cp">#define  PCIE_STAT_LINK_DOWN		1</span>
<span class="cp">#define PCIE_DEBUG_CTRL         0x1a60</span>
<span class="cp">#define  PCIE_DEBUG_SOFT_RESET		(1&lt;&lt;20)</span>


<span class="n">u32</span> <span class="nf">orion_pcie_dev_id</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_DEV_ID_OFF</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">orion_pcie_rev</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_DEV_REV_OFF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_link_up</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_STAT_OFF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIE_STAT_LINK_DOWN</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">orion_pcie_x4_mode</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CTRL_OFF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIE_CTRL_X1_MODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_get_local_bus_nr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_STAT_OFF</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&gt;&gt;</span> <span class="n">PCIE_STAT_BUS_OFFS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIE_STAT_BUS_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion_pcie_set_local_bus_nr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_STAT_OFF</span><span class="p">);</span>
	<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PCIE_STAT_BUS_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_STAT_BUS_OFFS</span><span class="p">);</span>
	<span class="n">stat</span> <span class="o">|=</span> <span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_STAT_BUS_OFFS</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">stat</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_STAT_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion_pcie_reset</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * MV-S104860-U0, Rev. C:</span>
<span class="cm">	 * PCI Express Unit Soft Reset</span>
<span class="cm">	 * When set, generates an internal reset in the PCI Express unit.</span>
<span class="cm">	 * This bit should be cleared after the link is re-established.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_DEBUG_CTRL</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">PCIE_DEBUG_SOFT_RESET</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_DEBUG_CTRL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">20</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">orion_pcie_link_up</span><span class="p">(</span><span class="n">base</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PCIE_DEBUG_SOFT_RESET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_DEBUG_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Setup PCIE BARs and Address Decode Wins:</span>
<span class="cm"> * BAR[0,2] -&gt; disabled, BAR[1] -&gt; covers all DRAM banks</span>
<span class="cm"> * WIN[0-3] -&gt; DRAM bank[0-3]</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion_pcie_setup_wins</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">mbus_dram_target_info</span> <span class="o">*</span><span class="n">dram</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * First, disable and clear BARs and windows.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_CTRL_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_LO_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_HI_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_CTRL_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_BASE_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_REMAP_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN5_CTRL_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN5_BASE_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN5_REMAP_OFF</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup windows for DDR banks.  Count total DDR size on the fly.</span>
<span class="cm">	 */</span>
	<span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dram</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mbus_dram_window</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">dram</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_BASE_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_REMAP_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">mbus_attr</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">dram</span><span class="o">-&gt;</span><span class="n">mbus_dram_target_id</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_WIN04_CTRL_OFF</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

		<span class="n">size</span> <span class="o">+=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Round up &#39;size&#39; to the nearest power of two.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">size</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">fls</span><span class="p">(</span><span class="n">size</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup BAR[1] to all DRAM banks.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">dram</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">base</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_LO_OFF</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_HI_OFF</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(((</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_BAR_CTRL_OFF</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion_pcie_setup</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Point PCIe unit MBUS decode windows to DRAM space.</span>
<span class="cm">	 */</span>
	<span class="n">orion_pcie_setup_wins</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">orion_mbus_dram_info</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Master + slave enable.</span>
<span class="cm">	 */</span>
	<span class="n">cmd</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CMD_OFF</span><span class="p">);</span>
	<span class="n">cmd</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_IO</span><span class="p">;</span>
	<span class="n">cmd</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_MEMORY</span><span class="p">;</span>
	<span class="n">cmd</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CMD_OFF</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable interrupt lines A-D.</span>
<span class="cm">	 */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_MASK_OFF</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="mh">0x0f000000</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_MASK_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_rd_conf</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
		       <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCIE_CONF_ADDR_EN</span><span class="p">,</span>
			<span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_ADDR_OFF</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_DATA_OFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_rd_conf_tlp</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCIE_CONF_ADDR_EN</span><span class="p">,</span>
			<span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_ADDR_OFF</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_DATA_OFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">!=</span> <span class="n">orion_pcie_get_local_bus_nr</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_HEADER_LOG_4_OFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_rd_conf_wa</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">wa_base</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
			  <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">wa_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
				<span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
				<span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">orion_pcie_wr_conf</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
		       <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCIE_CONF_ADDR_EN</span><span class="p">,</span>
			<span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_ADDR_OFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_DATA_OFF</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_DATA_OFF</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PCIE_CONF_DATA_OFF</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
