
Micromouse-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce48  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fa4  0800cfe8  0800cfe8  0000dfe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff8c  0800ff8c  000111f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ff8c  0800ff8c  00010f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff94  0800ff94  000111f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff94  0800ff94  00010f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ff98  0800ff98  00010f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800ff9c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000146c  200001f4  08010190  000111f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001660  08010190  00011660  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c11  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d7e  00000000  00000000  00028e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001520  00000000  00000000  0002cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010be  00000000  00000000  0002e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b4b4  00000000  00000000  0002f196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b57f  00000000  00000000  0004a64a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0629  00000000  00000000  00065bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001061f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006844  00000000  00000000  00106238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010ca7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cfd0 	.word	0x0800cfd0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800cfd0 	.word	0x0800cfd0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <play_tone>:

/**
 * @brief Play a tone of specific frequency and duration
 */
void play_tone(uint16_t frequency, uint16_t duration_ms)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	460a      	mov	r2, r1
 8000eee:	80fb      	strh	r3, [r7, #6]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80bb      	strh	r3, [r7, #4]
    if (frequency == 0) {
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d106      	bne.n	8000f08 <play_tone+0x24>
        speaker_off();
 8000efa:	f000 f837 	bl	8000f6c <speaker_off>
        HAL_Delay(duration_ms);
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f004 fecf 	bl	8005ca4 <HAL_Delay>
        return;
 8000f06:	e02a      	b.n	8000f5e <play_tone+0x7a>
    }

    // Calculate period for desired frequency
    // Timer freq = 84MHz / (prescaler + 1) = 84MHz / 21 = 4MHz
    // Period = Timer_freq / desired_freq = 4000000 / frequency
    uint32_t period = 4000000 / frequency;
 8000f08:	88fb      	ldrh	r3, [r7, #6]
 8000f0a:	4a16      	ldr	r2, [pc, #88]	@ (8000f64 <play_tone+0x80>)
 8000f0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f10:	60fb      	str	r3, [r7, #12]
    if (period > 65535) period = 65535; // Clamp to 16-bit
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f18:	d302      	bcc.n	8000f20 <play_tone+0x3c>
 8000f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f1e:	60fb      	str	r3, [r7, #12]
    if (period < 20) period = 20;       // Minimum period
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b13      	cmp	r3, #19
 8000f24:	d801      	bhi.n	8000f2a <play_tone+0x46>
 8000f26:	2314      	movs	r3, #20
 8000f28:	60fb      	str	r3, [r7, #12]

    // Update timer period
    __HAL_TIM_SET_AUTORELOAD(&htim1, period - 1);
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <play_tone+0x84>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	3a01      	subs	r2, #1
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <play_tone+0x84>)
 8000f3a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, period / 2); // 50% duty cycle
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <play_tone+0x84>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	0852      	lsrs	r2, r2, #1
 8000f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Start PWM
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f46:	2108      	movs	r1, #8
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <play_tone+0x84>)
 8000f4a:	f007 f907 	bl	800815c <HAL_TIM_PWM_Start>

    // Play for specified duration
    HAL_Delay(duration_ms);
 8000f4e:	88bb      	ldrh	r3, [r7, #4]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f004 fea7 	bl	8005ca4 <HAL_Delay>

    // Stop PWM
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f56:	2108      	movs	r1, #8
 8000f58:	4803      	ldr	r0, [pc, #12]	@ (8000f68 <play_tone+0x84>)
 8000f5a:	f007 f9af 	bl	80082bc <HAL_TIM_PWM_Stop>
}
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	003d0900 	.word	0x003d0900
 8000f68:	200002f4 	.word	0x200002f4

08000f6c <speaker_off>:

/**
 * @brief Turn off speaker
 */
void speaker_off(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f70:	2108      	movs	r1, #8
 8000f72:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <speaker_off+0x10>)
 8000f74:	f007 f9a2 	bl	80082bc <HAL_TIM_PWM_Stop>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200002f4 	.word	0x200002f4

08000f80 <play_startup_tone>:

/**
 * @brief Play startup tone sequence
 */
void play_startup_tone(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    play_tone(523, 200);  // C5
 8000f84:	21c8      	movs	r1, #200	@ 0xc8
 8000f86:	f240 200b 	movw	r0, #523	@ 0x20b
 8000f8a:	f7ff ffab 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000f8e:	2132      	movs	r1, #50	@ 0x32
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff ffa7 	bl	8000ee4 <play_tone>
    play_tone(659, 200);  // E5
 8000f96:	21c8      	movs	r1, #200	@ 0xc8
 8000f98:	f240 2093 	movw	r0, #659	@ 0x293
 8000f9c:	f7ff ffa2 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fa0:	2132      	movs	r1, #50	@ 0x32
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f7ff ff9e 	bl	8000ee4 <play_tone>
    play_tone(784, 300);  // G5
 8000fa8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000fac:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fb0:	f7ff ff98 	bl	8000ee4 <play_tone>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <play_confirmation_tone>:

/**
 * @brief Play confirmation tone
 */
void play_confirmation_tone(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
    play_tone(784, 150);  // G5
 8000fbc:	2196      	movs	r1, #150	@ 0x96
 8000fbe:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fc2:	f7ff ff8f 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fc6:	2132      	movs	r1, #50	@ 0x32
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f7ff ff8b 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000fce:	21c8      	movs	r1, #200	@ 0xc8
 8000fd0:	f240 4017 	movw	r0, #1047	@ 0x417
 8000fd4:	f7ff ff86 	bl	8000ee4 <play_tone>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <play_success_tone>:

/**
 * @brief Play success tone sequence
 */
void play_success_tone(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    play_tone(523, 100);  // C5
 8000fe0:	2164      	movs	r1, #100	@ 0x64
 8000fe2:	f240 200b 	movw	r0, #523	@ 0x20b
 8000fe6:	f7ff ff7d 	bl	8000ee4 <play_tone>
    play_tone(659, 100);  // E5
 8000fea:	2164      	movs	r1, #100	@ 0x64
 8000fec:	f240 2093 	movw	r0, #659	@ 0x293
 8000ff0:	f7ff ff78 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 8000ff4:	2164      	movs	r1, #100	@ 0x64
 8000ff6:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000ffa:	f7ff ff73 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000ffe:	21c8      	movs	r1, #200	@ 0xc8
 8001000:	f240 4017 	movw	r0, #1047	@ 0x417
 8001004:	f7ff ff6e 	bl	8000ee4 <play_tone>
    play_tone(0, 100);    // Pause
 8001008:	2164      	movs	r1, #100	@ 0x64
 800100a:	2000      	movs	r0, #0
 800100c:	f7ff ff6a 	bl	8000ee4 <play_tone>
    play_tone(1047, 100); // C6
 8001010:	2164      	movs	r1, #100	@ 0x64
 8001012:	f240 4017 	movw	r0, #1047	@ 0x417
 8001016:	f7ff ff65 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 800101a:	2164      	movs	r1, #100	@ 0x64
 800101c:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8001020:	f7ff ff60 	bl	8000ee4 <play_tone>
    play_tone(1047, 300); // C6
 8001024:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001028:	f240 4017 	movw	r0, #1047	@ 0x417
 800102c:	f7ff ff5a 	bl	8000ee4 <play_tone>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <play_error_tone>:

/**
 * @brief Play error tone sequence
 */
void play_error_tone(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	e00a      	b.n	8001056 <play_error_tone+0x22>
        play_tone(220, 200);  // A3
 8001040:	21c8      	movs	r1, #200	@ 0xc8
 8001042:	20dc      	movs	r0, #220	@ 0xdc
 8001044:	f7ff ff4e 	bl	8000ee4 <play_tone>
        play_tone(0, 100);    // Pause
 8001048:	2164      	movs	r1, #100	@ 0x64
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ff4a 	bl	8000ee4 <play_tone>
    for (int i = 0; i < 3; i++) {
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b02      	cmp	r3, #2
 800105a:	ddf1      	ble.n	8001040 <play_error_tone+0xc>
    }
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <calculate_optimal_path_from_explored_areas>:

/**
 * @brief Calculate optimal path using ONLY explored areas (MMS algorithm)
 */
void calculate_optimal_path_from_explored_areas(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	f5ad 6d03 	sub.w	sp, sp, #2096	@ 0x830
 800106e:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n🔍 CALCULATING OPTIMAL PATH FROM EXPLORED AREAS...\r\n");
 8001070:	4863      	ldr	r0, [pc, #396]	@ (8001200 <calculate_optimal_path_from_explored_areas+0x198>)
 8001072:	f000 fc4d 	bl	8001910 <send_bluetooth_message>

    // Reset all distances
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 800107c:	e01d      	b.n	80010ba <calculate_optimal_path_from_explored_areas+0x52>
        for (int y = 0; y < MAZE_SIZE; y++) {
 800107e:	2300      	movs	r3, #0
 8001080:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 8001084:	e010      	b.n	80010a8 <calculate_optimal_path_from_explored_areas+0x40>
            maze[x][y].distance = MAX_DISTANCE;
 8001086:	495f      	ldr	r1, [pc, #380]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001088:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800108c:	011a      	lsls	r2, r3, #4
 800108e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8001092:	4413      	add	r3, r2
 8001094:	011b      	lsls	r3, r3, #4
 8001096:	440b      	add	r3, r1
 8001098:	f242 720f 	movw	r2, #9999	@ 0x270f
 800109c:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 800109e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80010a2:	3301      	adds	r3, #1
 80010a4:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 80010a8:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80010ac:	2b0f      	cmp	r3, #15
 80010ae:	ddea      	ble.n	8001086 <calculate_optimal_path_from_explored_areas+0x1e>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80010b0:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80010b4:	3301      	adds	r3, #1
 80010b6:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 80010ba:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80010be:	2b0f      	cmp	r3, #15
 80010c0:	dddd      	ble.n	800107e <calculate_optimal_path_from_explored_areas+0x16>
        }
    }

    // Set goal distances to 0 ONLY if they were visited
    bool goal_found = false;
 80010c2:	2300      	movs	r3, #0
 80010c4:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827

    if (maze[goal_x1][goal_y1].visited) {
 80010c8:	4b4f      	ldr	r3, [pc, #316]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4b4f      	ldr	r3, [pc, #316]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	494c      	ldr	r1, [pc, #304]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80010d2:	0112      	lsls	r2, r2, #4
 80010d4:	4413      	add	r3, r2
 80010d6:	011b      	lsls	r3, r3, #4
 80010d8:	440b      	add	r3, r1
 80010da:	3304      	adds	r3, #4
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d015      	beq.n	800110e <calculate_optimal_path_from_explored_areas+0xa6>
        maze[goal_x1][goal_y1].distance = 0;
 80010e2:	4b49      	ldr	r3, [pc, #292]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	4b49      	ldr	r3, [pc, #292]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4946      	ldr	r1, [pc, #280]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80010ec:	0112      	lsls	r2, r2, #4
 80010ee:	4413      	add	r3, r2
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	440b      	add	r3, r1
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
        goal_found = true;
 80010f8:	2301      	movs	r3, #1
 80010fa:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x1, goal_y1);
 80010fe:	4b42      	ldr	r3, [pc, #264]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a42      	ldr	r2, [pc, #264]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	4841      	ldr	r0, [pc, #260]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 800110a:	f000 fc17 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x2][goal_y1].visited) {
 800110e:	4b41      	ldr	r3, [pc, #260]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b3e      	ldr	r3, [pc, #248]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	493b      	ldr	r1, [pc, #236]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	4413      	add	r3, r2
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	440b      	add	r3, r1
 8001120:	3304      	adds	r3, #4
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d015      	beq.n	8001154 <calculate_optimal_path_from_explored_areas+0xec>
        maze[goal_x2][goal_y1].distance = 0;
 8001128:	4b3a      	ldr	r3, [pc, #232]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b37      	ldr	r3, [pc, #220]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4934      	ldr	r1, [pc, #208]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	4413      	add	r3, r2
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	440b      	add	r3, r1
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
        goal_found = true;
 800113e:	2301      	movs	r3, #1
 8001140:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x2, goal_y1);
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a30      	ldr	r2, [pc, #192]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	4619      	mov	r1, r3
 800114e:	4830      	ldr	r0, [pc, #192]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 8001150:	f000 fbf4 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x1][goal_y2].visited) {
 8001154:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4b2f      	ldr	r3, [pc, #188]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4929      	ldr	r1, [pc, #164]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 800115e:	0112      	lsls	r2, r2, #4
 8001160:	4413      	add	r3, r2
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	440b      	add	r3, r1
 8001166:	3304      	adds	r3, #4
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d015      	beq.n	800119a <calculate_optimal_path_from_explored_areas+0x132>
        maze[goal_x1][goal_y2].distance = 0;
 800116e:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4923      	ldr	r1, [pc, #140]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001178:	0112      	lsls	r2, r2, #4
 800117a:	4413      	add	r3, r2
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	440b      	add	r3, r1
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
        goal_found = true;
 8001184:	2301      	movs	r3, #1
 8001186:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x1, goal_y2);
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a22      	ldr	r2, [pc, #136]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	481e      	ldr	r0, [pc, #120]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 8001196:	f000 fbd1 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x2][goal_y2].visited) {
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4918      	ldr	r1, [pc, #96]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	4413      	add	r3, r2
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	440b      	add	r3, r1
 80011ac:	3304      	adds	r3, #4
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d015      	beq.n	80011e0 <calculate_optimal_path_from_explored_areas+0x178>
        maze[goal_x2][goal_y2].distance = 0;
 80011b4:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4911      	ldr	r1, [pc, #68]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	4413      	add	r3, r2
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	440b      	add	r3, r1
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
        goal_found = true;
 80011ca:	2301      	movs	r3, #1
 80011cc:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x2, goal_y2);
 80011d0:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	480d      	ldr	r0, [pc, #52]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 80011dc:	f000 fbae 	bl	800193c <send_bluetooth_printf>
    }

    if (!goal_found) {
 80011e0:	f897 3827 	ldrb.w	r3, [r7, #2087]	@ 0x827
 80011e4:	f083 0301 	eor.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d01a      	beq.n	8001224 <calculate_optimal_path_from_explored_areas+0x1bc>
        send_bluetooth_message("❌ ERROR: No goal cells were visited during exploration!\r\n");
 80011ee:	480b      	ldr	r0, [pc, #44]	@ (800121c <calculate_optimal_path_from_explored_areas+0x1b4>)
 80011f0:	f000 fb8e 	bl	8001910 <send_bluetooth_message>
        theoretical_minimum = MAX_DISTANCE;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <calculate_optimal_path_from_explored_areas+0x1b8>)
 80011f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	e1ba      	b.n	8001574 <calculate_optimal_path_from_explored_areas+0x50c>
 80011fe:	bf00      	nop
 8001200:	0800cfe8 	.word	0x0800cfe8
 8001204:	2000045c 	.word	0x2000045c
 8001208:	0800fbec 	.word	0x0800fbec
 800120c:	0800fbf0 	.word	0x0800fbf0
 8001210:	0800d024 	.word	0x0800d024
 8001214:	0800fbf4 	.word	0x0800fbf4
 8001218:	0800fbf8 	.word	0x0800fbf8
 800121c:	0800d040 	.word	0x0800d040
 8001220:	200014ac 	.word	0x200014ac
        return;
    }

    // Queue implementation for flood fill
    int queue_x[256], queue_y[256];
    int queue_head = 0, queue_tail = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 800122a:	2300      	movs	r3, #0
 800122c:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c

    // Add visited goal cells to queue
    if (maze[goal_x1][goal_y1].visited && maze[goal_x1][goal_y1].distance == 0) {
 8001230:	4bb8      	ldr	r3, [pc, #736]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4bb8      	ldr	r3, [pc, #736]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	49b8      	ldr	r1, [pc, #736]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	4413      	add	r3, r2
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	440b      	add	r3, r1
 8001242:	3304      	adds	r3, #4
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d022      	beq.n	8001290 <calculate_optimal_path_from_explored_areas+0x228>
 800124a:	4bb2      	ldr	r3, [pc, #712]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	4bb2      	ldr	r3, [pc, #712]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	49b2      	ldr	r1, [pc, #712]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001254:	0112      	lsls	r2, r2, #4
 8001256:	4413      	add	r3, r2
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	440b      	add	r3, r1
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d116      	bne.n	8001290 <calculate_optimal_path_from_explored_areas+0x228>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y1;
 8001262:	4bac      	ldr	r3, [pc, #688]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001264:	6819      	ldr	r1, [r3, #0]
 8001266:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800126a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800126e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001276:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 8001280:	4aa5      	ldr	r2, [pc, #660]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001282:	6811      	ldr	r1, [r2, #0]
 8001284:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8001288:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 800128c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x2][goal_y1].visited && maze[goal_x2][goal_y1].distance == 0) {
 8001290:	4ba3      	ldr	r3, [pc, #652]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4ba0      	ldr	r3, [pc, #640]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	49a0      	ldr	r1, [pc, #640]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	4413      	add	r3, r2
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	440b      	add	r3, r1
 80012a2:	3304      	adds	r3, #4
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d022      	beq.n	80012f0 <calculate_optimal_path_from_explored_areas+0x288>
 80012aa:	4b9d      	ldr	r3, [pc, #628]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b9a      	ldr	r3, [pc, #616]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	499a      	ldr	r1, [pc, #616]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80012b4:	0112      	lsls	r2, r2, #4
 80012b6:	4413      	add	r3, r2
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	440b      	add	r3, r1
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d116      	bne.n	80012f0 <calculate_optimal_path_from_explored_areas+0x288>
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y1;
 80012c2:	4b97      	ldr	r3, [pc, #604]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 80012c4:	6819      	ldr	r1, [r3, #0]
 80012c6:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80012ca:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80012ce:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80012d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80012d6:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80012e0:	4a8d      	ldr	r2, [pc, #564]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 80012e2:	6811      	ldr	r1, [r2, #0]
 80012e4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80012e8:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80012ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x1][goal_y2].visited && maze[goal_x1][goal_y2].distance == 0) {
 80012f0:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4988      	ldr	r1, [pc, #544]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	4413      	add	r3, r2
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	440b      	add	r3, r1
 8001302:	3304      	adds	r3, #4
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d022      	beq.n	8001350 <calculate_optimal_path_from_explored_areas+0x2e8>
 800130a:	4b82      	ldr	r3, [pc, #520]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4b85      	ldr	r3, [pc, #532]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4982      	ldr	r1, [pc, #520]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	4413      	add	r3, r2
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	440b      	add	r3, r1
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d116      	bne.n	8001350 <calculate_optimal_path_from_explored_areas+0x2e8>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y2;
 8001322:	4b7c      	ldr	r3, [pc, #496]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001324:	6819      	ldr	r1, [r3, #0]
 8001326:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800132a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800132e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001336:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 8001340:	4a78      	ldr	r2, [pc, #480]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001342:	6811      	ldr	r1, [r2, #0]
 8001344:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8001348:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 800134c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x2][goal_y2].visited && maze[goal_x2][goal_y2].distance == 0) {
 8001350:	4b73      	ldr	r3, [pc, #460]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b73      	ldr	r3, [pc, #460]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4970      	ldr	r1, [pc, #448]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	4413      	add	r3, r2
 800135e:	011b      	lsls	r3, r3, #4
 8001360:	440b      	add	r3, r1
 8001362:	3304      	adds	r3, #4
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d022      	beq.n	80013b0 <calculate_optimal_path_from_explored_areas+0x348>
 800136a:	4b6d      	ldr	r3, [pc, #436]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4b6d      	ldr	r3, [pc, #436]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	496a      	ldr	r1, [pc, #424]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	4413      	add	r3, r2
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	440b      	add	r3, r1
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d116      	bne.n	80013b0 <calculate_optimal_path_from_explored_areas+0x348>
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y2;
 8001382:	4b67      	ldr	r3, [pc, #412]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001384:	6819      	ldr	r1, [r3, #0]
 8001386:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800138a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800138e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001396:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80013a0:	4a60      	ldr	r2, [pc, #384]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 80013a2:	6811      	ldr	r1, [r2, #0]
 80013a4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80013a8:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80013ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }

    int updates = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818

    // Run flood fill ONLY through explored areas
    while (queue_head < queue_tail) {
 80013b6:	e0c7      	b.n	8001548 <calculate_optimal_path_from_explored_areas+0x4e0>
        int x = queue_x[queue_head];
 80013b8:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80013bc:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80013c0:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 80013c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c8:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
        int y = queue_y[queue_head++];
 80013cc:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 80013d6:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80013da:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c

        for (int dir = 0; dir < 4; dir++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 80013ec:	e0a7      	b.n	800153e <calculate_optimal_path_from_explored_areas+0x4d6>
            int nx = x + dx[dir];
 80013ee:	4a4e      	ldr	r2, [pc, #312]	@ (8001528 <calculate_optimal_path_from_explored_areas+0x4c0>)
 80013f0:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 80013f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f8:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 80013fc:	4413      	add	r3, r2
 80013fe:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
            int ny = y + dy[dir];
 8001402:	4a4a      	ldr	r2, [pc, #296]	@ (800152c <calculate_optimal_path_from_explored_areas+0x4c4>)
 8001404:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 8001410:	4413      	add	r3, r2
 8001412:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804

            // CRITICAL: Only process VISITED cells with no walls
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8001416:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800141a:	2b00      	cmp	r3, #0
 800141c:	f2c0 808a 	blt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 8001420:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8001424:	2b0f      	cmp	r3, #15
 8001426:	f300 8085 	bgt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 800142a:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 800142e:	2b00      	cmp	r3, #0
 8001430:	f2c0 8080 	blt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 8001434:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8001438:	2b0f      	cmp	r3, #15
 800143a:	dc7b      	bgt.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                maze[nx][ny].visited &&  // Must be visited/explored
 800143c:	4937      	ldr	r1, [pc, #220]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800143e:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8001442:	011a      	lsls	r2, r3, #4
 8001444:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8001448:	4413      	add	r3, r2
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	440b      	add	r3, r1
 800144e:	3304      	adds	r3, #4
 8001450:	781b      	ldrb	r3, [r3, #0]
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8001452:	2b00      	cmp	r3, #0
 8001454:	d06e      	beq.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                !maze[x][y].walls[dir]) { // No wall between cells
 8001456:	4931      	ldr	r1, [pc, #196]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001458:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 800145c:	011a      	lsls	r2, r3, #4
 800145e:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8001462:	4413      	add	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	18ca      	adds	r2, r1, r3
 8001468:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 800146c:	4413      	add	r3, r2
 800146e:	3305      	adds	r3, #5
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f083 0301 	eor.w	r3, r3, #1
 8001476:	b2db      	uxtb	r3, r3
                maze[nx][ny].visited &&  // Must be visited/explored
 8001478:	2b00      	cmp	r3, #0
 800147a:	d05b      	beq.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>

                int new_dist = maze[x][y].distance + 1;
 800147c:	4927      	ldr	r1, [pc, #156]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800147e:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8001482:	011a      	lsls	r2, r3, #4
 8001484:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8001488:	4413      	add	r3, r2
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	440b      	add	r3, r1
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
                if (new_dist < maze[nx][ny].distance) {
 8001496:	4921      	ldr	r1, [pc, #132]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001498:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800149c:	011a      	lsls	r2, r3, #4
 800149e:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80014a2:	4413      	add	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	440b      	add	r3, r1
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 80014ae:	429a      	cmp	r2, r3
 80014b0:	da40      	bge.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                    maze[nx][ny].distance = new_dist;
 80014b2:	491a      	ldr	r1, [pc, #104]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80014b4:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80014b8:	011a      	lsls	r2, r3, #4
 80014ba:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80014be:	4413      	add	r3, r2
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	440b      	add	r3, r1
 80014c4:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 80014c8:	601a      	str	r2, [r3, #0]
                    if (queue_tail < 255) {
 80014ca:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80014ce:	2bfe      	cmp	r3, #254	@ 0xfe
 80014d0:	dc1c      	bgt.n	800150c <calculate_optimal_path_from_explored_areas+0x4a4>
                        queue_x[queue_tail] = nx;
 80014d2:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80014d6:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80014da:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80014de:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 80014e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        queue_y[queue_tail++] = ny;
 80014e6:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80014f0:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80014f4:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80014f8:	f8d7 1804 	ldr.w	r1, [r7, #2052]	@ 0x804
 80014fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    } else {
                        send_bluetooth_message("Queue overflow!\r\n");
                        break;
                    }
                    updates++;
 8001500:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8001504:	3301      	adds	r3, #1
 8001506:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 800150a:	e013      	b.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                        send_bluetooth_message("Queue overflow!\r\n");
 800150c:	4808      	ldr	r0, [pc, #32]	@ (8001530 <calculate_optimal_path_from_explored_areas+0x4c8>)
 800150e:	f000 f9ff 	bl	8001910 <send_bluetooth_message>
                        break;
 8001512:	e019      	b.n	8001548 <calculate_optimal_path_from_explored_areas+0x4e0>
 8001514:	0800fbec 	.word	0x0800fbec
 8001518:	0800fbf0 	.word	0x0800fbf0
 800151c:	2000045c 	.word	0x2000045c
 8001520:	0800fbf4 	.word	0x0800fbf4
 8001524:	0800fbf8 	.word	0x0800fbf8
 8001528:	0800fbcc 	.word	0x0800fbcc
 800152c:	0800fbdc 	.word	0x0800fbdc
 8001530:	0800d07c 	.word	0x0800d07c
        for (int dir = 0; dir < 4; dir++) {
 8001534:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001538:	3301      	adds	r3, #1
 800153a:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 800153e:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001542:	2b03      	cmp	r3, #3
 8001544:	f77f af53 	ble.w	80013ee <calculate_optimal_path_from_explored_areas+0x386>
    while (queue_head < queue_tail) {
 8001548:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 800154c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 8001550:	429a      	cmp	r2, r3
 8001552:	f6ff af31 	blt.w	80013b8 <calculate_optimal_path_from_explored_areas+0x350>
            }
        }
    }

    // Get theoretical minimum from explored path
    theoretical_minimum = maze[0][0].distance;
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <calculate_optimal_path_from_explored_areas+0x514>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a09      	ldr	r2, [pc, #36]	@ (8001580 <calculate_optimal_path_from_explored_areas+0x518>)
 800155c:	6013      	str	r3, [r2, #0]

    send_bluetooth_printf("[PATH ANALYSIS] Optimal path through explored areas: %d steps\r\n", theoretical_minimum);
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <calculate_optimal_path_from_explored_areas+0x518>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4619      	mov	r1, r3
 8001564:	4807      	ldr	r0, [pc, #28]	@ (8001584 <calculate_optimal_path_from_explored_areas+0x51c>)
 8001566:	f000 f9e9 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("[PATH ANALYSIS] Flood fill updates: %d\r\n", updates);
 800156a:	f8d7 1818 	ldr.w	r1, [r7, #2072]	@ 0x818
 800156e:	4806      	ldr	r0, [pc, #24]	@ (8001588 <calculate_optimal_path_from_explored_areas+0x520>)
 8001570:	f000 f9e4 	bl	800193c <send_bluetooth_printf>
}
 8001574:	f507 6703 	add.w	r7, r7, #2096	@ 0x830
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	2000045c 	.word	0x2000045c
 8001580:	200014ac 	.word	0x200014ac
 8001584:	0800d090 	.word	0x0800d090
 8001588:	0800d0d0 	.word	0x0800d0d0

0800158c <analyze_championship_maze_performance>:

/**
 * @brief Comprehensive championship maze performance analysis (MMS style)
 */
void analyze_championship_maze_performance(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== CHAMPIONSHIP PERFORMANCE ANALYSIS ===\r\n");
 8001592:	4872      	ldr	r0, [pc, #456]	@ (800175c <analyze_championship_maze_performance+0x1d0>)
 8001594:	f000 f9bc 	bl	8001910 <send_bluetooth_message>

    // Calculate exploration efficiency
    int cells_visited = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]
    int total_cells = MAZE_SIZE * MAZE_SIZE;
 800159c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015a0:	60bb      	str	r3, [r7, #8]

    for (int x = 0; x < MAZE_SIZE; x++) {
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	e019      	b.n	80015dc <analyze_championship_maze_performance+0x50>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	e010      	b.n	80015d0 <analyze_championship_maze_performance+0x44>
            if (maze[x][y].visited) {
 80015ae:	496c      	ldr	r1, [pc, #432]	@ (8001760 <analyze_championship_maze_performance+0x1d4>)
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	011a      	lsls	r2, r3, #4
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4413      	add	r3, r2
 80015b8:	011b      	lsls	r3, r3, #4
 80015ba:	440b      	add	r3, r1
 80015bc:	3304      	adds	r3, #4
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <analyze_championship_maze_performance+0x3e>
                cells_visited++;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
        for (int y = 0; y < MAZE_SIZE; y++) {
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3301      	adds	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b0f      	cmp	r3, #15
 80015d4:	ddeb      	ble.n	80015ae <analyze_championship_maze_performance+0x22>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	3301      	adds	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	2b0f      	cmp	r3, #15
 80015e0:	dde2      	ble.n	80015a8 <analyze_championship_maze_performance+0x1c>
            }
        }
    }

    float exploration_efficiency = (float)cells_visited / total_cells * 100.0f;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015fa:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001764 <analyze_championship_maze_performance+0x1d8>
 80015fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001602:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_message("📊 EXPLORATION METRICS:\r\n");
 8001606:	4858      	ldr	r0, [pc, #352]	@ (8001768 <analyze_championship_maze_performance+0x1dc>)
 8001608:	f000 f982 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_printf(" Exploration Efficiency: %.1f%%\r\n", exploration_efficiency);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7fe ffa3 	bl	8000558 <__aeabi_f2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4855      	ldr	r0, [pc, #340]	@ (800176c <analyze_championship_maze_performance+0x1e0>)
 8001618:	f000 f990 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf(" Cells Visited: %d/%d\r\n", cells_visited, total_cells);
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	6979      	ldr	r1, [r7, #20]
 8001620:	4853      	ldr	r0, [pc, #332]	@ (8001770 <analyze_championship_maze_performance+0x1e4>)
 8001622:	f000 f98b 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf(" Total Exploration Steps: %d moves\r\n", exploration_steps);
 8001626:	4b53      	ldr	r3, [pc, #332]	@ (8001774 <analyze_championship_maze_performance+0x1e8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	4852      	ldr	r0, [pc, #328]	@ (8001778 <analyze_championship_maze_performance+0x1ec>)
 800162e:	f000 f985 	bl	800193c <send_bluetooth_printf>

    send_bluetooth_message("\r\n🎯 OPTIMAL PATH ANALYSIS:\r\n");
 8001632:	4852      	ldr	r0, [pc, #328]	@ (800177c <analyze_championship_maze_performance+0x1f0>)
 8001634:	f000 f96c 	bl	8001910 <send_bluetooth_message>
    if (theoretical_minimum < MAX_DISTANCE) {
 8001638:	4b51      	ldr	r3, [pc, #324]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001640:	4293      	cmp	r3, r2
 8001642:	dc0c      	bgt.n	800165e <analyze_championship_maze_performance+0xd2>
        send_bluetooth_printf(" Best Path Through Explored Areas: %d steps\r\n", theoretical_minimum);
 8001644:	4b4e      	ldr	r3, [pc, #312]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4619      	mov	r1, r3
 800164a:	484e      	ldr	r0, [pc, #312]	@ (8001784 <analyze_championship_maze_performance+0x1f8>)
 800164c:	f000 f976 	bl	800193c <send_bluetooth_printf>
        send_bluetooth_message(" Path Knowledge: ✅ COMPLETE for explored regions\r\n");
 8001650:	484d      	ldr	r0, [pc, #308]	@ (8001788 <analyze_championship_maze_performance+0x1fc>)
 8001652:	f000 f95d 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" Algorithm Efficiency: ✅ CHAMPIONSHIP LEVEL\r\n");
 8001656:	484d      	ldr	r0, [pc, #308]	@ (800178c <analyze_championship_maze_performance+0x200>)
 8001658:	f000 f95a 	bl	8001910 <send_bluetooth_message>
 800165c:	e005      	b.n	800166a <analyze_championship_maze_performance+0xde>
    } else {
        send_bluetooth_message(" ❌ No path found through explored areas!\r\n");
 800165e:	484c      	ldr	r0, [pc, #304]	@ (8001790 <analyze_championship_maze_performance+0x204>)
 8001660:	f000 f956 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" Check if center was reached and start is accessible\r\n");
 8001664:	484b      	ldr	r0, [pc, #300]	@ (8001794 <analyze_championship_maze_performance+0x208>)
 8001666:	f000 f953 	bl	8001910 <send_bluetooth_message>
    }

    // Performance rating based on exploration efficiency
    send_bluetooth_message("\r\n🏆 PERFORMANCE RATING:\r\n");
 800166a:	484b      	ldr	r0, [pc, #300]	@ (8001798 <analyze_championship_maze_performance+0x20c>)
 800166c:	f000 f950 	bl	8001910 <send_bluetooth_message>
    if (exploration_efficiency <= 50.0f && theoretical_minimum < MAX_DISTANCE) {
 8001670:	edd7 7a01 	vldr	s15, [r7, #4]
 8001674:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800179c <analyze_championship_maze_performance+0x210>
 8001678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001680:	d80c      	bhi.n	800169c <analyze_championship_maze_performance+0x110>
 8001682:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f242 720e 	movw	r2, #9998	@ 0x270e
 800168a:	4293      	cmp	r3, r2
 800168c:	dc06      	bgt.n	800169c <analyze_championship_maze_performance+0x110>
        send_bluetooth_message(" ⭐⭐⭐⭐⭐ CHAMPIONSHIP LEVEL\r\n");
 800168e:	4844      	ldr	r0, [pc, #272]	@ (80017a0 <analyze_championship_maze_performance+0x214>)
 8001690:	f000 f93e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🥇 Efficient exploration with optimal path knowledge!\r\n");
 8001694:	4843      	ldr	r0, [pc, #268]	@ (80017a4 <analyze_championship_maze_performance+0x218>)
 8001696:	f000 f93b 	bl	8001910 <send_bluetooth_message>
 800169a:	e025      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else if (exploration_efficiency <= 65.0f) {
 800169c:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a0:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80017a8 <analyze_championship_maze_performance+0x21c>
 80016a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	d806      	bhi.n	80016bc <analyze_championship_maze_performance+0x130>
        send_bluetooth_message(" ⭐⭐⭐⭐ COMPETITION READY\r\n");
 80016ae:	483f      	ldr	r0, [pc, #252]	@ (80017ac <analyze_championship_maze_performance+0x220>)
 80016b0:	f000 f92e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🥈 Good exploration efficiency with complete maze knowledge\r\n");
 80016b4:	483e      	ldr	r0, [pc, #248]	@ (80017b0 <analyze_championship_maze_performance+0x224>)
 80016b6:	f000 f92b 	bl	8001910 <send_bluetooth_message>
 80016ba:	e015      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else if (exploration_efficiency <= 80.0f) {
 80016bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c0:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80017b4 <analyze_championship_maze_performance+0x228>
 80016c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	d806      	bhi.n	80016dc <analyze_championship_maze_performance+0x150>
        send_bluetooth_message(" ⭐⭐⭐ GOOD PERFORMANCE\r\n");
 80016ce:	483a      	ldr	r0, [pc, #232]	@ (80017b8 <analyze_championship_maze_performance+0x22c>)
 80016d0:	f000 f91e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🥉 Solid exploration, room for optimization\r\n");
 80016d4:	4839      	ldr	r0, [pc, #228]	@ (80017bc <analyze_championship_maze_performance+0x230>)
 80016d6:	f000 f91b 	bl	8001910 <send_bluetooth_message>
 80016da:	e005      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else {
        send_bluetooth_message(" ⭐⭐ NEEDS OPTIMIZATION\r\n");
 80016dc:	4838      	ldr	r0, [pc, #224]	@ (80017c0 <analyze_championship_maze_performance+0x234>)
 80016de:	f000 f917 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🔄 Over-exploration detected, improve search termination\r\n");
 80016e2:	4838      	ldr	r0, [pc, #224]	@ (80017c4 <analyze_championship_maze_performance+0x238>)
 80016e4:	f000 f914 	bl	8001910 <send_bluetooth_message>
    }

    // Championship recommendations
    send_bluetooth_message("\r\n💡 CHAMPIONSHIP RECOMMENDATIONS:\r\n");
 80016e8:	4837      	ldr	r0, [pc, #220]	@ (80017c8 <analyze_championship_maze_performance+0x23c>)
 80016ea:	f000 f911 	bl	8001910 <send_bluetooth_message>
    if (exploration_efficiency <= 50.0f && theoretical_minimum < MAX_DISTANCE) {
 80016ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80016f2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800179c <analyze_championship_maze_performance+0x210>
 80016f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fe:	d80f      	bhi.n	8001720 <analyze_championship_maze_performance+0x194>
 8001700:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001708:	4293      	cmp	r3, r2
 800170a:	dc09      	bgt.n	8001720 <analyze_championship_maze_performance+0x194>
        send_bluetooth_message(" ✅ Excellent exploration efficiency! Championship ready!\r\n");
 800170c:	482f      	ldr	r0, [pc, #188]	@ (80017cc <analyze_championship_maze_performance+0x240>)
 800170e:	f000 f8ff 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" ✅ Optimal path knowledge complete!\r\n");
 8001712:	482f      	ldr	r0, [pc, #188]	@ (80017d0 <analyze_championship_maze_performance+0x244>)
 8001714:	f000 f8fc 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🏆 Ready for IEEE Micromouse competition!\r\n");
 8001718:	482e      	ldr	r0, [pc, #184]	@ (80017d4 <analyze_championship_maze_performance+0x248>)
 800171a:	f000 f8f9 	bl	8001910 <send_bluetooth_message>
 800171e:	e015      	b.n	800174c <analyze_championship_maze_performance+0x1c0>
    } else if (exploration_efficiency > 75.0f) {
 8001720:	edd7 7a01 	vldr	s15, [r7, #4]
 8001724:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80017d8 <analyze_championship_maze_performance+0x24c>
 8001728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	dd06      	ble.n	8001740 <analyze_championship_maze_performance+0x1b4>
        send_bluetooth_message(" 🔄 Consider smarter search termination\r\n");
 8001732:	482a      	ldr	r0, [pc, #168]	@ (80017dc <analyze_championship_maze_performance+0x250>)
 8001734:	f000 f8ec 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" 🔄 Implement early stopping when center is fully explored\r\n");
 8001738:	4829      	ldr	r0, [pc, #164]	@ (80017e0 <analyze_championship_maze_performance+0x254>)
 800173a:	f000 f8e9 	bl	8001910 <send_bluetooth_message>
 800173e:	e005      	b.n	800174c <analyze_championship_maze_performance+0x1c0>
    } else {
        send_bluetooth_message(" ✅ Good balance of exploration and efficiency\r\n");
 8001740:	4828      	ldr	r0, [pc, #160]	@ (80017e4 <analyze_championship_maze_performance+0x258>)
 8001742:	f000 f8e5 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" ✅ Path knowledge is complete for explored areas\r\n");
 8001746:	4828      	ldr	r0, [pc, #160]	@ (80017e8 <analyze_championship_maze_performance+0x25c>)
 8001748:	f000 f8e2 	bl	8001910 <send_bluetooth_message>
    }

    send_bluetooth_message("========================================\r\n");
 800174c:	4827      	ldr	r0, [pc, #156]	@ (80017ec <analyze_championship_maze_performance+0x260>)
 800174e:	f000 f8df 	bl	8001910 <send_bluetooth_message>
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800d0fc 	.word	0x0800d0fc
 8001760:	2000045c 	.word	0x2000045c
 8001764:	42c80000 	.word	0x42c80000
 8001768:	0800d12c 	.word	0x0800d12c
 800176c:	0800d148 	.word	0x0800d148
 8001770:	0800d16c 	.word	0x0800d16c
 8001774:	200014a8 	.word	0x200014a8
 8001778:	0800d184 	.word	0x0800d184
 800177c:	0800d1ac 	.word	0x0800d1ac
 8001780:	200014ac 	.word	0x200014ac
 8001784:	0800d1cc 	.word	0x0800d1cc
 8001788:	0800d1fc 	.word	0x0800d1fc
 800178c:	0800d234 	.word	0x0800d234
 8001790:	0800d264 	.word	0x0800d264
 8001794:	0800d294 	.word	0x0800d294
 8001798:	0800d2cc 	.word	0x0800d2cc
 800179c:	42480000 	.word	0x42480000
 80017a0:	0800d2ec 	.word	0x0800d2ec
 80017a4:	0800d314 	.word	0x0800d314
 80017a8:	42820000 	.word	0x42820000
 80017ac:	0800d350 	.word	0x0800d350
 80017b0:	0800d374 	.word	0x0800d374
 80017b4:	42a00000 	.word	0x42a00000
 80017b8:	0800d3b8 	.word	0x0800d3b8
 80017bc:	0800d3d8 	.word	0x0800d3d8
 80017c0:	0800d40c 	.word	0x0800d40c
 80017c4:	0800d42c 	.word	0x0800d42c
 80017c8:	0800d46c 	.word	0x0800d46c
 80017cc:	0800d494 	.word	0x0800d494
 80017d0:	0800d4d4 	.word	0x0800d4d4
 80017d4:	0800d4fc 	.word	0x0800d4fc
 80017d8:	42960000 	.word	0x42960000
 80017dc:	0800d52c 	.word	0x0800d52c
 80017e0:	0800d558 	.word	0x0800d558
 80017e4:	0800d598 	.word	0x0800d598
 80017e8:	0800d5cc 	.word	0x0800d5cc
 80017ec:	0800d604 	.word	0x0800d604

080017f0 <print_championship_distance_map>:

/**
 * @brief Print detailed distance map for EXPLORED areas only (MMS style)
 */
void print_championship_distance_map(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n📍 OPTIMAL DISTANCE MAP (explored areas only):\r\n");
 80017f6:	483a      	ldr	r0, [pc, #232]	@ (80018e0 <print_championship_distance_map+0xf0>)
 80017f8:	f000 f88a 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("   ");
 80017fc:	4839      	ldr	r0, [pc, #228]	@ (80018e4 <print_championship_distance_map+0xf4>)
 80017fe:	f000 f887 	bl	8001910 <send_bluetooth_message>

    // Print column headers
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	e006      	b.n	8001816 <print_championship_distance_map+0x26>
        send_bluetooth_printf("%3d", x);
 8001808:	68f9      	ldr	r1, [r7, #12]
 800180a:	4837      	ldr	r0, [pc, #220]	@ (80018e8 <print_championship_distance_map+0xf8>)
 800180c:	f000 f896 	bl	800193c <send_bluetooth_printf>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3301      	adds	r3, #1
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2b0f      	cmp	r3, #15
 800181a:	ddf5      	ble.n	8001808 <print_championship_distance_map+0x18>
    }
    send_bluetooth_message("\r\n");
 800181c:	4833      	ldr	r0, [pc, #204]	@ (80018ec <print_championship_distance_map+0xfc>)
 800181e:	f000 f877 	bl	8001910 <send_bluetooth_message>

    // Print maze from top to bottom (MMS style)
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 8001822:	230f      	movs	r3, #15
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	e040      	b.n	80018aa <print_championship_distance_map+0xba>
        send_bluetooth_printf("%2d ", y);
 8001828:	68b9      	ldr	r1, [r7, #8]
 800182a:	4831      	ldr	r0, [pc, #196]	@ (80018f0 <print_championship_distance_map+0x100>)
 800182c:	f000 f886 	bl	800193c <send_bluetooth_printf>

        for (int x = 0; x < MAZE_SIZE; x++) {
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	e030      	b.n	8001898 <print_championship_distance_map+0xa8>
            if (!maze[x][y].visited) {
 8001836:	492f      	ldr	r1, [pc, #188]	@ (80018f4 <print_championship_distance_map+0x104>)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	011a      	lsls	r2, r3, #4
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4413      	add	r3, r2
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	440b      	add	r3, r1
 8001844:	3304      	adds	r3, #4
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	f083 0301 	eor.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <print_championship_distance_map+0x6a>
                send_bluetooth_message(" - "); // Not explored
 8001852:	4829      	ldr	r0, [pc, #164]	@ (80018f8 <print_championship_distance_map+0x108>)
 8001854:	f000 f85c 	bl	8001910 <send_bluetooth_message>
 8001858:	e01b      	b.n	8001892 <print_championship_distance_map+0xa2>
            } else if (maze[x][y].distance == MAX_DISTANCE) {
 800185a:	4926      	ldr	r1, [pc, #152]	@ (80018f4 <print_championship_distance_map+0x104>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	011a      	lsls	r2, r3, #4
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	4413      	add	r3, r2
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	440b      	add	r3, r1
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800186e:	4293      	cmp	r3, r2
 8001870:	d103      	bne.n	800187a <print_championship_distance_map+0x8a>
                send_bluetooth_message(" ∞ "); // Explored but unreachable
 8001872:	4822      	ldr	r0, [pc, #136]	@ (80018fc <print_championship_distance_map+0x10c>)
 8001874:	f000 f84c 	bl	8001910 <send_bluetooth_message>
 8001878:	e00b      	b.n	8001892 <print_championship_distance_map+0xa2>
            } else {
                send_bluetooth_printf("%3d", maze[x][y].distance);
 800187a:	491e      	ldr	r1, [pc, #120]	@ (80018f4 <print_championship_distance_map+0x104>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	011a      	lsls	r2, r3, #4
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	4413      	add	r3, r2
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	440b      	add	r3, r1
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	4816      	ldr	r0, [pc, #88]	@ (80018e8 <print_championship_distance_map+0xf8>)
 800188e:	f000 f855 	bl	800193c <send_bluetooth_printf>
        for (int x = 0; x < MAZE_SIZE; x++) {
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3301      	adds	r3, #1
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b0f      	cmp	r3, #15
 800189c:	ddcb      	ble.n	8001836 <print_championship_distance_map+0x46>
            }
        }
        send_bluetooth_message("\r\n");
 800189e:	4813      	ldr	r0, [pc, #76]	@ (80018ec <print_championship_distance_map+0xfc>)
 80018a0:	f000 f836 	bl	8001910 <send_bluetooth_message>
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	dabb      	bge.n	8001828 <print_championship_distance_map+0x38>
    }

    if (theoretical_minimum < MAX_DISTANCE) {
 80018b0:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <print_championship_distance_map+0x110>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f242 720e 	movw	r2, #9998	@ 0x270e
 80018b8:	4293      	cmp	r3, r2
 80018ba:	dc06      	bgt.n	80018ca <print_championship_distance_map+0xda>
        send_bluetooth_printf("\r\nOptimal path through explored areas: %d steps\r\n", theoretical_minimum);
 80018bc:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <print_championship_distance_map+0x110>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	4810      	ldr	r0, [pc, #64]	@ (8001904 <print_championship_distance_map+0x114>)
 80018c4:	f000 f83a 	bl	800193c <send_bluetooth_printf>
 80018c8:	e002      	b.n	80018d0 <print_championship_distance_map+0xe0>
    } else {
        send_bluetooth_message("\r\n❌ No path found through explored areas\r\n");
 80018ca:	480f      	ldr	r0, [pc, #60]	@ (8001908 <print_championship_distance_map+0x118>)
 80018cc:	f000 f820 	bl	8001910 <send_bluetooth_message>
    }

    send_bluetooth_message("Legend: - = not explored, ∞ = explored but unreachable\r\n");
 80018d0:	480e      	ldr	r0, [pc, #56]	@ (800190c <print_championship_distance_map+0x11c>)
 80018d2:	f000 f81d 	bl	8001910 <send_bluetooth_message>
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	0800d630 	.word	0x0800d630
 80018e4:	0800d668 	.word	0x0800d668
 80018e8:	0800d66c 	.word	0x0800d66c
 80018ec:	0800d670 	.word	0x0800d670
 80018f0:	0800d674 	.word	0x0800d674
 80018f4:	2000045c 	.word	0x2000045c
 80018f8:	0800d67c 	.word	0x0800d67c
 80018fc:	0800d680 	.word	0x0800d680
 8001900:	200014ac 	.word	0x200014ac
 8001904:	0800d688 	.word	0x0800d688
 8001908:	0800d6bc 	.word	0x0800d6bc
 800190c:	0800d6ec 	.word	0x0800d6ec

08001910 <send_bluetooth_message>:
#include <string.h>
/**
 * @brief Send message via Bluetooth
 */
void send_bluetooth_message(const char* message)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), 1000);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7fe fcb1 	bl	8000280 <strlen>
 800191e:	4603      	mov	r3, r0
 8001920:	b29a      	uxth	r2, r3
 8001922:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	4803      	ldr	r0, [pc, #12]	@ (8001938 <send_bluetooth_message+0x28>)
 800192a:	f007 fd01 	bl	8009330 <HAL_UART_Transmit>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000414 	.word	0x20000414

0800193c <send_bluetooth_printf>:

/**
 * @brief Send formatted message via Bluetooth
 */
void send_bluetooth_printf(const char* format, ...)
{
 800193c:	b40f      	push	{r0, r1, r2, r3}
 800193e:	b580      	push	{r7, lr}
 8001940:	b0c2      	sub	sp, #264	@ 0x108
 8001942:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 8001944:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800194c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001950:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001952:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001956:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800195a:	f107 0008 	add.w	r0, r7, #8
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001964:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001968:	f009 fa34 	bl	800add4 <vsniprintf>
    va_end(args);

    send_bluetooth_message(buffer);
 800196c:	f107 0308 	add.w	r3, r7, #8
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ffcd 	bl	8001910 <send_bluetooth_message>
}
 8001976:	bf00      	nop
 8001978:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800197c:	46bd      	mov	sp, r7
 800197e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001982:	b004      	add	sp, #16
 8001984:	4770      	bx	lr
	...

08001988 <send_battery_status>:

/**
 * @brief Send battery status
 */
void send_battery_status(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af02      	add	r7, sp, #8
    // Convert ADC reading to voltage (assuming 3.3V reference)
    float voltage = (sensors.battery * 3.3f) / 4096.0f;
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <send_battery_status+0x60>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	ee07 3a90 	vmov	s15, r3
 8001996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80019ec <send_battery_status+0x64>
 800199e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019a2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80019f0 <send_battery_status+0x68>
 80019a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019aa:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_printf("Battery: %.2fV (ADC:%d)", voltage, sensors.battery);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7fe fdd2 	bl	8000558 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	490b      	ldr	r1, [pc, #44]	@ (80019e8 <send_battery_status+0x60>)
 80019ba:	8809      	ldrh	r1, [r1, #0]
 80019bc:	9100      	str	r1, [sp, #0]
 80019be:	480d      	ldr	r0, [pc, #52]	@ (80019f4 <send_battery_status+0x6c>)
 80019c0:	f7ff ffbc 	bl	800193c <send_bluetooth_printf>

    if (sensors.battery < BATTERY_LOW_THRESHOLD) {
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <send_battery_status+0x60>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d803      	bhi.n	80019d8 <send_battery_status+0x50>
        send_bluetooth_message(" - LOW BATTERY WARNING!\r\n");
 80019d0:	4809      	ldr	r0, [pc, #36]	@ (80019f8 <send_battery_status+0x70>)
 80019d2:	f7ff ff9d 	bl	8001910 <send_bluetooth_message>
    } else {
        send_bluetooth_message(" - OK\r\n");
    }
}
 80019d6:	e002      	b.n	80019de <send_battery_status+0x56>
        send_bluetooth_message(" - OK\r\n");
 80019d8:	4808      	ldr	r0, [pc, #32]	@ (80019fc <send_battery_status+0x74>)
 80019da:	f7ff ff99 	bl	8001910 <send_bluetooth_message>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20001470 	.word	0x20001470
 80019ec:	40533333 	.word	0x40533333
 80019f0:	45800000 	.word	0x45800000
 80019f4:	0800dd48 	.word	0x0800dd48
 80019f8:	0800dd60 	.word	0x0800dd60
 80019fc:	0800dd7c 	.word	0x0800dd7c

08001a00 <send_championship_stats>:

/**
 * @brief Send championship statistics
 */
void send_championship_stats(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n🏆 CHAMPIONSHIP STATISTICS 🏆\r\n");
 8001a04:	480b      	ldr	r0, [pc, #44]	@ (8001a34 <send_championship_stats+0x34>)
 8001a06:	f7ff ff83 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_printf("Algorithm: Flood Fill + Championship Heuristics\r\n");
 8001a0a:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <send_championship_stats+0x38>)
 8001a0c:	f7ff ff96 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("MCU: STM32F411CEU6 @ 84MHz\r\n");
 8001a10:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <send_championship_stats+0x3c>)
 8001a12:	f7ff ff93 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("Sensors: 4x TEFT4300 IR + MPU9250 Gyro\r\n");
 8001a16:	480a      	ldr	r0, [pc, #40]	@ (8001a40 <send_championship_stats+0x40>)
 8001a18:	f7ff ff90 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("Motors: DRV8833 H-Bridge with Encoders\r\n");
 8001a1c:	4809      	ldr	r0, [pc, #36]	@ (8001a44 <send_championship_stats+0x44>)
 8001a1e:	f7ff ff8d 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("International Standard: IEEE Micromouse Compliant\r\n");
 8001a22:	4809      	ldr	r0, [pc, #36]	@ (8001a48 <send_championship_stats+0x48>)
 8001a24:	f7ff ff8a 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_message("====================================\r\n");
 8001a28:	4808      	ldr	r0, [pc, #32]	@ (8001a4c <send_championship_stats+0x4c>)
 8001a2a:	f7ff ff71 	bl	8001910 <send_bluetooth_message>
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	0800dd84 	.word	0x0800dd84
 8001a38:	0800ddac 	.word	0x0800ddac
 8001a3c:	0800dde0 	.word	0x0800dde0
 8001a40:	0800de00 	.word	0x0800de00
 8001a44:	0800de2c 	.word	0x0800de2c
 8001a48:	0800de58 	.word	0x0800de58
 8001a4c:	0800de8c 	.word	0x0800de8c

08001a50 <clampf>:
// Outer loop (angle -> desired rate) simple P:
//static float Kp_angle = 4.0f;     // starts modest; increases turn crispness
//static float OMEGA_MAX = 250.0f;  // deg/s cap during turns (safe)

// ===== UTILITY FUNCTIONS =====
static inline float clampf(float v, float lo, float hi) {
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a5a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a5e:	ed87 1a01 	vstr	s2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 8001a62:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a66:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a72:	d501      	bpl.n	8001a78 <clampf+0x28>
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	e00b      	b.n	8001a90 <clampf+0x40>
 8001a78:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a88:	dd01      	ble.n	8001a8e <clampf+0x3e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	e000      	b.n	8001a90 <clampf+0x40>
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	ee07 3a90 	vmov	s15, r3
}
 8001a94:	eeb0 0a67 	vmov.f32	s0, s15
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
	...

08001aa4 <reset_heading_pid>:

/**
 * @brief Reset heading PID state
 */
static void reset_heading_pid(void) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
    yaw_deg = 0.0f;
 8001aa8:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <reset_heading_pid+0x28>)
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
    yaw_err_i = 0.0f;
 8001ab0:	4b07      	ldr	r3, [pc, #28]	@ (8001ad0 <reset_heading_pid+0x2c>)
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
    yaw_err_prev = 0.0f;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <reset_heading_pid+0x30>)
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
    send_bluetooth_message("Heading PID reset\r\n");
 8001ac0:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <reset_heading_pid+0x34>)
 8001ac2:	f7ff ff25 	bl	8001910 <send_bluetooth_message>
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000214 	.word	0x20000214
 8001ad0:	20000218 	.word	0x20000218
 8001ad4:	2000021c 	.word	0x2000021c
 8001ad8:	0800deb4 	.word	0x0800deb4

08001adc <scurve_profile_init_enhanced>:

/**
 * @brief Initialize S-curve profile using existing VelocityProfile struct
 */
static void scurve_profile_init_enhanced(VelocityProfile* profile, float distance,
                                        float max_vel, float max_accel, float max_jerk) {
 8001adc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ae0:	b08a      	sub	sp, #40	@ 0x28
 8001ae2:	af04      	add	r7, sp, #16
 8001ae4:	6178      	str	r0, [r7, #20]
 8001ae6:	ed87 0a04 	vstr	s0, [r7, #16]
 8001aea:	edc7 0a03 	vstr	s1, [r7, #12]
 8001aee:	ed87 1a02 	vstr	s2, [r7, #8]
 8001af2:	edc7 1a01 	vstr	s3, [r7, #4]
    // Use existing velocity_profile_init as base
    velocity_profile_init(profile, distance, max_vel);
 8001af6:	edd7 0a03 	vldr	s1, [r7, #12]
 8001afa:	ed97 0a04 	vldr	s0, [r7, #16]
 8001afe:	6978      	ldr	r0, [r7, #20]
 8001b00:	f003 ff68 	bl	80059d4 <velocity_profile_init>

    // Override acceleration if different
    profile->max_acceleration = max_accel;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	605a      	str	r2, [r3, #4]

    // Note: max_jerk not used in current simple implementation
    // Could be added to VelocityProfile struct if needed for true S-curve

    send_bluetooth_printf("S-curve profile: dist=%.0f, vel=%.0f, accel=%.0f\r\n",
 8001b0a:	6938      	ldr	r0, [r7, #16]
 8001b0c:	f7fe fd24 	bl	8000558 <__aeabi_f2d>
 8001b10:	4680      	mov	r8, r0
 8001b12:	4689      	mov	r9, r1
 8001b14:	68f8      	ldr	r0, [r7, #12]
 8001b16:	f7fe fd1f 	bl	8000558 <__aeabi_f2d>
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	460d      	mov	r5, r1
 8001b1e:	68b8      	ldr	r0, [r7, #8]
 8001b20:	f7fe fd1a 	bl	8000558 <__aeabi_f2d>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b2c:	e9cd 4500 	strd	r4, r5, [sp]
 8001b30:	4642      	mov	r2, r8
 8001b32:	464b      	mov	r3, r9
 8001b34:	4803      	ldr	r0, [pc, #12]	@ (8001b44 <scurve_profile_init_enhanced+0x68>)
 8001b36:	f7ff ff01 	bl	800193c <send_bluetooth_printf>
                          distance, max_vel, max_accel);
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b44:	0800dec8 	.word	0x0800dec8

08001b48 <scurve_velocity_to_pwm>:

/**
 * @brief Convert velocity (mm/s) to PWM (0-1000)
 */
static uint16_t scurve_velocity_to_pwm(float velocity_mm_s) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	ed87 0a01 	vstr	s0, [r7, #4]
    // Linear mapping: 0 mm/s = 0 PWM, 600 mm/s = 800 PWM
    float pwm_float = velocity_mm_s * (800.0f / 600.0f);
 8001b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b56:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b94 <scurve_velocity_to_pwm+0x4c>
 8001b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5e:	edc7 7a03 	vstr	s15, [r7, #12]
    uint16_t pwm = (uint16_t)clampf(pwm_float, 0, PWM_MAX);
 8001b62:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8001b98 <scurve_velocity_to_pwm+0x50>
 8001b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b6a:	eeb0 1a67 	vmov.f32	s2, s15
 8001b6e:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8001b9c <scurve_velocity_to_pwm+0x54>
 8001b72:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b76:	f7ff ff6b 	bl	8001a50 <clampf>
 8001b7a:	eef0 7a40 	vmov.f32	s15, s0
 8001b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b82:	ee17 3a90 	vmov	r3, s15
 8001b86:	817b      	strh	r3, [r7, #10]
    return pwm;
 8001b88:	897b      	ldrh	r3, [r7, #10]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	3faaaaab 	.word	0x3faaaaab
 8001b98:	000003e8 	.word	0x000003e8
 8001b9c:	00000000 	.word	0x00000000

08001ba0 <scurve_get_optimal_parameters>:

/**
 * @brief Get optimal S-curve parameters based on distance
 */
static void scurve_get_optimal_parameters(float distance, float* max_vel,
                                         float* max_accel, float* max_jerk) {
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001baa:	60b8      	str	r0, [r7, #8]
 8001bac:	6079      	str	r1, [r7, #4]
 8001bae:	603a      	str	r2, [r7, #0]
    // Adjust parameters based on distance for optimal performance
    if (distance < 90.0f) { // Half cell
 8001bb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bb4:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001c6c <scurve_get_optimal_parameters+0xcc>
 8001bb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc0:	d514      	bpl.n	8001bec <scurve_get_optimal_parameters+0x4c>
        *max_vel *= 0.7f;   // Reduce speed for short distances
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001c70 <scurve_get_optimal_parameters+0xd0>
 8001bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	edc3 7a00 	vstr	s15, [r3]
        *max_accel *= 0.8f; // Gentler acceleration for short moves
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001c74 <scurve_get_optimal_parameters+0xd4>
 8001be0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	edc3 7a00 	vstr	s15, [r3]
    }

    // Jerk is not used in current simple trapezoidal profile
    // Could be implemented for true S-curve if needed
    (void)max_jerk; // Suppress unused parameter warning
}
 8001bea:	e038      	b.n	8001c5e <scurve_get_optimal_parameters+0xbe>
    } else if (distance > 360.0f) { // Multi-cell moves
 8001bec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bf0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001c78 <scurve_get_optimal_parameters+0xd8>
 8001bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfc:	dc00      	bgt.n	8001c00 <scurve_get_optimal_parameters+0x60>
}
 8001bfe:	e02e      	b.n	8001c5e <scurve_get_optimal_parameters+0xbe>
        *max_vel *= 1.2f;   // Can go faster for longer distances
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	edd3 7a00 	vldr	s15, [r3]
 8001c06:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001c7c <scurve_get_optimal_parameters+0xdc>
 8001c0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	edc3 7a00 	vstr	s15, [r3]
        *max_accel *= 1.1f; // More aggressive acceleration
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	edd3 7a00 	vldr	s15, [r3]
 8001c1a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001c80 <scurve_get_optimal_parameters+0xe0>
 8001c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	edc3 7a00 	vstr	s15, [r3]
        if (*max_vel > 800.0f) *max_vel = 800.0f;
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001c84 <scurve_get_optimal_parameters+0xe4>
 8001c32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	dd02      	ble.n	8001c42 <scurve_get_optimal_parameters+0xa2>
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <scurve_get_optimal_parameters+0xe8>)
 8001c40:	601a      	str	r2, [r3, #0]
        if (*max_accel > 2500.0f) *max_accel = 2500.0f;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001c8c <scurve_get_optimal_parameters+0xec>
 8001c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c54:	dc00      	bgt.n	8001c58 <scurve_get_optimal_parameters+0xb8>
}
 8001c56:	e002      	b.n	8001c5e <scurve_get_optimal_parameters+0xbe>
        if (*max_accel > 2500.0f) *max_accel = 2500.0f;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a0d      	ldr	r2, [pc, #52]	@ (8001c90 <scurve_get_optimal_parameters+0xf0>)
 8001c5c:	601a      	str	r2, [r3, #0]
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	42b40000 	.word	0x42b40000
 8001c70:	3f333333 	.word	0x3f333333
 8001c74:	3f4ccccd 	.word	0x3f4ccccd
 8001c78:	43b40000 	.word	0x43b40000
 8001c7c:	3f99999a 	.word	0x3f99999a
 8001c80:	3f8ccccd 	.word	0x3f8ccccd
 8001c84:	44480000 	.word	0x44480000
 8001c88:	44480000 	.word	0x44480000
 8001c8c:	451c4000 	.word	0x451c4000
 8001c90:	451c4000 	.word	0x451c4000

08001c94 <move_forward_scurve>:

/**
 * @brief Enhanced S-curve forward movement with gyro stabilization  //////// Find the constants
 */
void move_forward_scurve(float distance_mm, float speed_multiplier) {
 8001c94:	b5b0      	push	{r4, r5, r7, lr}
 8001c96:	b0a2      	sub	sp, #136	@ 0x88
 8001c98:	af04      	add	r7, sp, #16
 8001c9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c9e:	edc7 0a00 	vstr	s1, [r7]
    send_bluetooth_printf("🚀 S-curve forward: %.1f mm, speed=%.2fx\r\n",
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f7fe fc58 	bl	8000558 <__aeabi_f2d>
 8001ca8:	4604      	mov	r4, r0
 8001caa:	460d      	mov	r5, r1
 8001cac:	6838      	ldr	r0, [r7, #0]
 8001cae:	f7fe fc53 	bl	8000558 <__aeabi_f2d>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	e9cd 2300 	strd	r2, r3, [sp]
 8001cba:	4622      	mov	r2, r4
 8001cbc:	462b      	mov	r3, r5
 8001cbe:	48bf      	ldr	r0, [pc, #764]	@ (8001fbc <move_forward_scurve+0x328>)
 8001cc0:	f7ff fe3c 	bl	800193c <send_bluetooth_printf>
                          distance_mm, speed_multiplier);

    // Check bounds before moving
    int new_x = robot.x + dx[robot.direction];
 8001cc4:	4bbe      	ldr	r3, [pc, #760]	@ (8001fc0 <move_forward_scurve+0x32c>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4bbd      	ldr	r3, [pc, #756]	@ (8001fc0 <move_forward_scurve+0x32c>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	49bd      	ldr	r1, [pc, #756]	@ (8001fc4 <move_forward_scurve+0x330>)
 8001cce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	663b      	str	r3, [r7, #96]	@ 0x60
    int new_y = robot.y + dy[robot.direction];
 8001cd6:	4bba      	ldr	r3, [pc, #744]	@ (8001fc0 <move_forward_scurve+0x32c>)
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	4bb9      	ldr	r3, [pc, #740]	@ (8001fc0 <move_forward_scurve+0x32c>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	49ba      	ldr	r1, [pc, #744]	@ (8001fc8 <move_forward_scurve+0x334>)
 8001ce0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 8001ce8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	db08      	blt.n	8001d00 <move_forward_scurve+0x6c>
 8001cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cf0:	2b0f      	cmp	r3, #15
 8001cf2:	dc05      	bgt.n	8001d00 <move_forward_scurve+0x6c>
 8001cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db02      	blt.n	8001d00 <move_forward_scurve+0x6c>
 8001cfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cfc:	2b0f      	cmp	r3, #15
 8001cfe:	dd03      	ble.n	8001d08 <move_forward_scurve+0x74>
        send_bluetooth_message("❌ Cannot move - out of bounds!\r\n");
 8001d00:	48b2      	ldr	r0, [pc, #712]	@ (8001fcc <move_forward_scurve+0x338>)
 8001d02:	f7ff fe05 	bl	8001910 <send_bluetooth_message>
 8001d06:	e1d2      	b.n	80020ae <move_forward_scurve+0x41a>
        return;
    }

    // Build S-curve profile for this distance
    float max_vel = SCURVE_DEFAULT_MAX_VELOCITY * speed_multiplier;
 8001d08:	edd7 7a00 	vldr	s15, [r7]
 8001d0c:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001fd0 <move_forward_scurve+0x33c>
 8001d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d14:	edc7 7a05 	vstr	s15, [r7, #20]
    float max_accel = SCURVE_DEFAULT_MAX_ACCELERATION;
 8001d18:	4bae      	ldr	r3, [pc, #696]	@ (8001fd4 <move_forward_scurve+0x340>)
 8001d1a:	613b      	str	r3, [r7, #16]
    float max_jerk = SCURVE_DEFAULT_MAX_JERK;
 8001d1c:	4bae      	ldr	r3, [pc, #696]	@ (8001fd8 <move_forward_scurve+0x344>)
 8001d1e:	60fb      	str	r3, [r7, #12]
    scurve_get_optimal_parameters(distance_mm, &max_vel, &max_accel, &max_jerk);
 8001d20:	f107 020c 	add.w	r2, r7, #12
 8001d24:	f107 0110 	add.w	r1, r7, #16
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d32:	f7ff ff35 	bl	8001ba0 <scurve_get_optimal_parameters>
    scurve_profile_init_enhanced(&forward_profile, distance_mm, max_vel, max_accel, max_jerk);
 8001d36:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d3e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001d42:	eef0 1a66 	vmov.f32	s3, s13
 8001d46:	eeb0 1a47 	vmov.f32	s2, s14
 8001d4a:	eef0 0a67 	vmov.f32	s1, s15
 8001d4e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d52:	48a2      	ldr	r0, [pc, #648]	@ (8001fdc <move_forward_scurve+0x348>)
 8001d54:	f7ff fec2 	bl	8001adc <scurve_profile_init_enhanced>

    // Encoder start positions (distance authority)
    int32_t start_left = get_left_encoder_total();
 8001d58:	f002 fc36 	bl	80045c8 <get_left_encoder_total>
 8001d5c:	65b8      	str	r0, [r7, #88]	@ 0x58
    int32_t start_right = get_right_encoder_total();
 8001d5e:	f002 fc3d 	bl	80045dc <get_right_encoder_total>
 8001d62:	6578      	str	r0, [r7, #84]	@ 0x54

    // Reset heading PID state
    reset_heading_pid();
 8001d64:	f7ff fe9e 	bl	8001aa4 <reset_heading_pid>

    const float dt = (float)MOVEMENT_UPDATE_PERIOD_MS / 1000.0f;
 8001d68:	4b9d      	ldr	r3, [pc, #628]	@ (8001fe0 <move_forward_scurve+0x34c>)
 8001d6a:	653b      	str	r3, [r7, #80]	@ 0x50

    // Low-pass filter for gyro
    float gyro_z_filt = 0.0f;
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	677b      	str	r3, [r7, #116]	@ 0x74
    const float alpha = 0.3f; // Smoothing factor (0-1, higher = less smoothing)
 8001d72:	4b9c      	ldr	r3, [pc, #624]	@ (8001fe4 <move_forward_scurve+0x350>)
 8001d74:	64fb      	str	r3, [r7, #76]	@ 0x4c

    uint32_t loop_count = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	673b      	str	r3, [r7, #112]	@ 0x70
    uint32_t max_loops = (uint32_t)(5000 / MOVEMENT_UPDATE_PERIOD_MS); // 5 second timeout
 8001d7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d7e:	64bb      	str	r3, [r7, #72]	@ 0x48

    while (!velocity_profile_is_complete(&forward_profile) && loop_count < max_loops) {
 8001d80:	e16f      	b.n	8002062 <move_forward_scurve+0x3ce>
        loop_count++;
 8001d82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d84:	3301      	adds	r3, #1
 8001d86:	673b      	str	r3, [r7, #112]	@ 0x70

        // Update velocity profile using existing function
        velocity_profile_update(&forward_profile);
 8001d88:	4894      	ldr	r0, [pc, #592]	@ (8001fdc <move_forward_scurve+0x348>)
 8001d8a:	f003 fe55 	bl	8005a38 <velocity_profile_update>

        // Target feedforward speed from S-curve
        float v_target = velocity_profile_get_target_velocity(&forward_profile);
 8001d8e:	4893      	ldr	r0, [pc, #588]	@ (8001fdc <move_forward_scurve+0x348>)
 8001d90:	f003 fec6 	bl	8005b20 <velocity_profile_get_target_velocity>
 8001d94:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
        uint16_t pwm_base = scurve_velocity_to_pwm(v_target);
 8001d98:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001d9c:	f7ff fed4 	bl	8001b48 <scurve_velocity_to_pwm>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

        // Check distance stop (encoders are truth for distance)
        int32_t cur_left = get_left_encoder_total();
 8001da6:	f002 fc0f 	bl	80045c8 <get_left_encoder_total>
 8001daa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        int32_t cur_right = get_right_encoder_total();
 8001dac:	f002 fc16 	bl	80045dc <get_right_encoder_total>
 8001db0:	63b8      	str	r0, [r7, #56]	@ 0x38
        int32_t left_tr = cur_left - start_left;
 8001db2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001db4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	637b      	str	r3, [r7, #52]	@ 0x34
        int32_t right_tr = cur_right - start_right;
 8001dba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	633b      	str	r3, [r7, #48]	@ 0x30
        int32_t avg_tr = (left_tr + right_tr) / 2;
 8001dc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dc6:	4413      	add	r3, r2
 8001dc8:	0fda      	lsrs	r2, r3, #31
 8001dca:	4413      	add	r3, r2
 8001dcc:	105b      	asrs	r3, r3, #1
 8001dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        float d_mm = avg_tr * ENCODER_COUNTS_TO_MM;
 8001dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dd2:	ee07 3a90 	vmov	s15, r3
 8001dd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dda:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8001fe8 <move_forward_scurve+0x354>
 8001dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        if (d_mm >= distance_mm) {
 8001de6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df6:	db08      	blt.n	8001e0a <move_forward_scurve+0x176>
            send_bluetooth_printf("✅ Distance reached: %.1f mm\r\n", d_mm);
 8001df8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001dfa:	f7fe fbad 	bl	8000558 <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	487a      	ldr	r0, [pc, #488]	@ (8001fec <move_forward_scurve+0x358>)
 8001e04:	f7ff fd9a 	bl	800193c <send_bluetooth_printf>
            break;
 8001e08:	e139      	b.n	800207e <move_forward_scurve+0x3ea>
        }

        // Gyro-based heading PID (if available)
        float pid_out = 0.0f;
 8001e0a:	f04f 0300 	mov.w	r3, #0
 8001e0e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        if (mpu9250_is_initialized()) {
 8001e10:	f000 fbf0 	bl	80025f4 <mpu9250_is_initialized>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 80a1 	beq.w	8001f5e <move_forward_scurve+0x2ca>
            // Read and filter gyro
            mpu9250_read_gyro();
 8001e1c:	f000 fbf6 	bl	800260c <mpu9250_read_gyro>
            float gyro_z_dps = mpu9250_get_gyro_z_compensated();
 8001e20:	f000 fbba 	bl	8002598 <mpu9250_get_gyro_z_compensated>
 8001e24:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

            // Low-pass filter to reduce noise
            gyro_z_filt = (1.0f - alpha) * gyro_z_filt + alpha * gyro_z_dps;
 8001e28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e2c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001e30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e34:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001e38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e3c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001e40:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e4c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

            // Integrate to heading in degrees
            yaw_deg += gyro_z_filt * dt;
 8001e50:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001e54:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001e58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e5c:	4b64      	ldr	r3, [pc, #400]	@ (8001ff0 <move_forward_scurve+0x35c>)
 8001e5e:	edd3 7a00 	vldr	s15, [r3]
 8001e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e66:	4b62      	ldr	r3, [pc, #392]	@ (8001ff0 <move_forward_scurve+0x35c>)
 8001e68:	edc3 7a00 	vstr	s15, [r3]

            // PID calculation (target heading = 0°)
            float yaw_err = -yaw_deg; // Negative because we want to counter the drift
 8001e6c:	4b60      	ldr	r3, [pc, #384]	@ (8001ff0 <move_forward_scurve+0x35c>)
 8001e6e:	edd3 7a00 	vldr	s15, [r3]
 8001e72:	eef1 7a67 	vneg.f32	s15, s15
 8001e76:	edc7 7a08 	vstr	s15, [r7, #32]
            yaw_err_i += yaw_err * dt;
 8001e7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e7e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001e82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e86:	4b5b      	ldr	r3, [pc, #364]	@ (8001ff4 <move_forward_scurve+0x360>)
 8001e88:	edd3 7a00 	vldr	s15, [r3]
 8001e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e90:	4b58      	ldr	r3, [pc, #352]	@ (8001ff4 <move_forward_scurve+0x360>)
 8001e92:	edc3 7a00 	vstr	s15, [r3]
            yaw_err_i = clampf(yaw_err_i, -I_CLAMP, I_CLAMP); // Anti-windup
 8001e96:	4b57      	ldr	r3, [pc, #348]	@ (8001ff4 <move_forward_scurve+0x360>)
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001ff8 <move_forward_scurve+0x364>
 8001ea0:	eeb1 7a47 	vneg.f32	s14, s14
 8001ea4:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8001ff8 <move_forward_scurve+0x364>
 8001ea8:	eeb0 1a66 	vmov.f32	s2, s13
 8001eac:	eef0 0a47 	vmov.f32	s1, s14
 8001eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb4:	f7ff fdcc 	bl	8001a50 <clampf>
 8001eb8:	eef0 7a40 	vmov.f32	s15, s0
 8001ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8001ff4 <move_forward_scurve+0x360>)
 8001ebe:	edc3 7a00 	vstr	s15, [r3]

            float yaw_err_d = (yaw_err - yaw_err_prev) / dt;
 8001ec2:	4b4e      	ldr	r3, [pc, #312]	@ (8001ffc <move_forward_scurve+0x368>)
 8001ec4:	edd3 7a00 	vldr	s15, [r3]
 8001ec8:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ecc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ed0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ed8:	edc7 7a07 	vstr	s15, [r7, #28]
            yaw_err_prev = yaw_err;
 8001edc:	4a47      	ldr	r2, [pc, #284]	@ (8001ffc <move_forward_scurve+0x368>)
 8001ede:	6a3b      	ldr	r3, [r7, #32]
 8001ee0:	6013      	str	r3, [r2, #0]

            pid_out = (Kp_yaw * yaw_err) + (Ki_yaw * yaw_err_i) + (Kd_yaw * yaw_err_d);
 8001ee2:	4b47      	ldr	r3, [pc, #284]	@ (8002000 <move_forward_scurve+0x36c>)
 8001ee4:	ed93 7a00 	vldr	s14, [r3]
 8001ee8:	edd7 7a08 	vldr	s15, [r7, #32]
 8001eec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ef0:	4b44      	ldr	r3, [pc, #272]	@ (8002004 <move_forward_scurve+0x370>)
 8001ef2:	edd3 6a00 	vldr	s13, [r3]
 8001ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff4 <move_forward_scurve+0x360>)
 8001ef8:	edd3 7a00 	vldr	s15, [r3]
 8001efc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f04:	4b40      	ldr	r3, [pc, #256]	@ (8002008 <move_forward_scurve+0x374>)
 8001f06:	edd3 6a00 	vldr	s13, [r3]
 8001f0a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f16:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c

            // Debug output every 40 loops (200ms at 200Hz) to avoid spam
            if (loop_count % 40 == 0) {
 8001f1a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8001f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800200c <move_forward_scurve+0x378>)
 8001f1e:	fba3 2301 	umull	r2, r3, r3, r1
 8001f22:	095a      	lsrs	r2, r3, #5
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	1aca      	subs	r2, r1, r3
 8001f2e:	2a00      	cmp	r2, #0
 8001f30:	d115      	bne.n	8001f5e <move_forward_scurve+0x2ca>
                send_bluetooth_printf("Yaw: %.1f°, PID: %.1f, PWM: %d\r\n",
 8001f32:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff0 <move_forward_scurve+0x35c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe fb0e 	bl	8000558 <__aeabi_f2d>
 8001f3c:	4604      	mov	r4, r0
 8001f3e:	460d      	mov	r5, r1
 8001f40:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001f42:	f7fe fb09 	bl	8000558 <__aeabi_f2d>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8001f4e:	9102      	str	r1, [sp, #8]
 8001f50:	e9cd 2300 	strd	r2, r3, [sp]
 8001f54:	4622      	mov	r2, r4
 8001f56:	462b      	mov	r3, r5
 8001f58:	482d      	ldr	r0, [pc, #180]	@ (8002010 <move_forward_scurve+0x37c>)
 8001f5a:	f7ff fcef 	bl	800193c <send_bluetooth_printf>
                                      yaw_deg, pid_out, pwm_base);
            }
        }

        // Apply correction to motor speeds
        float correction = pid_out;
 8001f5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f60:	61bb      	str	r3, [r7, #24]
        int32_t left_pwm = (int32_t)pwm_base - (int32_t)correction;  // Left slower to correct right drift
 8001f62:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001f66:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f6e:	ee17 2a90 	vmov	r2, s15
 8001f72:	1a9b      	subs	r3, r3, r2
 8001f74:	66bb      	str	r3, [r7, #104]	@ 0x68
        int32_t right_pwm = (int32_t)pwm_base + (int32_t)correction; // Right faster to correct right drift
 8001f76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001f7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f82:	ee17 2a90 	vmov	r2, s15
 8001f86:	4413      	add	r3, r2
 8001f88:	667b      	str	r3, [r7, #100]	@ 0x64

        // Apply constraints - ensure motors keep moving
        if (v_target > 1.0f) { // Only apply minimum when actually moving
 8001f8a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001f8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9a:	dd3b      	ble.n	8002014 <move_forward_scurve+0x380>
            if (left_pwm < PWM_MIN_MOVE) left_pwm = PWM_MIN_MOVE;
 8001f9c:	2332      	movs	r3, #50	@ 0x32
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	da01      	bge.n	8001faa <move_forward_scurve+0x316>
 8001fa6:	2332      	movs	r3, #50	@ 0x32
 8001fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (right_pwm < PWM_MIN_MOVE) right_pwm = PWM_MIN_MOVE;
 8001faa:	2332      	movs	r3, #50	@ 0x32
 8001fac:	461a      	mov	r2, r3
 8001fae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	da33      	bge.n	800201c <move_forward_scurve+0x388>
 8001fb4:	2332      	movs	r3, #50	@ 0x32
 8001fb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fb8:	e030      	b.n	800201c <move_forward_scurve+0x388>
 8001fba:	bf00      	nop
 8001fbc:	0800defc 	.word	0x0800defc
 8001fc0:	2000145c 	.word	0x2000145c
 8001fc4:	0800fbcc 	.word	0x0800fbcc
 8001fc8:	0800fbdc 	.word	0x0800fbdc
 8001fcc:	0800df2c 	.word	0x0800df2c
 8001fd0:	44160000 	.word	0x44160000
 8001fd4:	44fa0000 	.word	0x44fa0000
 8001fd8:	45fa0000 	.word	0x45fa0000
 8001fdc:	20000220 	.word	0x20000220
 8001fe0:	3ba3d70a 	.word	0x3ba3d70a
 8001fe4:	3e99999a 	.word	0x3e99999a
 8001fe8:	3dfc5201 	.word	0x3dfc5201
 8001fec:	0800df50 	.word	0x0800df50
 8001ff0:	20000214 	.word	0x20000214
 8001ff4:	20000218 	.word	0x20000218
 8001ff8:	42480000 	.word	0x42480000
 8001ffc:	2000021c 	.word	0x2000021c
 8002000:	20000000 	.word	0x20000000
 8002004:	20000210 	.word	0x20000210
 8002008:	20000004 	.word	0x20000004
 800200c:	cccccccd 	.word	0xcccccccd
 8002010:	0800df70 	.word	0x0800df70
        } else {
            left_pwm = 0;   // Stop when profile says stop
 8002014:	2300      	movs	r3, #0
 8002016:	66bb      	str	r3, [r7, #104]	@ 0x68
            right_pwm = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        // Apply maximum limits
        if (left_pwm > PWM_MAX) left_pwm = PWM_MAX;
 800201c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002020:	461a      	mov	r2, r3
 8002022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002024:	4293      	cmp	r3, r2
 8002026:	dd02      	ble.n	800202e <move_forward_scurve+0x39a>
 8002028:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800202c:	66bb      	str	r3, [r7, #104]	@ 0x68
        if (right_pwm > PWM_MAX) right_pwm = PWM_MAX;
 800202e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002032:	461a      	mov	r2, r3
 8002034:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002036:	4293      	cmp	r3, r2
 8002038:	dd02      	ble.n	8002040 <move_forward_scurve+0x3ac>
 800203a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800203e:	667b      	str	r3, [r7, #100]	@ 0x64


    	motor_set_fixed(0, true, (uint16_t)left_pwm);//Left
 8002040:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002042:	b29b      	uxth	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	2101      	movs	r1, #1
 8002048:	2000      	movs	r0, #0
 800204a:	f002 fc17 	bl	800487c <motor_set_fixed>

    	motor_set_fixed(1, true, (uint16_t)right_pwm);//Right
 800204e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002050:	b29b      	uxth	r3, r3
 8002052:	461a      	mov	r2, r3
 8002054:	2101      	movs	r1, #1
 8002056:	2001      	movs	r0, #1
 8002058:	f002 fc10 	bl	800487c <motor_set_fixed>

        HAL_Delay(MOVEMENT_UPDATE_PERIOD_MS);
 800205c:	2005      	movs	r0, #5
 800205e:	f003 fe21 	bl	8005ca4 <HAL_Delay>
    while (!velocity_profile_is_complete(&forward_profile) && loop_count < max_loops) {
 8002062:	4814      	ldr	r0, [pc, #80]	@ (80020b4 <move_forward_scurve+0x420>)
 8002064:	f003 fd6b 	bl	8005b3e <velocity_profile_is_complete>
 8002068:	4603      	mov	r3, r0
 800206a:	f083 0301 	eor.w	r3, r3, #1
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d004      	beq.n	800207e <move_forward_scurve+0x3ea>
 8002074:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002078:	429a      	cmp	r2, r3
 800207a:	f4ff ae82 	bcc.w	8001d82 <move_forward_scurve+0xee>
    }

    // Stop and settle
    stop_motors();
 800207e:	f002 fbc7 	bl	8004810 <stop_motors>
    HAL_Delay(100); // Settling time
 8002082:	2064      	movs	r0, #100	@ 0x64
 8002084:	f003 fe0e 	bl	8005ca4 <HAL_Delay>

    // DON'T update robot position here - let the caller handle it
    // This maintains separation of concerns

    send_bluetooth_printf("✅ S-curve complete. Final yaw: %.2f°, loops: %lu\r\n",
 8002088:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <move_forward_scurve+0x424>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fa63 	bl	8000558 <__aeabi_f2d>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8002098:	9100      	str	r1, [sp, #0]
 800209a:	4808      	ldr	r0, [pc, #32]	@ (80020bc <move_forward_scurve+0x428>)
 800209c:	f7ff fc4e 	bl	800193c <send_bluetooth_printf>
                          yaw_deg, loop_count);

    if (loop_count >= max_loops) {
 80020a0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80020a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d302      	bcc.n	80020ae <move_forward_scurve+0x41a>
        send_bluetooth_message("⚠️ Movement timeout - check encoders/motors\r\n");
 80020a8:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <move_forward_scurve+0x42c>)
 80020aa:	f7ff fc31 	bl	8001910 <send_bluetooth_message>
    }
}
 80020ae:	3778      	adds	r7, #120	@ 0x78
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bdb0      	pop	{r4, r5, r7, pc}
 80020b4:	20000220 	.word	0x20000220
 80020b8:	20000214 	.word	0x20000214
 80020bc:	0800df94 	.word	0x0800df94
 80020c0:	0800dfcc 	.word	0x0800dfcc

080020c4 <championship_move_forward_enhanced>:

/**
 * @brief Enhanced championship move forward using S-curve + gyro
 */
bool championship_move_forward_enhanced(void) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
    update_sensors();
 80020ca:	f002 fe93 	bl	8004df4 <update_sensors>

    // Check for wall before moving
    if (sensors.wall_front) {
 80020ce:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <championship_move_forward_enhanced+0x90>)
 80020d0:	7a9b      	ldrb	r3, [r3, #10]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d004      	beq.n	80020e0 <championship_move_forward_enhanced+0x1c>
        send_bluetooth_message("Front wall detected, cannot move\r\n");
 80020d6:	4820      	ldr	r0, [pc, #128]	@ (8002158 <championship_move_forward_enhanced+0x94>)
 80020d8:	f7ff fc1a 	bl	8001910 <send_bluetooth_message>
        return false;
 80020dc:	2300      	movs	r3, #0
 80020de:	e034      	b.n	800214a <championship_move_forward_enhanced+0x86>
    }

    // Check bounds
    int new_x = robot.x + dx[robot.direction];
 80020e0:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <championship_move_forward_enhanced+0x98>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <championship_move_forward_enhanced+0x98>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	491d      	ldr	r1, [pc, #116]	@ (8002160 <championship_move_forward_enhanced+0x9c>)
 80020ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80020ee:	4413      	add	r3, r2
 80020f0:	607b      	str	r3, [r7, #4]
    int new_y = robot.y + dy[robot.direction];
 80020f2:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <championship_move_forward_enhanced+0x98>)
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	4b19      	ldr	r3, [pc, #100]	@ (800215c <championship_move_forward_enhanced+0x98>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	491a      	ldr	r1, [pc, #104]	@ (8002164 <championship_move_forward_enhanced+0xa0>)
 80020fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002100:	4413      	add	r3, r2
 8002102:	603b      	str	r3, [r7, #0]
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	db08      	blt.n	800211c <championship_move_forward_enhanced+0x58>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b0f      	cmp	r3, #15
 800210e:	dc05      	bgt.n	800211c <championship_move_forward_enhanced+0x58>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db02      	blt.n	800211c <championship_move_forward_enhanced+0x58>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	2b0f      	cmp	r3, #15
 800211a:	dd04      	ble.n	8002126 <championship_move_forward_enhanced+0x62>
        send_bluetooth_message("Cannot move - would go out of bounds!\r\n");
 800211c:	4812      	ldr	r0, [pc, #72]	@ (8002168 <championship_move_forward_enhanced+0xa4>)
 800211e:	f7ff fbf7 	bl	8001910 <send_bluetooth_message>
        return false;
 8002122:	2300      	movs	r3, #0
 8002124:	e011      	b.n	800214a <championship_move_forward_enhanced+0x86>
    }

    // Use S-curve movement for one cell
    move_forward_scurve(CELL_SIZE_MM, 1.0f);
 8002126:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800212a:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800216c <championship_move_forward_enhanced+0xa8>
 800212e:	f7ff fdb1 	bl	8001c94 <move_forward_scurve>

    // Update position after successful movement
    robot.x = new_x;
 8002132:	4a0a      	ldr	r2, [pc, #40]	@ (800215c <championship_move_forward_enhanced+0x98>)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 8002138:	4a08      	ldr	r2, [pc, #32]	@ (800215c <championship_move_forward_enhanced+0x98>)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	6053      	str	r3, [r2, #4]
    robot.exploration_steps++;
 800213e:	4b07      	ldr	r3, [pc, #28]	@ (800215c <championship_move_forward_enhanced+0x98>)
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	3301      	adds	r3, #1
 8002144:	4a05      	ldr	r2, [pc, #20]	@ (800215c <championship_move_forward_enhanced+0x98>)
 8002146:	6113      	str	r3, [r2, #16]

    return true;
 8002148:	2301      	movs	r3, #1
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20001470 	.word	0x20001470
 8002158:	0800e000 	.word	0x0800e000
 800215c:	2000145c 	.word	0x2000145c
 8002160:	0800fbcc 	.word	0x0800fbcc
 8002164:	0800fbdc 	.word	0x0800fbdc
 8002168:	0800e024 	.word	0x0800e024
 800216c:	43340000 	.word	0x43340000

08002170 <set_heading_pid_gains>:

/**
 * @brief Set heading PID gains for tuning
 */
void set_heading_pid_gains(float kp, float ki, float kd) {
 8002170:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002174:	b088      	sub	sp, #32
 8002176:	af04      	add	r7, sp, #16
 8002178:	ed87 0a03 	vstr	s0, [r7, #12]
 800217c:	edc7 0a02 	vstr	s1, [r7, #8]
 8002180:	ed87 1a01 	vstr	s2, [r7, #4]
    Kp_yaw = kp;
 8002184:	4a13      	ldr	r2, [pc, #76]	@ (80021d4 <set_heading_pid_gains+0x64>)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6013      	str	r3, [r2, #0]
    Ki_yaw = ki;
 800218a:	4a13      	ldr	r2, [pc, #76]	@ (80021d8 <set_heading_pid_gains+0x68>)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	6013      	str	r3, [r2, #0]
    Kd_yaw = kd;
 8002190:	4a12      	ldr	r2, [pc, #72]	@ (80021dc <set_heading_pid_gains+0x6c>)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6013      	str	r3, [r2, #0]
    reset_heading_pid(); // Reset state when gains change
 8002196:	f7ff fc85 	bl	8001aa4 <reset_heading_pid>
    send_bluetooth_printf("Heading PID updated: Kp=%.2f, Ki=%.3f, Kd=%.2f\r\n", kp, ki, kd);
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7fe f9dc 	bl	8000558 <__aeabi_f2d>
 80021a0:	4680      	mov	r8, r0
 80021a2:	4689      	mov	r9, r1
 80021a4:	68b8      	ldr	r0, [r7, #8]
 80021a6:	f7fe f9d7 	bl	8000558 <__aeabi_f2d>
 80021aa:	4604      	mov	r4, r0
 80021ac:	460d      	mov	r5, r1
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7fe f9d2 	bl	8000558 <__aeabi_f2d>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80021bc:	e9cd 4500 	strd	r4, r5, [sp]
 80021c0:	4642      	mov	r2, r8
 80021c2:	464b      	mov	r3, r9
 80021c4:	4806      	ldr	r0, [pc, #24]	@ (80021e0 <set_heading_pid_gains+0x70>)
 80021c6:	f7ff fbb9 	bl	800193c <send_bluetooth_printf>
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021d4:	20000000 	.word	0x20000000
 80021d8:	20000210 	.word	0x20000210
 80021dc:	20000004 	.word	0x20000004
 80021e0:	0800e04c 	.word	0x0800e04c

080021e4 <test_scurve_single_cell>:
}

/**
 * @brief Quick S-curve movement test (single cell)
 */
void test_scurve_single_cell(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n🧪 QUICK S-CURVE TEST (180mm)\r\n");
 80021e8:	480c      	ldr	r0, [pc, #48]	@ (800221c <test_scurve_single_cell+0x38>)
 80021ea:	f7ff fb91 	bl	8001910 <send_bluetooth_message>

    if (mpu9250_is_initialized()) {
 80021ee:	f000 fa01 	bl	80025f4 <mpu9250_is_initialized>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <test_scurve_single_cell+0x1c>
        send_bluetooth_message("✅ Using gyro heading stabilization\r\n");
 80021f8:	4809      	ldr	r0, [pc, #36]	@ (8002220 <test_scurve_single_cell+0x3c>)
 80021fa:	f7ff fb89 	bl	8001910 <send_bluetooth_message>
 80021fe:	e002      	b.n	8002206 <test_scurve_single_cell+0x22>
    } else {
        send_bluetooth_message("⚠️ No gyro - basic movement only\r\n");
 8002200:	4808      	ldr	r0, [pc, #32]	@ (8002224 <test_scurve_single_cell+0x40>)
 8002202:	f7ff fb85 	bl	8001910 <send_bluetooth_message>
    }

    move_forward_scurve(CELL_SIZE_MM, 1.0f);
 8002206:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800220a:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8002228 <test_scurve_single_cell+0x44>
 800220e:	f7ff fd41 	bl	8001c94 <move_forward_scurve>
    send_bluetooth_message("✅ Single cell test complete!\r\n");
 8002212:	4806      	ldr	r0, [pc, #24]	@ (800222c <test_scurve_single_cell+0x48>)
 8002214:	f7ff fb7c 	bl	8001910 <send_bluetooth_message>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	0800e250 	.word	0x0800e250
 8002220:	0800e274 	.word	0x0800e274
 8002224:	0800e29c 	.word	0x0800e29c
 8002228:	43340000 	.word	0x43340000
 800222c:	0800e2c4 	.word	0x0800e2c4

08002230 <mpu9250_read_register>:

/**
 * @brief Read register from MPU9250
 */
uint8_t mpu9250_read_register(uint8_t reg)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80; // Set read bit
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002240:	b2db      	uxtb	r3, r3
 8002242:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8002248:	2200      	movs	r2, #0
 800224a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800224e:	4817      	ldr	r0, [pc, #92]	@ (80022ac <mpu9250_read_register+0x7c>)
 8002250:	f004 fc66 	bl	8006b20 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi2, &tx_data, 1, 100);
 8002254:	f107 010d 	add.w	r1, r7, #13
 8002258:	2364      	movs	r3, #100	@ 0x64
 800225a:	2201      	movs	r2, #1
 800225c:	4814      	ldr	r0, [pc, #80]	@ (80022b0 <mpu9250_read_register+0x80>)
 800225e:	f005 f98c 	bl	800757a <HAL_SPI_Transmit>
 8002262:	4603      	mov	r3, r0
 8002264:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status2 = HAL_SPI_Receive(&hspi2, &rx_data, 1, 100);
 8002266:	f107 010c 	add.w	r1, r7, #12
 800226a:	2364      	movs	r3, #100	@ 0x64
 800226c:	2201      	movs	r2, #1
 800226e:	4810      	ldr	r0, [pc, #64]	@ (80022b0 <mpu9250_read_register+0x80>)
 8002270:	f005 fac7 	bl	8007802 <HAL_SPI_Receive>
 8002274:	4603      	mov	r3, r0
 8002276:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8002278:	2201      	movs	r2, #1
 800227a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800227e:	480b      	ldr	r0, [pc, #44]	@ (80022ac <mpu9250_read_register+0x7c>)
 8002280:	f004 fc4e 	bl	8006b20 <HAL_GPIO_WritePin>

    // Check for SPI errors
    if (status1 != HAL_OK || status2 != HAL_OK) {
 8002284:	7bfb      	ldrb	r3, [r7, #15]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d102      	bne.n	8002290 <mpu9250_read_register+0x60>
 800228a:	7bbb      	ldrb	r3, [r7, #14]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d007      	beq.n	80022a0 <mpu9250_read_register+0x70>
        send_bluetooth_message("⚠️ SPI error in register read\r\n");
 8002290:	4808      	ldr	r0, [pc, #32]	@ (80022b4 <mpu9250_read_register+0x84>)
 8002292:	f7ff fb3d 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 8002296:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <mpu9250_read_register+0x88>)
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]
        return 0xFF; // Invalid register value
 800229c:	23ff      	movs	r3, #255	@ 0xff
 800229e:	e000      	b.n	80022a2 <mpu9250_read_register+0x72>
    }

    return rx_data;
 80022a0:	7b3b      	ldrb	r3, [r7, #12]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40020400 	.word	0x40020400
 80022b0:	2000029c 	.word	0x2000029c
 80022b4:	0800e2e8 	.word	0x0800e2e8
 80022b8:	2000023c 	.word	0x2000023c

080022bc <mpu9250_write_register>:

/**
 * @brief Write register to MPU9250
 */
void mpu9250_write_register(uint8_t reg, uint8_t data)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	460a      	mov	r2, r1
 80022c6:	71fb      	strb	r3, [r7, #7]
 80022c8:	4613      	mov	r3, r2
 80022ca:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {reg, data};
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	733b      	strb	r3, [r7, #12]
 80022d0:	79bb      	ldrb	r3, [r7, #6]
 80022d2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80022d4:	2200      	movs	r2, #0
 80022d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022da:	4811      	ldr	r0, [pc, #68]	@ (8002320 <mpu9250_write_register+0x64>)
 80022dc:	f004 fc20 	bl	8006b20 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, tx_data, 2, 100);
 80022e0:	f107 010c 	add.w	r1, r7, #12
 80022e4:	2364      	movs	r3, #100	@ 0x64
 80022e6:	2202      	movs	r2, #2
 80022e8:	480e      	ldr	r0, [pc, #56]	@ (8002324 <mpu9250_write_register+0x68>)
 80022ea:	f005 f946 	bl	800757a <HAL_SPI_Transmit>
 80022ee:	4603      	mov	r3, r0
 80022f0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80022f2:	2201      	movs	r2, #1
 80022f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022f8:	4809      	ldr	r0, [pc, #36]	@ (8002320 <mpu9250_write_register+0x64>)
 80022fa:	f004 fc11 	bl	8006b20 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <mpu9250_write_register+0x54>
        send_bluetooth_message("⚠️ SPI error in register write\r\n");
 8002304:	4808      	ldr	r0, [pc, #32]	@ (8002328 <mpu9250_write_register+0x6c>)
 8002306:	f7ff fb03 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 800230a:	4b08      	ldr	r3, [pc, #32]	@ (800232c <mpu9250_write_register+0x70>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1); // Small delay for register write
 8002310:	2001      	movs	r0, #1
 8002312:	f003 fcc7 	bl	8005ca4 <HAL_Delay>
}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40020400 	.word	0x40020400
 8002324:	2000029c 	.word	0x2000029c
 8002328:	0800e30c 	.word	0x0800e30c
 800232c:	2000023c 	.word	0x2000023c

08002330 <mpu9250_init>:


/**
 * @brief Corrected MPU9250 initialization with optimal settings
 */
bool mpu9250_init(void) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
    send_bluetooth_message("Initializing MPU9250 (robust sequence)...\r\n");
 8002336:	483c      	ldr	r0, [pc, #240]	@ (8002428 <mpu9250_init+0xf8>)
 8002338:	f7ff faea 	bl	8001910 <send_bluetooth_message>
    HAL_Delay(200);
 800233c:	20c8      	movs	r0, #200	@ 0xc8
 800233e:	f003 fcb1 	bl	8005ca4 <HAL_Delay>

    // Reset device
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x80); // reset
 8002342:	2180      	movs	r1, #128	@ 0x80
 8002344:	206b      	movs	r0, #107	@ 0x6b
 8002346:	f7ff ffb9 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(250); // wait long after reset
 800234a:	20fa      	movs	r0, #250	@ 0xfa
 800234c:	f003 fcaa 	bl	8005ca4 <HAL_Delay>

    // Wake device (clear sleep)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x00);
 8002350:	2100      	movs	r1, #0
 8002352:	206b      	movs	r0, #107	@ 0x6b
 8002354:	f7ff ffb2 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(50);
 8002358:	2032      	movs	r0, #50	@ 0x32
 800235a:	f003 fca3 	bl	8005ca4 <HAL_Delay>

    // Select PLL with X axis as clock source (more stable)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x01);
 800235e:	2101      	movs	r1, #1
 8002360:	206b      	movs	r0, #107	@ 0x6b
 8002362:	f7ff ffab 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(50);
 8002366:	2032      	movs	r0, #50	@ 0x32
 8002368:	f003 fc9c 	bl	8005ca4 <HAL_Delay>

    // Enable all axes
    mpu9250_write_register(MPU9250_PWR_MGMT_2, 0x00);
 800236c:	2100      	movs	r1, #0
 800236e:	206c      	movs	r0, #108	@ 0x6c
 8002370:	f7ff ffa4 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 8002374:	200a      	movs	r0, #10
 8002376:	f003 fc95 	bl	8005ca4 <HAL_Delay>

    // for disable I2C:
     uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 800237a:	206a      	movs	r0, #106	@ 0x6a
 800237c:	f7ff ff58 	bl	8002230 <mpu9250_read_register>
 8002380:	4603      	mov	r3, r0
 8002382:	71fb      	strb	r3, [r7, #7]
     user_ctrl |= 0x10; // I2C_IF_DIS
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	71fb      	strb	r3, [r7, #7]
     mpu9250_write_register(MPU9250_USER_CTRL, user_ctrl);
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	4619      	mov	r1, r3
 8002390:	206a      	movs	r0, #106	@ 0x6a
 8002392:	f7ff ff93 	bl	80022bc <mpu9250_write_register>
     HAL_Delay(10);
 8002396:	200a      	movs	r0, #10
 8002398:	f003 fc84 	bl	8005ca4 <HAL_Delay>

    // Sample rate: 1000/(1+div). For 200Hz use 4.
    mpu9250_write_register(MPU9250_SMPLRT_DIV, 0x04);
 800239c:	2104      	movs	r1, #4
 800239e:	2019      	movs	r0, #25
 80023a0:	f7ff ff8c 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 80023a4:	200a      	movs	r0, #10
 80023a6:	f003 fc7d 	bl	8005ca4 <HAL_Delay>

    // CONFIG: DLPF (use value matching desired BW)
    mpu9250_write_register(MPU9250_CONFIG, 0x02);
 80023aa:	2102      	movs	r1, #2
 80023ac:	201a      	movs	r0, #26
 80023ae:	f7ff ff85 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 80023b2:	200a      	movs	r0, #10
 80023b4:	f003 fc76 	bl	8005ca4 <HAL_Delay>

    // Gyro / Accel full scale
    mpu9250_write_register(MPU9250_GYRO_CONFIG, 0x08);  // ±500 dps
 80023b8:	2108      	movs	r1, #8
 80023ba:	201b      	movs	r0, #27
 80023bc:	f7ff ff7e 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 80023c0:	200a      	movs	r0, #10
 80023c2:	f003 fc6f 	bl	8005ca4 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG, 0x08); // ±4g
 80023c6:	2108      	movs	r1, #8
 80023c8:	201c      	movs	r0, #28
 80023ca:	f7ff ff77 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 80023ce:	200a      	movs	r0, #10
 80023d0:	f003 fc68 	bl	8005ca4 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG_2, 0x02); // accel DLPF
 80023d4:	2102      	movs	r1, #2
 80023d6:	201d      	movs	r0, #29
 80023d8:	f7ff ff70 	bl	80022bc <mpu9250_write_register>
    HAL_Delay(10);
 80023dc:	200a      	movs	r0, #10
 80023de:	f003 fc61 	bl	8005ca4 <HAL_Delay>

    uint8_t who = mpu9250_read_register(MPU9250_WHO_AM_I);
 80023e2:	2075      	movs	r0, #117	@ 0x75
 80023e4:	f7ff ff24 	bl	8002230 <mpu9250_read_register>
 80023e8:	4603      	mov	r3, r0
 80023ea:	71bb      	strb	r3, [r7, #6]
    send_bluetooth_printf("WHO_AM_I = 0x%02X\r\n", who);
 80023ec:	79bb      	ldrb	r3, [r7, #6]
 80023ee:	4619      	mov	r1, r3
 80023f0:	480e      	ldr	r0, [pc, #56]	@ (800242c <mpu9250_init+0xfc>)
 80023f2:	f7ff faa3 	bl	800193c <send_bluetooth_printf>
    if (who != MPU9250_WHO_AM_I_RESPONSE) {
 80023f6:	79bb      	ldrb	r3, [r7, #6]
 80023f8:	2b70      	cmp	r3, #112	@ 0x70
 80023fa:	d009      	beq.n	8002410 <mpu9250_init+0xe0>
        send_bluetooth_printf("MPU9250 detection failed! Got 0x%02X\r\n", who);
 80023fc:	79bb      	ldrb	r3, [r7, #6]
 80023fe:	4619      	mov	r1, r3
 8002400:	480b      	ldr	r0, [pc, #44]	@ (8002430 <mpu9250_init+0x100>)
 8002402:	f7ff fa9b 	bl	800193c <send_bluetooth_printf>
        mpu9250_initialized=false;
 8002406:	4b0b      	ldr	r3, [pc, #44]	@ (8002434 <mpu9250_init+0x104>)
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
        return false;
 800240c:	2300      	movs	r3, #0
 800240e:	e006      	b.n	800241e <mpu9250_init+0xee>
    }

    send_bluetooth_message("MPU9250 init OK\r\n");
 8002410:	4809      	ldr	r0, [pc, #36]	@ (8002438 <mpu9250_init+0x108>)
 8002412:	f7ff fa7d 	bl	8001910 <send_bluetooth_message>
    mpu9250_initialized=true;
 8002416:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <mpu9250_init+0x104>)
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
    return true;
 800241c:	2301      	movs	r3, #1
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	0800e334 	.word	0x0800e334
 800242c:	0800e360 	.word	0x0800e360
 8002430:	0800e374 	.word	0x0800e374
 8002434:	2000023c 	.word	0x2000023c
 8002438:	0800e39c 	.word	0x0800e39c

0800243c <mpu9250_calibrate_bias>:


/**
 * @brief Calibrate gyro bias (call during startup when robot is stationary)
 */
void mpu9250_calibrate_bias(void) {
 800243c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002440:	b088      	sub	sp, #32
 8002442:	af04      	add	r7, sp, #16
    if (!mpu9250_initialized) {
 8002444:	4b4e      	ldr	r3, [pc, #312]	@ (8002580 <mpu9250_calibrate_bias+0x144>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	f083 0301 	eor.w	r3, r3, #1
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <mpu9250_calibrate_bias+0x1e>
        send_bluetooth_message("Cannot calibrate - gyro not initialized\r\n");
 8002452:	484c      	ldr	r0, [pc, #304]	@ (8002584 <mpu9250_calibrate_bias+0x148>)
 8002454:	f7ff fa5c 	bl	8001910 <send_bluetooth_message>
        return;
 8002458:	e08e      	b.n	8002578 <mpu9250_calibrate_bias+0x13c>
    }

    send_bluetooth_message("Calibrating gyro bias... Keep robot stationary!\r\n");
 800245a:	484b      	ldr	r0, [pc, #300]	@ (8002588 <mpu9250_calibrate_bias+0x14c>)
 800245c:	f7ff fa58 	bl	8001910 <send_bluetooth_message>

    enhanced_gyro.calibration_samples = 1000;
 8002460:	4b4a      	ldr	r3, [pc, #296]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 8002462:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002466:	611a      	str	r2, [r3, #16]
    float sum_x = 0, sum_y = 0, sum_z = 0;
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 800247a:	2300      	movs	r3, #0
 800247c:	603b      	str	r3, [r7, #0]
 800247e:	e02e      	b.n	80024de <mpu9250_calibrate_bias+0xa2>
        mpu9250_read_gyro();
 8002480:	f000 f8c4 	bl	800260c <mpu9250_read_gyro>
        sum_x += gyro.gyro_x;
 8002484:	4b42      	ldr	r3, [pc, #264]	@ (8002590 <mpu9250_calibrate_bias+0x154>)
 8002486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002492:	ed97 7a03 	vldr	s14, [r7, #12]
 8002496:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249a:	edc7 7a03 	vstr	s15, [r7, #12]
        sum_y += gyro.gyro_y;
 800249e:	4b3c      	ldr	r3, [pc, #240]	@ (8002590 <mpu9250_calibrate_bias+0x154>)
 80024a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80024a4:	ee07 3a90 	vmov	s15, r3
 80024a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80024b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024b4:	edc7 7a02 	vstr	s15, [r7, #8]
        sum_z += gyro.gyro_z;
 80024b8:	4b35      	ldr	r3, [pc, #212]	@ (8002590 <mpu9250_calibrate_bias+0x154>)
 80024ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c6:	ed97 7a01 	vldr	s14, [r7, #4]
 80024ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ce:	edc7 7a01 	vstr	s15, [r7, #4]
        HAL_Delay(3); // 333Hz sampling for stable bias
 80024d2:	2003      	movs	r0, #3
 80024d4:	f003 fbe6 	bl	8005ca4 <HAL_Delay>
    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	3301      	adds	r3, #1
 80024dc:	603b      	str	r3, [r7, #0]
 80024de:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 80024e0:	691a      	ldr	r2, [r3, #16]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d8cb      	bhi.n	8002480 <mpu9250_calibrate_bias+0x44>
    }

    enhanced_gyro.gyro_bias_x = sum_x / enhanced_gyro.calibration_samples;
 80024e8:	4b28      	ldr	r3, [pc, #160]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	ee07 3a90 	vmov	s15, r3
 80024f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024f4:	edd7 6a03 	vldr	s13, [r7, #12]
 80024f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024fc:	4b23      	ldr	r3, [pc, #140]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 80024fe:	edc3 7a00 	vstr	s15, [r3]
    enhanced_gyro.gyro_bias_y = sum_y / enhanced_gyro.calibration_samples;
 8002502:	4b22      	ldr	r3, [pc, #136]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	ee07 3a90 	vmov	s15, r3
 800250a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800250e:	edd7 6a02 	vldr	s13, [r7, #8]
 8002512:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002516:	4b1d      	ldr	r3, [pc, #116]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 8002518:	edc3 7a01 	vstr	s15, [r3, #4]
    enhanced_gyro.gyro_bias_z = sum_z / enhanced_gyro.calibration_samples;
 800251c:	4b1b      	ldr	r3, [pc, #108]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	ee07 3a90 	vmov	s15, r3
 8002524:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002528:	edd7 6a01 	vldr	s13, [r7, #4]
 800252c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002530:	4b16      	ldr	r3, [pc, #88]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 8002532:	edc3 7a02 	vstr	s15, [r3, #8]
    enhanced_gyro.calibrated = true;
 8002536:	4b15      	ldr	r3, [pc, #84]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 8002538:	2201      	movs	r2, #1
 800253a:	731a      	strb	r2, [r3, #12]

    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 800253e:	681b      	ldr	r3, [r3, #0]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe f809 	bl	8000558 <__aeabi_f2d>
 8002546:	4680      	mov	r8, r0
 8002548:	4689      	mov	r9, r1
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 800254c:	685b      	ldr	r3, [r3, #4]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe f802 	bl	8000558 <__aeabi_f2d>
 8002554:	4604      	mov	r4, r0
 8002556:	460d      	mov	r5, r1
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 8002558:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <mpu9250_calibrate_bias+0x150>)
 800255a:	689b      	ldr	r3, [r3, #8]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd fffb 	bl	8000558 <__aeabi_f2d>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800256a:	e9cd 4500 	strd	r4, r5, [sp]
 800256e:	4642      	mov	r2, r8
 8002570:	464b      	mov	r3, r9
 8002572:	4808      	ldr	r0, [pc, #32]	@ (8002594 <mpu9250_calibrate_bias+0x158>)
 8002574:	f7ff f9e2 	bl	800193c <send_bluetooth_printf>
}
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002580:	2000023c 	.word	0x2000023c
 8002584:	0800e3b0 	.word	0x0800e3b0
 8002588:	0800e3dc 	.word	0x0800e3dc
 800258c:	20000240 	.word	0x20000240
 8002590:	20001480 	.word	0x20001480
 8002594:	0800e410 	.word	0x0800e410

08002598 <mpu9250_get_gyro_z_compensated>:

/**
 * @brief Get bias-compensated gyro Z value in degrees per second
 */
float mpu9250_get_gyro_z_compensated(void) {
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
    if (!enhanced_gyro.calibrated) {
 800259e:	4b12      	ldr	r3, [pc, #72]	@ (80025e8 <mpu9250_get_gyro_z_compensated+0x50>)
 80025a0:	7b1b      	ldrb	r3, [r3, #12]
 80025a2:	f083 0301 	eor.w	r3, r3, #1
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d004      	beq.n	80025b6 <mpu9250_get_gyro_z_compensated+0x1e>
        return mpu9250_get_gyro_z_dps(); // Fall back to uncompensated
 80025ac:	f000 f89e 	bl	80026ec <mpu9250_get_gyro_z_dps>
 80025b0:	eef0 7a40 	vmov.f32	s15, s0
 80025b4:	e013      	b.n	80025de <mpu9250_get_gyro_z_compensated+0x46>
    }

    float raw_z_dps = (float)(gyro.gyro_z - enhanced_gyro.gyro_bias_z) / 65.5f;
 80025b6:	4b0d      	ldr	r3, [pc, #52]	@ (80025ec <mpu9250_get_gyro_z_compensated+0x54>)
 80025b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80025bc:	ee07 3a90 	vmov	s15, r3
 80025c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025c4:	4b08      	ldr	r3, [pc, #32]	@ (80025e8 <mpu9250_get_gyro_z_compensated+0x50>)
 80025c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80025ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ce:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80025f0 <mpu9250_get_gyro_z_compensated+0x58>
 80025d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025d6:	edc7 7a01 	vstr	s15, [r7, #4]
    return raw_z_dps;
 80025da:	edd7 7a01 	vldr	s15, [r7, #4]
}
 80025de:	eeb0 0a67 	vmov.f32	s0, s15
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000240 	.word	0x20000240
 80025ec:	20001480 	.word	0x20001480
 80025f0:	42830000 	.word	0x42830000

080025f4 <mpu9250_is_initialized>:

/**
 * @brief Check if MPU9250 is initialized - NEW FUNCTION
 */
bool mpu9250_is_initialized(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
    return mpu9250_initialized;
 80025f8:	4b03      	ldr	r3, [pc, #12]	@ (8002608 <mpu9250_is_initialized+0x14>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	2000023c 	.word	0x2000023c

0800260c <mpu9250_read_gyro>:

/**
 * @brief Read raw gyroscope data - FIXED with error checking
 */
void mpu9250_read_gyro(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 8002612:	4b2f      	ldr	r3, [pc, #188]	@ (80026d0 <mpu9250_read_gyro+0xc4>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	f083 0301 	eor.w	r3, r3, #1
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <mpu9250_read_gyro+0x1c>
        send_bluetooth_message("⚠️ MPU9250 not initialized - cannot read gyro\r\n");
 8002620:	482c      	ldr	r0, [pc, #176]	@ (80026d4 <mpu9250_read_gyro+0xc8>)
 8002622:	f7ff f975 	bl	8001910 <send_bluetooth_message>
        return;
 8002626:	e050      	b.n	80026ca <mpu9250_read_gyro+0xbe>
    }

    uint8_t raw_data[6];
    uint8_t reg = MPU9250_GYRO_XOUT_H | 0x80; // Set read bit
 8002628:	23c3      	movs	r3, #195	@ 0xc3
 800262a:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800262c:	2200      	movs	r2, #0
 800262e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002632:	4829      	ldr	r0, [pc, #164]	@ (80026d8 <mpu9250_read_gyro+0xcc>)
 8002634:	f004 fa74 	bl	8006b20 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 8002638:	1df9      	adds	r1, r7, #7
 800263a:	2364      	movs	r3, #100	@ 0x64
 800263c:	2201      	movs	r2, #1
 800263e:	4827      	ldr	r0, [pc, #156]	@ (80026dc <mpu9250_read_gyro+0xd0>)
 8002640:	f004 ff9b 	bl	800757a <HAL_SPI_Transmit>
 8002644:	4603      	mov	r3, r0
 8002646:	73fb      	strb	r3, [r7, #15]
    if (spi_status != HAL_OK) {
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <mpu9250_read_gyro+0x56>
        HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800264e:	2201      	movs	r2, #1
 8002650:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002654:	4820      	ldr	r0, [pc, #128]	@ (80026d8 <mpu9250_read_gyro+0xcc>)
 8002656:	f004 fa63 	bl	8006b20 <HAL_GPIO_WritePin>
        send_bluetooth_message("SPI transmit error in gyro read\r\n");
 800265a:	4821      	ldr	r0, [pc, #132]	@ (80026e0 <mpu9250_read_gyro+0xd4>)
 800265c:	f7ff f958 	bl	8001910 <send_bluetooth_message>
        return;
 8002660:	e033      	b.n	80026ca <mpu9250_read_gyro+0xbe>
    }

    spi_status = HAL_SPI_Receive(&hspi2, raw_data, 6, 100);
 8002662:	f107 0108 	add.w	r1, r7, #8
 8002666:	2364      	movs	r3, #100	@ 0x64
 8002668:	2206      	movs	r2, #6
 800266a:	481c      	ldr	r0, [pc, #112]	@ (80026dc <mpu9250_read_gyro+0xd0>)
 800266c:	f005 f8c9 	bl	8007802 <HAL_SPI_Receive>
 8002670:	4603      	mov	r3, r0
 8002672:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8002674:	2201      	movs	r2, #1
 8002676:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800267a:	4817      	ldr	r0, [pc, #92]	@ (80026d8 <mpu9250_read_gyro+0xcc>)
 800267c:	f004 fa50 	bl	8006b20 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <mpu9250_read_gyro+0x82>
        send_bluetooth_message("SPI receive error in gyro read\r\n");
 8002686:	4817      	ldr	r0, [pc, #92]	@ (80026e4 <mpu9250_read_gyro+0xd8>)
 8002688:	f7ff f942 	bl	8001910 <send_bluetooth_message>
        return;
 800268c:	e01d      	b.n	80026ca <mpu9250_read_gyro+0xbe>
    }

    // Convert to signed 16-bit values
    gyro.gyro_x = (int16_t)((raw_data[0] << 8) | raw_data[1]);
 800268e:	7a3b      	ldrb	r3, [r7, #8]
 8002690:	b21b      	sxth	r3, r3
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	7a7b      	ldrb	r3, [r7, #9]
 8002698:	b21b      	sxth	r3, r3
 800269a:	4313      	orrs	r3, r2
 800269c:	b21a      	sxth	r2, r3
 800269e:	4b12      	ldr	r3, [pc, #72]	@ (80026e8 <mpu9250_read_gyro+0xdc>)
 80026a0:	801a      	strh	r2, [r3, #0]
    gyro.gyro_y = (int16_t)((raw_data[2] << 8) | raw_data[3]);
 80026a2:	7abb      	ldrb	r3, [r7, #10]
 80026a4:	b21b      	sxth	r3, r3
 80026a6:	021b      	lsls	r3, r3, #8
 80026a8:	b21a      	sxth	r2, r3
 80026aa:	7afb      	ldrb	r3, [r7, #11]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	4313      	orrs	r3, r2
 80026b0:	b21a      	sxth	r2, r3
 80026b2:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <mpu9250_read_gyro+0xdc>)
 80026b4:	805a      	strh	r2, [r3, #2]
    gyro.gyro_z = (int16_t)((raw_data[4] << 8) | raw_data[5]);
 80026b6:	7b3b      	ldrb	r3, [r7, #12]
 80026b8:	b21b      	sxth	r3, r3
 80026ba:	021b      	lsls	r3, r3, #8
 80026bc:	b21a      	sxth	r2, r3
 80026be:	7b7b      	ldrb	r3, [r7, #13]
 80026c0:	b21b      	sxth	r3, r3
 80026c2:	4313      	orrs	r3, r2
 80026c4:	b21a      	sxth	r2, r3
 80026c6:	4b08      	ldr	r3, [pc, #32]	@ (80026e8 <mpu9250_read_gyro+0xdc>)
 80026c8:	809a      	strh	r2, [r3, #4]
}
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	2000023c 	.word	0x2000023c
 80026d4:	0800e440 	.word	0x0800e440
 80026d8:	40020400 	.word	0x40020400
 80026dc:	2000029c 	.word	0x2000029c
 80026e0:	0800e474 	.word	0x0800e474
 80026e4:	0800e498 	.word	0x0800e498
 80026e8:	20001480 	.word	0x20001480

080026ec <mpu9250_get_gyro_z_dps>:

/**
 * @brief Get gyro Z-axis in degrees per second
 */
float mpu9250_get_gyro_z_dps(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
    // ±500 dps range, 16-bit resolution
    // Sensitivity: 65.5 LSB/(dps)

    return (float)gyro.gyro_z / 65.5f;
 80026f0:	4b09      	ldr	r3, [pc, #36]	@ (8002718 <mpu9250_get_gyro_z_dps+0x2c>)
 80026f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80026f6:	ee07 3a90 	vmov	s15, r3
 80026fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026fe:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800271c <mpu9250_get_gyro_z_dps+0x30>
 8002702:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002706:	eef0 7a66 	vmov.f32	s15, s13
}
 800270a:	eeb0 0a67 	vmov.f32	s0, s15
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20001480 	.word	0x20001480
 800271c:	42830000 	.word	0x42830000

08002720 <log_printf>:
#include <stdint.h>
#include <stdbool.h>
#include <string.h>

/* small wrapper to keep printf usage consistent */
static void log_printf(const char *fmt, ...) {
 8002720:	b40f      	push	{r0, r1, r2, r3}
 8002722:	b580      	push	{r7, lr}
 8002724:	b0c2      	sub	sp, #264	@ 0x108
 8002726:	af00      	add	r7, sp, #0
    char buf[256];
    va_list ap;
    va_start(ap, fmt);
 8002728:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800272c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002730:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002734:	601a      	str	r2, [r3, #0]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 8002736:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800273a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800273e:	f107 0008 	add.w	r0, r7, #8
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002748:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800274c:	f008 fb42 	bl	800add4 <vsniprintf>
    va_end(ap);
    send_bluetooth_printf("%s", buf);
 8002750:	f107 0308 	add.w	r3, r7, #8
 8002754:	4619      	mov	r1, r3
 8002756:	4805      	ldr	r0, [pc, #20]	@ (800276c <log_printf+0x4c>)
 8002758:	f7ff f8f0 	bl	800193c <send_bluetooth_printf>
}
 800275c:	bf00      	nop
 800275e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002762:	46bd      	mov	sp, r7
 8002764:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002768:	b004      	add	sp, #16
 800276a:	4770      	bx	lr
 800276c:	0800e5f4 	.word	0x0800e5f4

08002770 <clampf>:
    send_bluetooth_printf("%s", buf);
}
*/

/* small clamp helper */
static float clampf(float v, float lo, float hi) {
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	ed87 0a03 	vstr	s0, [r7, #12]
 800277a:	edc7 0a02 	vstr	s1, [r7, #8]
 800277e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (v < lo) return lo;
 8002782:	ed97 7a03 	vldr	s14, [r7, #12]
 8002786:	edd7 7a02 	vldr	s15, [r7, #8]
 800278a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	d501      	bpl.n	8002798 <clampf+0x28>
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	e00b      	b.n	80027b0 <clampf+0x40>
    if (v > hi) return hi;
 8002798:	ed97 7a03 	vldr	s14, [r7, #12]
 800279c:	edd7 7a01 	vldr	s15, [r7, #4]
 80027a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a8:	dd01      	ble.n	80027ae <clampf+0x3e>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	e000      	b.n	80027b0 <clampf+0x40>
    return v;
 80027ae:	68fb      	ldr	r3, [r7, #12]
}
 80027b0:	ee07 3a90 	vmov	s15, r3
 80027b4:	eeb0 0a67 	vmov.f32	s0, s15
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
	...

080027c4 <run_encoder_step_test>:
}

/* =========================
   Encoder step test logger
   ========================= */
void run_encoder_step_test(int base_pwm, int delta_pwm, uint32_t step_delay_ms, uint32_t step_duration_ms, uint32_t sample_ms, uint32_t total_ms) {
 80027c4:	b5b0      	push	{r4, r5, r7, lr}
 80027c6:	b098      	sub	sp, #96	@ 0x60
 80027c8:	af06      	add	r7, sp, #24
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
    if (sample_ms == 0) sample_ms = 5;
 80027d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <run_encoder_step_test+0x18>
 80027d8:	2305      	movs	r3, #5
 80027da:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (total_ms < step_delay_ms + step_duration_ms + 50) total_ms = step_delay_ms + step_duration_ms + 50;
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	4413      	add	r3, r2
 80027e2:	3332      	adds	r3, #50	@ 0x32
 80027e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d204      	bcs.n	80027f4 <run_encoder_step_test+0x30>
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	4413      	add	r3, r2
 80027f0:	3332      	adds	r3, #50	@ 0x32
 80027f2:	65fb      	str	r3, [r7, #92]	@ 0x5c

    reset_encoder_totals();
 80027f4:	f001 fefc 	bl	80045f0 <reset_encoder_totals>
    int left_pwm = base_pwm;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	647b      	str	r3, [r7, #68]	@ 0x44
    int right_pwm = base_pwm;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	643b      	str	r3, [r7, #64]	@ 0x40
    motor_set_fixed(0, true, (uint16_t)left_pwm);
 8002800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002802:	b29b      	uxth	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	2101      	movs	r1, #1
 8002808:	2000      	movs	r0, #0
 800280a:	f002 f837 	bl	800487c <motor_set_fixed>
    motor_set_fixed(1, true, (uint16_t)right_pwm);
 800280e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002810:	b29b      	uxth	r3, r3
 8002812:	461a      	mov	r2, r3
 8002814:	2101      	movs	r1, #1
 8002816:	2001      	movs	r0, #1
 8002818:	f002 f830 	bl	800487c <motor_set_fixed>

    log_printf("t_ms,left_pwm,right_pwm,left_counts,right_counts,left_rate,right_rate\r\n");
 800281c:	486e      	ldr	r0, [pc, #440]	@ (80029d8 <run_encoder_step_test+0x214>)
 800281e:	f7ff ff7f 	bl	8002720 <log_printf>

    uint32_t t0 = HAL_GetTick();
 8002822:	f003 fa33 	bl	8005c8c <HAL_GetTick>
 8002826:	6338      	str	r0, [r7, #48]	@ 0x30
    uint32_t next_sample = t0;
 8002828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800282a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int32_t prev_left = get_left_encoder_total();
 800282c:	f001 fecc 	bl	80045c8 <get_left_encoder_total>
 8002830:	63b8      	str	r0, [r7, #56]	@ 0x38
    int32_t prev_right = get_right_encoder_total();
 8002832:	f001 fed3 	bl	80045dc <get_right_encoder_total>
 8002836:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t start = t0;
 8002838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800283a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((HAL_GetTick() - t0) <= total_ms) {
 800283c:	e0b9      	b.n	80029b2 <run_encoder_step_test+0x1ee>
        uint32_t now = HAL_GetTick();
 800283e:	f003 fa25 	bl	8005c8c <HAL_GetTick>
 8002842:	62b8      	str	r0, [r7, #40]	@ 0x28
        uint32_t t_rel = now - start;
 8002844:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* apply step */
        if (t_rel >= step_delay_ms && t_rel < (step_delay_ms + step_duration_ms)) {
 800284c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	429a      	cmp	r2, r3
 8002852:	d34a      	bcc.n	80028ea <run_encoder_step_test+0x126>
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	4413      	add	r3, r2
 800285a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800285c:	429a      	cmp	r2, r3
 800285e:	d244      	bcs.n	80028ea <run_encoder_step_test+0x126>
            left_pwm  = (int)clampf((float)base_pwm - (float)delta_pwm, 0.0f, 1000.0f);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	ee07 3a90 	vmov	s15, r3
 8002870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002878:	ed9f 1a58 	vldr	s2, [pc, #352]	@ 80029dc <run_encoder_step_test+0x218>
 800287c:	eddf 0a58 	vldr	s1, [pc, #352]	@ 80029e0 <run_encoder_step_test+0x21c>
 8002880:	eeb0 0a67 	vmov.f32	s0, s15
 8002884:	f7ff ff74 	bl	8002770 <clampf>
 8002888:	eef0 7a40 	vmov.f32	s15, s0
 800288c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002890:	ee17 3a90 	vmov	r3, s15
 8002894:	647b      	str	r3, [r7, #68]	@ 0x44
            right_pwm = (int)clampf((float)base_pwm + (float)delta_pwm, 0.0f, 1000.0f);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	ee07 3a90 	vmov	s15, r3
 800289c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	ee07 3a90 	vmov	s15, r3
 80028a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ae:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 80029dc <run_encoder_step_test+0x218>
 80028b2:	eddf 0a4b 	vldr	s1, [pc, #300]	@ 80029e0 <run_encoder_step_test+0x21c>
 80028b6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ba:	f7ff ff59 	bl	8002770 <clampf>
 80028be:	eef0 7a40 	vmov.f32	s15, s0
 80028c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028c6:	ee17 3a90 	vmov	r3, s15
 80028ca:	643b      	str	r3, [r7, #64]	@ 0x40
            motor_set_fixed(0, true, (uint16_t)left_pwm);
 80028cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	461a      	mov	r2, r3
 80028d2:	2101      	movs	r1, #1
 80028d4:	2000      	movs	r0, #0
 80028d6:	f001 ffd1 	bl	800487c <motor_set_fixed>
            motor_set_fixed(1, true, (uint16_t)right_pwm);
 80028da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028dc:	b29b      	uxth	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	2001      	movs	r0, #1
 80028e4:	f001 ffca 	bl	800487c <motor_set_fixed>
 80028e8:	e011      	b.n	800290e <run_encoder_step_test+0x14a>
        } else {
            left_pwm  = base_pwm;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	647b      	str	r3, [r7, #68]	@ 0x44
            right_pwm = base_pwm;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	643b      	str	r3, [r7, #64]	@ 0x40
            motor_set_fixed(0, true, (uint16_t)left_pwm);
 80028f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	2101      	movs	r1, #1
 80028fa:	2000      	movs	r0, #0
 80028fc:	f001 ffbe 	bl	800487c <motor_set_fixed>
            motor_set_fixed(1, true, (uint16_t)right_pwm);
 8002900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002902:	b29b      	uxth	r3, r3
 8002904:	461a      	mov	r2, r3
 8002906:	2101      	movs	r1, #1
 8002908:	2001      	movs	r0, #1
 800290a:	f001 ffb7 	bl	800487c <motor_set_fixed>
        }

        if (now >= next_sample) {
 800290e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002912:	429a      	cmp	r2, r3
 8002914:	d34a      	bcc.n	80029ac <run_encoder_step_test+0x1e8>
            int32_t left_total = get_left_encoder_total();
 8002916:	f001 fe57 	bl	80045c8 <get_left_encoder_total>
 800291a:	6238      	str	r0, [r7, #32]
            int32_t right_total = get_right_encoder_total();
 800291c:	f001 fe5e 	bl	80045dc <get_right_encoder_total>
 8002920:	61f8      	str	r0, [r7, #28]

            float dt = (float)sample_ms / 1000.0f;
 8002922:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002924:	ee07 3a90 	vmov	s15, r3
 8002928:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800292c:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80029dc <run_encoder_step_test+0x218>
 8002930:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002934:	edc7 7a06 	vstr	s15, [r7, #24]
            float left_rate = (float)(left_total - prev_left) / dt;
 8002938:	6a3a      	ldr	r2, [r7, #32]
 800293a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	ee07 3a90 	vmov	s15, r3
 8002942:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002946:	ed97 7a06 	vldr	s14, [r7, #24]
 800294a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800294e:	edc7 7a05 	vstr	s15, [r7, #20]
            float right_rate = (float)(right_total - prev_right) / dt;
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	ee07 3a90 	vmov	s15, r3
 800295c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002960:	ed97 7a06 	vldr	s14, [r7, #24]
 8002964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002968:	edc7 7a04 	vstr	s15, [r7, #16]

            log_printf("%lu,%d,%d,%ld,%ld,%.2f,%.2f\r\n",
 800296c:	6978      	ldr	r0, [r7, #20]
 800296e:	f7fd fdf3 	bl	8000558 <__aeabi_f2d>
 8002972:	4604      	mov	r4, r0
 8002974:	460d      	mov	r5, r1
 8002976:	6938      	ldr	r0, [r7, #16]
 8002978:	f7fd fdee 	bl	8000558 <__aeabi_f2d>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002984:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	9301      	str	r3, [sp, #4]
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	9300      	str	r3, [sp, #0]
 8002990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002992:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002994:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002996:	4813      	ldr	r0, [pc, #76]	@ (80029e4 <run_encoder_step_test+0x220>)
 8002998:	f7ff fec2 	bl	8002720 <log_printf>
                       (unsigned long)t_rel,
                       left_pwm, right_pwm,
                       (long)left_total, (long)right_total,
                       left_rate, right_rate);

            prev_left = left_total;
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	63bb      	str	r3, [r7, #56]	@ 0x38
            prev_right = right_total;
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	637b      	str	r3, [r7, #52]	@ 0x34
            next_sample += sample_ms;
 80029a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029a8:	4413      	add	r3, r2
 80029aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        HAL_Delay(1);
 80029ac:	2001      	movs	r0, #1
 80029ae:	f003 f979 	bl	8005ca4 <HAL_Delay>
    while ((HAL_GetTick() - t0) <= total_ms) {
 80029b2:	f003 f96b 	bl	8005c8c <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80029be:	429a      	cmp	r2, r3
 80029c0:	f4bf af3d 	bcs.w	800283e <run_encoder_step_test+0x7a>
    }

    stop_motors();
 80029c4:	f001 ff24 	bl	8004810 <stop_motors>
    log_printf("#DONE: encoder step test finished\r\n");
 80029c8:	4807      	ldr	r0, [pc, #28]	@ (80029e8 <run_encoder_step_test+0x224>)
 80029ca:	f7ff fea9 	bl	8002720 <log_printf>
}
 80029ce:	bf00      	nop
 80029d0:	3748      	adds	r7, #72	@ 0x48
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bdb0      	pop	{r4, r5, r7, pc}
 80029d6:	bf00      	nop
 80029d8:	0800e690 	.word	0x0800e690
 80029dc:	447a0000 	.word	0x447a0000
 80029e0:	00000000 	.word	0x00000000
 80029e4:	0800e6d8 	.word	0x0800e6d8
 80029e8:	0800e6f8 	.word	0x0800e6f8

080029ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029ec:	b590      	push	{r4, r7, lr}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029f2:	f003 f8e5 	bl	8005bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029f6:	f000 f943 	bl	8002c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029fa:	f000 fc73 	bl	80032e4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80029fe:	f000 f9a7 	bl	8002d50 <MX_ADC1_Init>
  MX_SPI2_Init();
 8002a02:	f000 fa2f 	bl	8002e64 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002a06:	f000 fa63 	bl	8002ed0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002a0a:	f000 fb01 	bl	8003010 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002a0e:	f000 fbeb 	bl	80031e8 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8002a12:	f000 fc3d 	bl	8003290 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8002a16:	f000 fb4f 	bl	80030b8 <MX_TIM3_Init>


  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);   // PA6  (MOTOR_IN1)
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	4883      	ldr	r0, [pc, #524]	@ (8002c2c <main+0x240>)
 8002a1e:	f005 fb9d 	bl	800815c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);   // PA7  (MOTOR_IN2)
 8002a22:	2104      	movs	r1, #4
 8002a24:	4881      	ldr	r0, [pc, #516]	@ (8002c2c <main+0x240>)
 8002a26:	f005 fb99 	bl	800815c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // PB0  (MOTOR_IN3)
 8002a2a:	2108      	movs	r1, #8
 8002a2c:	487f      	ldr	r0, [pc, #508]	@ (8002c2c <main+0x240>)
 8002a2e:	f005 fb95 	bl	800815c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // PB1  (MOTOR_IN4)
 8002a32:	210c      	movs	r1, #12
 8002a34:	487d      	ldr	r0, [pc, #500]	@ (8002c2c <main+0x240>)
 8002a36:	f005 fb91 	bl	800815c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_SET); // wake DRV8833
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a40:	487b      	ldr	r0, [pc, #492]	@ (8002c30 <main+0x244>)
 8002a42:	f004 f86d 	bl	8006b20 <HAL_GPIO_WritePin>

  /* Initialize micromouse system */
  championship_micromouse_init();
 8002a46:	f000 fd7f 	bl	8003548 <championship_micromouse_init>
  verify_adc_gpio_configuration(); // Missed configurations for adc
 8002a4a:	f000 fd2d 	bl	80034a8 <verify_adc_gpio_configuration>
  adc_system_diagnostics();	// verify adc system settings and check ADC channels individually
 8002a4e:	f002 fb39 	bl	80050c4 <adc_system_diagnostics>


  // Check gyro initialization
  if (mpu9250_is_initialized()) {
 8002a52:	f7ff fdcf 	bl	80025f4 <mpu9250_is_initialized>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d017      	beq.n	8002a8c <main+0xa0>
	  send_bluetooth_message("Calibrating gyro for heading control...\r\n");
 8002a5c:	4875      	ldr	r0, [pc, #468]	@ (8002c34 <main+0x248>)
 8002a5e:	f7fe ff57 	bl	8001910 <send_bluetooth_message>
	  send_bluetooth_message("⚠️ KEEP ROBOT STATIONARY during calibration!\r\n");
 8002a62:	4875      	ldr	r0, [pc, #468]	@ (8002c38 <main+0x24c>)
 8002a64:	f7fe ff54 	bl	8001910 <send_bluetooth_message>
	  HAL_Delay(2000);  // Give user time to see message
 8002a68:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002a6c:	f003 f91a 	bl	8005ca4 <HAL_Delay>
	  // bias shud run before getting any gyro values////////////////////////////////////////////
	  mpu9250_calibrate_bias();
 8002a70:	f7ff fce4 	bl	800243c <mpu9250_calibrate_bias>
	  send_bluetooth_message("✅ Gyro calibration complete\r\n");
 8002a74:	4871      	ldr	r0, [pc, #452]	@ (8002c3c <main+0x250>)
 8002a76:	f7fe ff4b 	bl	8001910 <send_bluetooth_message>

	  // Set initial conservative PID gains
	  set_heading_pid_gains(1.0f, 0.0f, 0.1f); /// used for scurved PID
 8002a7a:	ed9f 1a71 	vldr	s2, [pc, #452]	@ 8002c40 <main+0x254>
 8002a7e:	eddf 0a71 	vldr	s1, [pc, #452]	@ 8002c44 <main+0x258>
 8002a82:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002a86:	f7ff fb73 	bl	8002170 <set_heading_pid_gains>
 8002a8a:	e002      	b.n	8002a92 <main+0xa6>
//		  HAL_Delay(500);
//
//	  }

  } else {
	  send_bluetooth_message("⚠️ Gyro not available - using basic movement\r\n");
 8002a8c:	486e      	ldr	r0, [pc, #440]	@ (8002c48 <main+0x25c>)
 8002a8e:	f7fe ff3f 	bl	8001910 <send_bluetooth_message>
//      sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
//      send_bluetooth_message("❌ CRITICAL: All sensors reading zero - ADC failure!\r\n");
//  }
//
  // Test encoder functionality
  start_encoders();
 8002a92:	f001 fdd3 	bl	800463c <start_encoders>
  HAL_Delay(100);
 8002a96:	2064      	movs	r0, #100	@ 0x64
 8002a98:	f003 f904 	bl	8005ca4 <HAL_Delay>
  //for encoder PID csv generation////////////////////////////////
  send_bluetooth_printf("TEST HAL_GetTick=%lu\r\n", (unsigned long)HAL_GetTick());
 8002a9c:	f003 f8f6 	bl	8005c8c <HAL_GetTick>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4869      	ldr	r0, [pc, #420]	@ (8002c4c <main+0x260>)
 8002aa6:	f7fe ff49 	bl	800193c <send_bluetooth_printf>
  send_bluetooth_printf("LeftEnc=%ld RightEnc=%ld\r\n", (long)get_left_encoder_total(), (long)get_right_encoder_total());
 8002aaa:	f001 fd8d 	bl	80045c8 <get_left_encoder_total>
 8002aae:	4604      	mov	r4, r0
 8002ab0:	f001 fd94 	bl	80045dc <get_right_encoder_total>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4621      	mov	r1, r4
 8002aba:	4865      	ldr	r0, [pc, #404]	@ (8002c50 <main+0x264>)
 8002abc:	f7fe ff3e 	bl	800193c <send_bluetooth_printf>

  run_encoder_step_test(600, 100, 1000, 800, 10, 3000);
 8002ac0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002ac4:	9301      	str	r3, [sp, #4]
 8002ac6:	230a      	movs	r3, #10
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8002ace:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ad2:	2164      	movs	r1, #100	@ 0x64
 8002ad4:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8002ad8:	f7ff fe74 	bl	80027c4 <run_encoder_step_test>
//	  mpu9250_read_gyro();
//
//	  moveStraightPID(500,true,true);
//	  send_bluetooth_printf("L:%ld R:%ld\r\n",get_left_encoder_total(),get_right_encoder_total());
//  }
  break_motors();
 8002adc:	f001 feb2 	bl	8004844 <break_motors>

  HAL_Delay(100);
 8002ae0:	2064      	movs	r0, #100	@ 0x64
 8002ae2:	f003 f8df 	bl	8005ca4 <HAL_Delay>
//  debug_encoder_setup();
//  test_encoder_manual();
//  test_encoder_rotation();


  if (get_left_encoder_total() == 0 && get_right_encoder_total() == 0) {
 8002ae6:	f001 fd6f 	bl	80045c8 <get_left_encoder_total>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d107      	bne.n	8002b00 <main+0x114>
 8002af0:	f001 fd74 	bl	80045dc <get_right_encoder_total>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d102      	bne.n	8002b00 <main+0x114>
      send_bluetooth_message("⚠️ WARNING: Encoders may not be working\r\n");
 8002afa:	4856      	ldr	r0, [pc, #344]	@ (8002c54 <main+0x268>)
 8002afc:	f7fe ff08 	bl	8001910 <send_bluetooth_message>




  /* Play startup tone */
  play_startup_tone();
 8002b00:	f7fe fa3e 	bl	8000f80 <play_startup_tone>

  /* Status LEDs test */
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_SET);
 8002b04:	2201      	movs	r2, #1
 8002b06:	2110      	movs	r1, #16
 8002b08:	4853      	ldr	r0, [pc, #332]	@ (8002c58 <main+0x26c>)
 8002b0a:	f004 f809 	bl	8006b20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_SET);
 8002b0e:	2201      	movs	r2, #1
 8002b10:	2120      	movs	r1, #32
 8002b12:	4851      	ldr	r0, [pc, #324]	@ (8002c58 <main+0x26c>)
 8002b14:	f004 f804 	bl	8006b20 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8002b18:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b1c:	f003 f8c2 	bl	8005ca4 <HAL_Delay>
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_RESET);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2110      	movs	r1, #16
 8002b24:	484c      	ldr	r0, [pc, #304]	@ (8002c58 <main+0x26c>)
 8002b26:	f003 fffb 	bl	8006b20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_RESET);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2120      	movs	r1, #32
 8002b2e:	484a      	ldr	r0, [pc, #296]	@ (8002c58 <main+0x26c>)
 8002b30:	f003 fff6 	bl	8006b20 <HAL_GPIO_WritePin>

  /* Send startup message via Bluetooth */
  send_bluetooth_message("Championship Micromouse Ready!\r\n");
 8002b34:	4849      	ldr	r0, [pc, #292]	@ (8002c5c <main+0x270>)
 8002b36:	f7fe feeb 	bl	8001910 <send_bluetooth_message>

  send_championship_stats();
 8002b3a:	f7fe ff61 	bl	8001a00 <send_championship_stats>

  /* Wait for start button */
  send_bluetooth_message("Press button to start exploration...\r\n");
 8002b3e:	4848      	ldr	r0, [pc, #288]	@ (8002c60 <main+0x274>)
 8002b40:	f7fe fee6 	bl	8001910 <send_bluetooth_message>
  while (!start_flag) {
 8002b44:	e006      	b.n	8002b54 <main+0x168>
      HAL_Delay(10);
 8002b46:	200a      	movs	r0, #10
 8002b48:	f003 f8ac 	bl	8005ca4 <HAL_Delay>
      // Blink LED to show ready state
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002b4c:	2110      	movs	r1, #16
 8002b4e:	4842      	ldr	r0, [pc, #264]	@ (8002c58 <main+0x26c>)
 8002b50:	f003 ffff 	bl	8006b52 <HAL_GPIO_TogglePin>
  while (!start_flag) {
 8002b54:	4b43      	ldr	r3, [pc, #268]	@ (8002c64 <main+0x278>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0f3      	beq.n	8002b46 <main+0x15a>
  }

  /* Reset LEDs */
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_RESET);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2110      	movs	r1, #16
 8002b62:	483d      	ldr	r0, [pc, #244]	@ (8002c58 <main+0x26c>)
 8002b64:	f003 ffdc 	bl	8006b20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_RESET);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2120      	movs	r1, #32
 8002b6c:	483a      	ldr	r0, [pc, #232]	@ (8002c58 <main+0x26c>)
 8002b6e:	f003 ffd7 	bl	8006b20 <HAL_GPIO_WritePin>

  /* Start exploration after delay */
  play_confirmation_tone();
 8002b72:	f7fe fa21 	bl	8000fb8 <play_confirmation_tone>
  HAL_Delay(2000);
 8002b76:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002b7a:	f003 f893 	bl	8005ca4 <HAL_Delay>

  /* Main micromouse algorithm */
  send_bluetooth_message("Starting maze exploration...\r\n");
 8002b7e:	483a      	ldr	r0, [pc, #232]	@ (8002c68 <main+0x27c>)
 8002b80:	f7fe fec6 	bl	8001910 <send_bluetooth_message>

  /* Initialize movement system */

  // get ADC Values//////////////////////////////////////////////////////
  start_encoders();
 8002b84:	f001 fd5a 	bl	800463c <start_encoders>
//	  diagnostic_sensor_test();
//	  HAL_Delay(500);
//  }

  /* Execute championship exploration */
  championship_exploration_with_analysis();
 8002b88:	f001 fa60 	bl	800404c <championship_exploration_with_analysis>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  update_sensors();
 8002b8c:	f002 f932 	bl	8004df4 <update_sensors>


	  if (button_pressed == 1) {
 8002b90:	4b36      	ldr	r3, [pc, #216]	@ (8002c6c <main+0x280>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d114      	bne.n	8002bc4 <main+0x1d8>
	          button_pressed = 0;
 8002b9a:	4b34      	ldr	r3, [pc, #208]	@ (8002c6c <main+0x280>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
	          // Left button - start speed run or new exploration
	          if (robot.center_reached && robot.returned_to_start) {
 8002ba0:	4b33      	ldr	r3, [pc, #204]	@ (8002c70 <main+0x284>)
 8002ba2:	7b1b      	ldrb	r3, [r3, #12]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d006      	beq.n	8002bb6 <main+0x1ca>
 8002ba8:	4b31      	ldr	r3, [pc, #196]	@ (8002c70 <main+0x284>)
 8002baa:	7b5b      	ldrb	r3, [r3, #13]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <main+0x1ca>
	              championship_speed_run();
 8002bb0:	f001 fbca 	bl	8004348 <championship_speed_run>
 8002bb4:	e006      	b.n	8002bc4 <main+0x1d8>
	          } else {
	              send_bluetooth_message("Starting enhanced championship exploration...\r\n");
 8002bb6:	482f      	ldr	r0, [pc, #188]	@ (8002c74 <main+0x288>)
 8002bb8:	f7fe feaa 	bl	8001910 <send_bluetooth_message>
	              reset_championship_micromouse();
 8002bbc:	f001 fb98 	bl	80042f0 <reset_championship_micromouse>
	              championship_exploration_with_analysis();
 8002bc0:	f001 fa44 	bl	800404c <championship_exploration_with_analysis>
	          }
	      }

	  if (button_pressed == 2) {
 8002bc4:	4b29      	ldr	r3, [pc, #164]	@ (8002c6c <main+0x280>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d106      	bne.n	8002bdc <main+0x1f0>
		  button_pressed = 0;
 8002bce:	4b27      	ldr	r3, [pc, #156]	@ (8002c6c <main+0x280>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]

		  // Right button - test S-curve movement or reset system
		  test_scurve_single_cell();
 8002bd4:	f7ff fb06 	bl	80021e4 <test_scurve_single_cell>
		  mpu9250_read_gyro();
 8002bd8:	f7ff fd18 	bl	800260c <mpu9250_read_gyro>



	  // Send periodic status updates
	  static uint32_t last_status = 0;
	  if (HAL_GetTick() - last_status > 5000) {
 8002bdc:	f003 f856 	bl	8005c8c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4b25      	ldr	r3, [pc, #148]	@ (8002c78 <main+0x28c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d906      	bls.n	8002bfe <main+0x212>
		  send_battery_status();
 8002bf0:	f7fe feca 	bl	8001988 <send_battery_status>
		  last_status = HAL_GetTick();
 8002bf4:	f003 f84a 	bl	8005c8c <HAL_GetTick>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8002c78 <main+0x28c>)
 8002bfc:	6013      	str	r3, [r2, #0]
	  }

	  // Blink LED to show system is alive
	  static uint32_t last_blink = 0;
	  if (HAL_GetTick() - last_blink > 2000) {
 8002bfe:	f003 f845 	bl	8005c8c <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	4b1d      	ldr	r3, [pc, #116]	@ (8002c7c <main+0x290>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002c0e:	d908      	bls.n	8002c22 <main+0x236>
		  HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002c10:	2110      	movs	r1, #16
 8002c12:	4811      	ldr	r0, [pc, #68]	@ (8002c58 <main+0x26c>)
 8002c14:	f003 ff9d 	bl	8006b52 <HAL_GPIO_TogglePin>
		  last_blink = HAL_GetTick();
 8002c18:	f003 f838 	bl	8005c8c <HAL_GetTick>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4a17      	ldr	r2, [pc, #92]	@ (8002c7c <main+0x290>)
 8002c20:	6013      	str	r3, [r2, #0]
	  }

	  HAL_Delay(100);
 8002c22:	2064      	movs	r0, #100	@ 0x64
 8002c24:	f003 f83e 	bl	8005ca4 <HAL_Delay>
  {
 8002c28:	e7b0      	b.n	8002b8c <main+0x1a0>
 8002c2a:	bf00      	nop
 8002c2c:	20000384 	.word	0x20000384
 8002c30:	40020800 	.word	0x40020800
 8002c34:	0800e71c 	.word	0x0800e71c
 8002c38:	0800e748 	.word	0x0800e748
 8002c3c:	0800e77c 	.word	0x0800e77c
 8002c40:	3dcccccd 	.word	0x3dcccccd
 8002c44:	00000000 	.word	0x00000000
 8002c48:	0800e79c 	.word	0x0800e79c
 8002c4c:	0800e7d0 	.word	0x0800e7d0
 8002c50:	0800e7e8 	.word	0x0800e7e8
 8002c54:	0800e804 	.word	0x0800e804
 8002c58:	40020400 	.word	0x40020400
 8002c5c:	0800e834 	.word	0x0800e834
 8002c60:	0800e858 	.word	0x0800e858
 8002c64:	200014a5 	.word	0x200014a5
 8002c68:	0800e880 	.word	0x0800e880
 8002c6c:	200014a4 	.word	0x200014a4
 8002c70:	2000145c 	.word	0x2000145c
 8002c74:	0800e8a0 	.word	0x0800e8a0
 8002c78:	200014b0 	.word	0x200014b0
 8002c7c:	200014b4 	.word	0x200014b4

08002c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b094      	sub	sp, #80	@ 0x50
 8002c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c86:	f107 0320 	add.w	r3, r7, #32
 8002c8a:	2230      	movs	r2, #48	@ 0x30
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f008 f8ae 	bl	800adf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	4b27      	ldr	r3, [pc, #156]	@ (8002d48 <SystemClock_Config+0xc8>)
 8002caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cac:	4a26      	ldr	r2, [pc, #152]	@ (8002d48 <SystemClock_Config+0xc8>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cb4:	4b24      	ldr	r3, [pc, #144]	@ (8002d48 <SystemClock_Config+0xc8>)
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	4b21      	ldr	r3, [pc, #132]	@ (8002d4c <SystemClock_Config+0xcc>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a20      	ldr	r2, [pc, #128]	@ (8002d4c <SystemClock_Config+0xcc>)
 8002cca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cce:	6013      	str	r3, [r2, #0]
 8002cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d4c <SystemClock_Config+0xcc>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ce4:	2310      	movs	r3, #16
 8002ce6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ce8:	2302      	movs	r3, #2
 8002cea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cec:	2300      	movs	r3, #0
 8002cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002cf0:	2310      	movs	r3, #16
 8002cf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002cf4:	23a8      	movs	r3, #168	@ 0xa8
 8002cf6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d00:	f107 0320 	add.w	r3, r7, #32
 8002d04:	4618      	mov	r0, r3
 8002d06:	f003 ff57 	bl	8006bb8 <HAL_RCC_OscConfig>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002d10:	f000 fc06 	bl	8003520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d14:	230f      	movs	r3, #15
 8002d16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d2a:	f107 030c 	add.w	r3, r7, #12
 8002d2e:	2102      	movs	r1, #2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f004 f9b9 	bl	80070a8 <HAL_RCC_ClockConfig>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002d3c:	f000 fbf0 	bl	8003520 <Error_Handler>
  }
}
 8002d40:	bf00      	nop
 8002d42:	3750      	adds	r7, #80	@ 0x50
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40007000 	.word	0x40007000

08002d50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002d56:	463b      	mov	r3, r7
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002d62:	4b3d      	ldr	r3, [pc, #244]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d64:	4a3d      	ldr	r2, [pc, #244]	@ (8002e5c <MX_ADC1_Init+0x10c>)
 8002d66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d68:	4b3b      	ldr	r3, [pc, #236]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d70:	4b39      	ldr	r3, [pc, #228]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002d76:	4b38      	ldr	r3, [pc, #224]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002d7c:	4b36      	ldr	r3, [pc, #216]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d82:	4b35      	ldr	r3, [pc, #212]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d8a:	4b33      	ldr	r3, [pc, #204]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d90:	4b31      	ldr	r3, [pc, #196]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d92:	4a33      	ldr	r2, [pc, #204]	@ (8002e60 <MX_ADC1_Init+0x110>)
 8002d94:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d96:	4b30      	ldr	r3, [pc, #192]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8002d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002d9e:	2205      	movs	r2, #5
 8002da0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002da2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002daa:	4b2b      	ldr	r3, [pc, #172]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002dac:	2201      	movs	r2, #1
 8002dae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002db0:	4829      	ldr	r0, [pc, #164]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002db2:	f002 ff9b 	bl	8005cec <HAL_ADC_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002dbc:	f000 fbb0 	bl	8003520 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dcc:	463b      	mov	r3, r7
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4821      	ldr	r0, [pc, #132]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002dd2:	f003 f94f 	bl	8006074 <HAL_ADC_ConfigChannel>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002ddc:	f000 fba0 	bl	8003520 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002de0:	2302      	movs	r3, #2
 8002de2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002de4:	2302      	movs	r3, #2
 8002de6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002de8:	463b      	mov	r3, r7
 8002dea:	4619      	mov	r1, r3
 8002dec:	481a      	ldr	r0, [pc, #104]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002dee:	f003 f941 	bl	8006074 <HAL_ADC_ConfigChannel>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002df8:	f000 fb92 	bl	8003520 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002e00:	2303      	movs	r3, #3
 8002e02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e04:	463b      	mov	r3, r7
 8002e06:	4619      	mov	r1, r3
 8002e08:	4813      	ldr	r0, [pc, #76]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002e0a:	f003 f933 	bl	8006074 <HAL_ADC_ConfigChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002e14:	f000 fb84 	bl	8003520 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002e18:	2304      	movs	r3, #4
 8002e1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002e1c:	2304      	movs	r3, #4
 8002e1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e20:	463b      	mov	r3, r7
 8002e22:	4619      	mov	r1, r3
 8002e24:	480c      	ldr	r0, [pc, #48]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002e26:	f003 f925 	bl	8006074 <HAL_ADC_ConfigChannel>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002e30:	f000 fb76 	bl	8003520 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002e34:	2305      	movs	r3, #5
 8002e36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002e38:	2305      	movs	r3, #5
 8002e3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e3c:	463b      	mov	r3, r7
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4805      	ldr	r0, [pc, #20]	@ (8002e58 <MX_ADC1_Init+0x108>)
 8002e42:	f003 f917 	bl	8006074 <HAL_ADC_ConfigChannel>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8002e4c:	f000 fb68 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	20000254 	.word	0x20000254
 8002e5c:	40012000 	.word	0x40012000
 8002e60:	0f000001 	.word	0x0f000001

08002e64 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002e68:	4b17      	ldr	r3, [pc, #92]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e6a:	4a18      	ldr	r2, [pc, #96]	@ (8002ecc <MX_SPI2_Init+0x68>)
 8002e6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e6e:	4b16      	ldr	r3, [pc, #88]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e76:	4b14      	ldr	r3, [pc, #80]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e7c:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e82:	4b11      	ldr	r3, [pc, #68]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e88:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e94:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002e96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e98:	2230      	movs	r2, #48	@ 0x30
 8002e9a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ea8:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002eae:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002eb0:	220a      	movs	r2, #10
 8002eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002eb4:	4804      	ldr	r0, [pc, #16]	@ (8002ec8 <MX_SPI2_Init+0x64>)
 8002eb6:	f004 fad7 	bl	8007468 <HAL_SPI_Init>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ec0:	f000 fb2e 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ec4:	bf00      	nop
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	2000029c 	.word	0x2000029c
 8002ecc:	40003800 	.word	0x40003800

08002ed0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b096      	sub	sp, #88	@ 0x58
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ed6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
 8002ef8:	609a      	str	r2, [r3, #8]
 8002efa:	60da      	str	r2, [r3, #12]
 8002efc:	611a      	str	r2, [r3, #16]
 8002efe:	615a      	str	r2, [r3, #20]
 8002f00:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	2220      	movs	r2, #32
 8002f06:	2100      	movs	r1, #0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f007 ff71 	bl	800adf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f10:	4a3e      	ldr	r2, [pc, #248]	@ (800300c <MX_TIM1_Init+0x13c>)
 8002f12:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8002f14:	4b3c      	ldr	r3, [pc, #240]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f16:	2214      	movs	r2, #20
 8002f18:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8002f20:	4b39      	ldr	r3, [pc, #228]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f22:	22c8      	movs	r2, #200	@ 0xc8
 8002f24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f26:	4b38      	ldr	r3, [pc, #224]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f2c:	4b36      	ldr	r3, [pc, #216]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f32:	4b35      	ldr	r3, [pc, #212]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f34:	2280      	movs	r2, #128	@ 0x80
 8002f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f38:	4833      	ldr	r0, [pc, #204]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f3a:	f005 f867 	bl	800800c <HAL_TIM_Base_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002f44:	f000 faec 	bl	8003520 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f4e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002f52:	4619      	mov	r1, r3
 8002f54:	482c      	ldr	r0, [pc, #176]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f56:	f005 fcfb 	bl	8008950 <HAL_TIM_ConfigClockSource>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002f60:	f000 fade 	bl	8003520 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f64:	4828      	ldr	r0, [pc, #160]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f66:	f005 f8a0 	bl	80080aa <HAL_TIM_PWM_Init>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f70:	f000 fad6 	bl	8003520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f74:	2300      	movs	r3, #0
 8002f76:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f7c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002f80:	4619      	mov	r1, r3
 8002f82:	4821      	ldr	r0, [pc, #132]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002f84:	f006 f8b0 	bl	80090e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002f8e:	f000 fac7 	bl	8003520 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f92:	2360      	movs	r3, #96	@ 0x60
 8002f94:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8002f96:	2364      	movs	r3, #100	@ 0x64
 8002f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002faa:	2300      	movs	r3, #0
 8002fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fb2:	2208      	movs	r2, #8
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4814      	ldr	r0, [pc, #80]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002fb8:	f005 fc08 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002fc2:	f000 faad 	bl	8003520 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002fda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fde:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002fe4:	1d3b      	adds	r3, r7, #4
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4807      	ldr	r0, [pc, #28]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002fea:	f006 f8eb 	bl	80091c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002ff4:	f000 fa94 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ff8:	4803      	ldr	r0, [pc, #12]	@ (8003008 <MX_TIM1_Init+0x138>)
 8002ffa:	f002 facd 	bl	8005598 <HAL_TIM_MspPostInit>

}
 8002ffe:	bf00      	nop
 8003000:	3758      	adds	r7, #88	@ 0x58
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	200002f4 	.word	0x200002f4
 800300c:	40010000 	.word	0x40010000

08003010 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08c      	sub	sp, #48	@ 0x30
 8003014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003016:	f107 030c 	add.w	r3, r7, #12
 800301a:	2224      	movs	r2, #36	@ 0x24
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f007 fee6 	bl	800adf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003024:	1d3b      	adds	r3, r7, #4
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800302c:	4b21      	ldr	r3, [pc, #132]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 800302e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003032:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003034:	4b1f      	ldr	r3, [pc, #124]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 8003036:	2200      	movs	r2, #0
 8003038:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800303a:	4b1e      	ldr	r3, [pc, #120]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003040:	4b1c      	ldr	r3, [pc, #112]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 8003042:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003046:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003048:	4b1a      	ldr	r3, [pc, #104]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 800304a:	2200      	movs	r2, #0
 800304c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800304e:	4b19      	ldr	r3, [pc, #100]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 8003050:	2280      	movs	r2, #128	@ 0x80
 8003052:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003054:	2303      	movs	r3, #3
 8003056:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003058:	2300      	movs	r3, #0
 800305a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800305c:	2301      	movs	r3, #1
 800305e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003060:	2300      	movs	r3, #0
 8003062:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003068:	2300      	movs	r3, #0
 800306a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800306c:	2301      	movs	r3, #1
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003070:	2300      	movs	r3, #0
 8003072:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003074:	2300      	movs	r3, #0
 8003076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003078:	f107 030c 	add.w	r3, r7, #12
 800307c:	4619      	mov	r1, r3
 800307e:	480d      	ldr	r0, [pc, #52]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 8003080:	f005 f980 	bl	8008384 <HAL_TIM_Encoder_Init>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800308a:	f000 fa49 	bl	8003520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003096:	1d3b      	adds	r3, r7, #4
 8003098:	4619      	mov	r1, r3
 800309a:	4806      	ldr	r0, [pc, #24]	@ (80030b4 <MX_TIM2_Init+0xa4>)
 800309c:	f006 f824 	bl	80090e8 <HAL_TIMEx_MasterConfigSynchronization>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80030a6:	f000 fa3b 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80030aa:	bf00      	nop
 80030ac:	3730      	adds	r7, #48	@ 0x30
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	2000033c 	.word	0x2000033c

080030b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08e      	sub	sp, #56	@ 0x38
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
 80030c8:	609a      	str	r2, [r3, #8]
 80030ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030cc:	f107 0320 	add.w	r3, r7, #32
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d6:	1d3b      	adds	r3, r7, #4
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	605a      	str	r2, [r3, #4]
 80030de:	609a      	str	r2, [r3, #8]
 80030e0:	60da      	str	r2, [r3, #12]
 80030e2:	611a      	str	r2, [r3, #16]
 80030e4:	615a      	str	r2, [r3, #20]
 80030e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030e8:	4b3d      	ldr	r3, [pc, #244]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80030ea:	4a3e      	ldr	r2, [pc, #248]	@ (80031e4 <MX_TIM3_Init+0x12c>)
 80030ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80030ee:	4b3c      	ldr	r3, [pc, #240]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80030f0:	2204      	movs	r2, #4
 80030f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f4:	4b3a      	ldr	r3, [pc, #232]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 838;
 80030fa:	4b39      	ldr	r3, [pc, #228]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80030fc:	f240 3246 	movw	r2, #838	@ 0x346
 8003100:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003102:	4b37      	ldr	r3, [pc, #220]	@ (80031e0 <MX_TIM3_Init+0x128>)
 8003104:	2200      	movs	r2, #0
 8003106:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003108:	4b35      	ldr	r3, [pc, #212]	@ (80031e0 <MX_TIM3_Init+0x128>)
 800310a:	2280      	movs	r2, #128	@ 0x80
 800310c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800310e:	4834      	ldr	r0, [pc, #208]	@ (80031e0 <MX_TIM3_Init+0x128>)
 8003110:	f004 ff7c 	bl	800800c <HAL_TIM_Base_Init>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800311a:	f000 fa01 	bl	8003520 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800311e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003122:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003124:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003128:	4619      	mov	r1, r3
 800312a:	482d      	ldr	r0, [pc, #180]	@ (80031e0 <MX_TIM3_Init+0x128>)
 800312c:	f005 fc10 	bl	8008950 <HAL_TIM_ConfigClockSource>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003136:	f000 f9f3 	bl	8003520 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800313a:	4829      	ldr	r0, [pc, #164]	@ (80031e0 <MX_TIM3_Init+0x128>)
 800313c:	f004 ffb5 	bl	80080aa <HAL_TIM_PWM_Init>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003146:	f000 f9eb 	bl	8003520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800314a:	2300      	movs	r3, #0
 800314c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003152:	f107 0320 	add.w	r3, r7, #32
 8003156:	4619      	mov	r1, r3
 8003158:	4821      	ldr	r0, [pc, #132]	@ (80031e0 <MX_TIM3_Init+0x128>)
 800315a:	f005 ffc5 	bl	80090e8 <HAL_TIMEx_MasterConfigSynchronization>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003164:	f000 f9dc 	bl	8003520 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003168:	2360      	movs	r3, #96	@ 0x60
 800316a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800316c:	2300      	movs	r3, #0
 800316e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003170:	2300      	movs	r3, #0
 8003172:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003178:	1d3b      	adds	r3, r7, #4
 800317a:	2200      	movs	r2, #0
 800317c:	4619      	mov	r1, r3
 800317e:	4818      	ldr	r0, [pc, #96]	@ (80031e0 <MX_TIM3_Init+0x128>)
 8003180:	f005 fb24 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800318a:	f000 f9c9 	bl	8003520 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	2204      	movs	r2, #4
 8003192:	4619      	mov	r1, r3
 8003194:	4812      	ldr	r0, [pc, #72]	@ (80031e0 <MX_TIM3_Init+0x128>)
 8003196:	f005 fb19 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80031a0:	f000 f9be 	bl	8003520 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80031a4:	1d3b      	adds	r3, r7, #4
 80031a6:	2208      	movs	r2, #8
 80031a8:	4619      	mov	r1, r3
 80031aa:	480d      	ldr	r0, [pc, #52]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80031ac:	f005 fb0e 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80031b6:	f000 f9b3 	bl	8003520 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	220c      	movs	r2, #12
 80031be:	4619      	mov	r1, r3
 80031c0:	4807      	ldr	r0, [pc, #28]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80031c2:	f005 fb03 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80031cc:	f000 f9a8 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80031d0:	4803      	ldr	r0, [pc, #12]	@ (80031e0 <MX_TIM3_Init+0x128>)
 80031d2:	f002 f9e1 	bl	8005598 <HAL_TIM_MspPostInit>

}
 80031d6:	bf00      	nop
 80031d8:	3738      	adds	r7, #56	@ 0x38
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000384 	.word	0x20000384
 80031e4:	40000400 	.word	0x40000400

080031e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08c      	sub	sp, #48	@ 0x30
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80031ee:	f107 030c 	add.w	r3, r7, #12
 80031f2:	2224      	movs	r2, #36	@ 0x24
 80031f4:	2100      	movs	r1, #0
 80031f6:	4618      	mov	r0, r3
 80031f8:	f007 fdfa 	bl	800adf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031fc:	1d3b      	adds	r3, r7, #4
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003204:	4b20      	ldr	r3, [pc, #128]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003206:	4a21      	ldr	r2, [pc, #132]	@ (800328c <MX_TIM4_Init+0xa4>)
 8003208:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800320a:	4b1f      	ldr	r3, [pc, #124]	@ (8003288 <MX_TIM4_Init+0xa0>)
 800320c:	2200      	movs	r2, #0
 800320e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003210:	4b1d      	ldr	r3, [pc, #116]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003212:	2200      	movs	r2, #0
 8003214:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003216:	4b1c      	ldr	r3, [pc, #112]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003218:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800321c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321e:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003220:	2200      	movs	r2, #0
 8003222:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003224:	4b18      	ldr	r3, [pc, #96]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003226:	2280      	movs	r2, #128	@ 0x80
 8003228:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800322a:	2303      	movs	r3, #3
 800322c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800322e:	2300      	movs	r3, #0
 8003230:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003232:	2301      	movs	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800323e:	2300      	movs	r3, #0
 8003240:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003242:	2301      	movs	r3, #1
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003246:	2300      	movs	r3, #0
 8003248:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800324a:	2300      	movs	r3, #0
 800324c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800324e:	f107 030c 	add.w	r3, r7, #12
 8003252:	4619      	mov	r1, r3
 8003254:	480c      	ldr	r0, [pc, #48]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003256:	f005 f895 	bl	8008384 <HAL_TIM_Encoder_Init>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003260:	f000 f95e 	bl	8003520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003264:	2300      	movs	r3, #0
 8003266:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003268:	2300      	movs	r3, #0
 800326a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800326c:	1d3b      	adds	r3, r7, #4
 800326e:	4619      	mov	r1, r3
 8003270:	4805      	ldr	r0, [pc, #20]	@ (8003288 <MX_TIM4_Init+0xa0>)
 8003272:	f005 ff39 	bl	80090e8 <HAL_TIMEx_MasterConfigSynchronization>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800327c:	f000 f950 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003280:	bf00      	nop
 8003282:	3730      	adds	r7, #48	@ 0x30
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200003cc 	.word	0x200003cc
 800328c:	40000800 	.word	0x40000800

08003290 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003294:	4b11      	ldr	r3, [pc, #68]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 8003296:	4a12      	ldr	r2, [pc, #72]	@ (80032e0 <MX_USART6_UART_Init+0x50>)
 8003298:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800329a:	4b10      	ldr	r3, [pc, #64]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 800329c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80032a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80032a2:	4b0e      	ldr	r3, [pc, #56]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80032a8:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80032b4:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032b6:	220c      	movs	r2, #12
 80032b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032bc:	2200      	movs	r2, #0
 80032be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80032c0:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80032c6:	4805      	ldr	r0, [pc, #20]	@ (80032dc <MX_USART6_UART_Init+0x4c>)
 80032c8:	f005 ffe2 	bl	8009290 <HAL_UART_Init>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80032d2:	f000 f925 	bl	8003520 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80032d6:	bf00      	nop
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20000414 	.word	0x20000414
 80032e0:	40011400 	.word	0x40011400

080032e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ea:	f107 030c 	add.w	r3, r7, #12
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	4b4b      	ldr	r3, [pc, #300]	@ (800342c <MX_GPIO_Init+0x148>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	4a4a      	ldr	r2, [pc, #296]	@ (800342c <MX_GPIO_Init+0x148>)
 8003304:	f043 0304 	orr.w	r3, r3, #4
 8003308:	6313      	str	r3, [r2, #48]	@ 0x30
 800330a:	4b48      	ldr	r3, [pc, #288]	@ (800342c <MX_GPIO_Init+0x148>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	60bb      	str	r3, [r7, #8]
 8003314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	607b      	str	r3, [r7, #4]
 800331a:	4b44      	ldr	r3, [pc, #272]	@ (800342c <MX_GPIO_Init+0x148>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	4a43      	ldr	r2, [pc, #268]	@ (800342c <MX_GPIO_Init+0x148>)
 8003320:	f043 0301 	orr.w	r3, r3, #1
 8003324:	6313      	str	r3, [r2, #48]	@ 0x30
 8003326:	4b41      	ldr	r3, [pc, #260]	@ (800342c <MX_GPIO_Init+0x148>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	607b      	str	r3, [r7, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	603b      	str	r3, [r7, #0]
 8003336:	4b3d      	ldr	r3, [pc, #244]	@ (800342c <MX_GPIO_Init+0x148>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	4a3c      	ldr	r2, [pc, #240]	@ (800342c <MX_GPIO_Init+0x148>)
 800333c:	f043 0302 	orr.w	r3, r3, #2
 8003340:	6313      	str	r3, [r2, #48]	@ 0x30
 8003342:	4b3a      	ldr	r3, [pc, #232]	@ (800342c <MX_GPIO_Init+0x148>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_RESET);
 800334e:	2200      	movs	r2, #0
 8003350:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003354:	4836      	ldr	r0, [pc, #216]	@ (8003430 <MX_GPIO_Init+0x14c>)
 8003356:	f003 fbe3 	bl	8006b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 800335a:	2200      	movs	r2, #0
 800335c:	f241 3130 	movw	r1, #4912	@ 0x1330
 8003360:	4834      	ldr	r0, [pc, #208]	@ (8003434 <MX_GPIO_Init+0x150>)
 8003362:	f003 fbdd 	bl	8006b20 <HAL_GPIO_WritePin>
                          |EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 8003366:	2200      	movs	r2, #0
 8003368:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800336c:	4832      	ldr	r0, [pc, #200]	@ (8003438 <MX_GPIO_Init+0x154>)
 800336e:	f003 fbd7 	bl	8006b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_STBY_Pin */
  GPIO_InitStruct.Pin = MOTOR_STBY_Pin;
 8003372:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003378:	2301      	movs	r3, #1
 800337a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003380:	2300      	movs	r3, #0
 8003382:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_STBY_GPIO_Port, &GPIO_InitStruct);
 8003384:	f107 030c 	add.w	r3, r7, #12
 8003388:	4619      	mov	r1, r3
 800338a:	4829      	ldr	r0, [pc, #164]	@ (8003430 <MX_GPIO_Init+0x14c>)
 800338c:	f003 fa44 	bl	8006818 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LEFT_Pin */
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8003390:	2302      	movs	r3, #2
 8003392:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003394:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 800339e:	f107 030c 	add.w	r3, r7, #12
 80033a2:	4619      	mov	r1, r3
 80033a4:	4824      	ldr	r0, [pc, #144]	@ (8003438 <MX_GPIO_Init+0x154>)
 80033a6:	f003 fa37 	bl	8006818 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 80033aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80033b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 80033ba:	f107 030c 	add.w	r3, r7, #12
 80033be:	4619      	mov	r1, r3
 80033c0:	481c      	ldr	r0, [pc, #112]	@ (8003434 <MX_GPIO_Init+0x150>)
 80033c2:	f003 fa29 	bl	8006818 <HAL_GPIO_Init>

  /*Configure GPIO pins : Chip_Select_Pin LED_LEFT_Pin LED_RIGHT_Pin EMIT_SIDE_RIGHT_Pin
                           EMIT_FRONT_LEFT_Pin */
  GPIO_InitStruct.Pin = Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 80033c6:	f241 3330 	movw	r3, #4912	@ 0x1330
 80033ca:	60fb      	str	r3, [r7, #12]
                          |EMIT_FRONT_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033cc:	2301      	movs	r3, #1
 80033ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	2300      	movs	r3, #0
 80033d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d8:	f107 030c 	add.w	r3, r7, #12
 80033dc:	4619      	mov	r1, r3
 80033de:	4815      	ldr	r0, [pc, #84]	@ (8003434 <MX_GPIO_Init+0x150>)
 80033e0:	f003 fa1a 	bl	8006818 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_FRONT_RIGHT_Pin EMIT_SIDE_LEFT_Pin */
  GPIO_InitStruct.Pin = EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin;
 80033e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80033e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ea:	2301      	movs	r3, #1
 80033ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ee:	2300      	movs	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f6:	f107 030c 	add.w	r3, r7, #12
 80033fa:	4619      	mov	r1, r3
 80033fc:	480e      	ldr	r0, [pc, #56]	@ (8003438 <MX_GPIO_Init+0x154>)
 80033fe:	f003 fa0b 	bl	8006818 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8003402:	2200      	movs	r2, #0
 8003404:	2105      	movs	r1, #5
 8003406:	2007      	movs	r0, #7
 8003408:	f003 f93d 	bl	8006686 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800340c:	2007      	movs	r0, #7
 800340e:	f003 f956 	bl	80066be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003412:	2200      	movs	r2, #0
 8003414:	2105      	movs	r1, #5
 8003416:	2028      	movs	r0, #40	@ 0x28
 8003418:	f003 f935 	bl	8006686 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800341c:	2028      	movs	r0, #40	@ 0x28
 800341e:	f003 f94e 	bl	80066be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003422:	bf00      	nop
 8003424:	3720      	adds	r7, #32
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800
 8003430:	40020800 	.word	0x40020800
 8003434:	40020400 	.word	0x40020400
 8003438:	40020000 	.word	0x40020000

0800343c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;
    uint32_t current_time = HAL_GetTick();
 8003446:	f002 fc21 	bl	8005c8c <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]

    // Debounce - ignore presses within 200ms
    if ((current_time - last_press) > 200) {
 800344c:	4b11      	ldr	r3, [pc, #68]	@ (8003494 <HAL_GPIO_EXTI_Callback+0x58>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2bc8      	cmp	r3, #200	@ 0xc8
 8003456:	d919      	bls.n	800348c <HAL_GPIO_EXTI_Callback+0x50>
        if (GPIO_Pin == BTN_LEFT_Pin) {
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	2b02      	cmp	r3, #2
 800345c:	d109      	bne.n	8003472 <HAL_GPIO_EXTI_Callback+0x36>
            button_pressed = 1;
 800345e:	4b0e      	ldr	r3, [pc, #56]	@ (8003498 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003460:	2201      	movs	r2, #1
 8003462:	701a      	strb	r2, [r3, #0]
            start_flag = 1;  // Allow system to start
 8003464:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <HAL_GPIO_EXTI_Callback+0x60>)
 8003466:	2201      	movs	r2, #1
 8003468:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Left button pressed\r\n");
 800346a:	480d      	ldr	r0, [pc, #52]	@ (80034a0 <HAL_GPIO_EXTI_Callback+0x64>)
 800346c:	f7fe fa50 	bl	8001910 <send_bluetooth_message>
 8003470:	e009      	b.n	8003486 <HAL_GPIO_EXTI_Callback+0x4a>
        } else if (GPIO_Pin == BTN_RIGHT_Pin) {
 8003472:	88fb      	ldrh	r3, [r7, #6]
 8003474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003478:	d105      	bne.n	8003486 <HAL_GPIO_EXTI_Callback+0x4a>
            button_pressed = 2;
 800347a:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <HAL_GPIO_EXTI_Callback+0x5c>)
 800347c:	2202      	movs	r2, #2
 800347e:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Right button pressed\r\n");
 8003480:	4808      	ldr	r0, [pc, #32]	@ (80034a4 <HAL_GPIO_EXTI_Callback+0x68>)
 8003482:	f7fe fa45 	bl	8001910 <send_bluetooth_message>
        }
        last_press = current_time;
 8003486:	4a03      	ldr	r2, [pc, #12]	@ (8003494 <HAL_GPIO_EXTI_Callback+0x58>)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6013      	str	r3, [r2, #0]
    }
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	200014b8 	.word	0x200014b8
 8003498:	200014a4 	.word	0x200014a4
 800349c:	200014a5 	.word	0x200014a5
 80034a0:	0800e8d0 	.word	0x0800e8d0
 80034a4:	0800e8e8 	.word	0x0800e8e8

080034a8 <verify_adc_gpio_configuration>:

// Add this function to main.c after MX_GPIO_Init()
void verify_adc_gpio_configuration(void) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	611a      	str	r2, [r3, #16]

    // Ensure all ADC pins are in analog mode
    // PA0 (ADC_CHANNEL_0) - Battery
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80034bc:	2301      	movs	r3, #1
 80034be:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034c0:	2303      	movs	r3, #3
 80034c2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	4619      	mov	r1, r3
 80034cc:	4812      	ldr	r0, [pc, #72]	@ (8003518 <verify_adc_gpio_configuration+0x70>)
 80034ce:	f003 f9a3 	bl	8006818 <HAL_GPIO_Init>

    // PA2 (ADC_CHANNEL_2) - Front Right
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80034d2:	2304      	movs	r3, #4
 80034d4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d6:	1d3b      	adds	r3, r7, #4
 80034d8:	4619      	mov	r1, r3
 80034da:	480f      	ldr	r0, [pc, #60]	@ (8003518 <verify_adc_gpio_configuration+0x70>)
 80034dc:	f003 f99c 	bl	8006818 <HAL_GPIO_Init>

    // PA3 (ADC_CHANNEL_3) - Side Right
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034e0:	2308      	movs	r3, #8
 80034e2:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e4:	1d3b      	adds	r3, r7, #4
 80034e6:	4619      	mov	r1, r3
 80034e8:	480b      	ldr	r0, [pc, #44]	@ (8003518 <verify_adc_gpio_configuration+0x70>)
 80034ea:	f003 f995 	bl	8006818 <HAL_GPIO_Init>

    // PA4 (ADC_CHANNEL_4) - Side Left
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80034ee:	2310      	movs	r3, #16
 80034f0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f2:	1d3b      	adds	r3, r7, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	4808      	ldr	r0, [pc, #32]	@ (8003518 <verify_adc_gpio_configuration+0x70>)
 80034f8:	f003 f98e 	bl	8006818 <HAL_GPIO_Init>

    // PA5 (ADC_CHANNEL_5) - Front Left
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80034fc:	2320      	movs	r3, #32
 80034fe:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	4619      	mov	r1, r3
 8003504:	4804      	ldr	r0, [pc, #16]	@ (8003518 <verify_adc_gpio_configuration+0x70>)
 8003506:	f003 f987 	bl	8006818 <HAL_GPIO_Init>

    send_bluetooth_message("✅ ADC GPIO configuration verified\r\n");
 800350a:	4804      	ldr	r0, [pc, #16]	@ (800351c <verify_adc_gpio_configuration+0x74>)
 800350c:	f7fe fa00 	bl	8001910 <send_bluetooth_message>
}
 8003510:	bf00      	nop
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40020000 	.word	0x40020000
 800351c:	0800e900 	.word	0x0800e900

08003520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003524:	b672      	cpsid	i
}
 8003526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8003528:	2110      	movs	r1, #16
 800352a:	4806      	ldr	r0, [pc, #24]	@ (8003544 <Error_Handler+0x24>)
 800352c:	f003 fb11 	bl	8006b52 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 8003530:	2120      	movs	r1, #32
 8003532:	4804      	ldr	r0, [pc, #16]	@ (8003544 <Error_Handler+0x24>)
 8003534:	f003 fb0d 	bl	8006b52 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 8003538:	2064      	movs	r0, #100	@ 0x64
 800353a:	f002 fbb3 	bl	8005ca4 <HAL_Delay>
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 800353e:	bf00      	nop
 8003540:	e7f2      	b.n	8003528 <Error_Handler+0x8>
 8003542:	bf00      	nop
 8003544:	40020400 	.word	0x40020400

08003548 <championship_micromouse_init>:

/**
 * @brief Initialize championship micromouse system with MMS integration
 */
void championship_micromouse_init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
    // Initialize championship maze
    initialize_championship_maze();
 800354c:	f000 f842 	bl	80035d4 <initialize_championship_maze>

    // Initialize robot state
    robot.x = 0;
 8003550:	4b18      	ldr	r3, [pc, #96]	@ (80035b4 <championship_micromouse_init+0x6c>)
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 8003556:	4b17      	ldr	r3, [pc, #92]	@ (80035b4 <championship_micromouse_init+0x6c>)
 8003558:	2200      	movs	r2, #0
 800355a:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 800355c:	4b15      	ldr	r3, [pc, #84]	@ (80035b4 <championship_micromouse_init+0x6c>)
 800355e:	2200      	movs	r2, #0
 8003560:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 8003562:	4b14      	ldr	r3, [pc, #80]	@ (80035b4 <championship_micromouse_init+0x6c>)
 8003564:	2200      	movs	r2, #0
 8003566:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 8003568:	4b12      	ldr	r3, [pc, #72]	@ (80035b4 <championship_micromouse_init+0x6c>)
 800356a:	2200      	movs	r2, #0
 800356c:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 800356e:	4b11      	ldr	r3, [pc, #68]	@ (80035b4 <championship_micromouse_init+0x6c>)
 8003570:	2200      	movs	r2, #0
 8003572:	611a      	str	r2, [r3, #16]

    // Initialize sensors
    memset(&sensors, 0, sizeof(sensors));
 8003574:	220e      	movs	r2, #14
 8003576:	2100      	movs	r1, #0
 8003578:	480f      	ldr	r0, [pc, #60]	@ (80035b8 <championship_micromouse_init+0x70>)
 800357a:	f007 fc39 	bl	800adf0 <memset>
    memset(&gyro, 0, sizeof(gyro));
 800357e:	2212      	movs	r2, #18
 8003580:	2100      	movs	r1, #0
 8003582:	480e      	ldr	r0, [pc, #56]	@ (80035bc <championship_micromouse_init+0x74>)
 8003584:	f007 fc34 	bl	800adf0 <memset>
    memset(&encoders, 0, sizeof(encoders));
 8003588:	2210      	movs	r2, #16
 800358a:	2100      	movs	r1, #0
 800358c:	480c      	ldr	r0, [pc, #48]	@ (80035c0 <championship_micromouse_init+0x78>)
 800358e:	f007 fc2f 	bl	800adf0 <memset>

    // Initialize championship path analysis
    exploration_steps = 0;
 8003592:	4b0c      	ldr	r3, [pc, #48]	@ (80035c4 <championship_micromouse_init+0x7c>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
    theoretical_minimum = 0;
 8003598:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <championship_micromouse_init+0x80>)
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]

    // Initialize gyroscope
    mpu9250_init();
 800359e:	f7fe fec7 	bl	8002330 <mpu9250_init>

    send_bluetooth_message("Championship micromouse system initialized\r\n");
 80035a2:	480a      	ldr	r0, [pc, #40]	@ (80035cc <championship_micromouse_init+0x84>)
 80035a4:	f7fe f9b4 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("Based on MMS championship algorithms\r\n");
 80035a8:	4809      	ldr	r0, [pc, #36]	@ (80035d0 <championship_micromouse_init+0x88>)
 80035aa:	f7fe f9b1 	bl	8001910 <send_bluetooth_message>
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000145c 	.word	0x2000145c
 80035b8:	20001470 	.word	0x20001470
 80035bc:	20001480 	.word	0x20001480
 80035c0:	20001494 	.word	0x20001494
 80035c4:	200014a8 	.word	0x200014a8
 80035c8:	200014ac 	.word	0x200014ac
 80035cc:	0800e928 	.word	0x0800e928
 80035d0:	0800e958 	.word	0x0800e958

080035d4 <initialize_championship_maze>:

/**
 * @brief Initialize maze with championship settings (MMS style)
 */
void initialize_championship_maze(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
    // Initialize all cells
    for (int x = 0; x < MAZE_SIZE; x++) {
 80035da:	2300      	movs	r3, #0
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	e03e      	b.n	800365e <initialize_championship_maze+0x8a>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80035e0:	2300      	movs	r3, #0
 80035e2:	60bb      	str	r3, [r7, #8]
 80035e4:	e035      	b.n	8003652 <initialize_championship_maze+0x7e>
            maze[x][y].distance = MAX_DISTANCE;
 80035e6:	4939      	ldr	r1, [pc, #228]	@ (80036cc <initialize_championship_maze+0xf8>)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	011a      	lsls	r2, r3, #4
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	4413      	add	r3, r2
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	440b      	add	r3, r1
 80035f4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80035f8:	601a      	str	r2, [r3, #0]
            maze[x][y].visited = false;
 80035fa:	4934      	ldr	r1, [pc, #208]	@ (80036cc <initialize_championship_maze+0xf8>)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	011a      	lsls	r2, r3, #4
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	4413      	add	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	440b      	add	r3, r1
 8003608:	3304      	adds	r3, #4
 800360a:	2200      	movs	r2, #0
 800360c:	701a      	strb	r2, [r3, #0]
            maze[x][y].visit_count = 0;
 800360e:	492f      	ldr	r1, [pc, #188]	@ (80036cc <initialize_championship_maze+0xf8>)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	011a      	lsls	r2, r3, #4
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	4413      	add	r3, r2
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	440b      	add	r3, r1
 800361c:	330c      	adds	r3, #12
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 8003622:	2300      	movs	r3, #0
 8003624:	607b      	str	r3, [r7, #4]
 8003626:	e00e      	b.n	8003646 <initialize_championship_maze+0x72>
                maze[x][y].walls[i] = false;
 8003628:	4928      	ldr	r1, [pc, #160]	@ (80036cc <initialize_championship_maze+0xf8>)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	011a      	lsls	r2, r3, #4
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	4413      	add	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	18ca      	adds	r2, r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4413      	add	r3, r2
 800363a:	3305      	adds	r3, #5
 800363c:	2200      	movs	r2, #0
 800363e:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3301      	adds	r3, #1
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b03      	cmp	r3, #3
 800364a:	dded      	ble.n	8003628 <initialize_championship_maze+0x54>
        for (int y = 0; y < MAZE_SIZE; y++) {
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	3301      	adds	r3, #1
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b0f      	cmp	r3, #15
 8003656:	ddc6      	ble.n	80035e6 <initialize_championship_maze+0x12>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3301      	adds	r3, #1
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2b0f      	cmp	r3, #15
 8003662:	ddbd      	ble.n	80035e0 <initialize_championship_maze+0xc>
            }
        }
    }

    // Set boundary walls
    for (int i = 0; i < MAZE_SIZE; i++) {
 8003664:	2300      	movs	r3, #0
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	e01f      	b.n	80036aa <initialize_championship_maze+0xd6>
        maze[i][0].walls[SOUTH] = true;           // South boundary
 800366a:	4a18      	ldr	r2, [pc, #96]	@ (80036cc <initialize_championship_maze+0xf8>)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	4413      	add	r3, r2
 8003672:	3307      	adds	r3, #7
 8003674:	2201      	movs	r2, #1
 8003676:	701a      	strb	r2, [r3, #0]
        maze[i][MAZE_SIZE-1].walls[NORTH] = true; // North boundary
 8003678:	4a14      	ldr	r2, [pc, #80]	@ (80036cc <initialize_championship_maze+0xf8>)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	021b      	lsls	r3, r3, #8
 800367e:	4413      	add	r3, r2
 8003680:	33f5      	adds	r3, #245	@ 0xf5
 8003682:	2201      	movs	r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
        maze[0][i].walls[WEST] = true;            // West boundary
 8003686:	4a11      	ldr	r2, [pc, #68]	@ (80036cc <initialize_championship_maze+0xf8>)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	4413      	add	r3, r2
 800368e:	3308      	adds	r3, #8
 8003690:	2201      	movs	r2, #1
 8003692:	701a      	strb	r2, [r3, #0]
        maze[MAZE_SIZE-1][i].walls[EAST] = true;  // East boundary
 8003694:	4a0d      	ldr	r2, [pc, #52]	@ (80036cc <initialize_championship_maze+0xf8>)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	4413      	add	r3, r2
 800369c:	f603 7306 	addw	r3, r3, #3846	@ 0xf06
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAZE_SIZE; i++) {
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	3301      	adds	r3, #1
 80036a8:	603b      	str	r3, [r7, #0]
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b0f      	cmp	r3, #15
 80036ae:	dddc      	ble.n	800366a <initialize_championship_maze+0x96>
    }

    // Mark start position as visited
    maze[0][0].visited = true;
 80036b0:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <initialize_championship_maze+0xf8>)
 80036b2:	2201      	movs	r2, #1
 80036b4:	711a      	strb	r2, [r3, #4]
    maze[0][0].visit_count = 1;
 80036b6:	4b05      	ldr	r3, [pc, #20]	@ (80036cc <initialize_championship_maze+0xf8>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	60da      	str	r2, [r3, #12]

    send_bluetooth_message("Championship maze initialized with boundary walls\r\n");
 80036bc:	4804      	ldr	r0, [pc, #16]	@ (80036d0 <initialize_championship_maze+0xfc>)
 80036be:	f7fe f927 	bl	8001910 <send_bluetooth_message>
}
 80036c2:	bf00      	nop
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	2000045c 	.word	0x2000045c
 80036d0:	0800e980 	.word	0x0800e980

080036d4 <championship_flood_fill>:
/**
 * @brief Championship flood fill from GOAL position (MMS algorithm)
 * This is the key difference - we flood from destination, not robot
 */
void championship_flood_fill(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	f5ad 6d03 	sub.w	sp, sp, #2096	@ 0x830
 80036da:	af00      	add	r7, sp, #0
    // Reset all distances
    for (int x = 0; x < MAZE_SIZE; x++) {
 80036dc:	2300      	movs	r3, #0
 80036de:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 80036e2:	e01d      	b.n	8003720 <championship_flood_fill+0x4c>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 80036ea:	e010      	b.n	800370e <championship_flood_fill+0x3a>
            maze[x][y].distance = MAX_DISTANCE;
 80036ec:	49c8      	ldr	r1, [pc, #800]	@ (8003a10 <championship_flood_fill+0x33c>)
 80036ee:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80036f2:	011a      	lsls	r2, r3, #4
 80036f4:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80036f8:	4413      	add	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	440b      	add	r3, r1
 80036fe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003702:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 8003704:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003708:	3301      	adds	r3, #1
 800370a:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 800370e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003712:	2b0f      	cmp	r3, #15
 8003714:	ddea      	ble.n	80036ec <championship_flood_fill+0x18>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8003716:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800371a:	3301      	adds	r3, #1
 800371c:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 8003720:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003724:	2b0f      	cmp	r3, #15
 8003726:	dddd      	ble.n	80036e4 <championship_flood_fill+0x10>
        }
    }

    // Set goal distances to 0
    if (!robot.center_reached) {
 8003728:	4bba      	ldr	r3, [pc, #744]	@ (8003a14 <championship_flood_fill+0x340>)
 800372a:	7b1b      	ldrb	r3, [r3, #12]
 800372c:	f083 0301 	eor.w	r3, r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d02c      	beq.n	8003790 <championship_flood_fill+0xbc>
        // Exploring to center - flood from center
        maze[goal_x1][goal_y1].distance = 0;
 8003736:	4bb8      	ldr	r3, [pc, #736]	@ (8003a18 <championship_flood_fill+0x344>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4bb8      	ldr	r3, [pc, #736]	@ (8003a1c <championship_flood_fill+0x348>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	49b4      	ldr	r1, [pc, #720]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003740:	0112      	lsls	r2, r2, #4
 8003742:	4413      	add	r3, r2
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	440b      	add	r3, r1
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
        maze[goal_x2][goal_y1].distance = 0;
 800374c:	4bb4      	ldr	r3, [pc, #720]	@ (8003a20 <championship_flood_fill+0x34c>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4bb2      	ldr	r3, [pc, #712]	@ (8003a1c <championship_flood_fill+0x348>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	49ae      	ldr	r1, [pc, #696]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	4413      	add	r3, r2
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	440b      	add	r3, r1
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
        maze[goal_x1][goal_y2].distance = 0;
 8003762:	4bad      	ldr	r3, [pc, #692]	@ (8003a18 <championship_flood_fill+0x344>)
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	4baf      	ldr	r3, [pc, #700]	@ (8003a24 <championship_flood_fill+0x350>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	49a9      	ldr	r1, [pc, #676]	@ (8003a10 <championship_flood_fill+0x33c>)
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	4413      	add	r3, r2
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	440b      	add	r3, r1
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
        maze[goal_x2][goal_y2].distance = 0;
 8003778:	4ba9      	ldr	r3, [pc, #676]	@ (8003a20 <championship_flood_fill+0x34c>)
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	4ba9      	ldr	r3, [pc, #676]	@ (8003a24 <championship_flood_fill+0x350>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	49a3      	ldr	r1, [pc, #652]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003782:	0112      	lsls	r2, r2, #4
 8003784:	4413      	add	r3, r2
 8003786:	011b      	lsls	r3, r3, #4
 8003788:	440b      	add	r3, r1
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	e002      	b.n	8003796 <championship_flood_fill+0xc2>
    } else {
        // Returning to start - flood from start
        maze[0][0].distance = 0;
 8003790:	4b9f      	ldr	r3, [pc, #636]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
    }

    // Queue implementation for BFS flood fill
    int queue_x[256], queue_y[256];
    int queue_head = 0, queue_tail = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 800379c:	2300      	movs	r3, #0
 800379e:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820

    if (!robot.center_reached) {
 80037a2:	4b9c      	ldr	r3, [pc, #624]	@ (8003a14 <championship_flood_fill+0x340>)
 80037a4:	7b1b      	ldrb	r3, [r3, #12]
 80037a6:	f083 0301 	eor.w	r3, r3, #1
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d05c      	beq.n	800386a <championship_flood_fill+0x196>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y1;
 80037b0:	4b99      	ldr	r3, [pc, #612]	@ (8003a18 <championship_flood_fill+0x344>)
 80037b2:	6819      	ldr	r1, [r3, #0]
 80037b4:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80037b8:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80037bc:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 80037c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80037c4:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 80037ce:	4a93      	ldr	r2, [pc, #588]	@ (8003a1c <championship_flood_fill+0x348>)
 80037d0:	6811      	ldr	r1, [r2, #0]
 80037d2:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80037d6:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 80037da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y1;
 80037de:	4b90      	ldr	r3, [pc, #576]	@ (8003a20 <championship_flood_fill+0x34c>)
 80037e0:	6819      	ldr	r1, [r3, #0]
 80037e2:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80037e6:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80037ea:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 80037ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80037f2:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 80037fc:	4a87      	ldr	r2, [pc, #540]	@ (8003a1c <championship_flood_fill+0x348>)
 80037fe:	6811      	ldr	r1, [r2, #0]
 8003800:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8003804:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8003808:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y2;
 800380c:	4b82      	ldr	r3, [pc, #520]	@ (8003a18 <championship_flood_fill+0x344>)
 800380e:	6819      	ldr	r1, [r3, #0]
 8003810:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8003814:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8003818:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 800381c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003820:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 800382a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a24 <championship_flood_fill+0x350>)
 800382c:	6811      	ldr	r1, [r2, #0]
 800382e:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8003832:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8003836:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y2;
 800383a:	4b79      	ldr	r3, [pc, #484]	@ (8003a20 <championship_flood_fill+0x34c>)
 800383c:	6819      	ldr	r1, [r3, #0]
 800383e:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8003842:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8003846:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 800384a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800384e:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8003852:	1c5a      	adds	r2, r3, #1
 8003854:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8003858:	4a72      	ldr	r2, [pc, #456]	@ (8003a24 <championship_flood_fill+0x350>)
 800385a:	6811      	ldr	r1, [r2, #0]
 800385c:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8003860:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8003864:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003868:	e014      	b.n	8003894 <championship_flood_fill+0x1c0>
    } else {
        queue_x[queue_tail] = 0; queue_y[queue_tail++] = 0;
 800386a:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800386e:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8003872:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8003876:	2100      	movs	r1, #0
 8003878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800387c:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8003886:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 800388a:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 800388e:	2100      	movs	r1, #0
 8003890:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }

    int updates = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c

    // Championship flood fill algorithm
    while (queue_head < queue_tail) {
 800389a:	e0a7      	b.n	80039ec <championship_flood_fill+0x318>
        int x = queue_x[queue_head];
 800389c:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80038a0:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80038a4:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 80038a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ac:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
        int y = queue_y[queue_head++];
 80038b0:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	f8c7 2824 	str.w	r2, [r7, #2084]	@ 0x824
 80038ba:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80038be:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810

        // Check all four directions
        for (int dir = 0; dir < 4; dir++) {
 80038ca:	2300      	movs	r3, #0
 80038cc:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 80038d0:	e087      	b.n	80039e2 <championship_flood_fill+0x30e>
            int nx = x + dx[dir];
 80038d2:	4a55      	ldr	r2, [pc, #340]	@ (8003a28 <championship_flood_fill+0x354>)
 80038d4:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 80038d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038dc:	f8d7 2814 	ldr.w	r2, [r7, #2068]	@ 0x814
 80038e0:	4413      	add	r3, r2
 80038e2:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
            int ny = y + dy[dir];
 80038e6:	4a51      	ldr	r2, [pc, #324]	@ (8003a2c <championship_flood_fill+0x358>)
 80038e8:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 80038ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f0:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 80038f4:	4413      	add	r3, r2
 80038f6:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808

            // Check bounds and walls
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 80038fa:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80038fe:	2b00      	cmp	r3, #0
 8003900:	db6a      	blt.n	80039d8 <championship_flood_fill+0x304>
 8003902:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8003906:	2b0f      	cmp	r3, #15
 8003908:	dc66      	bgt.n	80039d8 <championship_flood_fill+0x304>
 800390a:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800390e:	2b00      	cmp	r3, #0
 8003910:	db62      	blt.n	80039d8 <championship_flood_fill+0x304>
 8003912:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8003916:	2b0f      	cmp	r3, #15
 8003918:	dc5e      	bgt.n	80039d8 <championship_flood_fill+0x304>
                !maze[x][y].walls[dir]) {
 800391a:	493d      	ldr	r1, [pc, #244]	@ (8003a10 <championship_flood_fill+0x33c>)
 800391c:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8003920:	011a      	lsls	r2, r3, #4
 8003922:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8003926:	4413      	add	r3, r2
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	18ca      	adds	r2, r1, r3
 800392c:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8003930:	4413      	add	r3, r2
 8003932:	3305      	adds	r3, #5
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	f083 0301 	eor.w	r3, r3, #1
 800393a:	b2db      	uxtb	r3, r3
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 800393c:	2b00      	cmp	r3, #0
 800393e:	d04b      	beq.n	80039d8 <championship_flood_fill+0x304>

                int new_dist = maze[x][y].distance + 1;
 8003940:	4933      	ldr	r1, [pc, #204]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003942:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8003946:	011a      	lsls	r2, r3, #4
 8003948:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 800394c:	4413      	add	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	440b      	add	r3, r1
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3301      	adds	r3, #1
 8003956:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804

                // Update if we found a shorter path
                if (new_dist < maze[nx][ny].distance) {
 800395a:	492d      	ldr	r1, [pc, #180]	@ (8003a10 <championship_flood_fill+0x33c>)
 800395c:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8003960:	011a      	lsls	r2, r3, #4
 8003962:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8003966:	4413      	add	r3, r2
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	440b      	add	r3, r1
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f8d7 2804 	ldr.w	r2, [r7, #2052]	@ 0x804
 8003972:	429a      	cmp	r2, r3
 8003974:	da30      	bge.n	80039d8 <championship_flood_fill+0x304>
                    maze[nx][ny].distance = new_dist;
 8003976:	4926      	ldr	r1, [pc, #152]	@ (8003a10 <championship_flood_fill+0x33c>)
 8003978:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800397c:	011a      	lsls	r2, r3, #4
 800397e:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8003982:	4413      	add	r3, r2
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	440b      	add	r3, r1
 8003988:	f8d7 2804 	ldr.w	r2, [r7, #2052]	@ 0x804
 800398c:	601a      	str	r2, [r3, #0]
                    if (queue_tail < 255) {
 800398e:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8003992:	2bfe      	cmp	r3, #254	@ 0xfe
 8003994:	dc1c      	bgt.n	80039d0 <championship_flood_fill+0x2fc>
                        queue_x[queue_tail] = nx;
 8003996:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800399a:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800399e:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 80039a2:	f8d7 180c 	ldr.w	r1, [r7, #2060]	@ 0x80c
 80039a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        queue_y[queue_tail++] = ny;
 80039aa:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 80039b4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80039b8:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 80039bc:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 80039c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    } else {
                        send_bluetooth_message("Queue overflow!\r\n");
                        break;
                    }
                    updates++;
 80039c4:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80039c8:	3301      	adds	r3, #1
 80039ca:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 80039ce:	e003      	b.n	80039d8 <championship_flood_fill+0x304>
                        send_bluetooth_message("Queue overflow!\r\n");
 80039d0:	4817      	ldr	r0, [pc, #92]	@ (8003a30 <championship_flood_fill+0x35c>)
 80039d2:	f7fd ff9d 	bl	8001910 <send_bluetooth_message>
                        break;
 80039d6:	e009      	b.n	80039ec <championship_flood_fill+0x318>
        for (int dir = 0; dir < 4; dir++) {
 80039d8:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 80039dc:	3301      	adds	r3, #1
 80039de:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 80039e2:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 80039e6:	2b03      	cmp	r3, #3
 80039e8:	f77f af73 	ble.w	80038d2 <championship_flood_fill+0x1fe>
    while (queue_head < queue_tail) {
 80039ec:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 80039f0:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80039f4:	429a      	cmp	r2, r3
 80039f6:	f6ff af51 	blt.w	800389c <championship_flood_fill+0x1c8>
            }
        }
    }

    // Debug output via Bluetooth
    send_bluetooth_printf("Championship flood fill: %d updates\r\n", updates);
 80039fa:	f8d7 181c 	ldr.w	r1, [r7, #2076]	@ 0x81c
 80039fe:	480d      	ldr	r0, [pc, #52]	@ (8003a34 <championship_flood_fill+0x360>)
 8003a00:	f7fd ff9c 	bl	800193c <send_bluetooth_printf>
}
 8003a04:	bf00      	nop
 8003a06:	f507 6703 	add.w	r7, r7, #2096	@ 0x830
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	2000045c 	.word	0x2000045c
 8003a14:	2000145c 	.word	0x2000145c
 8003a18:	0800fbec 	.word	0x0800fbec
 8003a1c:	0800fbf0 	.word	0x0800fbf0
 8003a20:	0800fbf4 	.word	0x0800fbf4
 8003a24:	0800fbf8 	.word	0x0800fbf8
 8003a28:	0800fbcc 	.word	0x0800fbcc
 8003a2c:	0800fbdc 	.word	0x0800fbdc
 8003a30:	0800e9b4 	.word	0x0800e9b4
 8003a34:	0800e9c8 	.word	0x0800e9c8

08003a38 <get_championship_direction>:

/**
 * @brief Championship direction selection - NEVER gets stuck (MMS algorithm)
 */
int get_championship_direction(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b093      	sub	sp, #76	@ 0x4c
 8003a3c:	af00      	add	r7, sp, #0
    int best_dir = robot.direction; // Default to current direction
 8003a3e:	4b88      	ldr	r3, [pc, #544]	@ (8003c60 <get_championship_direction+0x228>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	647b      	str	r3, [r7, #68]	@ 0x44
    int min_distance = MAX_DISTANCE;
 8003a44:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003a48:	643b      	str	r3, [r7, #64]	@ 0x40
    int min_visits = 999;
 8003a4a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8003a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    bool found_unvisited = false;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Priority order: straight, right, left, back
    int priority_dirs[4];
    priority_dirs[0] = robot.direction;
 8003a56:	4b82      	ldr	r3, [pc, #520]	@ (8003c60 <get_championship_direction+0x228>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	603b      	str	r3, [r7, #0]
    priority_dirs[1] = (robot.direction + 1) % 4;
 8003a5c:	4b80      	ldr	r3, [pc, #512]	@ (8003c60 <get_championship_direction+0x228>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	3301      	adds	r3, #1
 8003a62:	425a      	negs	r2, r3
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	f002 0203 	and.w	r2, r2, #3
 8003a6c:	bf58      	it	pl
 8003a6e:	4253      	negpl	r3, r2
 8003a70:	607b      	str	r3, [r7, #4]
    priority_dirs[2] = (robot.direction + 3) % 4;
 8003a72:	4b7b      	ldr	r3, [pc, #492]	@ (8003c60 <get_championship_direction+0x228>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	3303      	adds	r3, #3
 8003a78:	425a      	negs	r2, r3
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	f002 0203 	and.w	r2, r2, #3
 8003a82:	bf58      	it	pl
 8003a84:	4253      	negpl	r3, r2
 8003a86:	60bb      	str	r3, [r7, #8]
    priority_dirs[3] = (robot.direction + 2) % 4;
 8003a88:	4b75      	ldr	r3, [pc, #468]	@ (8003c60 <get_championship_direction+0x228>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	425a      	negs	r2, r3
 8003a90:	f003 0303 	and.w	r3, r3, #3
 8003a94:	f002 0203 	and.w	r2, r2, #3
 8003a98:	bf58      	it	pl
 8003a9a:	4253      	negpl	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]

    // First pass: look for unvisited cells
    for (int p = 0; p < 4; p++) {
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aa2:	e05b      	b.n	8003b5c <get_championship_direction+0x124>
        int dir = priority_dirs[p];
 8003aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	3348      	adds	r3, #72	@ 0x48
 8003aaa:	443b      	add	r3, r7
 8003aac:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003ab0:	61bb      	str	r3, [r7, #24]
        int nx = robot.x + dx[dir];
 8003ab2:	4b6b      	ldr	r3, [pc, #428]	@ (8003c60 <get_championship_direction+0x228>)
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	496b      	ldr	r1, [pc, #428]	@ (8003c64 <get_championship_direction+0x22c>)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003abe:	4413      	add	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
        int ny = robot.y + dy[dir];
 8003ac2:	4b67      	ldr	r3, [pc, #412]	@ (8003c60 <get_championship_direction+0x228>)
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	4968      	ldr	r1, [pc, #416]	@ (8003c68 <get_championship_direction+0x230>)
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ace:	4413      	add	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]

        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	db3e      	blt.n	8003b56 <get_championship_direction+0x11e>
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	2b0f      	cmp	r3, #15
 8003adc:	dc3b      	bgt.n	8003b56 <get_championship_direction+0x11e>
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	db38      	blt.n	8003b56 <get_championship_direction+0x11e>
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	2b0f      	cmp	r3, #15
 8003ae8:	dc35      	bgt.n	8003b56 <get_championship_direction+0x11e>
            !maze[robot.x][robot.y].walls[dir]) {
 8003aea:	4b5d      	ldr	r3, [pc, #372]	@ (8003c60 <get_championship_direction+0x228>)
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b5c      	ldr	r3, [pc, #368]	@ (8003c60 <get_championship_direction+0x228>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	495e      	ldr	r1, [pc, #376]	@ (8003c6c <get_championship_direction+0x234>)
 8003af4:	0112      	lsls	r2, r2, #4
 8003af6:	4413      	add	r3, r2
 8003af8:	011b      	lsls	r3, r3, #4
 8003afa:	18ca      	adds	r2, r1, r3
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	4413      	add	r3, r2
 8003b00:	3305      	adds	r3, #5
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	f083 0301 	eor.w	r3, r3, #1
 8003b08:	b2db      	uxtb	r3, r3
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d023      	beq.n	8003b56 <get_championship_direction+0x11e>

            // Prefer unvisited cells
            if (maze[nx][ny].visit_count == 0) {
 8003b0e:	4957      	ldr	r1, [pc, #348]	@ (8003c6c <get_championship_direction+0x234>)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	011a      	lsls	r2, r3, #4
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4413      	add	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	440b      	add	r3, r1
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d118      	bne.n	8003b56 <get_championship_direction+0x11e>
                found_unvisited = true;
 8003b24:	2301      	movs	r3, #1
 8003b26:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                if (maze[nx][ny].distance < min_distance) {
 8003b2a:	4950      	ldr	r1, [pc, #320]	@ (8003c6c <get_championship_direction+0x234>)
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	011a      	lsls	r2, r3, #4
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4413      	add	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	440b      	add	r3, r1
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	dd0a      	ble.n	8003b56 <get_championship_direction+0x11e>
                    min_distance = maze[nx][ny].distance;
 8003b40:	494a      	ldr	r1, [pc, #296]	@ (8003c6c <get_championship_direction+0x234>)
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	011a      	lsls	r2, r3, #4
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	4413      	add	r3, r2
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	440b      	add	r3, r1
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	643b      	str	r3, [r7, #64]	@ 0x40
                    best_dir = dir;
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	647b      	str	r3, [r7, #68]	@ 0x44
    for (int p = 0; p < 4; p++) {
 8003b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b58:	3301      	adds	r3, #1
 8003b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	dda0      	ble.n	8003aa4 <get_championship_direction+0x6c>
            }
        }
    }

    // Second pass: if no unvisited, find least visited with lowest distance
    if (!found_unvisited) {
 8003b62:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b66:	f083 0301 	eor.w	r3, r3, #1
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d06f      	beq.n	8003c50 <get_championship_direction+0x218>
        for (int p = 0; p < 4; p++) {
 8003b70:	2300      	movs	r3, #0
 8003b72:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b74:	e069      	b.n	8003c4a <get_championship_direction+0x212>
            int dir = priority_dirs[p];
 8003b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	3348      	adds	r3, #72	@ 0x48
 8003b7c:	443b      	add	r3, r7
 8003b7e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int nx = robot.x + dx[dir];
 8003b84:	4b36      	ldr	r3, [pc, #216]	@ (8003c60 <get_championship_direction+0x228>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4936      	ldr	r1, [pc, #216]	@ (8003c64 <get_championship_direction+0x22c>)
 8003b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b90:	4413      	add	r3, r2
 8003b92:	62bb      	str	r3, [r7, #40]	@ 0x28
            int ny = robot.y + dy[dir];
 8003b94:	4b32      	ldr	r3, [pc, #200]	@ (8003c60 <get_championship_direction+0x228>)
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	4933      	ldr	r1, [pc, #204]	@ (8003c68 <get_championship_direction+0x230>)
 8003b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	627b      	str	r3, [r7, #36]	@ 0x24

            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8003ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	db4c      	blt.n	8003c44 <get_championship_direction+0x20c>
 8003baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bac:	2b0f      	cmp	r3, #15
 8003bae:	dc49      	bgt.n	8003c44 <get_championship_direction+0x20c>
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	db46      	blt.n	8003c44 <get_championship_direction+0x20c>
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	2b0f      	cmp	r3, #15
 8003bba:	dc43      	bgt.n	8003c44 <get_championship_direction+0x20c>
                !maze[robot.x][robot.y].walls[dir]) {
 8003bbc:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <get_championship_direction+0x228>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b27      	ldr	r3, [pc, #156]	@ (8003c60 <get_championship_direction+0x228>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4929      	ldr	r1, [pc, #164]	@ (8003c6c <get_championship_direction+0x234>)
 8003bc6:	0112      	lsls	r2, r2, #4
 8003bc8:	4413      	add	r3, r2
 8003bca:	011b      	lsls	r3, r3, #4
 8003bcc:	18ca      	adds	r2, r1, r3
 8003bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd0:	4413      	add	r3, r2
 8003bd2:	3305      	adds	r3, #5
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	f083 0301 	eor.w	r3, r3, #1
 8003bda:	b2db      	uxtb	r3, r3
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d031      	beq.n	8003c44 <get_championship_direction+0x20c>

                int neighbor_dist = maze[nx][ny].distance;
 8003be0:	4922      	ldr	r1, [pc, #136]	@ (8003c6c <get_championship_direction+0x234>)
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	011a      	lsls	r2, r3, #4
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	4413      	add	r3, r2
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	440b      	add	r3, r1
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	623b      	str	r3, [r7, #32]
                int neighbor_visits = maze[nx][ny].visit_count;
 8003bf2:	491e      	ldr	r1, [pc, #120]	@ (8003c6c <get_championship_direction+0x234>)
 8003bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf6:	011a      	lsls	r2, r3, #4
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	4413      	add	r3, r2
 8003bfc:	011b      	lsls	r3, r3, #4
 8003bfe:	440b      	add	r3, r1
 8003c00:	330c      	adds	r3, #12
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	61fb      	str	r3, [r7, #28]

                // Choose based on distance first, then visit count
                if (neighbor_dist < min_distance ||
 8003c06:	6a3a      	ldr	r2, [r7, #32]
 8003c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	db14      	blt.n	8003c38 <get_championship_direction+0x200>
 8003c0e:	6a3a      	ldr	r2, [r7, #32]
 8003c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d103      	bne.n	8003c1e <get_championship_direction+0x1e6>
                    (neighbor_dist == min_distance && neighbor_visits < min_visits) ||
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	db0c      	blt.n	8003c38 <get_championship_direction+0x200>
 8003c1e:	6a3a      	ldr	r2, [r7, #32]
 8003c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d10e      	bne.n	8003c44 <get_championship_direction+0x20c>
                    (neighbor_dist == min_distance && neighbor_visits == min_visits && dir == robot.direction)) {
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d10a      	bne.n	8003c44 <get_championship_direction+0x20c>
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <get_championship_direction+0x228>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d105      	bne.n	8003c44 <get_championship_direction+0x20c>
                    min_distance = neighbor_dist;
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	643b      	str	r3, [r7, #64]	@ 0x40
                    min_visits = neighbor_visits;
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    best_dir = dir;
 8003c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c42:	647b      	str	r3, [r7, #68]	@ 0x44
        for (int p = 0; p < 4; p++) {
 8003c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c46:	3301      	adds	r3, #1
 8003c48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	dd92      	ble.n	8003b76 <get_championship_direction+0x13e>
                }
            }
        }
    }

    return best_dir;
 8003c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	374c      	adds	r7, #76	@ 0x4c
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	2000145c 	.word	0x2000145c
 8003c64:	0800fbcc 	.word	0x0800fbcc
 8003c68:	0800fbdc 	.word	0x0800fbdc
 8003c6c:	2000045c 	.word	0x2000045c

08003c70 <championship_update_walls>:

/**
 * @brief Update walls based on sensor readings (MMS style)
 */
void championship_update_walls(void)
{
 8003c70:	b590      	push	{r4, r7, lr}
 8003c72:	b08b      	sub	sp, #44	@ 0x2c
 8003c74:	af02      	add	r7, sp, #8
    // Update sensors first
    update_sensors();
 8003c76:	f001 f8bd 	bl	8004df4 <update_sensors>

    // Update walls based on current direction
    if (sensors.wall_front) {
 8003c7a:	4b8a      	ldr	r3, [pc, #552]	@ (8003ea4 <championship_update_walls+0x234>)
 8003c7c:	7a9b      	ldrb	r3, [r3, #10]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d041      	beq.n	8003d06 <championship_update_walls+0x96>
        maze[robot.x][robot.y].walls[robot.direction] = true;
 8003c82:	4b89      	ldr	r3, [pc, #548]	@ (8003ea8 <championship_update_walls+0x238>)
 8003c84:	6819      	ldr	r1, [r3, #0]
 8003c86:	4b88      	ldr	r3, [pc, #544]	@ (8003ea8 <championship_update_walls+0x238>)
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	4b87      	ldr	r3, [pc, #540]	@ (8003ea8 <championship_update_walls+0x238>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	4887      	ldr	r0, [pc, #540]	@ (8003eac <championship_update_walls+0x23c>)
 8003c90:	0109      	lsls	r1, r1, #4
 8003c92:	440a      	add	r2, r1
 8003c94:	0112      	lsls	r2, r2, #4
 8003c96:	4402      	add	r2, r0
 8003c98:	4413      	add	r3, r2
 8003c9a:	3305      	adds	r3, #5
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	701a      	strb	r2, [r3, #0]
        // Update opposite wall in neighbor cell
        int nx = robot.x + dx[robot.direction];
 8003ca0:	4b81      	ldr	r3, [pc, #516]	@ (8003ea8 <championship_update_walls+0x238>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b80      	ldr	r3, [pc, #512]	@ (8003ea8 <championship_update_walls+0x238>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	4981      	ldr	r1, [pc, #516]	@ (8003eb0 <championship_update_walls+0x240>)
 8003caa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cae:	4413      	add	r3, r2
 8003cb0:	61fb      	str	r3, [r7, #28]
        int ny = robot.y + dy[robot.direction];
 8003cb2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ea8 <championship_update_walls+0x238>)
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ea8 <championship_update_walls+0x238>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	497e      	ldr	r1, [pc, #504]	@ (8003eb4 <championship_update_walls+0x244>)
 8003cbc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	db1d      	blt.n	8003d06 <championship_update_walls+0x96>
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	2b0f      	cmp	r3, #15
 8003cce:	dc1a      	bgt.n	8003d06 <championship_update_walls+0x96>
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	db17      	blt.n	8003d06 <championship_update_walls+0x96>
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	2b0f      	cmp	r3, #15
 8003cda:	dc14      	bgt.n	8003d06 <championship_update_walls+0x96>
            maze[nx][ny].walls[(robot.direction + 2) % 4] = true;
 8003cdc:	4b72      	ldr	r3, [pc, #456]	@ (8003ea8 <championship_update_walls+0x238>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	3302      	adds	r3, #2
 8003ce2:	425a      	negs	r2, r3
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	f002 0203 	and.w	r2, r2, #3
 8003cec:	bf58      	it	pl
 8003cee:	4253      	negpl	r3, r2
 8003cf0:	486e      	ldr	r0, [pc, #440]	@ (8003eac <championship_update_walls+0x23c>)
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	0111      	lsls	r1, r2, #4
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	440a      	add	r2, r1
 8003cfa:	0112      	lsls	r2, r2, #4
 8003cfc:	4402      	add	r2, r0
 8003cfe:	4413      	add	r3, r2
 8003d00:	3305      	adds	r3, #5
 8003d02:	2201      	movs	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_left) {
 8003d06:	4b67      	ldr	r3, [pc, #412]	@ (8003ea4 <championship_update_walls+0x234>)
 8003d08:	7adb      	ldrb	r3, [r3, #11]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d048      	beq.n	8003da0 <championship_update_walls+0x130>
        int left_dir = (robot.direction + 3) % 4;
 8003d0e:	4b66      	ldr	r3, [pc, #408]	@ (8003ea8 <championship_update_walls+0x238>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	3303      	adds	r3, #3
 8003d14:	425a      	negs	r2, r3
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	f002 0203 	and.w	r2, r2, #3
 8003d1e:	bf58      	it	pl
 8003d20:	4253      	negpl	r3, r2
 8003d22:	617b      	str	r3, [r7, #20]
        maze[robot.x][robot.y].walls[left_dir] = true;
 8003d24:	4b60      	ldr	r3, [pc, #384]	@ (8003ea8 <championship_update_walls+0x238>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	4b5f      	ldr	r3, [pc, #380]	@ (8003ea8 <championship_update_walls+0x238>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	495f      	ldr	r1, [pc, #380]	@ (8003eac <championship_update_walls+0x23c>)
 8003d2e:	0112      	lsls	r2, r2, #4
 8003d30:	4413      	add	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	18ca      	adds	r2, r1, r3
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	4413      	add	r3, r2
 8003d3a:	3305      	adds	r3, #5
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	701a      	strb	r2, [r3, #0]
        int nx = robot.x + dx[left_dir];
 8003d40:	4b59      	ldr	r3, [pc, #356]	@ (8003ea8 <championship_update_walls+0x238>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	495a      	ldr	r1, [pc, #360]	@ (8003eb0 <championship_update_walls+0x240>)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
        int ny = robot.y + dy[left_dir];
 8003d50:	4b55      	ldr	r3, [pc, #340]	@ (8003ea8 <championship_update_walls+0x238>)
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	4957      	ldr	r1, [pc, #348]	@ (8003eb4 <championship_update_walls+0x244>)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	db1c      	blt.n	8003da0 <championship_update_walls+0x130>
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	2b0f      	cmp	r3, #15
 8003d6a:	dc19      	bgt.n	8003da0 <championship_update_walls+0x130>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	db16      	blt.n	8003da0 <championship_update_walls+0x130>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2b0f      	cmp	r3, #15
 8003d76:	dc13      	bgt.n	8003da0 <championship_update_walls+0x130>
            maze[nx][ny].walls[(left_dir + 2) % 4] = true;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	425a      	negs	r2, r3
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	f002 0203 	and.w	r2, r2, #3
 8003d86:	bf58      	it	pl
 8003d88:	4253      	negpl	r3, r2
 8003d8a:	4848      	ldr	r0, [pc, #288]	@ (8003eac <championship_update_walls+0x23c>)
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	0111      	lsls	r1, r2, #4
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	440a      	add	r2, r1
 8003d94:	0112      	lsls	r2, r2, #4
 8003d96:	4402      	add	r2, r0
 8003d98:	4413      	add	r3, r2
 8003d9a:	3305      	adds	r3, #5
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_right) {
 8003da0:	4b40      	ldr	r3, [pc, #256]	@ (8003ea4 <championship_update_walls+0x234>)
 8003da2:	7b1b      	ldrb	r3, [r3, #12]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d048      	beq.n	8003e3a <championship_update_walls+0x1ca>
        int right_dir = (robot.direction + 1) % 4;
 8003da8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea8 <championship_update_walls+0x238>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	3301      	adds	r3, #1
 8003dae:	425a      	negs	r2, r3
 8003db0:	f003 0303 	and.w	r3, r3, #3
 8003db4:	f002 0203 	and.w	r2, r2, #3
 8003db8:	bf58      	it	pl
 8003dba:	4253      	negpl	r3, r2
 8003dbc:	60bb      	str	r3, [r7, #8]
        maze[robot.x][robot.y].walls[right_dir] = true;
 8003dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8003ea8 <championship_update_walls+0x238>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	4b39      	ldr	r3, [pc, #228]	@ (8003ea8 <championship_update_walls+0x238>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	4939      	ldr	r1, [pc, #228]	@ (8003eac <championship_update_walls+0x23c>)
 8003dc8:	0112      	lsls	r2, r2, #4
 8003dca:	4413      	add	r3, r2
 8003dcc:	011b      	lsls	r3, r3, #4
 8003dce:	18ca      	adds	r2, r1, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	3305      	adds	r3, #5
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	701a      	strb	r2, [r3, #0]
        int nx = robot.x + dx[right_dir];
 8003dda:	4b33      	ldr	r3, [pc, #204]	@ (8003ea8 <championship_update_walls+0x238>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	4934      	ldr	r1, [pc, #208]	@ (8003eb0 <championship_update_walls+0x240>)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003de6:	4413      	add	r3, r2
 8003de8:	607b      	str	r3, [r7, #4]
        int ny = robot.y + dy[right_dir];
 8003dea:	4b2f      	ldr	r3, [pc, #188]	@ (8003ea8 <championship_update_walls+0x238>)
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	4931      	ldr	r1, [pc, #196]	@ (8003eb4 <championship_update_walls+0x244>)
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003df6:	4413      	add	r3, r2
 8003df8:	603b      	str	r3, [r7, #0]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	db1c      	blt.n	8003e3a <championship_update_walls+0x1ca>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b0f      	cmp	r3, #15
 8003e04:	dc19      	bgt.n	8003e3a <championship_update_walls+0x1ca>
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	db16      	blt.n	8003e3a <championship_update_walls+0x1ca>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	2b0f      	cmp	r3, #15
 8003e10:	dc13      	bgt.n	8003e3a <championship_update_walls+0x1ca>
            maze[nx][ny].walls[(right_dir + 2) % 4] = true;
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	3302      	adds	r3, #2
 8003e16:	425a      	negs	r2, r3
 8003e18:	f003 0303 	and.w	r3, r3, #3
 8003e1c:	f002 0203 	and.w	r2, r2, #3
 8003e20:	bf58      	it	pl
 8003e22:	4253      	negpl	r3, r2
 8003e24:	4821      	ldr	r0, [pc, #132]	@ (8003eac <championship_update_walls+0x23c>)
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	0111      	lsls	r1, r2, #4
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	440a      	add	r2, r1
 8003e2e:	0112      	lsls	r2, r2, #4
 8003e30:	4402      	add	r2, r0
 8003e32:	4413      	add	r3, r2
 8003e34:	3305      	adds	r3, #5
 8003e36:	2201      	movs	r2, #1
 8003e38:	701a      	strb	r2, [r3, #0]
        }
    }

    // Mark current cell as visited
    maze[robot.x][robot.y].visited = true;
 8003e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	491a      	ldr	r1, [pc, #104]	@ (8003eac <championship_update_walls+0x23c>)
 8003e44:	0112      	lsls	r2, r2, #4
 8003e46:	4413      	add	r3, r2
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	440b      	add	r3, r1
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]
    maze[robot.x][robot.y].visit_count++;
 8003e52:	4b15      	ldr	r3, [pc, #84]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b14      	ldr	r3, [pc, #80]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4814      	ldr	r0, [pc, #80]	@ (8003eac <championship_update_walls+0x23c>)
 8003e5c:	0111      	lsls	r1, r2, #4
 8003e5e:	4419      	add	r1, r3
 8003e60:	0109      	lsls	r1, r1, #4
 8003e62:	4401      	add	r1, r0
 8003e64:	310c      	adds	r1, #12
 8003e66:	6809      	ldr	r1, [r1, #0]
 8003e68:	3101      	adds	r1, #1
 8003e6a:	4810      	ldr	r0, [pc, #64]	@ (8003eac <championship_update_walls+0x23c>)
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	4413      	add	r3, r2
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	4403      	add	r3, r0
 8003e74:	330c      	adds	r3, #12
 8003e76:	6019      	str	r1, [r3, #0]

    // Debug output
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e7a:	6819      	ldr	r1, [r3, #0]
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <championship_update_walls+0x238>)
 8003e7e:	685a      	ldr	r2, [r3, #4]
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 8003e80:	4b08      	ldr	r3, [pc, #32]	@ (8003ea4 <championship_update_walls+0x234>)
 8003e82:	7a9b      	ldrb	r3, [r3, #10]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 8003e84:	461c      	mov	r4, r3
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 8003e86:	4b07      	ldr	r3, [pc, #28]	@ (8003ea4 <championship_update_walls+0x234>)
 8003e88:	7adb      	ldrb	r3, [r3, #11]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 8003e8a:	4618      	mov	r0, r3
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 8003e8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <championship_update_walls+0x234>)
 8003e8e:	7b1b      	ldrb	r3, [r3, #12]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 8003e90:	9301      	str	r3, [sp, #4]
 8003e92:	9000      	str	r0, [sp, #0]
 8003e94:	4623      	mov	r3, r4
 8003e96:	4808      	ldr	r0, [pc, #32]	@ (8003eb8 <championship_update_walls+0x248>)
 8003e98:	f7fd fd50 	bl	800193c <send_bluetooth_printf>
}
 8003e9c:	bf00      	nop
 8003e9e:	3724      	adds	r7, #36	@ 0x24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd90      	pop	{r4, r7, pc}
 8003ea4:	20001470 	.word	0x20001470
 8003ea8:	2000145c 	.word	0x2000145c
 8003eac:	2000045c 	.word	0x2000045c
 8003eb0:	0800fbcc 	.word	0x0800fbcc
 8003eb4:	0800fbdc 	.word	0x0800fbdc
 8003eb8:	0800e9f0 	.word	0x0800e9f0

08003ebc <turn_to_direction>:

/**
 * @brief Turn robot to face target direction (MMS style)
 */
void turn_to_direction(int target_dir)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
    while (robot.direction != target_dir) {
 8003ec4:	e041      	b.n	8003f4a <turn_to_direction+0x8e>
        int turn_diff = (target_dir - robot.direction + 4) % 4;
 8003ec6:	4b26      	ldr	r3, [pc, #152]	@ (8003f60 <turn_to_direction+0xa4>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	3304      	adds	r3, #4
 8003ed0:	425a      	negs	r2, r3
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	f002 0203 	and.w	r2, r2, #3
 8003eda:	bf58      	it	pl
 8003edc:	4253      	negpl	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]

        if (turn_diff == 1) {
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d10e      	bne.n	8003f04 <turn_to_direction+0x48>
            turn_right();
 8003ee6:	f000 fc6f 	bl	80047c8 <turn_right>
            robot.direction = (robot.direction + 1) % 4;
 8003eea:	4b1d      	ldr	r3, [pc, #116]	@ (8003f60 <turn_to_direction+0xa4>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	425a      	negs	r2, r3
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	f002 0203 	and.w	r2, r2, #3
 8003efa:	bf58      	it	pl
 8003efc:	4253      	negpl	r3, r2
 8003efe:	4a18      	ldr	r2, [pc, #96]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f00:	6093      	str	r3, [r2, #8]
 8003f02:	e022      	b.n	8003f4a <turn_to_direction+0x8e>
        } else if (turn_diff == 3) {
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2b03      	cmp	r3, #3
 8003f08:	d10e      	bne.n	8003f28 <turn_to_direction+0x6c>
            turn_left();
 8003f0a:	f000 fc41 	bl	8004790 <turn_left>
            robot.direction = (robot.direction + 3) % 4;
 8003f0e:	4b14      	ldr	r3, [pc, #80]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	3303      	adds	r3, #3
 8003f14:	425a      	negs	r2, r3
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	f002 0203 	and.w	r2, r2, #3
 8003f1e:	bf58      	it	pl
 8003f20:	4253      	negpl	r3, r2
 8003f22:	4a0f      	ldr	r2, [pc, #60]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f24:	6093      	str	r3, [r2, #8]
 8003f26:	e010      	b.n	8003f4a <turn_to_direction+0x8e>
        } else if (turn_diff == 2) {
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d10d      	bne.n	8003f4a <turn_to_direction+0x8e>
            turn_around();
 8003f2e:	f000 fc67 	bl	8004800 <turn_around>
            robot.direction = (robot.direction + 2) % 4;
 8003f32:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	3302      	adds	r3, #2
 8003f38:	425a      	negs	r2, r3
 8003f3a:	f003 0303 	and.w	r3, r3, #3
 8003f3e:	f002 0203 	and.w	r2, r2, #3
 8003f42:	bf58      	it	pl
 8003f44:	4253      	negpl	r3, r2
 8003f46:	4a06      	ldr	r2, [pc, #24]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f48:	6093      	str	r3, [r2, #8]
    while (robot.direction != target_dir) {
 8003f4a:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <turn_to_direction+0xa4>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d1b8      	bne.n	8003ec6 <turn_to_direction+0xa>
        }
    }
}
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	2000145c 	.word	0x2000145c

08003f64 <championship_move_forward>:


/**
 * @brief Enhanced championship move forward with S-curve and gyro stabilization
 */
bool championship_move_forward(void) {
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
    if (mpu9250_is_initialized()) {
 8003f68:	f7fe fb44 	bl	80025f4 <mpu9250_is_initialized>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <championship_move_forward+0x16>
        // Use enhanced S-curve movement with gyro stabilization
        return championship_move_forward_enhanced();
 8003f72:	f7fe f8a7 	bl	80020c4 <championship_move_forward_enhanced>
 8003f76:	4603      	mov	r3, r0
 8003f78:	e017      	b.n	8003faa <championship_move_forward+0x46>
    } else {
        // Fallback to original movement if gyro not available
        update_sensors();
 8003f7a:	f000 ff3b 	bl	8004df4 <update_sensors>

        if (sensors.wall_front) {
 8003f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb0 <championship_move_forward+0x4c>)
 8003f80:	7a9b      	ldrb	r3, [r3, #10]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <championship_move_forward+0x2c>
            send_bluetooth_message("Front wall detected, cannot move\r\n");
 8003f86:	480b      	ldr	r0, [pc, #44]	@ (8003fb4 <championship_move_forward+0x50>)
 8003f88:	f7fd fcc2 	bl	8001910 <send_bluetooth_message>
            return false;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	e00c      	b.n	8003faa <championship_move_forward+0x46>
        }

        move_forward();
 8003f90:	f000 fb90 	bl	80046b4 <move_forward>
        robot.exploration_steps++;
 8003f94:	4b08      	ldr	r3, [pc, #32]	@ (8003fb8 <championship_move_forward+0x54>)
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	4a07      	ldr	r2, [pc, #28]	@ (8003fb8 <championship_move_forward+0x54>)
 8003f9c:	6113      	str	r3, [r2, #16]
        exploration_steps++;
 8003f9e:	4b07      	ldr	r3, [pc, #28]	@ (8003fbc <championship_move_forward+0x58>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	4a05      	ldr	r2, [pc, #20]	@ (8003fbc <championship_move_forward+0x58>)
 8003fa6:	6013      	str	r3, [r2, #0]
        return true;
 8003fa8:	2301      	movs	r3, #1
    }
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20001470 	.word	0x20001470
 8003fb4:	0800ea1c 	.word	0x0800ea1c
 8003fb8:	2000145c 	.word	0x2000145c
 8003fbc:	200014a8 	.word	0x200014a8

08003fc0 <is_at_goal>:
/**
 * @brief Check if robot is at goal (MMS style)
 */
bool is_at_goal(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
    if (!robot.center_reached) {
 8003fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8004038 <is_at_goal+0x78>)
 8003fc6:	7b1b      	ldrb	r3, [r3, #12]
 8003fc8:	f083 0301 	eor.w	r3, r3, #1
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01e      	beq.n	8004010 <is_at_goal+0x50>
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8003fd2:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <is_at_goal+0x78>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4b19      	ldr	r3, [pc, #100]	@ (800403c <is_at_goal+0x7c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d005      	beq.n	8003fea <is_at_goal+0x2a>
 8003fde:	4b16      	ldr	r3, [pc, #88]	@ (8004038 <is_at_goal+0x78>)
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <is_at_goal+0x80>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d10d      	bne.n	8004006 <is_at_goal+0x46>
               (robot.y == goal_y1 || robot.y == goal_y2);
 8003fea:	4b13      	ldr	r3, [pc, #76]	@ (8004038 <is_at_goal+0x78>)
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	4b15      	ldr	r3, [pc, #84]	@ (8004044 <is_at_goal+0x84>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d005      	beq.n	8004002 <is_at_goal+0x42>
               (robot.y == goal_y1 || robot.y == goal_y2);
 8003ff6:	4b10      	ldr	r3, [pc, #64]	@ (8004038 <is_at_goal+0x78>)
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	4b13      	ldr	r3, [pc, #76]	@ (8004048 <is_at_goal+0x88>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d101      	bne.n	8004006 <is_at_goal+0x46>
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8004002:	2301      	movs	r3, #1
 8004004:	e000      	b.n	8004008 <is_at_goal+0x48>
 8004006:	2300      	movs	r3, #0
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	b2db      	uxtb	r3, r3
 800400e:	e00d      	b.n	800402c <is_at_goal+0x6c>
    } else {
        return robot.x == 0 && robot.y == 0;
 8004010:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <is_at_goal+0x78>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d105      	bne.n	8004024 <is_at_goal+0x64>
 8004018:	4b07      	ldr	r3, [pc, #28]	@ (8004038 <is_at_goal+0x78>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <is_at_goal+0x64>
 8004020:	2301      	movs	r3, #1
 8004022:	e000      	b.n	8004026 <is_at_goal+0x66>
 8004024:	2300      	movs	r3, #0
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	b2db      	uxtb	r3, r3
    }
}
 800402c:	4618      	mov	r0, r3
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	2000145c 	.word	0x2000145c
 800403c:	0800fbec 	.word	0x0800fbec
 8004040:	0800fbf4 	.word	0x0800fbf4
 8004044:	0800fbf0 	.word	0x0800fbf0
 8004048:	0800fbf8 	.word	0x0800fbf8

0800404c <championship_exploration_with_analysis>:

/**
 * @brief Main championship exploration algorithm with MMS integration
 */
void championship_exploration_with_analysis(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	@ 0x28
 8004050:	af00      	add	r7, sp, #0
    send_bluetooth_message("Starting championship exploration\r\n");
 8004052:	4881      	ldr	r0, [pc, #516]	@ (8004258 <championship_exploration_with_analysis+0x20c>)
 8004054:	f7fd fc5c 	bl	8001910 <send_bluetooth_message>

    int step_count = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
    const int max_steps = 1000;
 800405c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004060:	613b      	str	r3, [r7, #16]

    while (step_count < max_steps && (!robot.center_reached || !robot.returned_to_start)) {
 8004062:	e0c0      	b.n	80041e6 <championship_exploration_with_analysis+0x19a>
        send_bluetooth_printf("Step %d: Robot at (%d,%d)\r\n", step_count, robot.x, robot.y);
 8004064:	4b7d      	ldr	r3, [pc, #500]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	4b7c      	ldr	r3, [pc, #496]	@ (800425c <championship_exploration_with_analysis+0x210>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800406e:	487c      	ldr	r0, [pc, #496]	@ (8004260 <championship_exploration_with_analysis+0x214>)
 8004070:	f7fd fc64 	bl	800193c <send_bluetooth_printf>

        // Update walls and run championship flood fill
        championship_update_walls();
 8004074:	f7ff fdfc 	bl	8003c70 <championship_update_walls>
        championship_flood_fill();
 8004078:	f7ff fb2c 	bl	80036d4 <championship_flood_fill>

        // Check if goal reached
        if (is_at_goal()) {
 800407c:	f7ff ffa0 	bl	8003fc0 <is_at_goal>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d032      	beq.n	80040ec <championship_exploration_with_analysis+0xa0>
            if (!robot.center_reached) {
 8004086:	4b75      	ldr	r3, [pc, #468]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004088:	7b1b      	ldrb	r3, [r3, #12]
 800408a:	f083 0301 	eor.w	r3, r3, #1
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b00      	cmp	r3, #0
 8004092:	d024      	beq.n	80040de <championship_exploration_with_analysis+0x92>
                send_bluetooth_message("CENTER REACHED! Switching to return mode\r\n");
 8004094:	4873      	ldr	r0, [pc, #460]	@ (8004264 <championship_exploration_with_analysis+0x218>)
 8004096:	f7fd fc3b 	bl	8001910 <send_bluetooth_message>
                robot.center_reached = true;
 800409a:	4b70      	ldr	r3, [pc, #448]	@ (800425c <championship_exploration_with_analysis+0x210>)
 800409c:	2201      	movs	r2, #1
 800409e:	731a      	strb	r2, [r3, #12]
                play_confirmation_tone();
 80040a0:	f7fc ff8a 	bl	8000fb8 <play_confirmation_tone>

                // Reset visit counts for return journey
                for (int x = 0; x < MAZE_SIZE; x++) {
 80040a4:	2300      	movs	r3, #0
 80040a6:	623b      	str	r3, [r7, #32]
 80040a8:	e015      	b.n	80040d6 <championship_exploration_with_analysis+0x8a>
                    for (int y = 0; y < MAZE_SIZE; y++) {
 80040aa:	2300      	movs	r3, #0
 80040ac:	61fb      	str	r3, [r7, #28]
 80040ae:	e00c      	b.n	80040ca <championship_exploration_with_analysis+0x7e>
                        maze[x][y].visit_count = 0;
 80040b0:	496d      	ldr	r1, [pc, #436]	@ (8004268 <championship_exploration_with_analysis+0x21c>)
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	011a      	lsls	r2, r3, #4
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4413      	add	r3, r2
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	440b      	add	r3, r1
 80040be:	330c      	adds	r3, #12
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
                    for (int y = 0; y < MAZE_SIZE; y++) {
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	3301      	adds	r3, #1
 80040c8:	61fb      	str	r3, [r7, #28]
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	2b0f      	cmp	r3, #15
 80040ce:	ddef      	ble.n	80040b0 <championship_exploration_with_analysis+0x64>
                for (int x = 0; x < MAZE_SIZE; x++) {
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	3301      	adds	r3, #1
 80040d4:	623b      	str	r3, [r7, #32]
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	2b0f      	cmp	r3, #15
 80040da:	dde6      	ble.n	80040aa <championship_exploration_with_analysis+0x5e>
 80040dc:	e006      	b.n	80040ec <championship_exploration_with_analysis+0xa0>
                    }
                }
            } else {
                send_bluetooth_message("RETURNED TO START! Exploration complete!\r\n");
 80040de:	4863      	ldr	r0, [pc, #396]	@ (800426c <championship_exploration_with_analysis+0x220>)
 80040e0:	f7fd fc16 	bl	8001910 <send_bluetooth_message>
                robot.returned_to_start = true;
 80040e4:	4b5d      	ldr	r3, [pc, #372]	@ (800425c <championship_exploration_with_analysis+0x210>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	735a      	strb	r2, [r3, #13]
                break;
 80040ea:	e090      	b.n	800420e <championship_exploration_with_analysis+0x1c2>
            }
        }

        // Get championship direction
        int next_dir = get_championship_direction();
 80040ec:	f7ff fca4 	bl	8003a38 <get_championship_direction>
 80040f0:	60f8      	str	r0, [r7, #12]
        send_bluetooth_printf("Championship direction: %d\r\n", next_dir);
 80040f2:	68f9      	ldr	r1, [r7, #12]
 80040f4:	485e      	ldr	r0, [pc, #376]	@ (8004270 <championship_exploration_with_analysis+0x224>)
 80040f6:	f7fd fc21 	bl	800193c <send_bluetooth_printf>

        // Turn and move
        turn_to_direction(next_dir);
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f7ff fede 	bl	8003ebc <turn_to_direction>

        if (championship_move_forward()) {
 8004100:	f7ff ff30 	bl	8003f64 <championship_move_forward>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00d      	beq.n	8004126 <championship_exploration_with_analysis+0xda>
            // Update LED status
            if (robot.center_reached) {
 800410a:	4b54      	ldr	r3, [pc, #336]	@ (800425c <championship_exploration_with_analysis+0x210>)
 800410c:	7b1b      	ldrb	r3, [r3, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d004      	beq.n	800411c <championship_exploration_with_analysis+0xd0>
                led_status(0, 1); // Right LED for return journey
 8004112:	2101      	movs	r1, #1
 8004114:	2000      	movs	r0, #0
 8004116:	f001 fc39 	bl	800598c <led_status>
 800411a:	e05e      	b.n	80041da <championship_exploration_with_analysis+0x18e>
            } else {
                led_status(1, 0); // Left LED for exploration
 800411c:	2100      	movs	r1, #0
 800411e:	2001      	movs	r0, #1
 8004120:	f001 fc34 	bl	800598c <led_status>
 8004124:	e059      	b.n	80041da <championship_exploration_with_analysis+0x18e>
            }
        } else {
            send_bluetooth_message("Movement blocked - trying alternatives\r\n");
 8004126:	4853      	ldr	r0, [pc, #332]	@ (8004274 <championship_exploration_with_analysis+0x228>)
 8004128:	f7fd fbf2 	bl	8001910 <send_bluetooth_message>
            // Try other directions if blocked
            bool moved = false;
 800412c:	2300      	movs	r3, #0
 800412e:	76fb      	strb	r3, [r7, #27]
            for (int alt_dir = 0; alt_dir < 4 && !moved; alt_dir++) {
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	e03e      	b.n	80041b4 <championship_exploration_with_analysis+0x168>
                if (alt_dir != next_dir) {
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	429a      	cmp	r2, r3
 800413c:	d037      	beq.n	80041ae <championship_exploration_with_analysis+0x162>
                    int nx = robot.x + dx[alt_dir];
 800413e:	4b47      	ldr	r3, [pc, #284]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	494d      	ldr	r1, [pc, #308]	@ (8004278 <championship_exploration_with_analysis+0x22c>)
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800414a:	4413      	add	r3, r2
 800414c:	60bb      	str	r3, [r7, #8]
                    int ny = robot.y + dy[alt_dir];
 800414e:	4b43      	ldr	r3, [pc, #268]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	494a      	ldr	r1, [pc, #296]	@ (800427c <championship_exploration_with_analysis+0x230>)
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800415a:	4413      	add	r3, r2
 800415c:	607b      	str	r3, [r7, #4]
                    if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	db24      	blt.n	80041ae <championship_exploration_with_analysis+0x162>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b0f      	cmp	r3, #15
 8004168:	dc21      	bgt.n	80041ae <championship_exploration_with_analysis+0x162>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	db1e      	blt.n	80041ae <championship_exploration_with_analysis+0x162>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b0f      	cmp	r3, #15
 8004174:	dc1b      	bgt.n	80041ae <championship_exploration_with_analysis+0x162>
                        !maze[robot.x][robot.y].walls[alt_dir]) {
 8004176:	4b39      	ldr	r3, [pc, #228]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	4b38      	ldr	r3, [pc, #224]	@ (800425c <championship_exploration_with_analysis+0x210>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	493a      	ldr	r1, [pc, #232]	@ (8004268 <championship_exploration_with_analysis+0x21c>)
 8004180:	0112      	lsls	r2, r2, #4
 8004182:	4413      	add	r3, r2
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	18ca      	adds	r2, r1, r3
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	4413      	add	r3, r2
 800418c:	3305      	adds	r3, #5
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	f083 0301 	eor.w	r3, r3, #1
 8004194:	b2db      	uxtb	r3, r3
                    if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8004196:	2b00      	cmp	r3, #0
 8004198:	d009      	beq.n	80041ae <championship_exploration_with_analysis+0x162>
                        turn_to_direction(alt_dir);
 800419a:	6978      	ldr	r0, [r7, #20]
 800419c:	f7ff fe8e 	bl	8003ebc <turn_to_direction>
                        if (championship_move_forward()) {
 80041a0:	f7ff fee0 	bl	8003f64 <championship_move_forward>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <championship_exploration_with_analysis+0x162>
                            moved = true;
 80041aa:	2301      	movs	r3, #1
 80041ac:	76fb      	strb	r3, [r7, #27]
            for (int alt_dir = 0; alt_dir < 4 && !moved; alt_dir++) {
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	3301      	adds	r3, #1
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	2b03      	cmp	r3, #3
 80041b8:	dc05      	bgt.n	80041c6 <championship_exploration_with_analysis+0x17a>
 80041ba:	7efb      	ldrb	r3, [r7, #27]
 80041bc:	f083 0301 	eor.w	r3, r3, #1
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1b7      	bne.n	8004136 <championship_exploration_with_analysis+0xea>
                        }
                    }
                }
            }

            if (!moved) {
 80041c6:	7efb      	ldrb	r3, [r7, #27]
 80041c8:	f083 0301 	eor.w	r3, r3, #1
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <championship_exploration_with_analysis+0x18e>
                send_bluetooth_message("All directions blocked!\r\n");
 80041d2:	482b      	ldr	r0, [pc, #172]	@ (8004280 <championship_exploration_with_analysis+0x234>)
 80041d4:	f7fd fb9c 	bl	8001910 <send_bluetooth_message>
                break;
 80041d8:	e019      	b.n	800420e <championship_exploration_with_analysis+0x1c2>
            }
        }

        step_count++;
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	3301      	adds	r3, #1
 80041de:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_Delay(10); // Small delay for stability
 80041e0:	200a      	movs	r0, #10
 80041e2:	f001 fd5f 	bl	8005ca4 <HAL_Delay>
    while (step_count < max_steps && (!robot.center_reached || !robot.returned_to_start)) {
 80041e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	da0f      	bge.n	800420e <championship_exploration_with_analysis+0x1c2>
 80041ee:	4b1b      	ldr	r3, [pc, #108]	@ (800425c <championship_exploration_with_analysis+0x210>)
 80041f0:	7b1b      	ldrb	r3, [r3, #12]
 80041f2:	f083 0301 	eor.w	r3, r3, #1
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f47f af33 	bne.w	8004064 <championship_exploration_with_analysis+0x18>
 80041fe:	4b17      	ldr	r3, [pc, #92]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004200:	7b5b      	ldrb	r3, [r3, #13]
 8004202:	f083 0301 	eor.w	r3, r3, #1
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	f47f af2b 	bne.w	8004064 <championship_exploration_with_analysis+0x18>
    }

    // Final status
    led_status(0, 0);
 800420e:	2100      	movs	r1, #0
 8004210:	2000      	movs	r0, #0
 8004212:	f001 fbbb 	bl	800598c <led_status>
    send_bluetooth_printf("Exploration completed in %d moves\r\n", robot.exploration_steps);
 8004216:	4b11      	ldr	r3, [pc, #68]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	4619      	mov	r1, r3
 800421c:	4819      	ldr	r0, [pc, #100]	@ (8004284 <championship_exploration_with_analysis+0x238>)
 800421e:	f7fd fb8d 	bl	800193c <send_bluetooth_printf>

    // Execute perfect path analysis if exploration successful
    if (robot.center_reached && robot.returned_to_start) {
 8004222:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <championship_exploration_with_analysis+0x210>)
 8004224:	7b1b      	ldrb	r3, [r3, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00b      	beq.n	8004242 <championship_exploration_with_analysis+0x1f6>
 800422a:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <championship_exploration_with_analysis+0x210>)
 800422c:	7b5b      	ldrb	r3, [r3, #13]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <championship_exploration_with_analysis+0x1f6>
        send_bluetooth_message("\r\nExploration successful! Starting path analysis...\r\n");
 8004232:	4815      	ldr	r0, [pc, #84]	@ (8004288 <championship_exploration_with_analysis+0x23c>)
 8004234:	f7fd fb6c 	bl	8001910 <send_bluetooth_message>
        execute_championship_path_analysis();
 8004238:	f000 f82a 	bl	8004290 <execute_championship_path_analysis>
        play_success_tone();
 800423c:	f7fc fece 	bl	8000fdc <play_success_tone>
 8004240:	e005      	b.n	800424e <championship_exploration_with_analysis+0x202>
    } else {
        send_bluetooth_message("Exploration incomplete - path analysis not available\r\n");
 8004242:	4812      	ldr	r0, [pc, #72]	@ (800428c <championship_exploration_with_analysis+0x240>)
 8004244:	f7fd fb64 	bl	8001910 <send_bluetooth_message>
        play_error_tone();
 8004248:	f7fc fef4 	bl	8001034 <play_error_tone>
    }
}
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	3728      	adds	r7, #40	@ 0x28
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	0800ea40 	.word	0x0800ea40
 800425c:	2000145c 	.word	0x2000145c
 8004260:	0800ea64 	.word	0x0800ea64
 8004264:	0800ea80 	.word	0x0800ea80
 8004268:	2000045c 	.word	0x2000045c
 800426c:	0800eaac 	.word	0x0800eaac
 8004270:	0800ead8 	.word	0x0800ead8
 8004274:	0800eaf8 	.word	0x0800eaf8
 8004278:	0800fbcc 	.word	0x0800fbcc
 800427c:	0800fbdc 	.word	0x0800fbdc
 8004280:	0800eb24 	.word	0x0800eb24
 8004284:	0800eb40 	.word	0x0800eb40
 8004288:	0800eb64 	.word	0x0800eb64
 800428c:	0800eb9c 	.word	0x0800eb9c

08004290 <execute_championship_path_analysis>:

/**
 * @brief Execute championship path analysis (MMS style)
 */
void execute_championship_path_analysis(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== CHAMPIONSHIP PATH ANALYSIS ===\r\n");
 8004294:	4810      	ldr	r0, [pc, #64]	@ (80042d8 <execute_championship_path_analysis+0x48>)
 8004296:	f7fd fb3b 	bl	8001910 <send_bluetooth_message>

    // Calculate optimal path from explored areas
    calculate_optimal_path_from_explored_areas();
 800429a:	f7fc fee5 	bl	8001068 <calculate_optimal_path_from_explored_areas>

    // Comprehensive maze performance analysis
    analyze_championship_maze_performance();
 800429e:	f7fd f975 	bl	800158c <analyze_championship_maze_performance>

    // Print optimal distance map
    print_championship_distance_map();
 80042a2:	f7fd faa5 	bl	80017f0 <print_championship_distance_map>

    // Visualize optimal path (would work with MMS visualization)
    send_bluetooth_message("\r\n🎯 CHAMPIONSHIP ANALYSIS COMPLETE!\r\n");
 80042a6:	480d      	ldr	r0, [pc, #52]	@ (80042dc <execute_championship_path_analysis+0x4c>)
 80042a8:	f7fd fb32 	bl	8001910 <send_bluetooth_message>

    if (theoretical_minimum < MAX_DISTANCE) {
 80042ac:	4b0c      	ldr	r3, [pc, #48]	@ (80042e0 <execute_championship_path_analysis+0x50>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f242 720e 	movw	r2, #9998	@ 0x270e
 80042b4:	4293      	cmp	r3, r2
 80042b6:	dc09      	bgt.n	80042cc <execute_championship_path_analysis+0x3c>
        send_bluetooth_printf("Optimal path through explored areas: %d steps!\r\n", theoretical_minimum);
 80042b8:	4b09      	ldr	r3, [pc, #36]	@ (80042e0 <execute_championship_path_analysis+0x50>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4619      	mov	r1, r3
 80042be:	4809      	ldr	r0, [pc, #36]	@ (80042e4 <execute_championship_path_analysis+0x54>)
 80042c0:	f7fd fb3c 	bl	800193c <send_bluetooth_printf>
        send_bluetooth_message("✅ Ready for IEEE Micromouse competition!\r\n");
 80042c4:	4808      	ldr	r0, [pc, #32]	@ (80042e8 <execute_championship_path_analysis+0x58>)
 80042c6:	f7fd fb23 	bl	8001910 <send_bluetooth_message>
    } else {
        send_bluetooth_message("❌ No valid path found through explored areas\r\n");
    }
}
 80042ca:	e002      	b.n	80042d2 <execute_championship_path_analysis+0x42>
        send_bluetooth_message("❌ No valid path found through explored areas\r\n");
 80042cc:	4807      	ldr	r0, [pc, #28]	@ (80042ec <execute_championship_path_analysis+0x5c>)
 80042ce:	f7fd fb1f 	bl	8001910 <send_bluetooth_message>
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	0800ebd4 	.word	0x0800ebd4
 80042dc:	0800ebfc 	.word	0x0800ebfc
 80042e0:	200014ac 	.word	0x200014ac
 80042e4:	0800ec28 	.word	0x0800ec28
 80042e8:	0800ec5c 	.word	0x0800ec5c
 80042ec:	0800ec8c 	.word	0x0800ec8c

080042f0 <reset_championship_micromouse>:

/**
 * @brief Reset championship micromouse to initial state
 */
void reset_championship_micromouse(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
    robot.x = 0;
 80042f4:	4b10      	ldr	r3, [pc, #64]	@ (8004338 <reset_championship_micromouse+0x48>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 80042fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004338 <reset_championship_micromouse+0x48>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 8004300:	4b0d      	ldr	r3, [pc, #52]	@ (8004338 <reset_championship_micromouse+0x48>)
 8004302:	2200      	movs	r2, #0
 8004304:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 8004306:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <reset_championship_micromouse+0x48>)
 8004308:	2200      	movs	r2, #0
 800430a:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 800430c:	4b0a      	ldr	r3, [pc, #40]	@ (8004338 <reset_championship_micromouse+0x48>)
 800430e:	2200      	movs	r2, #0
 8004310:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 8004312:	4b09      	ldr	r3, [pc, #36]	@ (8004338 <reset_championship_micromouse+0x48>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]

    exploration_steps = 0;
 8004318:	4b08      	ldr	r3, [pc, #32]	@ (800433c <reset_championship_micromouse+0x4c>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
    theoretical_minimum = 0;
 800431e:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <reset_championship_micromouse+0x50>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

    initialize_championship_maze();
 8004324:	f7ff f956 	bl	80035d4 <initialize_championship_maze>
    send_bluetooth_message("Championship micromouse reset to initial state\r\n");
 8004328:	4806      	ldr	r0, [pc, #24]	@ (8004344 <reset_championship_micromouse+0x54>)
 800432a:	f7fd faf1 	bl	8001910 <send_bluetooth_message>
    play_startup_tone();
 800432e:	f7fc fe27 	bl	8000f80 <play_startup_tone>
}
 8004332:	bf00      	nop
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	2000145c 	.word	0x2000145c
 800433c:	200014a8 	.word	0x200014a8
 8004340:	200014ac 	.word	0x200014ac
 8004344:	0800ecc0 	.word	0x0800ecc0

08004348 <championship_speed_run>:

/**
 * @brief Championship speed run with MMS path analysis
 */
void championship_speed_run(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n🚀 CHAMPIONSHIP SPEED RUN MODE!\r\n");
 800434c:	4804      	ldr	r0, [pc, #16]	@ (8004360 <championship_speed_run+0x18>)
 800434e:	f7fd fadf 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("Using MMS optimal path analysis\r\n");
 8004352:	4804      	ldr	r0, [pc, #16]	@ (8004364 <championship_speed_run+0x1c>)
 8004354:	f7fd fadc 	bl	8001910 <send_bluetooth_message>

    // Use the advanced speed run implementation
    speed_run();
 8004358:	f000 f806 	bl	8004368 <speed_run>
}
 800435c:	bf00      	nop
 800435e:	bd80      	pop	{r7, pc}
 8004360:	0800ecf4 	.word	0x0800ecf4
 8004364:	0800ed1c 	.word	0x0800ed1c

08004368 <speed_run>:

/**
 * @brief Simple speed run implementation
 */
void speed_run(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n🚀 SPEED RUN MODE ACTIVATED!\r\n");
 800436e:	4864      	ldr	r0, [pc, #400]	@ (8004500 <speed_run+0x198>)
 8004370:	f7fd face 	bl	8001910 <send_bluetooth_message>

    // Check if exploration was completed
    if (!robot.center_reached || !robot.returned_to_start) {
 8004374:	4b63      	ldr	r3, [pc, #396]	@ (8004504 <speed_run+0x19c>)
 8004376:	7b1b      	ldrb	r3, [r3, #12]
 8004378:	f083 0301 	eor.w	r3, r3, #1
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d106      	bne.n	8004390 <speed_run+0x28>
 8004382:	4b60      	ldr	r3, [pc, #384]	@ (8004504 <speed_run+0x19c>)
 8004384:	7b5b      	ldrb	r3, [r3, #13]
 8004386:	f083 0301 	eor.w	r3, r3, #1
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d003      	beq.n	8004398 <speed_run+0x30>
        send_bluetooth_message("❌ Speed run not available - exploration not complete\r\n");
 8004390:	485d      	ldr	r0, [pc, #372]	@ (8004508 <speed_run+0x1a0>)
 8004392:	f7fd fabd 	bl	8001910 <send_bluetooth_message>
        return;
 8004396:	e0b0      	b.n	80044fa <speed_run+0x192>
    }

    send_bluetooth_message("Using championship algorithms for optimal speed run\r\n");
 8004398:	485c      	ldr	r0, [pc, #368]	@ (800450c <speed_run+0x1a4>)
 800439a:	f7fd fab9 	bl	8001910 <send_bluetooth_message>

    // Reset robot position
    robot.x = 0;
 800439e:	4b59      	ldr	r3, [pc, #356]	@ (8004504 <speed_run+0x19c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 80043a4:	4b57      	ldr	r3, [pc, #348]	@ (8004504 <speed_run+0x19c>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 80043aa:	4b56      	ldr	r3, [pc, #344]	@ (8004504 <speed_run+0x19c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	609a      	str	r2, [r3, #8]

    // Status indication
    led_status(1, 1); // Both LEDs on
 80043b0:	2101      	movs	r1, #1
 80043b2:	2001      	movs	r0, #1
 80043b4:	f001 faea 	bl	800598c <led_status>
    play_confirmation_tone();
 80043b8:	f7fc fdfe 	bl	8000fb8 <play_confirmation_tone>

    // Wait for confirmation
    send_bluetooth_message("Press RIGHT button to execute speed run...\r\n"); //later change to hand movement
 80043bc:	4854      	ldr	r0, [pc, #336]	@ (8004510 <speed_run+0x1a8>)
 80043be:	f7fd faa7 	bl	8001910 <send_bluetooth_message>

    uint32_t start_time = HAL_GetTick();
 80043c2:	f001 fc63 	bl	8005c8c <HAL_GetTick>
 80043c6:	60f8      	str	r0, [r7, #12]
    bool execute_run = false;
 80043c8:	2300      	movs	r3, #0
 80043ca:	75fb      	strb	r3, [r7, #23]

    while ((HAL_GetTick() - start_time) < 10000) { // 10 second timeout
 80043cc:	e00d      	b.n	80043ea <speed_run+0x82>
        if (button_pressed == 2) { // Right button
 80043ce:	4b51      	ldr	r3, [pc, #324]	@ (8004514 <speed_run+0x1ac>)
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d105      	bne.n	80043e4 <speed_run+0x7c>
            button_pressed = 0;
 80043d8:	4b4e      	ldr	r3, [pc, #312]	@ (8004514 <speed_run+0x1ac>)
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
            execute_run = true;
 80043de:	2301      	movs	r3, #1
 80043e0:	75fb      	strb	r3, [r7, #23]
            break;
 80043e2:	e00b      	b.n	80043fc <speed_run+0x94>
        }
        HAL_Delay(100);
 80043e4:	2064      	movs	r0, #100	@ 0x64
 80043e6:	f001 fc5d 	bl	8005ca4 <HAL_Delay>
    while ((HAL_GetTick() - start_time) < 10000) { // 10 second timeout
 80043ea:	f001 fc4f 	bl	8005c8c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d9e8      	bls.n	80043ce <speed_run+0x66>
    }

    if (!execute_run) {
 80043fc:	7dfb      	ldrb	r3, [r7, #23]
 80043fe:	f083 0301 	eor.w	r3, r3, #1
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d007      	beq.n	8004418 <speed_run+0xb0>
        send_bluetooth_message("⏰ Speed run cancelled - timeout\r\n");
 8004408:	4843      	ldr	r0, [pc, #268]	@ (8004518 <speed_run+0x1b0>)
 800440a:	f7fd fa81 	bl	8001910 <send_bluetooth_message>
        led_status(0, 0);
 800440e:	2100      	movs	r1, #0
 8004410:	2000      	movs	r0, #0
 8004412:	f001 fabb 	bl	800598c <led_status>
        return;
 8004416:	e070      	b.n	80044fa <speed_run+0x192>
    }

    send_bluetooth_message("🏁 EXECUTING SPEED RUN!\r\n");
 8004418:	4840      	ldr	r0, [pc, #256]	@ (800451c <speed_run+0x1b4>)
 800441a:	f7fd fa79 	bl	8001910 <send_bluetooth_message>

    // Simple speed run - follow the shortest known path to center
    int moves = 0;
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
    const int max_moves = 50;
 8004422:	2332      	movs	r3, #50	@ 0x32
 8004424:	60bb      	str	r3, [r7, #8]

    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 8004426:	e021      	b.n	800446c <speed_run+0x104>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
           moves < max_moves) {

        // Update sensor data
        update_sensors();
 8004428:	f000 fce4 	bl	8004df4 <update_sensors>

        // Use championship flood fill to get direction
        championship_flood_fill();
 800442c:	f7ff f952 	bl	80036d4 <championship_flood_fill>
        int next_dir = get_championship_direction();
 8004430:	f7ff fb02 	bl	8003a38 <get_championship_direction>
 8004434:	6078      	str	r0, [r7, #4]

        // Turn to target direction
        turn_to_direction(next_dir);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7ff fd40 	bl	8003ebc <turn_to_direction>

        // Move forward
        if (championship_move_forward()) {
 800443c:	f7ff fd92 	bl	8003f64 <championship_move_forward>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00b      	beq.n	800445e <speed_run+0xf6>
            moves++;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	3301      	adds	r3, #1
 800444a:	613b      	str	r3, [r7, #16]
            send_bluetooth_printf("Speed run move %d to (%d,%d)\r\n", moves, robot.x, robot.y);
 800444c:	4b2d      	ldr	r3, [pc, #180]	@ (8004504 <speed_run+0x19c>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	4b2c      	ldr	r3, [pc, #176]	@ (8004504 <speed_run+0x19c>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	6939      	ldr	r1, [r7, #16]
 8004456:	4832      	ldr	r0, [pc, #200]	@ (8004520 <speed_run+0x1b8>)
 8004458:	f7fd fa70 	bl	800193c <send_bluetooth_printf>
 800445c:	e003      	b.n	8004466 <speed_run+0xfe>
        } else {
            send_bluetooth_message("❌ Speed run blocked!\r\n");
 800445e:	4831      	ldr	r0, [pc, #196]	@ (8004524 <speed_run+0x1bc>)
 8004460:	f7fd fa56 	bl	8001910 <send_bluetooth_message>
            break;
 8004464:	e01e      	b.n	80044a4 <speed_run+0x13c>
        }

        // Brief delay for stability
        HAL_Delay(50);
 8004466:	2032      	movs	r0, #50	@ 0x32
 8004468:	f001 fc1c 	bl	8005ca4 <HAL_Delay>
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 800446c:	4b25      	ldr	r3, [pc, #148]	@ (8004504 <speed_run+0x19c>)
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	4b2d      	ldr	r3, [pc, #180]	@ (8004528 <speed_run+0x1c0>)
 8004472:	681b      	ldr	r3, [r3, #0]
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 8004474:	429a      	cmp	r2, r3
 8004476:	d005      	beq.n	8004484 <speed_run+0x11c>
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 8004478:	4b22      	ldr	r3, [pc, #136]	@ (8004504 <speed_run+0x19c>)
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	4b2b      	ldr	r3, [pc, #172]	@ (800452c <speed_run+0x1c4>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	429a      	cmp	r2, r3
 8004482:	d10b      	bne.n	800449c <speed_run+0x134>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 8004484:	4b1f      	ldr	r3, [pc, #124]	@ (8004504 <speed_run+0x19c>)
 8004486:	685a      	ldr	r2, [r3, #4]
 8004488:	4b29      	ldr	r3, [pc, #164]	@ (8004530 <speed_run+0x1c8>)
 800448a:	681b      	ldr	r3, [r3, #0]
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 800448c:	429a      	cmp	r2, r3
 800448e:	d009      	beq.n	80044a4 <speed_run+0x13c>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 8004490:	4b1c      	ldr	r3, [pc, #112]	@ (8004504 <speed_run+0x19c>)
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	4b27      	ldr	r3, [pc, #156]	@ (8004534 <speed_run+0x1cc>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d003      	beq.n	80044a4 <speed_run+0x13c>
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	dbc1      	blt.n	8004428 <speed_run+0xc0>
    }

    // Speed run complete
    led_status(0, 0);
 80044a4:	2100      	movs	r1, #0
 80044a6:	2000      	movs	r0, #0
 80044a8:	f001 fa70 	bl	800598c <led_status>

    if ((robot.x == goal_x1 || robot.x == goal_x2) &&
 80044ac:	4b15      	ldr	r3, [pc, #84]	@ (8004504 <speed_run+0x19c>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <speed_run+0x1c0>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d005      	beq.n	80044c4 <speed_run+0x15c>
 80044b8:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <speed_run+0x19c>)
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	4b1b      	ldr	r3, [pc, #108]	@ (800452c <speed_run+0x1c4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d115      	bne.n	80044f0 <speed_run+0x188>
        (robot.y == goal_y1 || robot.y == goal_y2)) {
 80044c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004504 <speed_run+0x19c>)
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	4b19      	ldr	r3, [pc, #100]	@ (8004530 <speed_run+0x1c8>)
 80044ca:	681b      	ldr	r3, [r3, #0]
    if ((robot.x == goal_x1 || robot.x == goal_x2) &&
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d005      	beq.n	80044dc <speed_run+0x174>
        (robot.y == goal_y1 || robot.y == goal_y2)) {
 80044d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004504 <speed_run+0x19c>)
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	4b17      	ldr	r3, [pc, #92]	@ (8004534 <speed_run+0x1cc>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d109      	bne.n	80044f0 <speed_run+0x188>
        send_bluetooth_message("🏁 SPEED RUN SUCCESS!\r\n");
 80044dc:	4816      	ldr	r0, [pc, #88]	@ (8004538 <speed_run+0x1d0>)
 80044de:	f7fd fa17 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_printf("Completed in %d moves\r\n", moves);
 80044e2:	6939      	ldr	r1, [r7, #16]
 80044e4:	4815      	ldr	r0, [pc, #84]	@ (800453c <speed_run+0x1d4>)
 80044e6:	f7fd fa29 	bl	800193c <send_bluetooth_printf>
        play_success_tone();
 80044ea:	f7fc fd77 	bl	8000fdc <play_success_tone>
 80044ee:	e004      	b.n	80044fa <speed_run+0x192>
    } else {
        send_bluetooth_message("⚠️ Speed run incomplete\r\n");
 80044f0:	4813      	ldr	r0, [pc, #76]	@ (8004540 <speed_run+0x1d8>)
 80044f2:	f7fd fa0d 	bl	8001910 <send_bluetooth_message>
        play_error_tone();
 80044f6:	f7fc fd9d 	bl	8001034 <play_error_tone>
    }
}
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	0800ed40 	.word	0x0800ed40
 8004504:	2000145c 	.word	0x2000145c
 8004508:	0800ed64 	.word	0x0800ed64
 800450c:	0800eda0 	.word	0x0800eda0
 8004510:	0800edd8 	.word	0x0800edd8
 8004514:	200014a4 	.word	0x200014a4
 8004518:	0800ee08 	.word	0x0800ee08
 800451c:	0800ee2c 	.word	0x0800ee2c
 8004520:	0800ee48 	.word	0x0800ee48
 8004524:	0800ee68 	.word	0x0800ee68
 8004528:	0800fbec 	.word	0x0800fbec
 800452c:	0800fbf4 	.word	0x0800fbf4
 8004530:	0800fbf0 	.word	0x0800fbf0
 8004534:	0800fbf8 	.word	0x0800fbf8
 8004538:	0800ee84 	.word	0x0800ee84
 800453c:	0800eea0 	.word	0x0800eea0
 8004540:	0800eeb8 	.word	0x0800eeb8

08004544 <update_encoder_totals>:

/**
 * @brief Update encoder totals with proper overflow handling - NEW FUNCTION
 */
void update_encoder_totals(void)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
    uint16_t current_left_raw = __HAL_TIM_GET_COUNTER(&htim2);
 800454a:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <update_encoder_totals+0x6c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	80fb      	strh	r3, [r7, #6]
    uint16_t current_right_raw = __HAL_TIM_GET_COUNTER(&htim4);
 8004552:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <update_encoder_totals+0x70>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004558:	80bb      	strh	r3, [r7, #4]

    // Calculate differences accounting for 16-bit overflow
    int16_t left_diff = current_left_raw - last_left_count;
 800455a:	4b17      	ldr	r3, [pc, #92]	@ (80045b8 <update_encoder_totals+0x74>)
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	88fa      	ldrh	r2, [r7, #6]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	b29b      	uxth	r3, r3
 8004564:	807b      	strh	r3, [r7, #2]
    int16_t right_diff = current_right_raw - last_right_count;
 8004566:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <update_encoder_totals+0x78>)
 8004568:	881b      	ldrh	r3, [r3, #0]
 800456a:	88ba      	ldrh	r2, [r7, #4]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	b29b      	uxth	r3, r3
 8004570:	803b      	strh	r3, [r7, #0]

    // FIXED: Invert left encoder to match right encoder direction
    right_diff = -right_diff;  // Make left encoder positive for forward movement
 8004572:	883b      	ldrh	r3, [r7, #0]
 8004574:	425b      	negs	r3, r3
 8004576:	b29b      	uxth	r3, r3
 8004578:	803b      	strh	r3, [r7, #0]

    // Update totals
    left_total += left_diff;
 800457a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800457e:	4b10      	ldr	r3, [pc, #64]	@ (80045c0 <update_encoder_totals+0x7c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4413      	add	r3, r2
 8004584:	4a0e      	ldr	r2, [pc, #56]	@ (80045c0 <update_encoder_totals+0x7c>)
 8004586:	6013      	str	r3, [r2, #0]
    right_total += right_diff;
 8004588:	f9b7 2000 	ldrsh.w	r2, [r7]
 800458c:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <update_encoder_totals+0x80>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4413      	add	r3, r2
 8004592:	4a0c      	ldr	r2, [pc, #48]	@ (80045c4 <update_encoder_totals+0x80>)
 8004594:	6013      	str	r3, [r2, #0]

    // Update last counts
    last_left_count = current_left_raw;
 8004596:	4a08      	ldr	r2, [pc, #32]	@ (80045b8 <update_encoder_totals+0x74>)
 8004598:	88fb      	ldrh	r3, [r7, #6]
 800459a:	8013      	strh	r3, [r2, #0]
    last_right_count = current_right_raw;
 800459c:	4a07      	ldr	r2, [pc, #28]	@ (80045bc <update_encoder_totals+0x78>)
 800459e:	88bb      	ldrh	r3, [r7, #4]
 80045a0:	8013      	strh	r3, [r2, #0]
}
 80045a2:	bf00      	nop
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	2000033c 	.word	0x2000033c
 80045b4:	200003cc 	.word	0x200003cc
 80045b8:	20000008 	.word	0x20000008
 80045bc:	2000000a 	.word	0x2000000a
 80045c0:	200014bc 	.word	0x200014bc
 80045c4:	200014c0 	.word	0x200014c0

080045c8 <get_left_encoder_total>:

/**
 * @brief Get safe left encoder total - NEW FUNCTION
 */
int32_t get_left_encoder_total(void) {
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80045cc:	f7ff ffba 	bl	8004544 <update_encoder_totals>
    return left_total;
 80045d0:	4b01      	ldr	r3, [pc, #4]	@ (80045d8 <get_left_encoder_total+0x10>)
 80045d2:	681b      	ldr	r3, [r3, #0]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	200014bc 	.word	0x200014bc

080045dc <get_right_encoder_total>:

/**
 * @brief Get safe right encoder total - NEW FUNCTION
 */
int32_t get_right_encoder_total(void) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80045e0:	f7ff ffb0 	bl	8004544 <update_encoder_totals>
    return right_total;
 80045e4:	4b01      	ldr	r3, [pc, #4]	@ (80045ec <get_right_encoder_total+0x10>)
 80045e6:	681b      	ldr	r3, [r3, #0]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	200014c0 	.word	0x200014c0

080045f0 <reset_encoder_totals>:

/**
 * @brief Reset encoder totals - NEW FUNCTION
 */
void reset_encoder_totals(void) {
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
    left_total = 0;
 80045f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <reset_encoder_totals+0x34>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]
    right_total = 0;
 80045fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <reset_encoder_totals+0x38>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]
    last_left_count = __HAL_TIM_GET_COUNTER(&htim2);
 8004600:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <reset_encoder_totals+0x3c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004606:	b29a      	uxth	r2, r3
 8004608:	4b09      	ldr	r3, [pc, #36]	@ (8004630 <reset_encoder_totals+0x40>)
 800460a:	801a      	strh	r2, [r3, #0]
    last_right_count = __HAL_TIM_GET_COUNTER(&htim4);
 800460c:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <reset_encoder_totals+0x44>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	b29a      	uxth	r2, r3
 8004614:	4b08      	ldr	r3, [pc, #32]	@ (8004638 <reset_encoder_totals+0x48>)
 8004616:	801a      	strh	r2, [r3, #0]
}
 8004618:	bf00      	nop
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	200014bc 	.word	0x200014bc
 8004628:	200014c0 	.word	0x200014c0
 800462c:	2000033c 	.word	0x2000033c
 8004630:	20000008 	.word	0x20000008
 8004634:	200003cc 	.word	0x200003cc
 8004638:	2000000a 	.word	0x2000000a

0800463c <start_encoders>:

/**
 * @brief Start encoder timers - FIXED VERSION
 */
void start_encoders(void) {
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Right encoder
 8004640:	213c      	movs	r1, #60	@ 0x3c
 8004642:	4815      	ldr	r0, [pc, #84]	@ (8004698 <start_encoders+0x5c>)
 8004644:	f003 ff44 	bl	80084d0 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left encoder
 8004648:	213c      	movs	r1, #60	@ 0x3c
 800464a:	4814      	ldr	r0, [pc, #80]	@ (800469c <start_encoders+0x60>)
 800464c:	f003 ff40 	bl	80084d0 <HAL_TIM_Encoder_Start>

    // Reset encoder counts
    __HAL_TIM_SET_COUNTER(&htim4, 32768);
 8004650:	4b11      	ldr	r3, [pc, #68]	@ (8004698 <start_encoders+0x5c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004658:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 32768);
 800465a:	4b10      	ldr	r3, [pc, #64]	@ (800469c <start_encoders+0x60>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004662:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_Delay(1);
 8004664:	2001      	movs	r0, #1
 8004666:	f001 fb1d 	bl	8005ca4 <HAL_Delay>
    // FIXED: Initialize our safe tracking variables
    last_left_count = 32768;
 800466a:	4b0d      	ldr	r3, [pc, #52]	@ (80046a0 <start_encoders+0x64>)
 800466c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004670:	801a      	strh	r2, [r3, #0]
    last_right_count = 32768;
 8004672:	4b0c      	ldr	r3, [pc, #48]	@ (80046a4 <start_encoders+0x68>)
 8004674:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004678:	801a      	strh	r2, [r3, #0]
    left_total = 0;
 800467a:	4b0b      	ldr	r3, [pc, #44]	@ (80046a8 <start_encoders+0x6c>)
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]
    right_total = 0;
 8004680:	4b0a      	ldr	r3, [pc, #40]	@ (80046ac <start_encoders+0x70>)
 8004682:	2200      	movs	r2, #0
 8004684:	601a      	str	r2, [r3, #0]
    encoders.left_total = 0;
 8004686:	4b0a      	ldr	r3, [pc, #40]	@ (80046b0 <start_encoders+0x74>)
 8004688:	2200      	movs	r2, #0
 800468a:	609a      	str	r2, [r3, #8]
    encoders.right_total = 0;
 800468c:	4b08      	ldr	r3, [pc, #32]	@ (80046b0 <start_encoders+0x74>)
 800468e:	2200      	movs	r2, #0
 8004690:	60da      	str	r2, [r3, #12]
}
 8004692:	bf00      	nop
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	200003cc 	.word	0x200003cc
 800469c:	2000033c 	.word	0x2000033c
 80046a0:	20000008 	.word	0x20000008
 80046a4:	2000000a 	.word	0x2000000a
 80046a8:	200014bc 	.word	0x200014bc
 80046ac:	200014c0 	.word	0x200014c0
 80046b0:	20001494 	.word	0x20001494

080046b4 <move_forward>:

/**
 * @brief Move forward one cell - FIXED VERSION
 */
void move_forward(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08a      	sub	sp, #40	@ 0x28
 80046b8:	af00      	add	r7, sp, #0
    // Use safe encoder reading
    int32_t start_left = get_left_encoder_total();
 80046ba:	f7ff ff85 	bl	80045c8 <get_left_encoder_total>
 80046be:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t start_right = get_right_encoder_total();
 80046c0:	f7ff ff8c 	bl	80045dc <get_right_encoder_total>
 80046c4:	6238      	str	r0, [r7, #32]

    // Check bounds before moving
    int new_x = robot.x + dx[robot.direction];
 80046c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004780 <move_forward+0xcc>)
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004780 <move_forward+0xcc>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	492d      	ldr	r1, [pc, #180]	@ (8004784 <move_forward+0xd0>)
 80046d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046d4:	4413      	add	r3, r2
 80046d6:	61fb      	str	r3, [r7, #28]
    int new_y = robot.y + dy[robot.direction];
 80046d8:	4b29      	ldr	r3, [pc, #164]	@ (8004780 <move_forward+0xcc>)
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	4b28      	ldr	r3, [pc, #160]	@ (8004780 <move_forward+0xcc>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	4929      	ldr	r1, [pc, #164]	@ (8004788 <move_forward+0xd4>)
 80046e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046e6:	4413      	add	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	db08      	blt.n	8004702 <move_forward+0x4e>
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	2b0f      	cmp	r3, #15
 80046f4:	dc05      	bgt.n	8004702 <move_forward+0x4e>
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	db02      	blt.n	8004702 <move_forward+0x4e>
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	2b0f      	cmp	r3, #15
 8004700:	dd03      	ble.n	800470a <move_forward+0x56>
        send_bluetooth_message("Cannot move - would go out of bounds!\r\n");
 8004702:	4822      	ldr	r0, [pc, #136]	@ (800478c <move_forward+0xd8>)
 8004704:	f7fd f904 	bl	8001910 <send_bluetooth_message>
        return;
 8004708:	e037      	b.n	800477a <move_forward+0xc6>
    }

    motor_set_fixed(0, true, 800);  // Left motor forward
 800470a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800470e:	2101      	movs	r1, #1
 8004710:	2000      	movs	r0, #0
 8004712:	f000 f8b3 	bl	800487c <motor_set_fixed>
    motor_set_fixed(1, true, 800);  // Right motor forward
 8004716:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800471a:	2101      	movs	r1, #1
 800471c:	2001      	movs	r0, #1
 800471e:	f000 f8ad 	bl	800487c <motor_set_fixed>

    // Move until target distance reached
    int32_t target_counts = ENCODER_COUNTS_PER_CELL;
 8004722:	f240 53b5 	movw	r3, #1461	@ 0x5b5
 8004726:	617b      	str	r3, [r7, #20]
    while (1) {
        int32_t current_left = get_left_encoder_total();
 8004728:	f7ff ff4e 	bl	80045c8 <get_left_encoder_total>
 800472c:	6138      	str	r0, [r7, #16]
        int32_t current_right = get_right_encoder_total();
 800472e:	f7ff ff55 	bl	80045dc <get_right_encoder_total>
 8004732:	60f8      	str	r0, [r7, #12]
        int32_t left_traveled = current_left - start_left;
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	60bb      	str	r3, [r7, #8]
        int32_t right_traveled = current_right - start_right;
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	607b      	str	r3, [r7, #4]
        int32_t avg_traveled = (left_traveled + right_traveled) / 2;
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4413      	add	r3, r2
 800474a:	0fda      	lsrs	r2, r3, #31
 800474c:	4413      	add	r3, r2
 800474e:	105b      	asrs	r3, r3, #1
 8004750:	603b      	str	r3, [r7, #0]

        if (avg_traveled >= target_counts) {
 8004752:	683a      	ldr	r2, [r7, #0]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	429a      	cmp	r2, r3
 8004758:	da03      	bge.n	8004762 <move_forward+0xae>
            break;
        }
        HAL_Delay(1);
 800475a:	2001      	movs	r0, #1
 800475c:	f001 faa2 	bl	8005ca4 <HAL_Delay>
    while (1) {
 8004760:	e7e2      	b.n	8004728 <move_forward+0x74>
            break;
 8004762:	bf00      	nop
    }

    // Stop motors
    stop_motors();
 8004764:	f000 f854 	bl	8004810 <stop_motors>

    // Update position only after successful movement
    robot.x = new_x;
 8004768:	4a05      	ldr	r2, [pc, #20]	@ (8004780 <move_forward+0xcc>)
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 800476e:	4a04      	ldr	r2, [pc, #16]	@ (8004780 <move_forward+0xcc>)
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	6053      	str	r3, [r2, #4]
    HAL_Delay(100); // Settling time
 8004774:	2064      	movs	r0, #100	@ 0x64
 8004776:	f001 fa95 	bl	8005ca4 <HAL_Delay>
}
 800477a:	3728      	adds	r7, #40	@ 0x28
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	2000145c 	.word	0x2000145c
 8004784:	0800fbcc 	.word	0x0800fbcc
 8004788:	0800fbdc 	.word	0x0800fbdc
 800478c:	0800eed8 	.word	0x0800eed8

08004790 <turn_left>:
//    stop_motors();
//    robot.direction = (robot.direction + 1) % 4; // Turn right
//    HAL_Delay(200);
//}

void turn_left(void) {
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
    // turn 90 degrees left using gyro PID, 1200 ms timeout for safety
    turn_in_place_gyro(+90.0f, 520, 1200);
 8004794:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8004798:	f44f 7002 	mov.w	r0, #520	@ 0x208
 800479c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80047c0 <turn_left+0x30>
 80047a0:	f000 f8fe 	bl	80049a0 <turn_in_place_gyro>
    robot.direction = (robot.direction + 3) % 4;
 80047a4:	4b07      	ldr	r3, [pc, #28]	@ (80047c4 <turn_left+0x34>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	3303      	adds	r3, #3
 80047aa:	425a      	negs	r2, r3
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	f002 0203 	and.w	r2, r2, #3
 80047b4:	bf58      	it	pl
 80047b6:	4253      	negpl	r3, r2
 80047b8:	4a02      	ldr	r2, [pc, #8]	@ (80047c4 <turn_left+0x34>)
 80047ba:	6093      	str	r3, [r2, #8]
}
 80047bc:	bf00      	nop
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	42b40000 	.word	0x42b40000
 80047c4:	2000145c 	.word	0x2000145c

080047c8 <turn_right>:

void turn_right(void) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
    turn_in_place_gyro(-90.0f, 520, 1200);
 80047cc:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80047d0:	f44f 7002 	mov.w	r0, #520	@ 0x208
 80047d4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80047f8 <turn_right+0x30>
 80047d8:	f000 f8e2 	bl	80049a0 <turn_in_place_gyro>
    robot.direction = (robot.direction + 1) % 4;
 80047dc:	4b07      	ldr	r3, [pc, #28]	@ (80047fc <turn_right+0x34>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	3301      	adds	r3, #1
 80047e2:	425a      	negs	r2, r3
 80047e4:	f003 0303 	and.w	r3, r3, #3
 80047e8:	f002 0203 	and.w	r2, r2, #3
 80047ec:	bf58      	it	pl
 80047ee:	4253      	negpl	r3, r2
 80047f0:	4a02      	ldr	r2, [pc, #8]	@ (80047fc <turn_right+0x34>)
 80047f2:	6093      	str	r3, [r2, #8]
}
 80047f4:	bf00      	nop
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	c2b40000 	.word	0xc2b40000
 80047fc:	2000145c 	.word	0x2000145c

08004800 <turn_around>:

/**
 * @brief Turn around 180 degrees
 */
void turn_around(void) {
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
    turn_right();
 8004804:	f7ff ffe0 	bl	80047c8 <turn_right>
    turn_right();
 8004808:	f7ff ffde 	bl	80047c8 <turn_right>
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}

08004810 <stop_motors>:

/**
 * @brief Stop both motors
 */
void stop_motors(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // Left motor PWM = 0
 8004814:	4b0a      	ldr	r3, [pc, #40]	@ (8004840 <stop_motors+0x30>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2200      	movs	r2, #0
 800481a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // Left motor direction = 0
 800481c:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <stop_motors+0x30>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2200      	movs	r2, #0
 8004822:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);  // Right motor PWM = 0
 8004824:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <stop_motors+0x30>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2200      	movs	r2, #0
 800482a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);  // Right motor direction = 0
 800482c:	4b04      	ldr	r3, [pc, #16]	@ (8004840 <stop_motors+0x30>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2200      	movs	r2, #0
 8004832:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004834:	bf00      	nop
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	20000384 	.word	0x20000384

08004844 <break_motors>:
void break_motors(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1);  // Left motor PWM = 0
 8004848:	4b0b      	ldr	r3, [pc, #44]	@ (8004878 <break_motors+0x34>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2201      	movs	r2, #1
 800484e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1);  // Left motor direction = 0
 8004850:	4b09      	ldr	r3, [pc, #36]	@ (8004878 <break_motors+0x34>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2201      	movs	r2, #1
 8004856:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1);  // Right motor PWM = 0
 8004858:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <break_motors+0x34>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2201      	movs	r2, #1
 800485e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 1);  // Right motor direction = 0
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <break_motors+0x34>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2201      	movs	r2, #1
 8004866:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_Delay(500);
 8004868:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800486c:	f001 fa1a 	bl	8005ca4 <HAL_Delay>
    stop_motors();
 8004870:	f7ff ffce 	bl	8004810 <stop_motors>
}
 8004874:	bf00      	nop
 8004876:	bd80      	pop	{r7, pc}
 8004878:	20000384 	.word	0x20000384

0800487c <motor_set_fixed>:
    } else {
        HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);    // Direction HIGH for backward
    }
}
// Fixed motor_set function for DRV8833
void motor_set_fixed(uint8_t motor, bool forward, uint16_t duty) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	4603      	mov	r3, r0
 8004884:	71fb      	strb	r3, [r7, #7]
 8004886:	460b      	mov	r3, r1
 8004888:	71bb      	strb	r3, [r7, #6]
 800488a:	4613      	mov	r3, r2
 800488c:	80bb      	strh	r3, [r7, #4]
    if (motor == 0) { // Left motor
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d115      	bne.n	80048c0 <motor_set_fixed+0x44>
        if (forward) {
 8004894:	79bb      	ldrb	r3, [r7, #6]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d009      	beq.n	80048ae <motor_set_fixed+0x32>
			// Left reverse: IN1=LOW, IN2=PWM
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty); // PA7 = PWM
 800489a:	4b1d      	ldr	r3, [pc, #116]	@ (8004910 <motor_set_fixed+0x94>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	88ba      	ldrh	r2, [r7, #4]
 80048a0:	639a      	str	r2, [r3, #56]	@ 0x38
        	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET); // PA6 = LOW
 80048a2:	2200      	movs	r2, #0
 80048a4:	2140      	movs	r1, #64	@ 0x40
 80048a6:	481b      	ldr	r0, [pc, #108]	@ (8004914 <motor_set_fixed+0x98>)
 80048a8:	f002 f93a 	bl	8006b20 <HAL_GPIO_WritePin>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM

        }
    }
}
 80048ac:	e02b      	b.n	8004906 <motor_set_fixed+0x8a>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty); // PA6 = PWM
 80048ae:	4b18      	ldr	r3, [pc, #96]	@ (8004910 <motor_set_fixed+0x94>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	88ba      	ldrh	r2, [r7, #4]
 80048b4:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0); // PA7 = LOW
 80048b6:	4b16      	ldr	r3, [pc, #88]	@ (8004910 <motor_set_fixed+0x94>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2200      	movs	r2, #0
 80048bc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80048be:	e022      	b.n	8004906 <motor_set_fixed+0x8a>
    	bool actual_forward = !forward;  // invert direction
 80048c0:	79bb      	ldrb	r3, [r7, #6]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	bf14      	ite	ne
 80048c6:	2301      	movne	r3, #1
 80048c8:	2300      	moveq	r3, #0
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	f083 0301 	eor.w	r3, r3, #1
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	73fb      	strb	r3, [r7, #15]
 80048d4:	7bfb      	ldrb	r3, [r7, #15]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
        if (actual_forward) {
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <motor_set_fixed+0x7a>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
 80048e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004910 <motor_set_fixed+0x94>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	88ba      	ldrh	r2, [r7, #4]
 80048e8:	641a      	str	r2, [r3, #64]	@ 0x40
        	HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_RESET); // PB0 = LOW
 80048ea:	2200      	movs	r2, #0
 80048ec:	2101      	movs	r1, #1
 80048ee:	480a      	ldr	r0, [pc, #40]	@ (8004918 <motor_set_fixed+0x9c>)
 80048f0:	f002 f916 	bl	8006b20 <HAL_GPIO_WritePin>
}
 80048f4:	e007      	b.n	8004906 <motor_set_fixed+0x8a>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
 80048f6:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <motor_set_fixed+0x94>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2200      	movs	r2, #0
 80048fc:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM
 80048fe:	4b04      	ldr	r3, [pc, #16]	@ (8004910 <motor_set_fixed+0x94>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	88ba      	ldrh	r2, [r7, #4]
 8004904:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004906:	bf00      	nop
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000384 	.word	0x20000384
 8004914:	40020000 	.word	0x40020000
 8004918:	40020400 	.word	0x40020400

0800491c <clampf_local>:
static const int PWM_MIN = 0;
static const int PWM_MAX = 700;
static const int PWM_MIN_MOVE = 40;                // optional min to overcome stiction

/* Helper clamp */
static inline float clampf_local(float v, float lo, float hi) {
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	ed87 0a03 	vstr	s0, [r7, #12]
 8004926:	edc7 0a02 	vstr	s1, [r7, #8]
 800492a:	ed87 1a01 	vstr	s2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 800492e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004932:	edd7 7a02 	vldr	s15, [r7, #8]
 8004936:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800493a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493e:	d501      	bpl.n	8004944 <clampf_local+0x28>
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	e00b      	b.n	800495c <clampf_local+0x40>
 8004944:	ed97 7a03 	vldr	s14, [r7, #12]
 8004948:	edd7 7a01 	vldr	s15, [r7, #4]
 800494c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004954:	dd01      	ble.n	800495a <clampf_local+0x3e>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	e000      	b.n	800495c <clampf_local+0x40>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	ee07 3a90 	vmov	s15, r3
}
 8004960:	eeb0 0a67 	vmov.f32	s0, s15
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
	...

08004970 <gyro_turn_reset>:
static float pid_int = 0.0f;
static float pid_prev_err = 0.0f;
static const float INTEGRAL_CLAMP = 1000.0f;

/* Reset PID/time state before a turn */
static void gyro_turn_reset(void) {
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
    pid_int = 0.0f;
 8004974:	4b07      	ldr	r3, [pc, #28]	@ (8004994 <gyro_turn_reset+0x24>)
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
    pid_prev_err = 0.0f;
 800497c:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <gyro_turn_reset+0x28>)
 800497e:	f04f 0200 	mov.w	r2, #0
 8004982:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 8004984:	f001 f982 	bl	8005c8c <HAL_GetTick>
 8004988:	4603      	mov	r3, r0
 800498a:	4a04      	ldr	r2, [pc, #16]	@ (800499c <gyro_turn_reset+0x2c>)
 800498c:	6013      	str	r3, [r2, #0]
}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	200014cc 	.word	0x200014cc
 8004998:	200014d0 	.word	0x200014d0
 800499c:	200014c4 	.word	0x200014c4

080049a0 <turn_in_place_gyro>:
 * @brief Turn in-place using gyro PID
 * @param angle_deg positive = left turn, negative = right turn
 * @param base_pwm base motor magnitude (0..1000) used as feed value
 * @param timeout_ms safety timeout (ms)
 */
void turn_in_place_gyro(float angle_deg, int base_pwm, uint32_t timeout_ms) {
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b098      	sub	sp, #96	@ 0x60
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	ed87 0a03 	vstr	s0, [r7, #12]
 80049aa:	60b8      	str	r0, [r7, #8]
 80049ac:	6079      	str	r1, [r7, #4]
    // Safety / bounds
    if (base_pwm < 50) base_pwm = 50;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2b31      	cmp	r3, #49	@ 0x31
 80049b2:	dc01      	bgt.n	80049b8 <turn_in_place_gyro+0x18>
 80049b4:	2332      	movs	r3, #50	@ 0x32
 80049b6:	60bb      	str	r3, [r7, #8]
    if (base_pwm > 1000) base_pwm = 1000;
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049be:	dd02      	ble.n	80049c6 <turn_in_place_gyro+0x26>
 80049c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049c4:	60bb      	str	r3, [r7, #8]

    // Reset integrators and time
    gyro_turn_reset();
 80049c6:	f7ff ffd3 	bl	8004970 <gyro_turn_reset>

    // Integrate gyro for heading
    float yaw = 0.0f;
 80049ca:	f04f 0300 	mov.w	r3, #0
 80049ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t t_start = HAL_GetTick();
 80049d0:	f001 f95c 	bl	8005c8c <HAL_GetTick>
 80049d4:	64b8      	str	r0, [r7, #72]	@ 0x48

    // direction
    int dir = (angle_deg >= 0.0f) ? +1 : -1; // +1 left, -1 right
 80049d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80049da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e2:	db01      	blt.n	80049e8 <turn_in_place_gyro+0x48>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e001      	b.n	80049ec <turn_in_place_gyro+0x4c>
 80049e8:	f04f 33ff 	mov.w	r3, #4294967295
 80049ec:	647b      	str	r3, [r7, #68]	@ 0x44
    float target = fabsf(angle_deg);
 80049ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80049f2:	eef0 7ae7 	vabs.f32	s15, s15
 80049f6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    // small tolerances
    const float ANGLE_TOL_DEG = 1.5f;    // finishing angle tolerance
 80049fa:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80049fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const float RATE_TOL_DPS  = 20.0f;   // gyro rate must be small to stop
 8004a00:	4b84      	ldr	r3, [pc, #528]	@ (8004c14 <turn_in_place_gyro+0x274>)
 8004a02:	63bb      	str	r3, [r7, #56]	@ 0x38

    // last time for yaw integration
    uint32_t last_ms = HAL_GetTick();
 8004a04:	f001 f942 	bl	8005c8c <HAL_GetTick>
 8004a08:	65b8      	str	r0, [r7, #88]	@ 0x58

    while (1) {
        uint32_t now = HAL_GetTick();
 8004a0a:	f001 f93f 	bl	8005c8c <HAL_GetTick>
 8004a0e:	6378      	str	r0, [r7, #52]	@ 0x34
        float dt = (now - last_ms) / 1000.0f;
 8004a10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a1e:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8004c18 <turn_in_place_gyro+0x278>
 8004a22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a26:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        if (dt <= 0.0f) dt = 0.001f;
 8004a2a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004a2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a36:	d801      	bhi.n	8004a3c <turn_in_place_gyro+0x9c>
 8004a38:	4b78      	ldr	r3, [pc, #480]	@ (8004c1c <turn_in_place_gyro+0x27c>)
 8004a3a:	657b      	str	r3, [r7, #84]	@ 0x54
        last_ms = now;
 8004a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a3e:	65bb      	str	r3, [r7, #88]	@ 0x58

        // read gyro (deg/s), compensated for bias
        mpu9250_read_gyro();
 8004a40:	f7fd fde4 	bl	800260c <mpu9250_read_gyro>
        float gz = mpu9250_get_gyro_z_compensated(); // deg/s, positive sign convention as used elsewhere. :contentReference[oaicite:3]{index=3}
 8004a44:	f7fd fda8 	bl	8002598 <mpu9250_get_gyro_z_compensated>
 8004a48:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

        // integrate yaw (use gyro sign consistent with desired dir)
        yaw += gz * dt; // yaw positive means left rotation if your sensor uses that convention
 8004a4c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004a50:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a58:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a60:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

        float turned = fabsf(yaw);
 8004a64:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8004a68:	eef0 7ae7 	vabs.f32	s15, s15
 8004a6c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        float ang_err = target - turned;
 8004a70:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004a74:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004a78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a7c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        // check completion: angle reached and rotation settled
        if (ang_err <= ANGLE_TOL_DEG && fabsf(gz) < RATE_TOL_DPS) {
 8004a80:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a84:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a90:	d80b      	bhi.n	8004aaa <turn_in_place_gyro+0x10a>
 8004a92:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004a96:	eef0 7ae7 	vabs.f32	s15, s15
 8004a9a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004a9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa6:	f300 80a8 	bgt.w	8004bfa <turn_in_place_gyro+0x25a>
            break;
        }

        if ((HAL_GetTick() - t_start) > timeout_ms) {
 8004aaa:	f001 f8ef 	bl	8005c8c <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	f0c0 80a1 	bcc.w	8004bfe <turn_in_place_gyro+0x25e>
        /* Outer: convert angle error -> desired angular rate */
        static float Kp_angle = 6.0f;  // (deg/s per deg error) — tune lower/higher
        static float OMEGA_MAX  = 300.0f; // deg/s cap for turning speed*

        // Outer -> desired angular rate (deg/s)
        float omega_des = clampf_local(Kp_angle * ang_err, 0.0f, OMEGA_MAX) * (float)dir;
 8004abc:	4b58      	ldr	r3, [pc, #352]	@ (8004c20 <turn_in_place_gyro+0x280>)
 8004abe:	ed93 7a00 	vldr	s14, [r3]
 8004ac2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aca:	4b56      	ldr	r3, [pc, #344]	@ (8004c24 <turn_in_place_gyro+0x284>)
 8004acc:	ed93 7a00 	vldr	s14, [r3]
 8004ad0:	eeb0 1a47 	vmov.f32	s2, s14
 8004ad4:	eddf 0a54 	vldr	s1, [pc, #336]	@ 8004c28 <turn_in_place_gyro+0x288>
 8004ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8004adc:	f7ff ff1e 	bl	800491c <clampf_local>
 8004ae0:	eeb0 7a40 	vmov.f32	s14, s0
 8004ae4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Inner PID -> correction (signed PWM)
        float u = gyro_rate_pid_step(omega_des, gz);
 8004af6:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8004afa:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8004afe:	f000 f895 	bl	8004c2c <gyro_rate_pid_step>
 8004b02:	ed87 0a08 	vstr	s0, [r7, #32]

        // Map correction to left/right PWM magnitudes
        // For an in-place turn:
        //   left wheel direction = backward for left turns, forward for right turns
        //   right wheel direction = forward for left turns, backward for right turns
        int left_forward  = (dir < 0) ? 1 : 0; // left_forward = 1 means forward, 0 means reverse in motor_set_fixed() expectation
 8004b06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b08:	0fdb      	lsrs	r3, r3, #31
 8004b0a:	61fb      	str	r3, [r7, #28]
        int right_forward = (dir > 0) ? 1 : 0;
 8004b0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	bfcc      	ite	gt
 8004b12:	2301      	movgt	r3, #1
 8004b14:	2300      	movle	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	61bb      	str	r3, [r7, #24]

        // Compute magnitudes (apply u as differential)
        // Increase one side and decrease other to increase rotation rate.
        int pwm_left  = (int)roundf((float)base_pwm - u);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b24:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8004b30:	f008 fa2a 	bl	800cf88 <roundf>
 8004b34:	eef0 7a40 	vmov.f32	s15, s0
 8004b38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b3c:	ee17 3a90 	vmov	r3, s15
 8004b40:	653b      	str	r3, [r7, #80]	@ 0x50
        int pwm_right = (int)roundf((float)base_pwm + u);
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	ee07 3a90 	vmov	s15, r3
 8004b48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b4c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b54:	eeb0 0a67 	vmov.f32	s0, s15
 8004b58:	f008 fa16 	bl	800cf88 <roundf>
 8004b5c:	eef0 7a40 	vmov.f32	s15, s0
 8004b60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b64:	ee17 3a90 	vmov	r3, s15
 8004b68:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // clamp magnitudes
        if (pwm_left < 0) pwm_left = 0;
 8004b6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	da01      	bge.n	8004b74 <turn_in_place_gyro+0x1d4>
 8004b70:	2300      	movs	r3, #0
 8004b72:	653b      	str	r3, [r7, #80]	@ 0x50
        if (pwm_right < 0) pwm_right = 0;
 8004b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	da01      	bge.n	8004b7e <turn_in_place_gyro+0x1de>
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (pwm_left > 1000) pwm_left = 1000;
 8004b7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b84:	dd02      	ble.n	8004b8c <turn_in_place_gyro+0x1ec>
 8004b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b8a:	653b      	str	r3, [r7, #80]	@ 0x50
        if (pwm_right > 1000) pwm_right = 1000;
 8004b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b92:	dd02      	ble.n	8004b9a <turn_in_place_gyro+0x1fa>
 8004b94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b98:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // Apply minimum to overcome stiction
        const int PWM_MIN_MOVE = 40;
 8004b9a:	2328      	movs	r3, #40	@ 0x28
 8004b9c:	617b      	str	r3, [r7, #20]
        if (pwm_left > 0 && pwm_left < PWM_MIN_MOVE) pwm_left = PWM_MIN_MOVE;
 8004b9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	dd05      	ble.n	8004bb0 <turn_in_place_gyro+0x210>
 8004ba4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	da01      	bge.n	8004bb0 <turn_in_place_gyro+0x210>
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	653b      	str	r3, [r7, #80]	@ 0x50
        if (pwm_right > 0 && pwm_right < PWM_MIN_MOVE) pwm_right = PWM_MIN_MOVE;
 8004bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	dd05      	ble.n	8004bc2 <turn_in_place_gyro+0x222>
 8004bb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	da01      	bge.n	8004bc2 <turn_in_place_gyro+0x222>
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // Set motors (note: movement.c uses motor_set_fixed; existing encoder turns do same pattern). :contentReference[oaicite:4]{index=4}
        // Choose directions consistent with your hardware mapping:
        // turn_left in original used: motor_set_fixed(0,false,800); motor_set_fixed(1,true,800);
        // We set direction using left_forward/right_forward computed above.
        motor_set_fixed(0, left_forward ? true : false, (uint16_t)pwm_left);
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	bf14      	ite	ne
 8004bc8:	2301      	movne	r3, #1
 8004bca:	2300      	moveq	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004bd0:	b292      	uxth	r2, r2
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	f7ff fe51 	bl	800487c <motor_set_fixed>
        motor_set_fixed(1, right_forward ? true : false, (uint16_t)pwm_right);
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bf14      	ite	ne
 8004be0:	2301      	movne	r3, #1
 8004be2:	2300      	moveq	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004be8:	b292      	uxth	r2, r2
 8004bea:	4619      	mov	r1, r3
 8004bec:	2001      	movs	r0, #1
 8004bee:	f7ff fe45 	bl	800487c <motor_set_fixed>

        // small sleep — keep update rate ~200Hz
        HAL_Delay(3);
 8004bf2:	2003      	movs	r0, #3
 8004bf4:	f001 f856 	bl	8005ca4 <HAL_Delay>
    while (1) {
 8004bf8:	e707      	b.n	8004a0a <turn_in_place_gyro+0x6a>
            break;
 8004bfa:	bf00      	nop
 8004bfc:	e000      	b.n	8004c00 <turn_in_place_gyro+0x260>
            break;
 8004bfe:	bf00      	nop
    }

    // stop & settle
    stop_motors();
 8004c00:	f7ff fe06 	bl	8004810 <stop_motors>
    HAL_Delay(80);
 8004c04:	2050      	movs	r0, #80	@ 0x50
 8004c06:	f001 f84d 	bl	8005ca4 <HAL_Delay>
}
 8004c0a:	bf00      	nop
 8004c0c:	3760      	adds	r7, #96	@ 0x60
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	41a00000 	.word	0x41a00000
 8004c18:	447a0000 	.word	0x447a0000
 8004c1c:	3a83126f 	.word	0x3a83126f
 8004c20:	20000014 	.word	0x20000014
 8004c24:	20000018 	.word	0x20000018
 8004c28:	00000000 	.word	0x00000000

08004c2c <gyro_rate_pid_step>:


/* inner rate PID: setpoint = desired_deg_per_s, measurement = gyro deg/s */
static float gyro_rate_pid_step(float setpoint_deg_s, float measurement_deg_s) {
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b088      	sub	sp, #32
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c36:	edc7 0a00 	vstr	s1, [r7]
    uint32_t now = HAL_GetTick();
 8004c3a:	f001 f827 	bl	8005c8c <HAL_GetTick>
 8004c3e:	61b8      	str	r0, [r7, #24]
    float dt = (now - pid_last_ms) / 1000.0f;
 8004c40:	4b3c      	ldr	r3, [pc, #240]	@ (8004d34 <gyro_rate_pid_step+0x108>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	ee07 3a90 	vmov	s15, r3
 8004c4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c50:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8004d38 <gyro_rate_pid_step+0x10c>
 8004c54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c58:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.002f; // fallback small dt
 8004c5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004c60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c68:	d801      	bhi.n	8004c6e <gyro_rate_pid_step+0x42>
 8004c6a:	4b34      	ldr	r3, [pc, #208]	@ (8004d3c <gyro_rate_pid_step+0x110>)
 8004c6c:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 8004c6e:	4a31      	ldr	r2, [pc, #196]	@ (8004d34 <gyro_rate_pid_step+0x108>)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	6013      	str	r3, [r2, #0]

    float err = setpoint_deg_s - measurement_deg_s;
 8004c74:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c78:	edd7 7a00 	vldr	s15, [r7]
 8004c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c80:	edc7 7a05 	vstr	s15, [r7, #20]
    pid_int += err * dt;
 8004c84:	ed97 7a05 	vldr	s14, [r7, #20]
 8004c88:	edd7 7a07 	vldr	s15, [r7, #28]
 8004c8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c90:	4b2b      	ldr	r3, [pc, #172]	@ (8004d40 <gyro_rate_pid_step+0x114>)
 8004c92:	edd3 7a00 	vldr	s15, [r3]
 8004c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c9a:	4b29      	ldr	r3, [pc, #164]	@ (8004d40 <gyro_rate_pid_step+0x114>)
 8004c9c:	edc3 7a00 	vstr	s15, [r3]
    pid_int = clampf_local(pid_int, -INTEGRAL_CLAMP, INTEGRAL_CLAMP);
 8004ca0:	4b27      	ldr	r3, [pc, #156]	@ (8004d40 <gyro_rate_pid_step+0x114>)
 8004ca2:	edd3 7a00 	vldr	s15, [r3]
 8004ca6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004d38 <gyro_rate_pid_step+0x10c>
 8004caa:	eeb1 7a47 	vneg.f32	s14, s14
 8004cae:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8004d38 <gyro_rate_pid_step+0x10c>
 8004cb2:	eeb0 1a66 	vmov.f32	s2, s13
 8004cb6:	eef0 0a47 	vmov.f32	s1, s14
 8004cba:	eeb0 0a67 	vmov.f32	s0, s15
 8004cbe:	f7ff fe2d 	bl	800491c <clampf_local>
 8004cc2:	eef0 7a40 	vmov.f32	s15, s0
 8004cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d40 <gyro_rate_pid_step+0x114>)
 8004cc8:	edc3 7a00 	vstr	s15, [r3]

    float deriv = (err - pid_prev_err) / dt;
 8004ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8004d44 <gyro_rate_pid_step+0x118>)
 8004cce:	edd3 7a00 	vldr	s15, [r3]
 8004cd2:	ed97 7a05 	vldr	s14, [r7, #20]
 8004cd6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004cda:	ed97 7a07 	vldr	s14, [r7, #28]
 8004cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ce2:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_prev_err = err;
 8004ce6:	4a17      	ldr	r2, [pc, #92]	@ (8004d44 <gyro_rate_pid_step+0x118>)
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	6013      	str	r3, [r2, #0]

    float out = (Kp_g * err) + (Ki_g * pid_int) + (Kd_g * deriv);
 8004cec:	4b16      	ldr	r3, [pc, #88]	@ (8004d48 <gyro_rate_pid_step+0x11c>)
 8004cee:	ed93 7a00 	vldr	s14, [r3]
 8004cf2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004cfa:	4b14      	ldr	r3, [pc, #80]	@ (8004d4c <gyro_rate_pid_step+0x120>)
 8004cfc:	edd3 6a00 	vldr	s13, [r3]
 8004d00:	4b0f      	ldr	r3, [pc, #60]	@ (8004d40 <gyro_rate_pid_step+0x114>)
 8004d02:	edd3 7a00 	vldr	s15, [r3]
 8004d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d0e:	4b10      	ldr	r3, [pc, #64]	@ (8004d50 <gyro_rate_pid_step+0x124>)
 8004d10:	edd3 6a00 	vldr	s13, [r3]
 8004d14:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d20:	edc7 7a03 	vstr	s15, [r7, #12]
    return out; // signed PWM correction
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	ee07 3a90 	vmov	s15, r3
}
 8004d2a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d2e:	3720      	adds	r7, #32
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	200014c4 	.word	0x200014c4
 8004d38:	447a0000 	.word	0x447a0000
 8004d3c:	3b03126f 	.word	0x3b03126f
 8004d40:	200014cc 	.word	0x200014cc
 8004d44:	200014d0 	.word	0x200014d0
 8004d48:	2000000c 	.word	0x2000000c
 8004d4c:	200014c8 	.word	0x200014c8
 8004d50:	20000010 	.word	0x20000010

08004d54 <read_adc_channel>:
}

/**
 * @brief Read specific ADC channel using main.c multi-channel setup
 */
uint16_t read_adc_channel(uint32_t channel) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b088      	sub	sp, #32
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8004d5c:	f107 030c 	add.w	r3, r7, #12
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	605a      	str	r2, [r3, #4]
 8004d66:	609a      	str	r2, [r3, #8]
 8004d68:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	83fb      	strh	r3, [r7, #30]

    // Configure the channel
    sConfig.Channel = channel;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8004d72:	2301      	movs	r3, #1
 8004d74:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES; // Longer sampling time
 8004d76:	2304      	movs	r3, #4
 8004d78:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004d7a:	f107 030c 	add.w	r3, r7, #12
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4818      	ldr	r0, [pc, #96]	@ (8004de4 <read_adc_channel+0x90>)
 8004d82:	f001 f977 	bl	8006074 <HAL_ADC_ConfigChannel>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d004      	beq.n	8004d96 <read_adc_channel+0x42>
        send_bluetooth_message("❌ ADC channel config failed\r\n");
 8004d8c:	4816      	ldr	r0, [pc, #88]	@ (8004de8 <read_adc_channel+0x94>)
 8004d8e:	f7fc fdbf 	bl	8001910 <send_bluetooth_message>
        return 0;
 8004d92:	2300      	movs	r3, #0
 8004d94:	e022      	b.n	8004ddc <read_adc_channel+0x88>
    }

    // Start ADC conversion
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8004d96:	4813      	ldr	r0, [pc, #76]	@ (8004de4 <read_adc_channel+0x90>)
 8004d98:	f000 ffec 	bl	8005d74 <HAL_ADC_Start>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d004      	beq.n	8004dac <read_adc_channel+0x58>
        send_bluetooth_message("❌ ADC start failed\r\n");
 8004da2:	4812      	ldr	r0, [pc, #72]	@ (8004dec <read_adc_channel+0x98>)
 8004da4:	f7fc fdb4 	bl	8001910 <send_bluetooth_message>
        return 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	e017      	b.n	8004ddc <read_adc_channel+0x88>
    }

    // Wait for conversion with longer timeout
    if (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK) {
 8004dac:	2164      	movs	r1, #100	@ 0x64
 8004dae:	480d      	ldr	r0, [pc, #52]	@ (8004de4 <read_adc_channel+0x90>)
 8004db0:	f001 f8c7 	bl	8005f42 <HAL_ADC_PollForConversion>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d007      	beq.n	8004dca <read_adc_channel+0x76>
        send_bluetooth_message("❌ ADC conversion timeout\r\n");
 8004dba:	480d      	ldr	r0, [pc, #52]	@ (8004df0 <read_adc_channel+0x9c>)
 8004dbc:	f7fc fda8 	bl	8001910 <send_bluetooth_message>
        HAL_ADC_Stop(&hadc1);
 8004dc0:	4808      	ldr	r0, [pc, #32]	@ (8004de4 <read_adc_channel+0x90>)
 8004dc2:	f001 f88b 	bl	8005edc <HAL_ADC_Stop>
        return 0;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	e008      	b.n	8004ddc <read_adc_channel+0x88>
    }

    // Get the converted value
    adc_value = HAL_ADC_GetValue(&hadc1);
 8004dca:	4806      	ldr	r0, [pc, #24]	@ (8004de4 <read_adc_channel+0x90>)
 8004dcc:	f001 f944 	bl	8006058 <HAL_ADC_GetValue>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	83fb      	strh	r3, [r7, #30]

    // Stop ADC
    HAL_ADC_Stop(&hadc1);
 8004dd4:	4803      	ldr	r0, [pc, #12]	@ (8004de4 <read_adc_channel+0x90>)
 8004dd6:	f001 f881 	bl	8005edc <HAL_ADC_Stop>

    return adc_value;
 8004dda:	8bfb      	ldrh	r3, [r7, #30]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3720      	adds	r7, #32
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	20000254 	.word	0x20000254
 8004de8:	0800f1e0 	.word	0x0800f1e0
 8004dec:	0800f200 	.word	0x0800f200
 8004df0:	0800f218 	.word	0x0800f218

08004df4 <update_sensors>:

/**
 * @brief Enhanced update_sensors with calibrated thresholds
 */
void update_sensors(void)
{
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b095      	sub	sp, #84	@ 0x54
 8004df8:	af00      	add	r7, sp, #0
//    sensors.front_left = read_adc_channel(ADC_CHANNEL_5) - ambient_front_left;
//
//    // Turn off emitters to save power
//    turn_off_emitters();

	const char* sensor_names[] = {"Front Left", "Front Right", "Side Left", "Side Right"};
 8004dfa:	4baa      	ldr	r3, [pc, #680]	@ (80050a4 <update_sensors+0x2b0>)
 8004dfc:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8004e00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t channels[] = {ADC_CHANNEL_5, ADC_CHANNEL_2, ADC_CHANNEL_4, ADC_CHANNEL_3};
 8004e06:	4ba8      	ldr	r3, [pc, #672]	@ (80050a8 <update_sensors+0x2b4>)
 8004e08:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8004e0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	GPIO_TypeDef* emit_ports[] = {EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_RIGHT_GPIO_Port,
 8004e12:	4ba6      	ldr	r3, [pc, #664]	@ (80050ac <update_sensors+0x2b8>)
 8004e14:	f107 0414 	add.w	r4, r7, #20
 8004e18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								  EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_RIGHT_GPIO_Port};
	uint16_t emit_pins[] = {EMIT_FRONT_LEFT_Pin, EMIT_FRONT_RIGHT_Pin,
 8004e1e:	4aa4      	ldr	r2, [pc, #656]	@ (80050b0 <update_sensors+0x2bc>)
 8004e20:	f107 030c 	add.w	r3, r7, #12
 8004e24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e28:	e883 0003 	stmia.w	r3, {r0, r1}
						   EMIT_SIDE_LEFT_Pin, EMIT_SIDE_RIGHT_Pin};

	int16_t difference[4];
	for(int i = 0; i < 4; i++) {
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e30:	e060      	b.n	8004ef4 <update_sensors+0x100>
		// Test with emitter OFF
		HAL_GPIO_WritePin(emit_ports[i], emit_pins[i], GPIO_PIN_RESET);
 8004e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	3350      	adds	r3, #80	@ 0x50
 8004e38:	443b      	add	r3, r7
 8004e3a:	f853 0c3c 	ldr.w	r0, [r3, #-60]
 8004e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	3350      	adds	r3, #80	@ 0x50
 8004e44:	443b      	add	r3, r7
 8004e46:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	f001 fe67 	bl	8006b20 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8004e52:	200a      	movs	r0, #10
 8004e54:	f000 ff26 	bl	8005ca4 <HAL_Delay>
		uint16_t off_reading = read_adc_channel(channels[i]);
 8004e58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	3350      	adds	r3, #80	@ 0x50
 8004e5e:	443b      	add	r3, r7
 8004e60:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ff75 	bl	8004d54 <read_adc_channel>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

		// Test with emitter ON
		HAL_GPIO_WritePin(emit_ports[i], emit_pins[i], GPIO_PIN_SET);
 8004e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	3350      	adds	r3, #80	@ 0x50
 8004e76:	443b      	add	r3, r7
 8004e78:	f853 0c3c 	ldr.w	r0, [r3, #-60]
 8004e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	3350      	adds	r3, #80	@ 0x50
 8004e82:	443b      	add	r3, r7
 8004e84:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	f001 fe48 	bl	8006b20 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8004e90:	200a      	movs	r0, #10
 8004e92:	f000 ff07 	bl	8005ca4 <HAL_Delay>
		uint16_t on_reading = read_adc_channel(channels[i]);
 8004e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	3350      	adds	r3, #80	@ 0x50
 8004e9c:	443b      	add	r3, r7
 8004e9e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7ff ff56 	bl	8004d54 <read_adc_channel>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46



		// Calculate difference
		difference[i] = on_reading - off_reading;
 8004eae:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004eb2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	b21a      	sxth	r2, r3
 8004ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	3350      	adds	r3, #80	@ 0x50
 8004ec2:	443b      	add	r3, r7
 8004ec4:	f823 2c4c 	strh.w	r2, [r3, #-76]

		// Turn off emitter
		HAL_GPIO_WritePin(emit_ports[i], emit_pins[i], GPIO_PIN_RESET);
 8004ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	3350      	adds	r3, #80	@ 0x50
 8004ece:	443b      	add	r3, r7
 8004ed0:	f853 0c3c 	ldr.w	r0, [r3, #-60]
 8004ed4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	3350      	adds	r3, #80	@ 0x50
 8004eda:	443b      	add	r3, r7
 8004edc:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	f001 fe1c 	bl	8006b20 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8004ee8:	2032      	movs	r0, #50	@ 0x32
 8004eea:	f000 fedb 	bl	8005ca4 <HAL_Delay>
	for(int i = 0; i < 4; i++) {
 8004eee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ef4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ef6:	2b03      	cmp	r3, #3
 8004ef8:	dd9b      	ble.n	8004e32 <update_sensors+0x3e>
	}
	sensors.battery = read_adc_channel(ADC_CHANNEL_0);
 8004efa:	2000      	movs	r0, #0
 8004efc:	f7ff ff2a 	bl	8004d54 <read_adc_channel>
 8004f00:	4603      	mov	r3, r0
 8004f02:	461a      	mov	r2, r3
 8004f04:	4b6b      	ldr	r3, [pc, #428]	@ (80050b4 <update_sensors+0x2c0>)
 8004f06:	801a      	strh	r2, [r3, #0]
	sensors.front_right = difference[1];
 8004f08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	4b69      	ldr	r3, [pc, #420]	@ (80050b4 <update_sensors+0x2c0>)
 8004f10:	805a      	strh	r2, [r3, #2]
	sensors.side_right = difference[3];
 8004f12:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	4b66      	ldr	r3, [pc, #408]	@ (80050b4 <update_sensors+0x2c0>)
 8004f1a:	809a      	strh	r2, [r3, #4]
	sensors.side_left = difference[2];
 8004f1c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	4b64      	ldr	r3, [pc, #400]	@ (80050b4 <update_sensors+0x2c0>)
 8004f24:	80da      	strh	r2, [r3, #6]
	sensors.front_left = difference[0];
 8004f26:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	4b61      	ldr	r3, [pc, #388]	@ (80050b4 <update_sensors+0x2c0>)
 8004f2e:	811a      	strh	r2, [r3, #8]

    // Process wall detection using calibrated thresholds
    if (sensor_cal.calibration_valid) {
 8004f30:	4b61      	ldr	r3, [pc, #388]	@ (80050b8 <update_sensors+0x2c4>)
 8004f32:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d032      	beq.n	8004fa0 <update_sensors+0x1ac>
        // Use dynamic thresholds
        sensors.wall_front = (sensors.front_left > get_calibrated_threshold(0)) ||
 8004f3a:	4b5e      	ldr	r3, [pc, #376]	@ (80050b4 <update_sensors+0x2c0>)
 8004f3c:	891c      	ldrh	r4, [r3, #8]
 8004f3e:	2000      	movs	r0, #0
 8004f40:	f000 f976 	bl	8005230 <get_calibrated_threshold>
 8004f44:	4603      	mov	r3, r0
 8004f46:	429c      	cmp	r4, r3
 8004f48:	d807      	bhi.n	8004f5a <update_sensors+0x166>
                            (sensors.front_right > get_calibrated_threshold(1));
 8004f4a:	4b5a      	ldr	r3, [pc, #360]	@ (80050b4 <update_sensors+0x2c0>)
 8004f4c:	885c      	ldrh	r4, [r3, #2]
 8004f4e:	2001      	movs	r0, #1
 8004f50:	f000 f96e 	bl	8005230 <get_calibrated_threshold>
 8004f54:	4603      	mov	r3, r0
        sensors.wall_front = (sensors.front_left > get_calibrated_threshold(0)) ||
 8004f56:	429c      	cmp	r4, r3
 8004f58:	d901      	bls.n	8004f5e <update_sensors+0x16a>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <update_sensors+0x16c>
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	b2da      	uxtb	r2, r3
 8004f66:	4b53      	ldr	r3, [pc, #332]	@ (80050b4 <update_sensors+0x2c0>)
 8004f68:	729a      	strb	r2, [r3, #10]
        sensors.wall_left = (sensors.side_left > get_calibrated_threshold(2));
 8004f6a:	4b52      	ldr	r3, [pc, #328]	@ (80050b4 <update_sensors+0x2c0>)
 8004f6c:	88dc      	ldrh	r4, [r3, #6]
 8004f6e:	2002      	movs	r0, #2
 8004f70:	f000 f95e 	bl	8005230 <get_calibrated_threshold>
 8004f74:	4603      	mov	r3, r0
 8004f76:	429c      	cmp	r4, r3
 8004f78:	bf8c      	ite	hi
 8004f7a:	2301      	movhi	r3, #1
 8004f7c:	2300      	movls	r3, #0
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	4b4c      	ldr	r3, [pc, #304]	@ (80050b4 <update_sensors+0x2c0>)
 8004f82:	72da      	strb	r2, [r3, #11]
        sensors.wall_right = (sensors.side_right > get_calibrated_threshold(3));
 8004f84:	4b4b      	ldr	r3, [pc, #300]	@ (80050b4 <update_sensors+0x2c0>)
 8004f86:	889c      	ldrh	r4, [r3, #4]
 8004f88:	2003      	movs	r0, #3
 8004f8a:	f000 f951 	bl	8005230 <get_calibrated_threshold>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	429c      	cmp	r4, r3
 8004f92:	bf8c      	ite	hi
 8004f94:	2301      	movhi	r3, #1
 8004f96:	2300      	movls	r3, #0
 8004f98:	b2da      	uxtb	r2, r3
 8004f9a:	4b46      	ldr	r3, [pc, #280]	@ (80050b4 <update_sensors+0x2c0>)
 8004f9c:	731a      	strb	r2, [r3, #12]
 8004f9e:	e027      	b.n	8004ff0 <update_sensors+0x1fc>
    } else {
        // Fallback to static thresholds
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 8004fa0:	4b44      	ldr	r3, [pc, #272]	@ (80050b4 <update_sensors+0x2c0>)
 8004fa2:	891b      	ldrh	r3, [r3, #8]
 8004fa4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004fa8:	d804      	bhi.n	8004fb4 <update_sensors+0x1c0>
                            (sensors.front_right > WALL_THRESHOLD_FRONT);
 8004faa:	4b42      	ldr	r3, [pc, #264]	@ (80050b4 <update_sensors+0x2c0>)
 8004fac:	885b      	ldrh	r3, [r3, #2]
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 8004fae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004fb2:	d901      	bls.n	8004fb8 <update_sensors+0x1c4>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e000      	b.n	8004fba <update_sensors+0x1c6>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	4b3c      	ldr	r3, [pc, #240]	@ (80050b4 <update_sensors+0x2c0>)
 8004fc2:	729a      	strb	r2, [r3, #10]
        sensors.wall_left = (sensors.side_left > WALL_THRESHOLD_SIDE);
 8004fc4:	4b3b      	ldr	r3, [pc, #236]	@ (80050b4 <update_sensors+0x2c0>)
 8004fc6:	88db      	ldrh	r3, [r3, #6]
 8004fc8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	bf8c      	ite	hi
 8004fd0:	2301      	movhi	r3, #1
 8004fd2:	2300      	movls	r3, #0
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	4b37      	ldr	r3, [pc, #220]	@ (80050b4 <update_sensors+0x2c0>)
 8004fd8:	72da      	strb	r2, [r3, #11]
        sensors.wall_right = (sensors.side_right > WALL_THRESHOLD_SIDE);
 8004fda:	4b36      	ldr	r3, [pc, #216]	@ (80050b4 <update_sensors+0x2c0>)
 8004fdc:	889b      	ldrh	r3, [r3, #4]
 8004fde:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	bf8c      	ite	hi
 8004fe6:	2301      	movhi	r3, #1
 8004fe8:	2300      	movls	r3, #0
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	4b31      	ldr	r3, [pc, #196]	@ (80050b4 <update_sensors+0x2c0>)
 8004fee:	731a      	strb	r2, [r3, #12]

    // Enhanced sensor health monitoring using calibration data
    static uint8_t sensor_error_count = 0;
    static bool sensors_healthy = true;

    if (sensor_cal.calibration_valid) {
 8004ff0:	4b31      	ldr	r3, [pc, #196]	@ (80050b8 <update_sensors+0x2c4>)
 8004ff2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d050      	beq.n	800509c <update_sensors+0x2a8>
        // Check if readings are within expected ranges based on calibration
        bool current_reading_valid = (sensors.battery > sensor_cal.battery_baseline - 200) &&
 8004ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80050b8 <update_sensors+0x2c4>)
 8004ffc:	8a1b      	ldrh	r3, [r3, #16]
 8004ffe:	3bc7      	subs	r3, #199	@ 0xc7
 8005000:	4a2c      	ldr	r2, [pc, #176]	@ (80050b4 <update_sensors+0x2c0>)
 8005002:	8812      	ldrh	r2, [r2, #0]
                                   (sensors.battery < sensor_cal.battery_baseline + 500) &&
                                   (sensors.front_left < 3500) &&
                                   (sensors.front_right < 3500) &&
                                   (sensors.side_left < 3500) &&
 8005004:	4293      	cmp	r3, r2
 8005006:	dc21      	bgt.n	800504c <update_sensors+0x258>
                                   (sensors.battery < sensor_cal.battery_baseline + 500) &&
 8005008:	4b2b      	ldr	r3, [pc, #172]	@ (80050b8 <update_sensors+0x2c4>)
 800500a:	8a1b      	ldrh	r3, [r3, #16]
 800500c:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8005010:	4a28      	ldr	r2, [pc, #160]	@ (80050b4 <update_sensors+0x2c0>)
 8005012:	8812      	ldrh	r2, [r2, #0]
        bool current_reading_valid = (sensors.battery > sensor_cal.battery_baseline - 200) &&
 8005014:	4293      	cmp	r3, r2
 8005016:	db19      	blt.n	800504c <update_sensors+0x258>
                                   (sensors.front_left < 3500) &&
 8005018:	4b26      	ldr	r3, [pc, #152]	@ (80050b4 <update_sensors+0x2c0>)
 800501a:	891b      	ldrh	r3, [r3, #8]
                                   (sensors.battery < sensor_cal.battery_baseline + 500) &&
 800501c:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8005020:	4293      	cmp	r3, r2
 8005022:	d813      	bhi.n	800504c <update_sensors+0x258>
                                   (sensors.front_right < 3500) &&
 8005024:	4b23      	ldr	r3, [pc, #140]	@ (80050b4 <update_sensors+0x2c0>)
 8005026:	885b      	ldrh	r3, [r3, #2]
                                   (sensors.front_left < 3500) &&
 8005028:	f640 52ab 	movw	r2, #3499	@ 0xdab
 800502c:	4293      	cmp	r3, r2
 800502e:	d80d      	bhi.n	800504c <update_sensors+0x258>
                                   (sensors.side_left < 3500) &&
 8005030:	4b20      	ldr	r3, [pc, #128]	@ (80050b4 <update_sensors+0x2c0>)
 8005032:	88db      	ldrh	r3, [r3, #6]
                                   (sensors.front_right < 3500) &&
 8005034:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8005038:	4293      	cmp	r3, r2
 800503a:	d807      	bhi.n	800504c <update_sensors+0x258>
                                   (sensors.side_right < 3500);
 800503c:	4b1d      	ldr	r3, [pc, #116]	@ (80050b4 <update_sensors+0x2c0>)
 800503e:	889b      	ldrh	r3, [r3, #4]
                                   (sensors.side_left < 3500) &&
 8005040:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8005044:	4293      	cmp	r3, r2
 8005046:	d801      	bhi.n	800504c <update_sensors+0x258>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <update_sensors+0x25a>
 800504c:	2300      	movs	r3, #0
        bool current_reading_valid = (sensors.battery > sensor_cal.battery_baseline - 200) &&
 800504e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8005052:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

        if (!current_reading_valid) {
 800505e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005062:	f083 0301 	eor.w	r3, r3, #1
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00d      	beq.n	8005088 <update_sensors+0x294>
            sensor_error_count++;
 800506c:	4b13      	ldr	r3, [pc, #76]	@ (80050bc <update_sensors+0x2c8>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	3301      	adds	r3, #1
 8005072:	b2da      	uxtb	r2, r3
 8005074:	4b11      	ldr	r3, [pc, #68]	@ (80050bc <update_sensors+0x2c8>)
 8005076:	701a      	strb	r2, [r3, #0]
            if (sensor_error_count > 5) {
 8005078:	4b10      	ldr	r3, [pc, #64]	@ (80050bc <update_sensors+0x2c8>)
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	2b05      	cmp	r3, #5
 800507e:	d90d      	bls.n	800509c <update_sensors+0x2a8>
                sensors_healthy = false;
 8005080:	4b0f      	ldr	r3, [pc, #60]	@ (80050c0 <update_sensors+0x2cc>)
 8005082:	2200      	movs	r2, #0
 8005084:	701a      	strb	r2, [r3, #0]
            }
        } else {
            if (sensor_error_count > 0) sensor_error_count--; // Recover slowly
        }
    }
}
 8005086:	e009      	b.n	800509c <update_sensors+0x2a8>
            if (sensor_error_count > 0) sensor_error_count--; // Recover slowly
 8005088:	4b0c      	ldr	r3, [pc, #48]	@ (80050bc <update_sensors+0x2c8>)
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d005      	beq.n	800509c <update_sensors+0x2a8>
 8005090:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <update_sensors+0x2c8>)
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	3b01      	subs	r3, #1
 8005096:	b2da      	uxtb	r2, r3
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <update_sensors+0x2c8>)
 800509a:	701a      	strb	r2, [r3, #0]
}
 800509c:	bf00      	nop
 800509e:	3754      	adds	r7, #84	@ 0x54
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd90      	pop	{r4, r7, pc}
 80050a4:	0800f268 	.word	0x0800f268
 80050a8:	0800f278 	.word	0x0800f278
 80050ac:	0800f288 	.word	0x0800f288
 80050b0:	0800f298 	.word	0x0800f298
 80050b4:	20001470 	.word	0x20001470
 80050b8:	200014d4 	.word	0x200014d4
 80050bc:	20001508 	.word	0x20001508
 80050c0:	2000001c 	.word	0x2000001c

080050c4 <adc_system_diagnostics>:

    send_bluetooth_message("===============================\r\n");
}


void adc_system_diagnostics(void) {
 80050c4:	b5b0      	push	{r4, r5, r7, lr}
 80050c6:	b08e      	sub	sp, #56	@ 0x38
 80050c8:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== ADC SYSTEM DIAGNOSTICS ===\r\n");
 80050ca:	484b      	ldr	r0, [pc, #300]	@ (80051f8 <adc_system_diagnostics+0x134>)
 80050cc:	f7fc fc20 	bl	8001910 <send_bluetooth_message>

    // Check if ADC clock is enabled
    if (__HAL_RCC_ADC1_IS_CLK_ENABLED()) {
 80050d0:	4b4a      	ldr	r3, [pc, #296]	@ (80051fc <adc_system_diagnostics+0x138>)
 80050d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <adc_system_diagnostics+0x20>
        send_bluetooth_message("✅ ADC1 clock: ENABLED\r\n");
 80050dc:	4848      	ldr	r0, [pc, #288]	@ (8005200 <adc_system_diagnostics+0x13c>)
 80050de:	f7fc fc17 	bl	8001910 <send_bluetooth_message>
 80050e2:	e002      	b.n	80050ea <adc_system_diagnostics+0x26>
    } else {
        send_bluetooth_message("❌ ADC1 clock: DISABLED\r\n");
 80050e4:	4847      	ldr	r0, [pc, #284]	@ (8005204 <adc_system_diagnostics+0x140>)
 80050e6:	f7fc fc13 	bl	8001910 <send_bluetooth_message>
    }

    // Check GPIO clock
    if (__HAL_RCC_GPIOA_IS_CLK_ENABLED()) {
 80050ea:	4b44      	ldr	r3, [pc, #272]	@ (80051fc <adc_system_diagnostics+0x138>)
 80050ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <adc_system_diagnostics+0x3a>
        send_bluetooth_message("✅ GPIOA clock: ENABLED\r\n");
 80050f6:	4844      	ldr	r0, [pc, #272]	@ (8005208 <adc_system_diagnostics+0x144>)
 80050f8:	f7fc fc0a 	bl	8001910 <send_bluetooth_message>
 80050fc:	e002      	b.n	8005104 <adc_system_diagnostics+0x40>
    } else {
        send_bluetooth_message("❌ GPIOA clock: DISABLED\r\n");
 80050fe:	4843      	ldr	r0, [pc, #268]	@ (800520c <adc_system_diagnostics+0x148>)
 8005100:	f7fc fc06 	bl	8001910 <send_bluetooth_message>
    }

    // Check ADC status
    if (hadc1.State == HAL_ADC_STATE_READY) {
 8005104:	4b42      	ldr	r3, [pc, #264]	@ (8005210 <adc_system_diagnostics+0x14c>)
 8005106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005108:	2b01      	cmp	r3, #1
 800510a:	d103      	bne.n	8005114 <adc_system_diagnostics+0x50>
        send_bluetooth_message("✅ ADC state: READY\r\n");
 800510c:	4841      	ldr	r0, [pc, #260]	@ (8005214 <adc_system_diagnostics+0x150>)
 800510e:	f7fc fbff 	bl	8001910 <send_bluetooth_message>
 8005112:	e005      	b.n	8005120 <adc_system_diagnostics+0x5c>
    } else {
        send_bluetooth_printf("⚠️ ADC state: %d\r\n", hadc1.State);
 8005114:	4b3e      	ldr	r3, [pc, #248]	@ (8005210 <adc_system_diagnostics+0x14c>)
 8005116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005118:	4619      	mov	r1, r3
 800511a:	483f      	ldr	r0, [pc, #252]	@ (8005218 <adc_system_diagnostics+0x154>)
 800511c:	f7fc fc0e 	bl	800193c <send_bluetooth_printf>
    }

    // Test individual channel readings
    send_bluetooth_message("Testing individual channels:\r\n");
 8005120:	483e      	ldr	r0, [pc, #248]	@ (800521c <adc_system_diagnostics+0x158>)
 8005122:	f7fc fbf5 	bl	8001910 <send_bluetooth_message>

    uint32_t channels[5] = {ADC_CHANNEL_0, ADC_CHANNEL_2, ADC_CHANNEL_3, ADC_CHANNEL_4, ADC_CHANNEL_5};
 8005126:	4b3e      	ldr	r3, [pc, #248]	@ (8005220 <adc_system_diagnostics+0x15c>)
 8005128:	f107 0420 	add.w	r4, r7, #32
 800512c:	461d      	mov	r5, r3
 800512e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005132:	682b      	ldr	r3, [r5, #0]
 8005134:	6023      	str	r3, [r4, #0]
    const char* channel_names[5] = {"Battery", "Front_Right", "Side_Right", "Side_Left", "Front_Left"};
 8005136:	4b3b      	ldr	r3, [pc, #236]	@ (8005224 <adc_system_diagnostics+0x160>)
 8005138:	f107 040c 	add.w	r4, r7, #12
 800513c:	461d      	mov	r5, r3
 800513e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005142:	682b      	ldr	r3, [r5, #0]
 8005144:	6023      	str	r3, [r4, #0]
    uint16_t test_values[5];  // Fixed: Added array brackets

    for (int i = 0; i < 5; i++) {
 8005146:	2300      	movs	r3, #0
 8005148:	637b      	str	r3, [r7, #52]	@ 0x34
 800514a:	e04b      	b.n	80051e4 <adc_system_diagnostics+0x120>
        test_values[i] = read_adc_channel(channels[i]);
 800514c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	3338      	adds	r3, #56	@ 0x38
 8005152:	443b      	add	r3, r7
 8005154:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005158:	4618      	mov	r0, r3
 800515a:	f7ff fdfb 	bl	8004d54 <read_adc_channel>
 800515e:	4603      	mov	r3, r0
 8005160:	461a      	mov	r2, r3
 8005162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	3338      	adds	r3, #56	@ 0x38
 8005168:	443b      	add	r3, r7
 800516a:	f823 2c38 	strh.w	r2, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 800516e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	3338      	adds	r3, #56	@ 0x38
 8005174:	443b      	add	r3, r7
 8005176:	f853 1c2c 	ldr.w	r1, [r3, #-44]
                             channels[i] == ADC_CHANNEL_0 ? 0 :
 800517a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	3338      	adds	r3, #56	@ 0x38
 8005180:	443b      	add	r3, r7
 8005182:	f853 3c18 	ldr.w	r3, [r3, #-24]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 8005186:	2b00      	cmp	r3, #0
 8005188:	d01f      	beq.n	80051ca <adc_system_diagnostics+0x106>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 800518a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	3338      	adds	r3, #56	@ 0x38
 8005190:	443b      	add	r3, r7
 8005192:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d015      	beq.n	80051c6 <adc_system_diagnostics+0x102>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 800519a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	3338      	adds	r3, #56	@ 0x38
 80051a0:	443b      	add	r3, r7
 80051a2:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d00b      	beq.n	80051c2 <adc_system_diagnostics+0xfe>
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 80051aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	3338      	adds	r3, #56	@ 0x38
 80051b0:	443b      	add	r3, r7
 80051b2:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d101      	bne.n	80051be <adc_system_diagnostics+0xfa>
 80051ba:	2204      	movs	r2, #4
 80051bc:	e006      	b.n	80051cc <adc_system_diagnostics+0x108>
 80051be:	2205      	movs	r2, #5
 80051c0:	e004      	b.n	80051cc <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 80051c2:	2203      	movs	r2, #3
 80051c4:	e002      	b.n	80051cc <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 80051c6:	2202      	movs	r2, #2
 80051c8:	e000      	b.n	80051cc <adc_system_diagnostics+0x108>
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80051ca:	2200      	movs	r2, #0
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 80051cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	3338      	adds	r3, #56	@ 0x38
 80051d2:	443b      	add	r3, r7
 80051d4:	f833 3c38 	ldrh.w	r3, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80051d8:	4813      	ldr	r0, [pc, #76]	@ (8005228 <adc_system_diagnostics+0x164>)
 80051da:	f7fc fbaf 	bl	800193c <send_bluetooth_printf>
    for (int i = 0; i < 5; i++) {
 80051de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e0:	3301      	adds	r3, #1
 80051e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80051e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	ddb0      	ble.n	800514c <adc_system_diagnostics+0x88>
    }

    send_bluetooth_message("===============================\r\n");
 80051ea:	4810      	ldr	r0, [pc, #64]	@ (800522c <adc_system_diagnostics+0x168>)
 80051ec:	f7fc fb90 	bl	8001910 <send_bluetooth_message>
}
 80051f0:	bf00      	nop
 80051f2:	3738      	adds	r7, #56	@ 0x38
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bdb0      	pop	{r4, r5, r7, pc}
 80051f8:	0800f46c 	.word	0x0800f46c
 80051fc:	40023800 	.word	0x40023800
 8005200:	0800f490 	.word	0x0800f490
 8005204:	0800f4ac 	.word	0x0800f4ac
 8005208:	0800f4c8 	.word	0x0800f4c8
 800520c:	0800f4e4 	.word	0x0800f4e4
 8005210:	20000254 	.word	0x20000254
 8005214:	0800f500 	.word	0x0800f500
 8005218:	0800f518 	.word	0x0800f518
 800521c:	0800f530 	.word	0x0800f530
 8005220:	0800f560 	.word	0x0800f560
 8005224:	0800f5ac 	.word	0x0800f5ac
 8005228:	0800f550 	.word	0x0800f550
 800522c:	0800f448 	.word	0x0800f448

08005230 <get_calibrated_threshold>:
 * @brief Get calibrated wall threshold for specific sensor
 * @param sensor_index: 0=Front_Left, 1=Front_Right, 2=Side_Left, 3=Side_Right
 * @return Calibrated threshold value
 */
uint16_t get_calibrated_threshold(int sensor_index)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
    if (sensor_index < 0 || sensor_index > 3 || !sensor_cal.calibration_valid) {
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	db0a      	blt.n	8005254 <get_calibrated_threshold+0x24>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b03      	cmp	r3, #3
 8005242:	dc07      	bgt.n	8005254 <get_calibrated_threshold+0x24>
 8005244:	4b0d      	ldr	r3, [pc, #52]	@ (800527c <get_calibrated_threshold+0x4c>)
 8005246:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800524a:	f083 0301 	eor.w	r3, r3, #1
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	d008      	beq.n	8005266 <get_calibrated_threshold+0x36>
        // Return default thresholds if calibration failed
        return (sensor_index < 2) ? WALL_THRESHOLD_FRONT : WALL_THRESHOLD_SIDE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b01      	cmp	r3, #1
 8005258:	dc02      	bgt.n	8005260 <get_calibrated_threshold+0x30>
 800525a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800525e:	e007      	b.n	8005270 <get_calibrated_threshold+0x40>
 8005260:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8005264:	e004      	b.n	8005270 <get_calibrated_threshold+0x40>
    }

    return sensor_cal.wall_thresholds[sensor_index];
 8005266:	4a05      	ldr	r2, [pc, #20]	@ (800527c <get_calibrated_threshold+0x4c>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3304      	adds	r3, #4
 800526c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8005270:	4618      	mov	r0, r3
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	200014d4 	.word	0x200014d4

08005280 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005286:	2300      	movs	r3, #0
 8005288:	607b      	str	r3, [r7, #4]
 800528a:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <HAL_MspInit+0x4c>)
 800528c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528e:	4a0f      	ldr	r2, [pc, #60]	@ (80052cc <HAL_MspInit+0x4c>)
 8005290:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005294:	6453      	str	r3, [r2, #68]	@ 0x44
 8005296:	4b0d      	ldr	r3, [pc, #52]	@ (80052cc <HAL_MspInit+0x4c>)
 8005298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800529e:	607b      	str	r3, [r7, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80052a2:	2300      	movs	r3, #0
 80052a4:	603b      	str	r3, [r7, #0]
 80052a6:	4b09      	ldr	r3, [pc, #36]	@ (80052cc <HAL_MspInit+0x4c>)
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	4a08      	ldr	r2, [pc, #32]	@ (80052cc <HAL_MspInit+0x4c>)
 80052ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80052b2:	4b06      	ldr	r3, [pc, #24]	@ (80052cc <HAL_MspInit+0x4c>)
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80052be:	bf00      	nop
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	40023800 	.word	0x40023800

080052d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08a      	sub	sp, #40	@ 0x28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d8:	f107 0314 	add.w	r3, r7, #20
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	605a      	str	r2, [r3, #4]
 80052e2:	609a      	str	r2, [r3, #8]
 80052e4:	60da      	str	r2, [r3, #12]
 80052e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a17      	ldr	r2, [pc, #92]	@ (800534c <HAL_ADC_MspInit+0x7c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d127      	bne.n	8005342 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	4b16      	ldr	r3, [pc, #88]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 80052f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fa:	4a15      	ldr	r2, [pc, #84]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 80052fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005300:	6453      	str	r3, [r2, #68]	@ 0x44
 8005302:	4b13      	ldr	r3, [pc, #76]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 8005304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800530e:	2300      	movs	r3, #0
 8005310:	60fb      	str	r3, [r7, #12]
 8005312:	4b0f      	ldr	r3, [pc, #60]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005316:	4a0e      	ldr	r2, [pc, #56]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 8005318:	f043 0301 	orr.w	r3, r3, #1
 800531c:	6313      	str	r3, [r2, #48]	@ 0x30
 800531e:	4b0c      	ldr	r3, [pc, #48]	@ (8005350 <HAL_ADC_MspInit+0x80>)
 8005320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|Front_Right_Receiver_Pin|Side_Right_Receiver_Pin|Side_Left_Receiver_Pin
 800532a:	233d      	movs	r3, #61	@ 0x3d
 800532c:	617b      	str	r3, [r7, #20]
                          |Front_Left_Receiver_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800532e:	2303      	movs	r3, #3
 8005330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005332:	2300      	movs	r3, #0
 8005334:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005336:	f107 0314 	add.w	r3, r7, #20
 800533a:	4619      	mov	r1, r3
 800533c:	4805      	ldr	r0, [pc, #20]	@ (8005354 <HAL_ADC_MspInit+0x84>)
 800533e:	f001 fa6b 	bl	8006818 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005342:	bf00      	nop
 8005344:	3728      	adds	r7, #40	@ 0x28
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40012000 	.word	0x40012000
 8005350:	40023800 	.word	0x40023800
 8005354:	40020000 	.word	0x40020000

08005358 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b08a      	sub	sp, #40	@ 0x28
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005360:	f107 0314 	add.w	r3, r7, #20
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	605a      	str	r2, [r3, #4]
 800536a:	609a      	str	r2, [r3, #8]
 800536c:	60da      	str	r2, [r3, #12]
 800536e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a19      	ldr	r2, [pc, #100]	@ (80053dc <HAL_SPI_MspInit+0x84>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d12c      	bne.n	80053d4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800537a:	2300      	movs	r3, #0
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	4b18      	ldr	r3, [pc, #96]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	4a17      	ldr	r2, [pc, #92]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 8005384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005388:	6413      	str	r3, [r2, #64]	@ 0x40
 800538a:	4b15      	ldr	r3, [pc, #84]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005392:	613b      	str	r3, [r7, #16]
 8005394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	4b11      	ldr	r3, [pc, #68]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 800539c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539e:	4a10      	ldr	r2, [pc, #64]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 80053a0:	f043 0302 	orr.w	r3, r3, #2
 80053a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80053a6:	4b0e      	ldr	r3, [pc, #56]	@ (80053e0 <HAL_SPI_MspInit+0x88>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Gyro_SCL_Pin|Gyro_ADO_Pin|Gyro_SDA_Pin;
 80053b2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80053b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b8:	2302      	movs	r3, #2
 80053ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053c0:	2303      	movs	r3, #3
 80053c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80053c4:	2305      	movs	r3, #5
 80053c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053c8:	f107 0314 	add.w	r3, r7, #20
 80053cc:	4619      	mov	r1, r3
 80053ce:	4805      	ldr	r0, [pc, #20]	@ (80053e4 <HAL_SPI_MspInit+0x8c>)
 80053d0:	f001 fa22 	bl	8006818 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80053d4:	bf00      	nop
 80053d6:	3728      	adds	r7, #40	@ 0x28
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	40003800 	.word	0x40003800
 80053e0:	40023800 	.word	0x40023800
 80053e4:	40020400 	.word	0x40020400

080053e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a18      	ldr	r2, [pc, #96]	@ (8005458 <HAL_TIM_Base_MspInit+0x70>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d116      	bne.n	8005428 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	4b17      	ldr	r3, [pc, #92]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 8005400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005402:	4a16      	ldr	r2, [pc, #88]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 8005404:	f043 0301 	orr.w	r3, r3, #1
 8005408:	6453      	str	r3, [r2, #68]	@ 0x44
 800540a:	4b14      	ldr	r3, [pc, #80]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 800540c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 7, 0);
 8005416:	2200      	movs	r2, #0
 8005418:	2107      	movs	r1, #7
 800541a:	2019      	movs	r0, #25
 800541c:	f001 f933 	bl	8006686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005420:	2019      	movs	r0, #25
 8005422:	f001 f94c 	bl	80066be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005426:	e012      	b.n	800544e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a0c      	ldr	r2, [pc, #48]	@ (8005460 <HAL_TIM_Base_MspInit+0x78>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d10d      	bne.n	800544e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005432:	2300      	movs	r3, #0
 8005434:	60bb      	str	r3, [r7, #8]
 8005436:	4b09      	ldr	r3, [pc, #36]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	4a08      	ldr	r2, [pc, #32]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 800543c:	f043 0302 	orr.w	r3, r3, #2
 8005440:	6413      	str	r3, [r2, #64]	@ 0x40
 8005442:	4b06      	ldr	r3, [pc, #24]	@ (800545c <HAL_TIM_Base_MspInit+0x74>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	60bb      	str	r3, [r7, #8]
 800544c:	68bb      	ldr	r3, [r7, #8]
}
 800544e:	bf00      	nop
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40010000 	.word	0x40010000
 800545c:	40023800 	.word	0x40023800
 8005460:	40000400 	.word	0x40000400

08005464 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b08c      	sub	sp, #48	@ 0x30
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800546c:	f107 031c 	add.w	r3, r7, #28
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	605a      	str	r2, [r3, #4]
 8005476:	609a      	str	r2, [r3, #8]
 8005478:	60da      	str	r2, [r3, #12]
 800547a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005484:	d14b      	bne.n	800551e <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005486:	2300      	movs	r3, #0
 8005488:	61bb      	str	r3, [r7, #24]
 800548a:	4b3f      	ldr	r3, [pc, #252]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548e:	4a3e      	ldr	r2, [pc, #248]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 8005490:	f043 0301 	orr.w	r3, r3, #1
 8005494:	6413      	str	r3, [r2, #64]	@ 0x40
 8005496:	4b3c      	ldr	r3, [pc, #240]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 8005498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	61bb      	str	r3, [r7, #24]
 80054a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054a2:	2300      	movs	r3, #0
 80054a4:	617b      	str	r3, [r7, #20]
 80054a6:	4b38      	ldr	r3, [pc, #224]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054aa:	4a37      	ldr	r2, [pc, #220]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054ac:	f043 0301 	orr.w	r3, r3, #1
 80054b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80054b2:	4b35      	ldr	r3, [pc, #212]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054be:	2300      	movs	r3, #0
 80054c0:	613b      	str	r3, [r7, #16]
 80054c2:	4b31      	ldr	r3, [pc, #196]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c6:	4a30      	ldr	r2, [pc, #192]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054c8:	f043 0302 	orr.w	r3, r3, #2
 80054cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80054ce:	4b2e      	ldr	r3, [pc, #184]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 80054d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	613b      	str	r3, [r7, #16]
 80054d8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Left_EncoderA_Pin;
 80054da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e0:	2302      	movs	r3, #2
 80054e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054e8:	2300      	movs	r3, #0
 80054ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80054ec:	2301      	movs	r3, #1
 80054ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderA_GPIO_Port, &GPIO_InitStruct);
 80054f0:	f107 031c 	add.w	r3, r7, #28
 80054f4:	4619      	mov	r1, r3
 80054f6:	4825      	ldr	r0, [pc, #148]	@ (800558c <HAL_TIM_Encoder_MspInit+0x128>)
 80054f8:	f001 f98e 	bl	8006818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Left_EncoderB_Pin;
 80054fc:	2308      	movs	r3, #8
 80054fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005500:	2302      	movs	r3, #2
 8005502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005504:	2300      	movs	r3, #0
 8005506:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005508:	2300      	movs	r3, #0
 800550a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800550c:	2301      	movs	r3, #1
 800550e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderB_GPIO_Port, &GPIO_InitStruct);
 8005510:	f107 031c 	add.w	r3, r7, #28
 8005514:	4619      	mov	r1, r3
 8005516:	481e      	ldr	r0, [pc, #120]	@ (8005590 <HAL_TIM_Encoder_MspInit+0x12c>)
 8005518:	f001 f97e 	bl	8006818 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800551c:	e030      	b.n	8005580 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a1c      	ldr	r2, [pc, #112]	@ (8005594 <HAL_TIM_Encoder_MspInit+0x130>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d12b      	bne.n	8005580 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005528:	2300      	movs	r3, #0
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	4b16      	ldr	r3, [pc, #88]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 800552e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005530:	4a15      	ldr	r2, [pc, #84]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 8005532:	f043 0304 	orr.w	r3, r3, #4
 8005536:	6413      	str	r3, [r2, #64]	@ 0x40
 8005538:	4b13      	ldr	r3, [pc, #76]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 800553a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	60fb      	str	r3, [r7, #12]
 8005542:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005544:	2300      	movs	r3, #0
 8005546:	60bb      	str	r3, [r7, #8]
 8005548:	4b0f      	ldr	r3, [pc, #60]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 800554a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554c:	4a0e      	ldr	r2, [pc, #56]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 800554e:	f043 0302 	orr.w	r3, r3, #2
 8005552:	6313      	str	r3, [r2, #48]	@ 0x30
 8005554:	4b0c      	ldr	r3, [pc, #48]	@ (8005588 <HAL_TIM_Encoder_MspInit+0x124>)
 8005556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	60bb      	str	r3, [r7, #8]
 800555e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Right_EncoderA_Pin|Right_EncoderB_Pin;
 8005560:	23c0      	movs	r3, #192	@ 0xc0
 8005562:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005564:	2302      	movs	r3, #2
 8005566:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005568:	2300      	movs	r3, #0
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800556c:	2300      	movs	r3, #0
 800556e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005570:	2302      	movs	r3, #2
 8005572:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005574:	f107 031c 	add.w	r3, r7, #28
 8005578:	4619      	mov	r1, r3
 800557a:	4805      	ldr	r0, [pc, #20]	@ (8005590 <HAL_TIM_Encoder_MspInit+0x12c>)
 800557c:	f001 f94c 	bl	8006818 <HAL_GPIO_Init>
}
 8005580:	bf00      	nop
 8005582:	3730      	adds	r7, #48	@ 0x30
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40023800 	.word	0x40023800
 800558c:	40020000 	.word	0x40020000
 8005590:	40020400 	.word	0x40020400
 8005594:	40000800 	.word	0x40000800

08005598 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b08a      	sub	sp, #40	@ 0x28
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055a0:	f107 0314 	add.w	r3, r7, #20
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	605a      	str	r2, [r3, #4]
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	60da      	str	r2, [r3, #12]
 80055ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a33      	ldr	r2, [pc, #204]	@ (8005684 <HAL_TIM_MspPostInit+0xec>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d11f      	bne.n	80055fa <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	613b      	str	r3, [r7, #16]
 80055be:	4b32      	ldr	r3, [pc, #200]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 80055c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c2:	4a31      	ldr	r2, [pc, #196]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 80055c4:	f043 0301 	orr.w	r3, r3, #1
 80055c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80055ca:	4b2f      	ldr	r3, [pc, #188]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = speaker_PWM_Pin;
 80055d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055dc:	2302      	movs	r3, #2
 80055de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055e4:	2300      	movs	r3, #0
 80055e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80055e8:	2301      	movs	r3, #1
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(speaker_PWM_GPIO_Port, &GPIO_InitStruct);
 80055ec:	f107 0314 	add.w	r3, r7, #20
 80055f0:	4619      	mov	r1, r3
 80055f2:	4826      	ldr	r0, [pc, #152]	@ (800568c <HAL_TIM_MspPostInit+0xf4>)
 80055f4:	f001 f910 	bl	8006818 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80055f8:	e040      	b.n	800567c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a24      	ldr	r2, [pc, #144]	@ (8005690 <HAL_TIM_MspPostInit+0xf8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d13b      	bne.n	800567c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]
 8005608:	4b1f      	ldr	r3, [pc, #124]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 800560a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560c:	4a1e      	ldr	r2, [pc, #120]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	6313      	str	r3, [r2, #48]	@ 0x30
 8005614:	4b1c      	ldr	r3, [pc, #112]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 8005616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	60fb      	str	r3, [r7, #12]
 800561e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005620:	2300      	movs	r3, #0
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	4b18      	ldr	r3, [pc, #96]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 8005626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005628:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 800562a:	f043 0302 	orr.w	r3, r3, #2
 800562e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005630:	4b15      	ldr	r3, [pc, #84]	@ (8005688 <HAL_TIM_MspPostInit+0xf0>)
 8005632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 800563c:	23c0      	movs	r3, #192	@ 0xc0
 800563e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005640:	2302      	movs	r3, #2
 8005642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005644:	2300      	movs	r3, #0
 8005646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005648:	2300      	movs	r3, #0
 800564a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800564c:	2302      	movs	r3, #2
 800564e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005650:	f107 0314 	add.w	r3, r7, #20
 8005654:	4619      	mov	r1, r3
 8005656:	480d      	ldr	r0, [pc, #52]	@ (800568c <HAL_TIM_MspPostInit+0xf4>)
 8005658:	f001 f8de 	bl	8006818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin;
 800565c:	2303      	movs	r3, #3
 800565e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005660:	2302      	movs	r3, #2
 8005662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005664:	2300      	movs	r3, #0
 8005666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005668:	2300      	movs	r3, #0
 800566a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800566c:	2302      	movs	r3, #2
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005670:	f107 0314 	add.w	r3, r7, #20
 8005674:	4619      	mov	r1, r3
 8005676:	4807      	ldr	r0, [pc, #28]	@ (8005694 <HAL_TIM_MspPostInit+0xfc>)
 8005678:	f001 f8ce 	bl	8006818 <HAL_GPIO_Init>
}
 800567c:	bf00      	nop
 800567e:	3728      	adds	r7, #40	@ 0x28
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40010000 	.word	0x40010000
 8005688:	40023800 	.word	0x40023800
 800568c:	40020000 	.word	0x40020000
 8005690:	40000400 	.word	0x40000400
 8005694:	40020400 	.word	0x40020400

08005698 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08a      	sub	sp, #40	@ 0x28
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056a0:	f107 0314 	add.w	r3, r7, #20
 80056a4:	2200      	movs	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	605a      	str	r2, [r3, #4]
 80056aa:	609a      	str	r2, [r3, #8]
 80056ac:	60da      	str	r2, [r3, #12]
 80056ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1d      	ldr	r2, [pc, #116]	@ (800572c <HAL_UART_MspInit+0x94>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d134      	bne.n	8005724 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80056ba:	2300      	movs	r3, #0
 80056bc:	613b      	str	r3, [r7, #16]
 80056be:	4b1c      	ldr	r3, [pc, #112]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	4a1b      	ldr	r2, [pc, #108]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056c4:	f043 0320 	orr.w	r3, r3, #32
 80056c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80056ca:	4b19      	ldr	r3, [pc, #100]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ce:	f003 0320 	and.w	r3, r3, #32
 80056d2:	613b      	str	r3, [r7, #16]
 80056d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
 80056da:	4b15      	ldr	r3, [pc, #84]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056de:	4a14      	ldr	r2, [pc, #80]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056e0:	f043 0301 	orr.w	r3, r3, #1
 80056e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80056e6:	4b12      	ldr	r3, [pc, #72]	@ (8005730 <HAL_UART_MspInit+0x98>)
 80056e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 80056f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80056f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056f8:	2302      	movs	r3, #2
 80056fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005700:	2303      	movs	r3, #3
 8005702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005704:	2308      	movs	r3, #8
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005708:	f107 0314 	add.w	r3, r7, #20
 800570c:	4619      	mov	r1, r3
 800570e:	4809      	ldr	r0, [pc, #36]	@ (8005734 <HAL_UART_MspInit+0x9c>)
 8005710:	f001 f882 	bl	8006818 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8005714:	2200      	movs	r2, #0
 8005716:	2106      	movs	r1, #6
 8005718:	2047      	movs	r0, #71	@ 0x47
 800571a:	f000 ffb4 	bl	8006686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800571e:	2047      	movs	r0, #71	@ 0x47
 8005720:	f000 ffcd 	bl	80066be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8005724:	bf00      	nop
 8005726:	3728      	adds	r7, #40	@ 0x28
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	40011400 	.word	0x40011400
 8005730:	40023800 	.word	0x40023800
 8005734:	40020000 	.word	0x40020000

08005738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <NMI_Handler+0x4>

08005740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005744:	bf00      	nop
 8005746:	e7fd      	b.n	8005744 <HardFault_Handler+0x4>

08005748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800574c:	bf00      	nop
 800574e:	e7fd      	b.n	800574c <MemManage_Handler+0x4>

08005750 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <BusFault_Handler+0x4>

08005758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800575c:	bf00      	nop
 800575e:	e7fd      	b.n	800575c <UsageFault_Handler+0x4>

08005760 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005764:	bf00      	nop
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800576e:	b480      	push	{r7}
 8005770:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005772:	bf00      	nop
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005780:	bf00      	nop
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800578e:	f000 fa69 	bl	8005c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005792:	bf00      	nop
 8005794:	bd80      	pop	{r7, pc}

08005796 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_LEFT_Pin);
 800579a:	2002      	movs	r0, #2
 800579c:	f001 f9f4 	bl	8006b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80057a0:	bf00      	nop
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80057a8:	4802      	ldr	r0, [pc, #8]	@ (80057b4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80057aa:	f002 ff1f 	bl	80085ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80057ae:	bf00      	nop
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	200002f4 	.word	0x200002f4

080057b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RIGHT_Pin);
 80057bc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80057c0:	f001 f9e2 	bl	8006b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80057c4:	bf00      	nop
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80057cc:	4802      	ldr	r0, [pc, #8]	@ (80057d8 <USART6_IRQHandler+0x10>)
 80057ce:	f003 fe3b 	bl	8009448 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	20000414 	.word	0x20000414

080057dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  return 1;
 80057e0:	2301      	movs	r3, #1
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <_kill>:

int _kill(int pid, int sig)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80057f6:	f005 fb4d 	bl	800ae94 <__errno>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2216      	movs	r2, #22
 80057fe:	601a      	str	r2, [r3, #0]
  return -1;
 8005800:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005804:	4618      	mov	r0, r3
 8005806:	3708      	adds	r7, #8
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <_exit>:

void _exit (int status)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005814:	f04f 31ff 	mov.w	r1, #4294967295
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff ffe7 	bl	80057ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800581e:	bf00      	nop
 8005820:	e7fd      	b.n	800581e <_exit+0x12>

08005822 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b086      	sub	sp, #24
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800582e:	2300      	movs	r3, #0
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	e00a      	b.n	800584a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005834:	f3af 8000 	nop.w
 8005838:	4601      	mov	r1, r0
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	60ba      	str	r2, [r7, #8]
 8005840:	b2ca      	uxtb	r2, r1
 8005842:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	3301      	adds	r3, #1
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	429a      	cmp	r2, r3
 8005850:	dbf0      	blt.n	8005834 <_read+0x12>
  }

  return len;
 8005852:	687b      	ldr	r3, [r7, #4]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005868:	2300      	movs	r3, #0
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	e009      	b.n	8005882 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	1c5a      	adds	r2, r3, #1
 8005872:	60ba      	str	r2, [r7, #8]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	3301      	adds	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	429a      	cmp	r2, r3
 8005888:	dbf1      	blt.n	800586e <_write+0x12>
  }
  return len;
 800588a:	687b      	ldr	r3, [r7, #4]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <_close>:

int _close(int file)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800589c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80058bc:	605a      	str	r2, [r3, #4]
  return 0;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <_isatty>:

int _isatty(int file)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80058d4:	2301      	movs	r3, #1
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b085      	sub	sp, #20
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005904:	4a14      	ldr	r2, [pc, #80]	@ (8005958 <_sbrk+0x5c>)
 8005906:	4b15      	ldr	r3, [pc, #84]	@ (800595c <_sbrk+0x60>)
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005910:	4b13      	ldr	r3, [pc, #76]	@ (8005960 <_sbrk+0x64>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005918:	4b11      	ldr	r3, [pc, #68]	@ (8005960 <_sbrk+0x64>)
 800591a:	4a12      	ldr	r2, [pc, #72]	@ (8005964 <_sbrk+0x68>)
 800591c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800591e:	4b10      	ldr	r3, [pc, #64]	@ (8005960 <_sbrk+0x64>)
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4413      	add	r3, r2
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	429a      	cmp	r2, r3
 800592a:	d207      	bcs.n	800593c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800592c:	f005 fab2 	bl	800ae94 <__errno>
 8005930:	4603      	mov	r3, r0
 8005932:	220c      	movs	r2, #12
 8005934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295
 800593a:	e009      	b.n	8005950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800593c:	4b08      	ldr	r3, [pc, #32]	@ (8005960 <_sbrk+0x64>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005942:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <_sbrk+0x64>)
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4413      	add	r3, r2
 800594a:	4a05      	ldr	r2, [pc, #20]	@ (8005960 <_sbrk+0x64>)
 800594c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800594e:	68fb      	ldr	r3, [r7, #12]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20020000 	.word	0x20020000
 800595c:	00000400 	.word	0x00000400
 8005960:	2000150c 	.word	0x2000150c
 8005964:	20001660 	.word	0x20001660

08005968 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800596c:	4b06      	ldr	r3, [pc, #24]	@ (8005988 <SystemInit+0x20>)
 800596e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005972:	4a05      	ldr	r2, [pc, #20]	@ (8005988 <SystemInit+0x20>)
 8005974:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005978:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800597c:	bf00      	nop
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	e000ed00 	.word	0xe000ed00

0800598c <led_status>:

/**
 * @brief Control LED status indicators
 */
void led_status(uint8_t left_state, uint8_t right_state)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	4603      	mov	r3, r0
 8005994:	460a      	mov	r2, r1
 8005996:	71fb      	strb	r3, [r7, #7]
 8005998:	4613      	mov	r3, r2
 800599a:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, left_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800599c:	79fb      	ldrb	r3, [r7, #7]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	bf14      	ite	ne
 80059a2:	2301      	movne	r3, #1
 80059a4:	2300      	moveq	r3, #0
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	461a      	mov	r2, r3
 80059aa:	2110      	movs	r1, #16
 80059ac:	4808      	ldr	r0, [pc, #32]	@ (80059d0 <led_status+0x44>)
 80059ae:	f001 f8b7 	bl	8006b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, right_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80059b2:	79bb      	ldrb	r3, [r7, #6]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	bf14      	ite	ne
 80059b8:	2301      	movne	r3, #1
 80059ba:	2300      	moveq	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	461a      	mov	r2, r3
 80059c0:	2120      	movs	r1, #32
 80059c2:	4803      	ldr	r0, [pc, #12]	@ (80059d0 <led_status+0x44>)
 80059c4:	f001 f8ac 	bl	8006b20 <HAL_GPIO_WritePin>
}
 80059c8:	bf00      	nop
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40020400 	.word	0x40020400

080059d4 <velocity_profile_init>:
 */


#include "velocity_profile.h"

void velocity_profile_init(VelocityProfile* profile, float distance, float max_vel) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80059e0:	edc7 0a01 	vstr	s1, [r7, #4]
    profile->max_velocity = max_vel;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	601a      	str	r2, [r3, #0]
    profile->max_acceleration = max_vel / 0.5f;  // Reach max vel in 0.5s
 80059ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80059ee:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80059f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	edc3 7a01 	vstr	s15, [r3, #4]
    profile->distance_remaining = distance;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	60da      	str	r2, [r3, #12]
    profile->current_velocity = 0.0f;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f04f 0200 	mov.w	r2, #0
 8005a08:	609a      	str	r2, [r3, #8]
    profile->profile_start_time = HAL_GetTick();
 8005a0a:	f000 f93f 	bl	8005c8c <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	611a      	str	r2, [r3, #16]
    profile->profile_active = true;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	751a      	strb	r2, [r3, #20]
    profile->t_accel = profile->max_velocity / profile->max_acceleration;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	edd3 6a00 	vldr	s13, [r3]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	ed93 7a01 	vldr	s14, [r3, #4]
 8005a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8005a30:	bf00      	nop
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <velocity_profile_update>:

void velocity_profile_update(VelocityProfile* profile) {
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
    if (!profile->profile_active) return;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	7d1b      	ldrb	r3, [r3, #20]
 8005a44:	f083 0301 	eor.w	r3, r3, #1
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d161      	bne.n	8005b12 <velocity_profile_update+0xda>

    uint32_t current_time = HAL_GetTick();
 8005a4e:	f000 f91d 	bl	8005c8c <HAL_GetTick>
 8005a52:	6178      	str	r0, [r7, #20]
    float elapsed = (current_time - profile->profile_start_time) / 1000.0f;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	ee07 3a90 	vmov	s15, r3
 8005a60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a64:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8005b1c <velocity_profile_update+0xe4>
 8005a68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a6c:	edc7 7a04 	vstr	s15, [r7, #16]

    // Simple trapezoidal profile
    if (elapsed < profile->t_accel) {
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	edd3 7a06 	vldr	s15, [r3, #24]
 8005a76:	ed97 7a04 	vldr	s14, [r7, #16]
 8005a7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a82:	d50a      	bpl.n	8005a9a <velocity_profile_update+0x62>
        // Acceleration phase
        profile->current_velocity = profile->max_acceleration * elapsed;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	ed93 7a01 	vldr	s14, [r3, #4]
 8005a8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8005a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	edc3 7a02 	vstr	s15, [r3, #8]
 8005a98:	e03c      	b.n	8005b14 <velocity_profile_update+0xdc>
    } else if (elapsed < 2 * profile->t_accel) {
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005aa0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005aa4:	ed97 7a04 	vldr	s14, [r7, #16]
 8005aa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab0:	d527      	bpl.n	8005b02 <velocity_profile_update+0xca>
        // Deceleration phase
        float decel_time = elapsed - profile->t_accel;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	edd3 7a06 	vldr	s15, [r3, #24]
 8005ab8:	ed97 7a04 	vldr	s14, [r7, #16]
 8005abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ac0:	edc7 7a03 	vstr	s15, [r7, #12]
        profile->current_velocity = profile->max_velocity - profile->max_acceleration * decel_time;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	ed93 7a00 	vldr	s14, [r3]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	edd3 6a01 	vldr	s13, [r3, #4]
 8005ad0:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ad4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	edc3 7a02 	vstr	s15, [r3, #8]
        if (profile->current_velocity <= 0) {
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	edd3 7a02 	vldr	s15, [r3, #8]
 8005ae8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af0:	d810      	bhi.n	8005b14 <velocity_profile_update+0xdc>
            profile->current_velocity = 0;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	609a      	str	r2, [r3, #8]
            profile->profile_active = false;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	751a      	strb	r2, [r3, #20]
 8005b00:	e008      	b.n	8005b14 <velocity_profile_update+0xdc>
        }
    } else {
        profile->current_velocity = 0;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	609a      	str	r2, [r3, #8]
        profile->profile_active = false;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	751a      	strb	r2, [r3, #20]
 8005b10:	e000      	b.n	8005b14 <velocity_profile_update+0xdc>
    if (!profile->profile_active) return;
 8005b12:	bf00      	nop
    }
}
 8005b14:	3718      	adds	r7, #24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	447a0000 	.word	0x447a0000

08005b20 <velocity_profile_get_target_velocity>:

float velocity_profile_get_target_velocity(VelocityProfile* profile) {
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
    return profile->current_velocity;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	ee07 3a90 	vmov	s15, r3
}
 8005b30:	eeb0 0a67 	vmov.f32	s0, s15
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <velocity_profile_is_complete>:

bool velocity_profile_is_complete(VelocityProfile* profile) {
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
    return !profile->profile_active;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	7d1b      	ldrb	r3, [r3, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	bf14      	ite	ne
 8005b4e:	2301      	movne	r3, #1
 8005b50:	2300      	moveq	r3, #0
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	f083 0301 	eor.w	r3, r3, #1
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	b2db      	uxtb	r3, r3
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005b6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005ba4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005b70:	f7ff fefa 	bl	8005968 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005b74:	480c      	ldr	r0, [pc, #48]	@ (8005ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005b76:	490d      	ldr	r1, [pc, #52]	@ (8005bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005b78:	4a0d      	ldr	r2, [pc, #52]	@ (8005bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005b7c:	e002      	b.n	8005b84 <LoopCopyDataInit>

08005b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b82:	3304      	adds	r3, #4

08005b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b88:	d3f9      	bcc.n	8005b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8005bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005b8c:	4c0a      	ldr	r4, [pc, #40]	@ (8005bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b90:	e001      	b.n	8005b96 <LoopFillZerobss>

08005b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b94:	3204      	adds	r2, #4

08005b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b98:	d3fb      	bcc.n	8005b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005b9a:	f005 f981 	bl	800aea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b9e:	f7fc ff25 	bl	80029ec <main>
  bx  lr    
 8005ba2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005ba4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005bac:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8005bb0:	0800ff9c 	.word	0x0800ff9c
  ldr r2, =_sbss
 8005bb4:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8005bb8:	20001660 	.word	0x20001660

08005bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bbc:	e7fe      	b.n	8005bbc <ADC_IRQHandler>
	...

08005bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8005c00 <HAL_Init+0x40>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8005c00 <HAL_Init+0x40>)
 8005bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c00 <HAL_Init+0x40>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8005c00 <HAL_Init+0x40>)
 8005bd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005bdc:	4b08      	ldr	r3, [pc, #32]	@ (8005c00 <HAL_Init+0x40>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a07      	ldr	r2, [pc, #28]	@ (8005c00 <HAL_Init+0x40>)
 8005be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005be8:	2003      	movs	r0, #3
 8005bea:	f000 fd41 	bl	8006670 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005bee:	200f      	movs	r0, #15
 8005bf0:	f000 f808 	bl	8005c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005bf4:	f7ff fb44 	bl	8005280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40023c00 	.word	0x40023c00

08005c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005c0c:	4b12      	ldr	r3, [pc, #72]	@ (8005c58 <HAL_InitTick+0x54>)
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	4b12      	ldr	r3, [pc, #72]	@ (8005c5c <HAL_InitTick+0x58>)
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	4619      	mov	r1, r3
 8005c16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fd59 	bl	80066da <HAL_SYSTICK_Config>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e00e      	b.n	8005c50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b0f      	cmp	r3, #15
 8005c36:	d80a      	bhi.n	8005c4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c38:	2200      	movs	r2, #0
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c40:	f000 fd21 	bl	8006686 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c44:	4a06      	ldr	r2, [pc, #24]	@ (8005c60 <HAL_InitTick+0x5c>)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	e000      	b.n	8005c50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	20000020 	.word	0x20000020
 8005c5c:	20000028 	.word	0x20000028
 8005c60:	20000024 	.word	0x20000024

08005c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c68:	4b06      	ldr	r3, [pc, #24]	@ (8005c84 <HAL_IncTick+0x20>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <HAL_IncTick+0x24>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4413      	add	r3, r2
 8005c74:	4a04      	ldr	r2, [pc, #16]	@ (8005c88 <HAL_IncTick+0x24>)
 8005c76:	6013      	str	r3, [r2, #0]
}
 8005c78:	bf00      	nop
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	20000028 	.word	0x20000028
 8005c88:	20001510 	.word	0x20001510

08005c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c90:	4b03      	ldr	r3, [pc, #12]	@ (8005ca0 <HAL_GetTick+0x14>)
 8005c92:	681b      	ldr	r3, [r3, #0]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	20001510 	.word	0x20001510

08005ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005cac:	f7ff ffee 	bl	8005c8c <HAL_GetTick>
 8005cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cbc:	d005      	beq.n	8005cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce8 <HAL_Delay+0x44>)
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005cca:	bf00      	nop
 8005ccc:	f7ff ffde 	bl	8005c8c <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d8f7      	bhi.n	8005ccc <HAL_Delay+0x28>
  {
  }
}
 8005cdc:	bf00      	nop
 8005cde:	bf00      	nop
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	20000028 	.word	0x20000028

08005cec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e033      	b.n	8005d6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d109      	bne.n	8005d1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7ff fae0 	bl	80052d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d22:	f003 0310 	and.w	r3, r3, #16
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d118      	bne.n	8005d5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005d32:	f023 0302 	bic.w	r3, r3, #2
 8005d36:	f043 0202 	orr.w	r2, r3, #2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 faca 	bl	80062d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	f023 0303 	bic.w	r3, r3, #3
 8005d52:	f043 0201 	orr.w	r2, r3, #1
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d5a:	e001      	b.n	8005d60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
	...

08005d74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d101      	bne.n	8005d8e <HAL_ADC_Start+0x1a>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	e097      	b.n	8005ebe <HAL_ADC_Start+0x14a>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d018      	beq.n	8005dd6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0201 	orr.w	r2, r2, #1
 8005db2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005db4:	4b45      	ldr	r3, [pc, #276]	@ (8005ecc <HAL_ADC_Start+0x158>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a45      	ldr	r2, [pc, #276]	@ (8005ed0 <HAL_ADC_Start+0x15c>)
 8005dba:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbe:	0c9a      	lsrs	r2, r3, #18
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	4413      	add	r3, r2
 8005dc6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005dc8:	e002      	b.n	8005dd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1f9      	bne.n	8005dca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d15f      	bne.n	8005ea4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005dec:	f023 0301 	bic.w	r3, r3, #1
 8005df0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d007      	beq.n	8005e16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005e0e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e22:	d106      	bne.n	8005e32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e28:	f023 0206 	bic.w	r2, r3, #6
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e30:	e002      	b.n	8005e38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e40:	4b24      	ldr	r3, [pc, #144]	@ (8005ed4 <HAL_ADC_Start+0x160>)
 8005e42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005e4c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f003 031f 	and.w	r3, r3, #31
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10f      	bne.n	8005e7a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d129      	bne.n	8005ebc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005e76:	609a      	str	r2, [r3, #8]
 8005e78:	e020      	b.n	8005ebc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a16      	ldr	r2, [pc, #88]	@ (8005ed8 <HAL_ADC_Start+0x164>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d11b      	bne.n	8005ebc <HAL_ADC_Start+0x148>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d114      	bne.n	8005ebc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005ea0:	609a      	str	r2, [r3, #8]
 8005ea2:	e00b      	b.n	8005ebc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	f043 0210 	orr.w	r2, r3, #16
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb4:	f043 0201 	orr.w	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	20000020 	.word	0x20000020
 8005ed0:	431bde83 	.word	0x431bde83
 8005ed4:	40012300 	.word	0x40012300
 8005ed8:	40012000 	.word	0x40012000

08005edc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d101      	bne.n	8005ef2 <HAL_ADC_Stop+0x16>
 8005eee:	2302      	movs	r3, #2
 8005ef0:	e021      	b.n	8005f36 <HAL_ADC_Stop+0x5a>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	689a      	ldr	r2, [r3, #8]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0201 	bic.w	r2, r2, #1
 8005f08:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d109      	bne.n	8005f2c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	f043 0201 	orr.w	r2, r3, #1
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005f42:	b580      	push	{r7, lr}
 8005f44:	b084      	sub	sp, #16
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f5e:	d113      	bne.n	8005f88 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f6e:	d10b      	bne.n	8005f88 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f74:	f043 0220 	orr.w	r2, r3, #32
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e063      	b.n	8006050 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f88:	f7ff fe80 	bl	8005c8c <HAL_GetTick>
 8005f8c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005f8e:	e021      	b.n	8005fd4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f96:	d01d      	beq.n	8005fd4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d007      	beq.n	8005fae <HAL_ADC_PollForConversion+0x6c>
 8005f9e:	f7ff fe75 	bl	8005c8c <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d212      	bcs.n	8005fd4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d00b      	beq.n	8005fd4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc0:	f043 0204 	orr.w	r2, r3, #4
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e03d      	b.n	8006050 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d1d6      	bne.n	8005f90 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f06f 0212 	mvn.w	r2, #18
 8005fea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d123      	bne.n	800604e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800600a:	2b00      	cmp	r3, #0
 800600c:	d11f      	bne.n	800604e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006018:	2b00      	cmp	r3, #0
 800601a:	d006      	beq.n	800602a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006026:	2b00      	cmp	r3, #0
 8006028:	d111      	bne.n	800604e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d105      	bne.n	800604e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006046:	f043 0201 	orr.w	r2, r3, #1
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006066:	4618      	mov	r0, r3
 8006068:	370c      	adds	r7, #12
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
	...

08006074 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_ADC_ConfigChannel+0x1c>
 800608c:	2302      	movs	r3, #2
 800608e:	e113      	b.n	80062b8 <HAL_ADC_ConfigChannel+0x244>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b09      	cmp	r3, #9
 800609e:	d925      	bls.n	80060ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68d9      	ldr	r1, [r3, #12]
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	461a      	mov	r2, r3
 80060ae:	4613      	mov	r3, r2
 80060b0:	005b      	lsls	r3, r3, #1
 80060b2:	4413      	add	r3, r2
 80060b4:	3b1e      	subs	r3, #30
 80060b6:	2207      	movs	r2, #7
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	43da      	mvns	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	400a      	ands	r2, r1
 80060c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68d9      	ldr	r1, [r3, #12]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	689a      	ldr	r2, [r3, #8]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	4618      	mov	r0, r3
 80060d8:	4603      	mov	r3, r0
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	4403      	add	r3, r0
 80060de:	3b1e      	subs	r3, #30
 80060e0:	409a      	lsls	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	60da      	str	r2, [r3, #12]
 80060ea:	e022      	b.n	8006132 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6919      	ldr	r1, [r3, #16]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	461a      	mov	r2, r3
 80060fa:	4613      	mov	r3, r2
 80060fc:	005b      	lsls	r3, r3, #1
 80060fe:	4413      	add	r3, r2
 8006100:	2207      	movs	r2, #7
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	43da      	mvns	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	400a      	ands	r2, r1
 800610e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6919      	ldr	r1, [r3, #16]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	4618      	mov	r0, r3
 8006122:	4603      	mov	r3, r0
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	4403      	add	r3, r0
 8006128:	409a      	lsls	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2b06      	cmp	r3, #6
 8006138:	d824      	bhi.n	8006184 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	4613      	mov	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4413      	add	r3, r2
 800614a:	3b05      	subs	r3, #5
 800614c:	221f      	movs	r2, #31
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	43da      	mvns	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	400a      	ands	r2, r1
 800615a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	b29b      	uxth	r3, r3
 8006168:	4618      	mov	r0, r3
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	4613      	mov	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	3b05      	subs	r3, #5
 8006176:	fa00 f203 	lsl.w	r2, r0, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	635a      	str	r2, [r3, #52]	@ 0x34
 8006182:	e04c      	b.n	800621e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	2b0c      	cmp	r3, #12
 800618a:	d824      	bhi.n	80061d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	4613      	mov	r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	4413      	add	r3, r2
 800619c:	3b23      	subs	r3, #35	@ 0x23
 800619e:	221f      	movs	r2, #31
 80061a0:	fa02 f303 	lsl.w	r3, r2, r3
 80061a4:	43da      	mvns	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	400a      	ands	r2, r1
 80061ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	4618      	mov	r0, r3
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	4613      	mov	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	3b23      	subs	r3, #35	@ 0x23
 80061c8:	fa00 f203 	lsl.w	r2, r0, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80061d4:	e023      	b.n	800621e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685a      	ldr	r2, [r3, #4]
 80061e0:	4613      	mov	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4413      	add	r3, r2
 80061e6:	3b41      	subs	r3, #65	@ 0x41
 80061e8:	221f      	movs	r2, #31
 80061ea:	fa02 f303 	lsl.w	r3, r2, r3
 80061ee:	43da      	mvns	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	400a      	ands	r2, r1
 80061f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	b29b      	uxth	r3, r3
 8006204:	4618      	mov	r0, r3
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	4613      	mov	r3, r2
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	4413      	add	r3, r2
 8006210:	3b41      	subs	r3, #65	@ 0x41
 8006212:	fa00 f203 	lsl.w	r2, r0, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	430a      	orrs	r2, r1
 800621c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800621e:	4b29      	ldr	r3, [pc, #164]	@ (80062c4 <HAL_ADC_ConfigChannel+0x250>)
 8006220:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a28      	ldr	r2, [pc, #160]	@ (80062c8 <HAL_ADC_ConfigChannel+0x254>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d10f      	bne.n	800624c <HAL_ADC_ConfigChannel+0x1d8>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b12      	cmp	r3, #18
 8006232:	d10b      	bne.n	800624c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1d      	ldr	r2, [pc, #116]	@ (80062c8 <HAL_ADC_ConfigChannel+0x254>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d12b      	bne.n	80062ae <HAL_ADC_ConfigChannel+0x23a>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1c      	ldr	r2, [pc, #112]	@ (80062cc <HAL_ADC_ConfigChannel+0x258>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d003      	beq.n	8006268 <HAL_ADC_ConfigChannel+0x1f4>
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b11      	cmp	r3, #17
 8006266:	d122      	bne.n	80062ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a11      	ldr	r2, [pc, #68]	@ (80062cc <HAL_ADC_ConfigChannel+0x258>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d111      	bne.n	80062ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800628a:	4b11      	ldr	r3, [pc, #68]	@ (80062d0 <HAL_ADC_ConfigChannel+0x25c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a11      	ldr	r2, [pc, #68]	@ (80062d4 <HAL_ADC_ConfigChannel+0x260>)
 8006290:	fba2 2303 	umull	r2, r3, r2, r3
 8006294:	0c9a      	lsrs	r2, r3, #18
 8006296:	4613      	mov	r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	4413      	add	r3, r2
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80062a0:	e002      	b.n	80062a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	3b01      	subs	r3, #1
 80062a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f9      	bne.n	80062a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3714      	adds	r7, #20
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	40012300 	.word	0x40012300
 80062c8:	40012000 	.word	0x40012000
 80062cc:	10000012 	.word	0x10000012
 80062d0:	20000020 	.word	0x20000020
 80062d4:	431bde83 	.word	0x431bde83

080062d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80062e0:	4b79      	ldr	r3, [pc, #484]	@ (80064c8 <ADC_Init+0x1f0>)
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	431a      	orrs	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800630c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6859      	ldr	r1, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	021a      	lsls	r2, r3, #8
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	430a      	orrs	r2, r1
 8006320:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006330:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6859      	ldr	r1, [r3, #4]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	430a      	orrs	r2, r1
 8006342:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	689a      	ldr	r2, [r3, #8]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006352:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6899      	ldr	r1, [r3, #8]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68da      	ldr	r2, [r3, #12]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	430a      	orrs	r2, r1
 8006364:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636a:	4a58      	ldr	r2, [pc, #352]	@ (80064cc <ADC_Init+0x1f4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d022      	beq.n	80063b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800637e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6899      	ldr	r1, [r3, #8]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689a      	ldr	r2, [r3, #8]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80063a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6899      	ldr	r1, [r3, #8]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	609a      	str	r2, [r3, #8]
 80063b4:	e00f      	b.n	80063d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80063c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80063d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	689a      	ldr	r2, [r3, #8]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f022 0202 	bic.w	r2, r2, #2
 80063e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	6899      	ldr	r1, [r3, #8]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	7e1b      	ldrb	r3, [r3, #24]
 80063f0:	005a      	lsls	r2, r3, #1
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	430a      	orrs	r2, r1
 80063f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01b      	beq.n	800643c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006412:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006422:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642e:	3b01      	subs	r3, #1
 8006430:	035a      	lsls	r2, r3, #13
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
 800643a:	e007      	b.n	800644c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800644a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800645a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	3b01      	subs	r3, #1
 8006468:	051a      	lsls	r2, r3, #20
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	689a      	ldr	r2, [r3, #8]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006480:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	6899      	ldr	r1, [r3, #8]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800648e:	025a      	lsls	r2, r3, #9
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689a      	ldr	r2, [r3, #8]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6899      	ldr	r1, [r3, #8]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	029a      	lsls	r2, r3, #10
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	430a      	orrs	r2, r1
 80064ba:	609a      	str	r2, [r3, #8]
}
 80064bc:	bf00      	nop
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	40012300 	.word	0x40012300
 80064cc:	0f000001 	.word	0x0f000001

080064d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f003 0307 	and.w	r3, r3, #7
 80064de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80064e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <__NVIC_SetPriorityGrouping+0x44>)
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80064ec:	4013      	ands	r3, r2
 80064ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80064f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80064fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006502:	4a04      	ldr	r2, [pc, #16]	@ (8006514 <__NVIC_SetPriorityGrouping+0x44>)
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	60d3      	str	r3, [r2, #12]
}
 8006508:	bf00      	nop
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	e000ed00 	.word	0xe000ed00

08006518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800651c:	4b04      	ldr	r3, [pc, #16]	@ (8006530 <__NVIC_GetPriorityGrouping+0x18>)
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	0a1b      	lsrs	r3, r3, #8
 8006522:	f003 0307 	and.w	r3, r3, #7
}
 8006526:	4618      	mov	r0, r3
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	e000ed00 	.word	0xe000ed00

08006534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	4603      	mov	r3, r0
 800653c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800653e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006542:	2b00      	cmp	r3, #0
 8006544:	db0b      	blt.n	800655e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006546:	79fb      	ldrb	r3, [r7, #7]
 8006548:	f003 021f 	and.w	r2, r3, #31
 800654c:	4907      	ldr	r1, [pc, #28]	@ (800656c <__NVIC_EnableIRQ+0x38>)
 800654e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	2001      	movs	r0, #1
 8006556:	fa00 f202 	lsl.w	r2, r0, r2
 800655a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	e000e100 	.word	0xe000e100

08006570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	4603      	mov	r3, r0
 8006578:	6039      	str	r1, [r7, #0]
 800657a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800657c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006580:	2b00      	cmp	r3, #0
 8006582:	db0a      	blt.n	800659a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	b2da      	uxtb	r2, r3
 8006588:	490c      	ldr	r1, [pc, #48]	@ (80065bc <__NVIC_SetPriority+0x4c>)
 800658a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800658e:	0112      	lsls	r2, r2, #4
 8006590:	b2d2      	uxtb	r2, r2
 8006592:	440b      	add	r3, r1
 8006594:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006598:	e00a      	b.n	80065b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	b2da      	uxtb	r2, r3
 800659e:	4908      	ldr	r1, [pc, #32]	@ (80065c0 <__NVIC_SetPriority+0x50>)
 80065a0:	79fb      	ldrb	r3, [r7, #7]
 80065a2:	f003 030f 	and.w	r3, r3, #15
 80065a6:	3b04      	subs	r3, #4
 80065a8:	0112      	lsls	r2, r2, #4
 80065aa:	b2d2      	uxtb	r2, r2
 80065ac:	440b      	add	r3, r1
 80065ae:	761a      	strb	r2, [r3, #24]
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr
 80065bc:	e000e100 	.word	0xe000e100
 80065c0:	e000ed00 	.word	0xe000ed00

080065c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b089      	sub	sp, #36	@ 0x24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f003 0307 	and.w	r3, r3, #7
 80065d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	f1c3 0307 	rsb	r3, r3, #7
 80065de:	2b04      	cmp	r3, #4
 80065e0:	bf28      	it	cs
 80065e2:	2304      	movcs	r3, #4
 80065e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	3304      	adds	r3, #4
 80065ea:	2b06      	cmp	r3, #6
 80065ec:	d902      	bls.n	80065f4 <NVIC_EncodePriority+0x30>
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	3b03      	subs	r3, #3
 80065f2:	e000      	b.n	80065f6 <NVIC_EncodePriority+0x32>
 80065f4:	2300      	movs	r3, #0
 80065f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065f8:	f04f 32ff 	mov.w	r2, #4294967295
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006602:	43da      	mvns	r2, r3
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	401a      	ands	r2, r3
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800660c:	f04f 31ff 	mov.w	r1, #4294967295
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	fa01 f303 	lsl.w	r3, r1, r3
 8006616:	43d9      	mvns	r1, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800661c:	4313      	orrs	r3, r2
         );
}
 800661e:	4618      	mov	r0, r3
 8006620:	3724      	adds	r7, #36	@ 0x24
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
	...

0800662c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	3b01      	subs	r3, #1
 8006638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800663c:	d301      	bcc.n	8006642 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800663e:	2301      	movs	r3, #1
 8006640:	e00f      	b.n	8006662 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006642:	4a0a      	ldr	r2, [pc, #40]	@ (800666c <SysTick_Config+0x40>)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	3b01      	subs	r3, #1
 8006648:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800664a:	210f      	movs	r1, #15
 800664c:	f04f 30ff 	mov.w	r0, #4294967295
 8006650:	f7ff ff8e 	bl	8006570 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006654:	4b05      	ldr	r3, [pc, #20]	@ (800666c <SysTick_Config+0x40>)
 8006656:	2200      	movs	r2, #0
 8006658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800665a:	4b04      	ldr	r3, [pc, #16]	@ (800666c <SysTick_Config+0x40>)
 800665c:	2207      	movs	r2, #7
 800665e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3708      	adds	r7, #8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	e000e010 	.word	0xe000e010

08006670 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7ff ff29 	bl	80064d0 <__NVIC_SetPriorityGrouping>
}
 800667e:	bf00      	nop
 8006680:	3708      	adds	r7, #8
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006686:	b580      	push	{r7, lr}
 8006688:	b086      	sub	sp, #24
 800668a:	af00      	add	r7, sp, #0
 800668c:	4603      	mov	r3, r0
 800668e:	60b9      	str	r1, [r7, #8]
 8006690:	607a      	str	r2, [r7, #4]
 8006692:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006694:	2300      	movs	r3, #0
 8006696:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006698:	f7ff ff3e 	bl	8006518 <__NVIC_GetPriorityGrouping>
 800669c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	6978      	ldr	r0, [r7, #20]
 80066a4:	f7ff ff8e 	bl	80065c4 <NVIC_EncodePriority>
 80066a8:	4602      	mov	r2, r0
 80066aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066ae:	4611      	mov	r1, r2
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff ff5d 	bl	8006570 <__NVIC_SetPriority>
}
 80066b6:	bf00      	nop
 80066b8:	3718      	adds	r7, #24
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b082      	sub	sp, #8
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	4603      	mov	r3, r0
 80066c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff ff31 	bl	8006534 <__NVIC_EnableIRQ>
}
 80066d2:	bf00      	nop
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066da:	b580      	push	{r7, lr}
 80066dc:	b082      	sub	sp, #8
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7ff ffa2 	bl	800662c <SysTick_Config>
 80066e8:	4603      	mov	r3, r0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b084      	sub	sp, #16
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006700:	f7ff fac4 	bl	8005c8c <HAL_GetTick>
 8006704:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b02      	cmp	r3, #2
 8006710:	d008      	beq.n	8006724 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2280      	movs	r2, #128	@ 0x80
 8006716:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e052      	b.n	80067ca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0216 	bic.w	r2, r2, #22
 8006732:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695a      	ldr	r2, [r3, #20]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006742:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d103      	bne.n	8006754 <HAL_DMA_Abort+0x62>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006750:	2b00      	cmp	r3, #0
 8006752:	d007      	beq.n	8006764 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0208 	bic.w	r2, r2, #8
 8006762:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0201 	bic.w	r2, r2, #1
 8006772:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006774:	e013      	b.n	800679e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006776:	f7ff fa89 	bl	8005c8c <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	2b05      	cmp	r3, #5
 8006782:	d90c      	bls.n	800679e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2203      	movs	r2, #3
 800678e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e015      	b.n	80067ca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e4      	bne.n	8006776 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067b0:	223f      	movs	r2, #63	@ 0x3f
 80067b2:	409a      	lsls	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d004      	beq.n	80067f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2280      	movs	r2, #128	@ 0x80
 80067ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e00c      	b.n	800680a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2205      	movs	r2, #5
 80067f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0201 	bic.w	r2, r2, #1
 8006806:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
	...

08006818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006818:	b480      	push	{r7}
 800681a:	b089      	sub	sp, #36	@ 0x24
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006822:	2300      	movs	r3, #0
 8006824:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006826:	2300      	movs	r3, #0
 8006828:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800682a:	2300      	movs	r3, #0
 800682c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800682e:	2300      	movs	r3, #0
 8006830:	61fb      	str	r3, [r7, #28]
 8006832:	e159      	b.n	8006ae8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006834:	2201      	movs	r2, #1
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	4013      	ands	r3, r2
 8006846:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	429a      	cmp	r2, r3
 800684e:	f040 8148 	bne.w	8006ae2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	2b01      	cmp	r3, #1
 800685c:	d005      	beq.n	800686a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006866:	2b02      	cmp	r3, #2
 8006868:	d130      	bne.n	80068cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	2203      	movs	r2, #3
 8006876:	fa02 f303 	lsl.w	r3, r2, r3
 800687a:	43db      	mvns	r3, r3
 800687c:	69ba      	ldr	r2, [r7, #24]
 800687e:	4013      	ands	r3, r2
 8006880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	68da      	ldr	r2, [r3, #12]
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	fa02 f303 	lsl.w	r3, r2, r3
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	4313      	orrs	r3, r2
 8006892:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	69ba      	ldr	r2, [r7, #24]
 8006898:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80068a0:	2201      	movs	r2, #1
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	fa02 f303 	lsl.w	r3, r2, r3
 80068a8:	43db      	mvns	r3, r3
 80068aa:	69ba      	ldr	r2, [r7, #24]
 80068ac:	4013      	ands	r3, r2
 80068ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	091b      	lsrs	r3, r3, #4
 80068b6:	f003 0201 	and.w	r2, r3, #1
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	fa02 f303 	lsl.w	r3, r2, r3
 80068c0:	69ba      	ldr	r2, [r7, #24]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f003 0303 	and.w	r3, r3, #3
 80068d4:	2b03      	cmp	r3, #3
 80068d6:	d017      	beq.n	8006908 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	005b      	lsls	r3, r3, #1
 80068e2:	2203      	movs	r2, #3
 80068e4:	fa02 f303 	lsl.w	r3, r2, r3
 80068e8:	43db      	mvns	r3, r3
 80068ea:	69ba      	ldr	r2, [r7, #24]
 80068ec:	4013      	ands	r3, r2
 80068ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	005b      	lsls	r3, r3, #1
 80068f8:	fa02 f303 	lsl.w	r3, r2, r3
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	4313      	orrs	r3, r2
 8006900:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f003 0303 	and.w	r3, r3, #3
 8006910:	2b02      	cmp	r3, #2
 8006912:	d123      	bne.n	800695c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	08da      	lsrs	r2, r3, #3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3208      	adds	r2, #8
 800691c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006920:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	220f      	movs	r2, #15
 800692c:	fa02 f303 	lsl.w	r3, r2, r3
 8006930:	43db      	mvns	r3, r3
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	4013      	ands	r3, r2
 8006936:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	691a      	ldr	r2, [r3, #16]
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	69ba      	ldr	r2, [r7, #24]
 800694a:	4313      	orrs	r3, r2
 800694c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	08da      	lsrs	r2, r3, #3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3208      	adds	r2, #8
 8006956:	69b9      	ldr	r1, [r7, #24]
 8006958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	005b      	lsls	r3, r3, #1
 8006966:	2203      	movs	r2, #3
 8006968:	fa02 f303 	lsl.w	r3, r2, r3
 800696c:	43db      	mvns	r3, r3
 800696e:	69ba      	ldr	r2, [r7, #24]
 8006970:	4013      	ands	r3, r2
 8006972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f003 0203 	and.w	r2, r3, #3
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	fa02 f303 	lsl.w	r3, r2, r3
 8006984:	69ba      	ldr	r2, [r7, #24]
 8006986:	4313      	orrs	r3, r2
 8006988:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	69ba      	ldr	r2, [r7, #24]
 800698e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 80a2 	beq.w	8006ae2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800699e:	2300      	movs	r3, #0
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	4b57      	ldr	r3, [pc, #348]	@ (8006b00 <HAL_GPIO_Init+0x2e8>)
 80069a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a6:	4a56      	ldr	r2, [pc, #344]	@ (8006b00 <HAL_GPIO_Init+0x2e8>)
 80069a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80069ae:	4b54      	ldr	r3, [pc, #336]	@ (8006b00 <HAL_GPIO_Init+0x2e8>)
 80069b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069b6:	60fb      	str	r3, [r7, #12]
 80069b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069ba:	4a52      	ldr	r2, [pc, #328]	@ (8006b04 <HAL_GPIO_Init+0x2ec>)
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	089b      	lsrs	r3, r3, #2
 80069c0:	3302      	adds	r3, #2
 80069c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	f003 0303 	and.w	r3, r3, #3
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	220f      	movs	r2, #15
 80069d2:	fa02 f303 	lsl.w	r3, r2, r3
 80069d6:	43db      	mvns	r3, r3
 80069d8:	69ba      	ldr	r2, [r7, #24]
 80069da:	4013      	ands	r3, r2
 80069dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a49      	ldr	r2, [pc, #292]	@ (8006b08 <HAL_GPIO_Init+0x2f0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d019      	beq.n	8006a1a <HAL_GPIO_Init+0x202>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a48      	ldr	r2, [pc, #288]	@ (8006b0c <HAL_GPIO_Init+0x2f4>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d013      	beq.n	8006a16 <HAL_GPIO_Init+0x1fe>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a47      	ldr	r2, [pc, #284]	@ (8006b10 <HAL_GPIO_Init+0x2f8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d00d      	beq.n	8006a12 <HAL_GPIO_Init+0x1fa>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a46      	ldr	r2, [pc, #280]	@ (8006b14 <HAL_GPIO_Init+0x2fc>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d007      	beq.n	8006a0e <HAL_GPIO_Init+0x1f6>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a45      	ldr	r2, [pc, #276]	@ (8006b18 <HAL_GPIO_Init+0x300>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d101      	bne.n	8006a0a <HAL_GPIO_Init+0x1f2>
 8006a06:	2304      	movs	r3, #4
 8006a08:	e008      	b.n	8006a1c <HAL_GPIO_Init+0x204>
 8006a0a:	2307      	movs	r3, #7
 8006a0c:	e006      	b.n	8006a1c <HAL_GPIO_Init+0x204>
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e004      	b.n	8006a1c <HAL_GPIO_Init+0x204>
 8006a12:	2302      	movs	r3, #2
 8006a14:	e002      	b.n	8006a1c <HAL_GPIO_Init+0x204>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <HAL_GPIO_Init+0x204>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	69fa      	ldr	r2, [r7, #28]
 8006a1e:	f002 0203 	and.w	r2, r2, #3
 8006a22:	0092      	lsls	r2, r2, #2
 8006a24:	4093      	lsls	r3, r2
 8006a26:	69ba      	ldr	r2, [r7, #24]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a2c:	4935      	ldr	r1, [pc, #212]	@ (8006b04 <HAL_GPIO_Init+0x2ec>)
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	089b      	lsrs	r3, r3, #2
 8006a32:	3302      	adds	r3, #2
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a3a:	4b38      	ldr	r3, [pc, #224]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	43db      	mvns	r3, r3
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	4013      	ands	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a5e:	4a2f      	ldr	r2, [pc, #188]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a64:	4b2d      	ldr	r3, [pc, #180]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	4013      	ands	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d003      	beq.n	8006a88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a88:	4a24      	ldr	r2, [pc, #144]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a8e:	4b23      	ldr	r3, [pc, #140]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	43db      	mvns	r3, r3
 8006a98:	69ba      	ldr	r2, [r7, #24]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006aaa:	69ba      	ldr	r2, [r7, #24]
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ab8:	4b18      	ldr	r3, [pc, #96]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	43db      	mvns	r3, r3
 8006ac2:	69ba      	ldr	r2, [r7, #24]
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d003      	beq.n	8006adc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006adc:	4a0f      	ldr	r2, [pc, #60]	@ (8006b1c <HAL_GPIO_Init+0x304>)
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	61fb      	str	r3, [r7, #28]
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	2b0f      	cmp	r3, #15
 8006aec:	f67f aea2 	bls.w	8006834 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006af0:	bf00      	nop
 8006af2:	bf00      	nop
 8006af4:	3724      	adds	r7, #36	@ 0x24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40023800 	.word	0x40023800
 8006b04:	40013800 	.word	0x40013800
 8006b08:	40020000 	.word	0x40020000
 8006b0c:	40020400 	.word	0x40020400
 8006b10:	40020800 	.word	0x40020800
 8006b14:	40020c00 	.word	0x40020c00
 8006b18:	40021000 	.word	0x40021000
 8006b1c:	40013c00 	.word	0x40013c00

08006b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	460b      	mov	r3, r1
 8006b2a:	807b      	strh	r3, [r7, #2]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b30:	787b      	ldrb	r3, [r7, #1]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b36:	887a      	ldrh	r2, [r7, #2]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b3c:	e003      	b.n	8006b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b3e:	887b      	ldrh	r3, [r7, #2]
 8006b40:	041a      	lsls	r2, r3, #16
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	619a      	str	r2, [r3, #24]
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b085      	sub	sp, #20
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b64:	887a      	ldrh	r2, [r7, #2]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	4013      	ands	r3, r2
 8006b6a:	041a      	lsls	r2, r3, #16
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	43d9      	mvns	r1, r3
 8006b70:	887b      	ldrh	r3, [r7, #2]
 8006b72:	400b      	ands	r3, r1
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	619a      	str	r2, [r3, #24]
}
 8006b7a:	bf00      	nop
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
	...

08006b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b92:	4b08      	ldr	r3, [pc, #32]	@ (8006bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b94:	695a      	ldr	r2, [r3, #20]
 8006b96:	88fb      	ldrh	r3, [r7, #6]
 8006b98:	4013      	ands	r3, r2
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d006      	beq.n	8006bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b9e:	4a05      	ldr	r2, [pc, #20]	@ (8006bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ba0:	88fb      	ldrh	r3, [r7, #6]
 8006ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006ba4:	88fb      	ldrh	r3, [r7, #6]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7fc fc48 	bl	800343c <HAL_GPIO_EXTI_Callback>
  }
}
 8006bac:	bf00      	nop
 8006bae:	3708      	adds	r7, #8
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	40013c00 	.word	0x40013c00

08006bb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b086      	sub	sp, #24
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e267      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d075      	beq.n	8006cc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bd6:	4b88      	ldr	r3, [pc, #544]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f003 030c 	and.w	r3, r3, #12
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d00c      	beq.n	8006bfc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006be2:	4b85      	ldr	r3, [pc, #532]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bea:	2b08      	cmp	r3, #8
 8006bec:	d112      	bne.n	8006c14 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006bee:	4b82      	ldr	r3, [pc, #520]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bfa:	d10b      	bne.n	8006c14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bfc:	4b7e      	ldr	r3, [pc, #504]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d05b      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x108>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d157      	bne.n	8006cc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e242      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c1c:	d106      	bne.n	8006c2c <HAL_RCC_OscConfig+0x74>
 8006c1e:	4b76      	ldr	r3, [pc, #472]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a75      	ldr	r2, [pc, #468]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c28:	6013      	str	r3, [r2, #0]
 8006c2a:	e01d      	b.n	8006c68 <HAL_RCC_OscConfig+0xb0>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c34:	d10c      	bne.n	8006c50 <HAL_RCC_OscConfig+0x98>
 8006c36:	4b70      	ldr	r3, [pc, #448]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a6f      	ldr	r2, [pc, #444]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	4b6d      	ldr	r3, [pc, #436]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a6c      	ldr	r2, [pc, #432]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c4c:	6013      	str	r3, [r2, #0]
 8006c4e:	e00b      	b.n	8006c68 <HAL_RCC_OscConfig+0xb0>
 8006c50:	4b69      	ldr	r3, [pc, #420]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a68      	ldr	r2, [pc, #416]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c5a:	6013      	str	r3, [r2, #0]
 8006c5c:	4b66      	ldr	r3, [pc, #408]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a65      	ldr	r2, [pc, #404]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d013      	beq.n	8006c98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c70:	f7ff f80c 	bl	8005c8c <HAL_GetTick>
 8006c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c78:	f7ff f808 	bl	8005c8c <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b64      	cmp	r3, #100	@ 0x64
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e207      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c8a:	4b5b      	ldr	r3, [pc, #364]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d0f0      	beq.n	8006c78 <HAL_RCC_OscConfig+0xc0>
 8006c96:	e014      	b.n	8006cc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c98:	f7fe fff8 	bl	8005c8c <HAL_GetTick>
 8006c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ca0:	f7fe fff4 	bl	8005c8c <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b64      	cmp	r3, #100	@ 0x64
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e1f3      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cb2:	4b51      	ldr	r3, [pc, #324]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1f0      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xe8>
 8006cbe:	e000      	b.n	8006cc2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d063      	beq.n	8006d96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006cce:	4b4a      	ldr	r3, [pc, #296]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f003 030c 	and.w	r3, r3, #12
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00b      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cda:	4b47      	ldr	r3, [pc, #284]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006ce2:	2b08      	cmp	r3, #8
 8006ce4:	d11c      	bne.n	8006d20 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ce6:	4b44      	ldr	r3, [pc, #272]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d116      	bne.n	8006d20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006cf2:	4b41      	ldr	r3, [pc, #260]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d005      	beq.n	8006d0a <HAL_RCC_OscConfig+0x152>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d001      	beq.n	8006d0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e1c7      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	00db      	lsls	r3, r3, #3
 8006d18:	4937      	ldr	r1, [pc, #220]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d1e:	e03a      	b.n	8006d96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d020      	beq.n	8006d6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d28:	4b34      	ldr	r3, [pc, #208]	@ (8006dfc <HAL_RCC_OscConfig+0x244>)
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d2e:	f7fe ffad 	bl	8005c8c <HAL_GetTick>
 8006d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d34:	e008      	b.n	8006d48 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d36:	f7fe ffa9 	bl	8005c8c <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e1a8      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d48:	4b2b      	ldr	r3, [pc, #172]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0f0      	beq.n	8006d36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d54:	4b28      	ldr	r3, [pc, #160]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	4925      	ldr	r1, [pc, #148]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d64:	4313      	orrs	r3, r2
 8006d66:	600b      	str	r3, [r1, #0]
 8006d68:	e015      	b.n	8006d96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d6a:	4b24      	ldr	r3, [pc, #144]	@ (8006dfc <HAL_RCC_OscConfig+0x244>)
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d70:	f7fe ff8c 	bl	8005c8c <HAL_GetTick>
 8006d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d76:	e008      	b.n	8006d8a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d78:	f7fe ff88 	bl	8005c8c <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d901      	bls.n	8006d8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	e187      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1f0      	bne.n	8006d78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0308 	and.w	r3, r3, #8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d036      	beq.n	8006e10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d016      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006daa:	4b15      	ldr	r3, [pc, #84]	@ (8006e00 <HAL_RCC_OscConfig+0x248>)
 8006dac:	2201      	movs	r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006db0:	f7fe ff6c 	bl	8005c8c <HAL_GetTick>
 8006db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006db6:	e008      	b.n	8006dca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006db8:	f7fe ff68 	bl	8005c8c <HAL_GetTick>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	2b02      	cmp	r3, #2
 8006dc4:	d901      	bls.n	8006dca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e167      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dca:	4b0b      	ldr	r3, [pc, #44]	@ (8006df8 <HAL_RCC_OscConfig+0x240>)
 8006dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d0f0      	beq.n	8006db8 <HAL_RCC_OscConfig+0x200>
 8006dd6:	e01b      	b.n	8006e10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006dd8:	4b09      	ldr	r3, [pc, #36]	@ (8006e00 <HAL_RCC_OscConfig+0x248>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dde:	f7fe ff55 	bl	8005c8c <HAL_GetTick>
 8006de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006de4:	e00e      	b.n	8006e04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006de6:	f7fe ff51 	bl	8005c8c <HAL_GetTick>
 8006dea:	4602      	mov	r2, r0
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	1ad3      	subs	r3, r2, r3
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d907      	bls.n	8006e04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e150      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	42470000 	.word	0x42470000
 8006e00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e04:	4b88      	ldr	r3, [pc, #544]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d1ea      	bne.n	8006de6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 8097 	beq.w	8006f4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e22:	4b81      	ldr	r3, [pc, #516]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10f      	bne.n	8006e4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e2e:	2300      	movs	r3, #0
 8006e30:	60bb      	str	r3, [r7, #8]
 8006e32:	4b7d      	ldr	r3, [pc, #500]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e36:	4a7c      	ldr	r2, [pc, #496]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e3e:	4b7a      	ldr	r3, [pc, #488]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e46:	60bb      	str	r3, [r7, #8]
 8006e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e4e:	4b77      	ldr	r3, [pc, #476]	@ (800702c <HAL_RCC_OscConfig+0x474>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d118      	bne.n	8006e8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e5a:	4b74      	ldr	r3, [pc, #464]	@ (800702c <HAL_RCC_OscConfig+0x474>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a73      	ldr	r2, [pc, #460]	@ (800702c <HAL_RCC_OscConfig+0x474>)
 8006e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e66:	f7fe ff11 	bl	8005c8c <HAL_GetTick>
 8006e6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e6c:	e008      	b.n	8006e80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e6e:	f7fe ff0d 	bl	8005c8c <HAL_GetTick>
 8006e72:	4602      	mov	r2, r0
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d901      	bls.n	8006e80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e10c      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e80:	4b6a      	ldr	r3, [pc, #424]	@ (800702c <HAL_RCC_OscConfig+0x474>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d0f0      	beq.n	8006e6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d106      	bne.n	8006ea2 <HAL_RCC_OscConfig+0x2ea>
 8006e94:	4b64      	ldr	r3, [pc, #400]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e98:	4a63      	ldr	r2, [pc, #396]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006e9a:	f043 0301 	orr.w	r3, r3, #1
 8006e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ea0:	e01c      	b.n	8006edc <HAL_RCC_OscConfig+0x324>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	2b05      	cmp	r3, #5
 8006ea8:	d10c      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x30c>
 8006eaa:	4b5f      	ldr	r3, [pc, #380]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eae:	4a5e      	ldr	r2, [pc, #376]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	f043 0304 	orr.w	r3, r3, #4
 8006eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eb6:	4b5c      	ldr	r3, [pc, #368]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eba:	4a5b      	ldr	r2, [pc, #364]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006ebc:	f043 0301 	orr.w	r3, r3, #1
 8006ec0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ec2:	e00b      	b.n	8006edc <HAL_RCC_OscConfig+0x324>
 8006ec4:	4b58      	ldr	r3, [pc, #352]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ec8:	4a57      	ldr	r2, [pc, #348]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006eca:	f023 0301 	bic.w	r3, r3, #1
 8006ece:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ed0:	4b55      	ldr	r3, [pc, #340]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ed4:	4a54      	ldr	r2, [pc, #336]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006ed6:	f023 0304 	bic.w	r3, r3, #4
 8006eda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d015      	beq.n	8006f10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ee4:	f7fe fed2 	bl	8005c8c <HAL_GetTick>
 8006ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eea:	e00a      	b.n	8006f02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006eec:	f7fe fece 	bl	8005c8c <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e0cb      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f02:	4b49      	ldr	r3, [pc, #292]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f06:	f003 0302 	and.w	r3, r3, #2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d0ee      	beq.n	8006eec <HAL_RCC_OscConfig+0x334>
 8006f0e:	e014      	b.n	8006f3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f10:	f7fe febc 	bl	8005c8c <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f16:	e00a      	b.n	8006f2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f18:	f7fe feb8 	bl	8005c8c <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d901      	bls.n	8006f2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e0b5      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1ee      	bne.n	8006f18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f3a:	7dfb      	ldrb	r3, [r7, #23]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d105      	bne.n	8006f4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f40:	4b39      	ldr	r3, [pc, #228]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	4a38      	ldr	r2, [pc, #224]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 80a1 	beq.w	8007098 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f56:	4b34      	ldr	r3, [pc, #208]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f003 030c 	and.w	r3, r3, #12
 8006f5e:	2b08      	cmp	r3, #8
 8006f60:	d05c      	beq.n	800701c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d141      	bne.n	8006fee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f6a:	4b31      	ldr	r3, [pc, #196]	@ (8007030 <HAL_RCC_OscConfig+0x478>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f70:	f7fe fe8c 	bl	8005c8c <HAL_GetTick>
 8006f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f76:	e008      	b.n	8006f8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f78:	f7fe fe88 	bl	8005c8c <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d901      	bls.n	8006f8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e087      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f8a:	4b27      	ldr	r3, [pc, #156]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1f0      	bne.n	8006f78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	69da      	ldr	r2, [r3, #28]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	431a      	orrs	r2, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa4:	019b      	lsls	r3, r3, #6
 8006fa6:	431a      	orrs	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fac:	085b      	lsrs	r3, r3, #1
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	041b      	lsls	r3, r3, #16
 8006fb2:	431a      	orrs	r2, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb8:	061b      	lsls	r3, r3, #24
 8006fba:	491b      	ldr	r1, [pc, #108]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8007030 <HAL_RCC_OscConfig+0x478>)
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fc6:	f7fe fe61 	bl	8005c8c <HAL_GetTick>
 8006fca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fcc:	e008      	b.n	8006fe0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fce:	f7fe fe5d 	bl	8005c8c <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d901      	bls.n	8006fe0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e05c      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fe0:	4b11      	ldr	r3, [pc, #68]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d0f0      	beq.n	8006fce <HAL_RCC_OscConfig+0x416>
 8006fec:	e054      	b.n	8007098 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fee:	4b10      	ldr	r3, [pc, #64]	@ (8007030 <HAL_RCC_OscConfig+0x478>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ff4:	f7fe fe4a 	bl	8005c8c <HAL_GetTick>
 8006ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ffa:	e008      	b.n	800700e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ffc:	f7fe fe46 	bl	8005c8c <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	2b02      	cmp	r3, #2
 8007008:	d901      	bls.n	800700e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e045      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800700e:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <HAL_RCC_OscConfig+0x470>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1f0      	bne.n	8006ffc <HAL_RCC_OscConfig+0x444>
 800701a:	e03d      	b.n	8007098 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d107      	bne.n	8007034 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e038      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
 8007028:	40023800 	.word	0x40023800
 800702c:	40007000 	.word	0x40007000
 8007030:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007034:	4b1b      	ldr	r3, [pc, #108]	@ (80070a4 <HAL_RCC_OscConfig+0x4ec>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d028      	beq.n	8007094 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800704c:	429a      	cmp	r2, r3
 800704e:	d121      	bne.n	8007094 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800705a:	429a      	cmp	r2, r3
 800705c:	d11a      	bne.n	8007094 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007064:	4013      	ands	r3, r2
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800706a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800706c:	4293      	cmp	r3, r2
 800706e:	d111      	bne.n	8007094 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707a:	085b      	lsrs	r3, r3, #1
 800707c:	3b01      	subs	r3, #1
 800707e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007080:	429a      	cmp	r2, r3
 8007082:	d107      	bne.n	8007094 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007090:	429a      	cmp	r2, r3
 8007092:	d001      	beq.n	8007098 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e000      	b.n	800709a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	40023800 	.word	0x40023800

080070a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	e0cc      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070bc:	4b68      	ldr	r3, [pc, #416]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 0307 	and.w	r3, r3, #7
 80070c4:	683a      	ldr	r2, [r7, #0]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d90c      	bls.n	80070e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ca:	4b65      	ldr	r3, [pc, #404]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070d2:	4b63      	ldr	r3, [pc, #396]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0307 	and.w	r3, r3, #7
 80070da:	683a      	ldr	r2, [r7, #0]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d001      	beq.n	80070e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e0b8      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d020      	beq.n	8007132 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d005      	beq.n	8007108 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070fc:	4b59      	ldr	r3, [pc, #356]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	4a58      	ldr	r2, [pc, #352]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007102:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007106:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b00      	cmp	r3, #0
 8007112:	d005      	beq.n	8007120 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007114:	4b53      	ldr	r3, [pc, #332]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	4a52      	ldr	r2, [pc, #328]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 800711a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800711e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007120:	4b50      	ldr	r3, [pc, #320]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	494d      	ldr	r1, [pc, #308]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 800712e:	4313      	orrs	r3, r2
 8007130:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b00      	cmp	r3, #0
 800713c:	d044      	beq.n	80071c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d107      	bne.n	8007156 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007146:	4b47      	ldr	r3, [pc, #284]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d119      	bne.n	8007186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e07f      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	2b02      	cmp	r3, #2
 800715c:	d003      	beq.n	8007166 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007162:	2b03      	cmp	r3, #3
 8007164:	d107      	bne.n	8007176 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007166:	4b3f      	ldr	r3, [pc, #252]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800716e:	2b00      	cmp	r3, #0
 8007170:	d109      	bne.n	8007186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e06f      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007176:	4b3b      	ldr	r3, [pc, #236]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e067      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007186:	4b37      	ldr	r3, [pc, #220]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f023 0203 	bic.w	r2, r3, #3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	4934      	ldr	r1, [pc, #208]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007194:	4313      	orrs	r3, r2
 8007196:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007198:	f7fe fd78 	bl	8005c8c <HAL_GetTick>
 800719c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800719e:	e00a      	b.n	80071b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071a0:	f7fe fd74 	bl	8005c8c <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d901      	bls.n	80071b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e04f      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071b6:	4b2b      	ldr	r3, [pc, #172]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f003 020c 	and.w	r2, r3, #12
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d1eb      	bne.n	80071a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071c8:	4b25      	ldr	r3, [pc, #148]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0307 	and.w	r3, r3, #7
 80071d0:	683a      	ldr	r2, [r7, #0]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d20c      	bcs.n	80071f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071d6:	4b22      	ldr	r3, [pc, #136]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	b2d2      	uxtb	r2, r2
 80071dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071de:	4b20      	ldr	r3, [pc, #128]	@ (8007260 <HAL_RCC_ClockConfig+0x1b8>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	683a      	ldr	r2, [r7, #0]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d001      	beq.n	80071f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e032      	b.n	8007256 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 0304 	and.w	r3, r3, #4
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d008      	beq.n	800720e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071fc:	4b19      	ldr	r3, [pc, #100]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	4916      	ldr	r1, [pc, #88]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 800720a:	4313      	orrs	r3, r2
 800720c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0308 	and.w	r3, r3, #8
 8007216:	2b00      	cmp	r3, #0
 8007218:	d009      	beq.n	800722e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800721a:	4b12      	ldr	r3, [pc, #72]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	490e      	ldr	r1, [pc, #56]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 800722a:	4313      	orrs	r3, r2
 800722c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800722e:	f000 f821 	bl	8007274 <HAL_RCC_GetSysClockFreq>
 8007232:	4602      	mov	r2, r0
 8007234:	4b0b      	ldr	r3, [pc, #44]	@ (8007264 <HAL_RCC_ClockConfig+0x1bc>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	091b      	lsrs	r3, r3, #4
 800723a:	f003 030f 	and.w	r3, r3, #15
 800723e:	490a      	ldr	r1, [pc, #40]	@ (8007268 <HAL_RCC_ClockConfig+0x1c0>)
 8007240:	5ccb      	ldrb	r3, [r1, r3]
 8007242:	fa22 f303 	lsr.w	r3, r2, r3
 8007246:	4a09      	ldr	r2, [pc, #36]	@ (800726c <HAL_RCC_ClockConfig+0x1c4>)
 8007248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800724a:	4b09      	ldr	r3, [pc, #36]	@ (8007270 <HAL_RCC_ClockConfig+0x1c8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4618      	mov	r0, r3
 8007250:	f7fe fcd8 	bl	8005c04 <HAL_InitTick>

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	40023c00 	.word	0x40023c00
 8007264:	40023800 	.word	0x40023800
 8007268:	0800fbfc 	.word	0x0800fbfc
 800726c:	20000020 	.word	0x20000020
 8007270:	20000024 	.word	0x20000024

08007274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007274:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007278:	b090      	sub	sp, #64	@ 0x40
 800727a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007280:	2300      	movs	r3, #0
 8007282:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007284:	2300      	movs	r3, #0
 8007286:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007288:	2300      	movs	r3, #0
 800728a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800728c:	4b59      	ldr	r3, [pc, #356]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f003 030c 	and.w	r3, r3, #12
 8007294:	2b08      	cmp	r3, #8
 8007296:	d00d      	beq.n	80072b4 <HAL_RCC_GetSysClockFreq+0x40>
 8007298:	2b08      	cmp	r3, #8
 800729a:	f200 80a1 	bhi.w	80073e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <HAL_RCC_GetSysClockFreq+0x34>
 80072a2:	2b04      	cmp	r3, #4
 80072a4:	d003      	beq.n	80072ae <HAL_RCC_GetSysClockFreq+0x3a>
 80072a6:	e09b      	b.n	80073e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072a8:	4b53      	ldr	r3, [pc, #332]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80072aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80072ac:	e09b      	b.n	80073e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072ae:	4b53      	ldr	r3, [pc, #332]	@ (80073fc <HAL_RCC_GetSysClockFreq+0x188>)
 80072b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80072b2:	e098      	b.n	80073e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072b4:	4b4f      	ldr	r3, [pc, #316]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072be:	4b4d      	ldr	r3, [pc, #308]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d028      	beq.n	800731c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072ca:	4b4a      	ldr	r3, [pc, #296]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	099b      	lsrs	r3, r3, #6
 80072d0:	2200      	movs	r2, #0
 80072d2:	623b      	str	r3, [r7, #32]
 80072d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80072d6:	6a3b      	ldr	r3, [r7, #32]
 80072d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80072dc:	2100      	movs	r1, #0
 80072de:	4b47      	ldr	r3, [pc, #284]	@ (80073fc <HAL_RCC_GetSysClockFreq+0x188>)
 80072e0:	fb03 f201 	mul.w	r2, r3, r1
 80072e4:	2300      	movs	r3, #0
 80072e6:	fb00 f303 	mul.w	r3, r0, r3
 80072ea:	4413      	add	r3, r2
 80072ec:	4a43      	ldr	r2, [pc, #268]	@ (80073fc <HAL_RCC_GetSysClockFreq+0x188>)
 80072ee:	fba0 1202 	umull	r1, r2, r0, r2
 80072f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072f4:	460a      	mov	r2, r1
 80072f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80072f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072fa:	4413      	add	r3, r2
 80072fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007300:	2200      	movs	r2, #0
 8007302:	61bb      	str	r3, [r7, #24]
 8007304:	61fa      	str	r2, [r7, #28]
 8007306:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800730a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800730e:	f7f9 fc53 	bl	8000bb8 <__aeabi_uldivmod>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4613      	mov	r3, r2
 8007318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800731a:	e053      	b.n	80073c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800731c:	4b35      	ldr	r3, [pc, #212]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	099b      	lsrs	r3, r3, #6
 8007322:	2200      	movs	r2, #0
 8007324:	613b      	str	r3, [r7, #16]
 8007326:	617a      	str	r2, [r7, #20]
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800732e:	f04f 0b00 	mov.w	fp, #0
 8007332:	4652      	mov	r2, sl
 8007334:	465b      	mov	r3, fp
 8007336:	f04f 0000 	mov.w	r0, #0
 800733a:	f04f 0100 	mov.w	r1, #0
 800733e:	0159      	lsls	r1, r3, #5
 8007340:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007344:	0150      	lsls	r0, r2, #5
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	ebb2 080a 	subs.w	r8, r2, sl
 800734e:	eb63 090b 	sbc.w	r9, r3, fp
 8007352:	f04f 0200 	mov.w	r2, #0
 8007356:	f04f 0300 	mov.w	r3, #0
 800735a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800735e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007362:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007366:	ebb2 0408 	subs.w	r4, r2, r8
 800736a:	eb63 0509 	sbc.w	r5, r3, r9
 800736e:	f04f 0200 	mov.w	r2, #0
 8007372:	f04f 0300 	mov.w	r3, #0
 8007376:	00eb      	lsls	r3, r5, #3
 8007378:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800737c:	00e2      	lsls	r2, r4, #3
 800737e:	4614      	mov	r4, r2
 8007380:	461d      	mov	r5, r3
 8007382:	eb14 030a 	adds.w	r3, r4, sl
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	eb45 030b 	adc.w	r3, r5, fp
 800738c:	607b      	str	r3, [r7, #4]
 800738e:	f04f 0200 	mov.w	r2, #0
 8007392:	f04f 0300 	mov.w	r3, #0
 8007396:	e9d7 4500 	ldrd	r4, r5, [r7]
 800739a:	4629      	mov	r1, r5
 800739c:	028b      	lsls	r3, r1, #10
 800739e:	4621      	mov	r1, r4
 80073a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80073a4:	4621      	mov	r1, r4
 80073a6:	028a      	lsls	r2, r1, #10
 80073a8:	4610      	mov	r0, r2
 80073aa:	4619      	mov	r1, r3
 80073ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ae:	2200      	movs	r2, #0
 80073b0:	60bb      	str	r3, [r7, #8]
 80073b2:	60fa      	str	r2, [r7, #12]
 80073b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073b8:	f7f9 fbfe 	bl	8000bb8 <__aeabi_uldivmod>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4613      	mov	r3, r2
 80073c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80073c4:	4b0b      	ldr	r3, [pc, #44]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	0c1b      	lsrs	r3, r3, #16
 80073ca:	f003 0303 	and.w	r3, r3, #3
 80073ce:	3301      	adds	r3, #1
 80073d0:	005b      	lsls	r3, r3, #1
 80073d2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80073d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073de:	e002      	b.n	80073e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80073e0:	4b05      	ldr	r3, [pc, #20]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80073e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3740      	adds	r7, #64	@ 0x40
 80073ec:	46bd      	mov	sp, r7
 80073ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073f2:	bf00      	nop
 80073f4:	40023800 	.word	0x40023800
 80073f8:	00f42400 	.word	0x00f42400
 80073fc:	017d7840 	.word	0x017d7840

08007400 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007400:	b480      	push	{r7}
 8007402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007404:	4b03      	ldr	r3, [pc, #12]	@ (8007414 <HAL_RCC_GetHCLKFreq+0x14>)
 8007406:	681b      	ldr	r3, [r3, #0]
}
 8007408:	4618      	mov	r0, r3
 800740a:	46bd      	mov	sp, r7
 800740c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop
 8007414:	20000020 	.word	0x20000020

08007418 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800741c:	f7ff fff0 	bl	8007400 <HAL_RCC_GetHCLKFreq>
 8007420:	4602      	mov	r2, r0
 8007422:	4b05      	ldr	r3, [pc, #20]	@ (8007438 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	0a9b      	lsrs	r3, r3, #10
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	4903      	ldr	r1, [pc, #12]	@ (800743c <HAL_RCC_GetPCLK1Freq+0x24>)
 800742e:	5ccb      	ldrb	r3, [r1, r3]
 8007430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007434:	4618      	mov	r0, r3
 8007436:	bd80      	pop	{r7, pc}
 8007438:	40023800 	.word	0x40023800
 800743c:	0800fc0c 	.word	0x0800fc0c

08007440 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007444:	f7ff ffdc 	bl	8007400 <HAL_RCC_GetHCLKFreq>
 8007448:	4602      	mov	r2, r0
 800744a:	4b05      	ldr	r3, [pc, #20]	@ (8007460 <HAL_RCC_GetPCLK2Freq+0x20>)
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	0b5b      	lsrs	r3, r3, #13
 8007450:	f003 0307 	and.w	r3, r3, #7
 8007454:	4903      	ldr	r1, [pc, #12]	@ (8007464 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007456:	5ccb      	ldrb	r3, [r1, r3]
 8007458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800745c:	4618      	mov	r0, r3
 800745e:	bd80      	pop	{r7, pc}
 8007460:	40023800 	.word	0x40023800
 8007464:	0800fc0c 	.word	0x0800fc0c

08007468 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e07b      	b.n	8007572 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747e:	2b00      	cmp	r3, #0
 8007480:	d108      	bne.n	8007494 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800748a:	d009      	beq.n	80074a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	61da      	str	r2, [r3, #28]
 8007492:	e005      	b.n	80074a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d106      	bne.n	80074c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fd ff4c 	bl	8005358 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80074e8:	431a      	orrs	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074f2:	431a      	orrs	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	431a      	orrs	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007510:	431a      	orrs	r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800751a:	431a      	orrs	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007524:	ea42 0103 	orr.w	r1, r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	699b      	ldr	r3, [r3, #24]
 800753c:	0c1b      	lsrs	r3, r3, #16
 800753e:	f003 0104 	and.w	r1, r3, #4
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007546:	f003 0210 	and.w	r2, r3, #16
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	69da      	ldr	r2, [r3, #28]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007560:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b088      	sub	sp, #32
 800757e:	af00      	add	r7, sp, #0
 8007580:	60f8      	str	r0, [r7, #12]
 8007582:	60b9      	str	r1, [r7, #8]
 8007584:	603b      	str	r3, [r7, #0]
 8007586:	4613      	mov	r3, r2
 8007588:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800758a:	f7fe fb7f 	bl	8005c8c <HAL_GetTick>
 800758e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007590:	88fb      	ldrh	r3, [r7, #6]
 8007592:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b01      	cmp	r3, #1
 800759e:	d001      	beq.n	80075a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80075a0:	2302      	movs	r3, #2
 80075a2:	e12a      	b.n	80077fa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d002      	beq.n	80075b0 <HAL_SPI_Transmit+0x36>
 80075aa:	88fb      	ldrh	r3, [r7, #6]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e122      	b.n	80077fa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d101      	bne.n	80075c2 <HAL_SPI_Transmit+0x48>
 80075be:	2302      	movs	r3, #2
 80075c0:	e11b      	b.n	80077fa <HAL_SPI_Transmit+0x280>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2203      	movs	r2, #3
 80075ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	88fa      	ldrh	r2, [r7, #6]
 80075e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	88fa      	ldrh	r2, [r7, #6]
 80075e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2200      	movs	r2, #0
 80075f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007610:	d10f      	bne.n	8007632 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007620:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007630:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763c:	2b40      	cmp	r3, #64	@ 0x40
 800763e:	d007      	beq.n	8007650 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800764e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007658:	d152      	bne.n	8007700 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d002      	beq.n	8007668 <HAL_SPI_Transmit+0xee>
 8007662:	8b7b      	ldrh	r3, [r7, #26]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d145      	bne.n	80076f4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800766c:	881a      	ldrh	r2, [r3, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007678:	1c9a      	adds	r2, r3, #2
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007682:	b29b      	uxth	r3, r3
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800768c:	e032      	b.n	80076f4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b02      	cmp	r3, #2
 800769a:	d112      	bne.n	80076c2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076a0:	881a      	ldrh	r2, [r3, #0]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ac:	1c9a      	adds	r2, r3, #2
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80076c0:	e018      	b.n	80076f4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076c2:	f7fe fae3 	bl	8005c8c <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d803      	bhi.n	80076da <HAL_SPI_Transmit+0x160>
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d8:	d102      	bne.n	80076e0 <HAL_SPI_Transmit+0x166>
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d109      	bne.n	80076f4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e082      	b.n	80077fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1c7      	bne.n	800768e <HAL_SPI_Transmit+0x114>
 80076fe:	e053      	b.n	80077a8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d002      	beq.n	800770e <HAL_SPI_Transmit+0x194>
 8007708:	8b7b      	ldrh	r3, [r7, #26]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d147      	bne.n	800779e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	330c      	adds	r3, #12
 8007718:	7812      	ldrb	r2, [r2, #0]
 800771a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800772a:	b29b      	uxth	r3, r3
 800772c:	3b01      	subs	r3, #1
 800772e:	b29a      	uxth	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007734:	e033      	b.n	800779e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f003 0302 	and.w	r3, r3, #2
 8007740:	2b02      	cmp	r3, #2
 8007742:	d113      	bne.n	800776c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	330c      	adds	r3, #12
 800774e:	7812      	ldrb	r2, [r2, #0]
 8007750:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007760:	b29b      	uxth	r3, r3
 8007762:	3b01      	subs	r3, #1
 8007764:	b29a      	uxth	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	86da      	strh	r2, [r3, #54]	@ 0x36
 800776a:	e018      	b.n	800779e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800776c:	f7fe fa8e 	bl	8005c8c <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	683a      	ldr	r2, [r7, #0]
 8007778:	429a      	cmp	r2, r3
 800777a:	d803      	bhi.n	8007784 <HAL_SPI_Transmit+0x20a>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007782:	d102      	bne.n	800778a <HAL_SPI_Transmit+0x210>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d109      	bne.n	800779e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e02d      	b.n	80077fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1c6      	bne.n	8007736 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077a8:	69fa      	ldr	r2, [r7, #28]
 80077aa:	6839      	ldr	r1, [r7, #0]
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f000 fbd9 	bl	8007f64 <SPI_EndRxTxTransaction>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d002      	beq.n	80077be <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2220      	movs	r2, #32
 80077bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10a      	bne.n	80077dc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077c6:	2300      	movs	r3, #0
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	617b      	str	r3, [r7, #20]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	617b      	str	r3, [r7, #20]
 80077da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e000      	b.n	80077fa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80077f8:	2300      	movs	r3, #0
  }
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3720      	adds	r7, #32
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}

08007802 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007802:	b580      	push	{r7, lr}
 8007804:	b088      	sub	sp, #32
 8007806:	af02      	add	r7, sp, #8
 8007808:	60f8      	str	r0, [r7, #12]
 800780a:	60b9      	str	r1, [r7, #8]
 800780c:	603b      	str	r3, [r7, #0]
 800780e:	4613      	mov	r3, r2
 8007810:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b01      	cmp	r3, #1
 800781c:	d001      	beq.n	8007822 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800781e:	2302      	movs	r3, #2
 8007820:	e104      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d002      	beq.n	800782e <HAL_SPI_Receive+0x2c>
 8007828:	88fb      	ldrh	r3, [r7, #6]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e0fc      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800783a:	d112      	bne.n	8007862 <HAL_SPI_Receive+0x60>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d10e      	bne.n	8007862 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2204      	movs	r2, #4
 8007848:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800784c:	88fa      	ldrh	r2, [r7, #6]
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	4613      	mov	r3, r2
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	68b9      	ldr	r1, [r7, #8]
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 f8eb 	bl	8007a34 <HAL_SPI_TransmitReceive>
 800785e:	4603      	mov	r3, r0
 8007860:	e0e4      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007862:	f7fe fa13 	bl	8005c8c <HAL_GetTick>
 8007866:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800786e:	2b01      	cmp	r3, #1
 8007870:	d101      	bne.n	8007876 <HAL_SPI_Receive+0x74>
 8007872:	2302      	movs	r3, #2
 8007874:	e0da      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2201      	movs	r2, #1
 800787a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2204      	movs	r2, #4
 8007882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	68ba      	ldr	r2, [r7, #8]
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	88fa      	ldrh	r2, [r7, #6]
 8007896:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	88fa      	ldrh	r2, [r7, #6]
 800789c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2200      	movs	r2, #0
 80078a8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c4:	d10f      	bne.n	80078e6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80078e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f0:	2b40      	cmp	r3, #64	@ 0x40
 80078f2:	d007      	beq.n	8007904 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007902:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d170      	bne.n	80079ee <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800790c:	e035      	b.n	800797a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f003 0301 	and.w	r3, r3, #1
 8007918:	2b01      	cmp	r3, #1
 800791a:	d115      	bne.n	8007948 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f103 020c 	add.w	r2, r3, #12
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007928:	7812      	ldrb	r2, [r2, #0]
 800792a:	b2d2      	uxtb	r2, r2
 800792c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007932:	1c5a      	adds	r2, r3, #1
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800793c:	b29b      	uxth	r3, r3
 800793e:	3b01      	subs	r3, #1
 8007940:	b29a      	uxth	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007946:	e018      	b.n	800797a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007948:	f7fe f9a0 	bl	8005c8c <HAL_GetTick>
 800794c:	4602      	mov	r2, r0
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d803      	bhi.n	8007960 <HAL_SPI_Receive+0x15e>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800795e:	d102      	bne.n	8007966 <HAL_SPI_Receive+0x164>
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d109      	bne.n	800797a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	e058      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800797e:	b29b      	uxth	r3, r3
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1c4      	bne.n	800790e <HAL_SPI_Receive+0x10c>
 8007984:	e038      	b.n	80079f8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b01      	cmp	r3, #1
 8007992:	d113      	bne.n	80079bc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68da      	ldr	r2, [r3, #12]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799e:	b292      	uxth	r2, r2
 80079a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a6:	1c9a      	adds	r2, r3, #2
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	3b01      	subs	r3, #1
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80079ba:	e018      	b.n	80079ee <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079bc:	f7fe f966 	bl	8005c8c <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d803      	bhi.n	80079d4 <HAL_SPI_Receive+0x1d2>
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d2:	d102      	bne.n	80079da <HAL_SPI_Receive+0x1d8>
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d109      	bne.n	80079ee <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	e01e      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1c6      	bne.n	8007986 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 fa4b 	bl	8007e98 <SPI_EndRxTransaction>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d002      	beq.n	8007a0e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2220      	movs	r2, #32
 8007a0c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d001      	beq.n	8007a2a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e000      	b.n	8007a2c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
  }
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b08a      	sub	sp, #40	@ 0x28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a42:	2301      	movs	r3, #1
 8007a44:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a46:	f7fe f921 	bl	8005c8c <HAL_GetTick>
 8007a4a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a52:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007a5a:	887b      	ldrh	r3, [r7, #2]
 8007a5c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a5e:	7ffb      	ldrb	r3, [r7, #31]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d00c      	beq.n	8007a7e <HAL_SPI_TransmitReceive+0x4a>
 8007a64:	69bb      	ldr	r3, [r7, #24]
 8007a66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a6a:	d106      	bne.n	8007a7a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d102      	bne.n	8007a7a <HAL_SPI_TransmitReceive+0x46>
 8007a74:	7ffb      	ldrb	r3, [r7, #31]
 8007a76:	2b04      	cmp	r3, #4
 8007a78:	d001      	beq.n	8007a7e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	e17f      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <HAL_SPI_TransmitReceive+0x5c>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <HAL_SPI_TransmitReceive+0x5c>
 8007a8a:	887b      	ldrh	r3, [r7, #2]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d101      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e174      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d101      	bne.n	8007aa2 <HAL_SPI_TransmitReceive+0x6e>
 8007a9e:	2302      	movs	r3, #2
 8007aa0:	e16d      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	d003      	beq.n	8007abe <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2205      	movs	r2, #5
 8007aba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	887a      	ldrh	r2, [r7, #2]
 8007ace:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	887a      	ldrh	r2, [r7, #2]
 8007ad4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	887a      	ldrh	r2, [r7, #2]
 8007ae0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	887a      	ldrh	r2, [r7, #2]
 8007ae6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2200      	movs	r2, #0
 8007af2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007afe:	2b40      	cmp	r3, #64	@ 0x40
 8007b00:	d007      	beq.n	8007b12 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b1a:	d17e      	bne.n	8007c1a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <HAL_SPI_TransmitReceive+0xf6>
 8007b24:	8afb      	ldrh	r3, [r7, #22]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d16c      	bne.n	8007c04 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b2e:	881a      	ldrh	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3a:	1c9a      	adds	r2, r3, #2
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	3b01      	subs	r3, #1
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b4e:	e059      	b.n	8007c04 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d11b      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x162>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d016      	beq.n	8007b96 <HAL_SPI_TransmitReceive+0x162>
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d113      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b72:	881a      	ldrh	r2, [r3, #0]
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7e:	1c9a      	adds	r2, r3, #2
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b92:	2300      	movs	r3, #0
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d119      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x1a4>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d014      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68da      	ldr	r2, [r3, #12]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb8:	b292      	uxth	r2, r2
 8007bba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc0:	1c9a      	adds	r2, r3, #2
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	b29a      	uxth	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007bd8:	f7fe f858 	bl	8005c8c <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	6a3b      	ldr	r3, [r7, #32]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d80d      	bhi.n	8007c04 <HAL_SPI_TransmitReceive+0x1d0>
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bee:	d009      	beq.n	8007c04 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	e0bc      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1a0      	bne.n	8007b50 <HAL_SPI_TransmitReceive+0x11c>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d19b      	bne.n	8007b50 <HAL_SPI_TransmitReceive+0x11c>
 8007c18:	e082      	b.n	8007d20 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d002      	beq.n	8007c28 <HAL_SPI_TransmitReceive+0x1f4>
 8007c22:	8afb      	ldrh	r3, [r7, #22]
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d171      	bne.n	8007d0c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	330c      	adds	r3, #12
 8007c32:	7812      	ldrb	r2, [r2, #0]
 8007c34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c3a:	1c5a      	adds	r2, r3, #1
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	3b01      	subs	r3, #1
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c4e:	e05d      	b.n	8007d0c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b02      	cmp	r3, #2
 8007c5c:	d11c      	bne.n	8007c98 <HAL_SPI_TransmitReceive+0x264>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d017      	beq.n	8007c98 <HAL_SPI_TransmitReceive+0x264>
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d114      	bne.n	8007c98 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	330c      	adds	r3, #12
 8007c78:	7812      	ldrb	r2, [r2, #0]
 8007c7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c80:	1c5a      	adds	r2, r3, #1
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	3b01      	subs	r3, #1
 8007c8e:	b29a      	uxth	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c94:	2300      	movs	r3, #0
 8007c96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d119      	bne.n	8007cda <HAL_SPI_TransmitReceive+0x2a6>
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d014      	beq.n	8007cda <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cba:	b2d2      	uxtb	r2, r2
 8007cbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007cda:	f7fd ffd7 	bl	8005c8c <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	6a3b      	ldr	r3, [r7, #32]
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d803      	bhi.n	8007cf2 <HAL_SPI_TransmitReceive+0x2be>
 8007cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf0:	d102      	bne.n	8007cf8 <HAL_SPI_TransmitReceive+0x2c4>
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d109      	bne.n	8007d0c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e038      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d19c      	bne.n	8007c50 <HAL_SPI_TransmitReceive+0x21c>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d197      	bne.n	8007c50 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d20:	6a3a      	ldr	r2, [r7, #32]
 8007d22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f000 f91d 	bl	8007f64 <SPI_EndRxTxTransaction>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d008      	beq.n	8007d42 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2220      	movs	r2, #32
 8007d34:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e01d      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d10a      	bne.n	8007d60 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	613b      	str	r3, [r7, #16]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	613b      	str	r3, [r7, #16]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	613b      	str	r3, [r7, #16]
 8007d5e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d001      	beq.n	8007d7c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e000      	b.n	8007d7e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
  }
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3728      	adds	r7, #40	@ 0x28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
	...

08007d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b088      	sub	sp, #32
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	603b      	str	r3, [r7, #0]
 8007d94:	4613      	mov	r3, r2
 8007d96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d98:	f7fd ff78 	bl	8005c8c <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da0:	1a9b      	subs	r3, r3, r2
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	4413      	add	r3, r2
 8007da6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007da8:	f7fd ff70 	bl	8005c8c <HAL_GetTick>
 8007dac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007dae:	4b39      	ldr	r3, [pc, #228]	@ (8007e94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	015b      	lsls	r3, r3, #5
 8007db4:	0d1b      	lsrs	r3, r3, #20
 8007db6:	69fa      	ldr	r2, [r7, #28]
 8007db8:	fb02 f303 	mul.w	r3, r2, r3
 8007dbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dbe:	e055      	b.n	8007e6c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc6:	d051      	beq.n	8007e6c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dc8:	f7fd ff60 	bl	8005c8c <HAL_GetTick>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	69fa      	ldr	r2, [r7, #28]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d902      	bls.n	8007dde <SPI_WaitFlagStateUntilTimeout+0x56>
 8007dd8:	69fb      	ldr	r3, [r7, #28]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d13d      	bne.n	8007e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	685a      	ldr	r2, [r3, #4]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007df6:	d111      	bne.n	8007e1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e00:	d004      	beq.n	8007e0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e0a:	d107      	bne.n	8007e1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e24:	d10f      	bne.n	8007e46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e018      	b.n	8007e8c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d102      	bne.n	8007e66 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007e60:	2300      	movs	r3, #0
 8007e62:	61fb      	str	r3, [r7, #28]
 8007e64:	e002      	b.n	8007e6c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689a      	ldr	r2, [r3, #8]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	4013      	ands	r3, r2
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	bf0c      	ite	eq
 8007e7c:	2301      	moveq	r3, #1
 8007e7e:	2300      	movne	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	461a      	mov	r2, r3
 8007e84:	79fb      	ldrb	r3, [r7, #7]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d19a      	bne.n	8007dc0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3720      	adds	r7, #32
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	20000020 	.word	0x20000020

08007e98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af02      	add	r7, sp, #8
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eac:	d111      	bne.n	8007ed2 <SPI_EndRxTransaction+0x3a>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eb6:	d004      	beq.n	8007ec2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ec0:	d107      	bne.n	8007ed2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ed0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eda:	d12a      	bne.n	8007f32 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ee4:	d012      	beq.n	8007f0c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	2200      	movs	r2, #0
 8007eee:	2180      	movs	r1, #128	@ 0x80
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f7ff ff49 	bl	8007d88 <SPI_WaitFlagStateUntilTimeout>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d02d      	beq.n	8007f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f00:	f043 0220 	orr.w	r2, r3, #32
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e026      	b.n	8007f5a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	2200      	movs	r2, #0
 8007f14:	2101      	movs	r1, #1
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f7ff ff36 	bl	8007d88 <SPI_WaitFlagStateUntilTimeout>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d01a      	beq.n	8007f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f26:	f043 0220 	orr.w	r2, r3, #32
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e013      	b.n	8007f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f7ff ff23 	bl	8007d88 <SPI_WaitFlagStateUntilTimeout>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d007      	beq.n	8007f58 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f4c:	f043 0220 	orr.w	r2, r3, #32
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	e000      	b.n	8007f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
	...

08007f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2201      	movs	r2, #1
 8007f78:	2102      	movs	r1, #2
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f7ff ff04 	bl	8007d88 <SPI_WaitFlagStateUntilTimeout>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d007      	beq.n	8007f96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f8a:	f043 0220 	orr.w	r2, r3, #32
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e032      	b.n	8007ffc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f96:	4b1b      	ldr	r3, [pc, #108]	@ (8008004 <SPI_EndRxTxTransaction+0xa0>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8008008 <SPI_EndRxTxTransaction+0xa4>)
 8007f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa0:	0d5b      	lsrs	r3, r3, #21
 8007fa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007fa6:	fb02 f303 	mul.w	r3, r2, r3
 8007faa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fb4:	d112      	bne.n	8007fdc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2180      	movs	r1, #128	@ 0x80
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f7ff fee1 	bl	8007d88 <SPI_WaitFlagStateUntilTimeout>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d016      	beq.n	8007ffa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fd0:	f043 0220 	orr.w	r2, r3, #32
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	e00f      	b.n	8007ffc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00a      	beq.n	8007ff8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff2:	2b80      	cmp	r3, #128	@ 0x80
 8007ff4:	d0f2      	beq.n	8007fdc <SPI_EndRxTxTransaction+0x78>
 8007ff6:	e000      	b.n	8007ffa <SPI_EndRxTxTransaction+0x96>
        break;
 8007ff8:	bf00      	nop
  }

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3718      	adds	r7, #24
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	20000020 	.word	0x20000020
 8008008:	165e9f81 	.word	0x165e9f81

0800800c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e041      	b.n	80080a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d106      	bne.n	8008038 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f7fd f9d8 	bl	80053e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2202      	movs	r2, #2
 800803c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3304      	adds	r3, #4
 8008048:	4619      	mov	r1, r3
 800804a:	4610      	mov	r0, r2
 800804c:	f000 fd7a 	bl	8008b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3708      	adds	r7, #8
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b082      	sub	sp, #8
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d101      	bne.n	80080bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e041      	b.n	8008140 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d106      	bne.n	80080d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f839 	bl	8008148 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2202      	movs	r2, #2
 80080da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	3304      	adds	r3, #4
 80080e6:	4619      	mov	r1, r3
 80080e8:	4610      	mov	r0, r2
 80080ea:	f000 fd2b 	bl	8008b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2201      	movs	r2, #1
 80080fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2201      	movs	r2, #1
 8008102:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2201      	movs	r2, #1
 800811a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2201      	movs	r2, #1
 8008132:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d109      	bne.n	8008180 <HAL_TIM_PWM_Start+0x24>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008172:	b2db      	uxtb	r3, r3
 8008174:	2b01      	cmp	r3, #1
 8008176:	bf14      	ite	ne
 8008178:	2301      	movne	r3, #1
 800817a:	2300      	moveq	r3, #0
 800817c:	b2db      	uxtb	r3, r3
 800817e:	e022      	b.n	80081c6 <HAL_TIM_PWM_Start+0x6a>
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	2b04      	cmp	r3, #4
 8008184:	d109      	bne.n	800819a <HAL_TIM_PWM_Start+0x3e>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800818c:	b2db      	uxtb	r3, r3
 800818e:	2b01      	cmp	r3, #1
 8008190:	bf14      	ite	ne
 8008192:	2301      	movne	r3, #1
 8008194:	2300      	moveq	r3, #0
 8008196:	b2db      	uxtb	r3, r3
 8008198:	e015      	b.n	80081c6 <HAL_TIM_PWM_Start+0x6a>
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	2b08      	cmp	r3, #8
 800819e:	d109      	bne.n	80081b4 <HAL_TIM_PWM_Start+0x58>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	bf14      	ite	ne
 80081ac:	2301      	movne	r3, #1
 80081ae:	2300      	moveq	r3, #0
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	e008      	b.n	80081c6 <HAL_TIM_PWM_Start+0x6a>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b01      	cmp	r3, #1
 80081be:	bf14      	ite	ne
 80081c0:	2301      	movne	r3, #1
 80081c2:	2300      	moveq	r3, #0
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d001      	beq.n	80081ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e068      	b.n	80082a0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d104      	bne.n	80081de <HAL_TIM_PWM_Start+0x82>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2202      	movs	r2, #2
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081dc:	e013      	b.n	8008206 <HAL_TIM_PWM_Start+0xaa>
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	2b04      	cmp	r3, #4
 80081e2:	d104      	bne.n	80081ee <HAL_TIM_PWM_Start+0x92>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2202      	movs	r2, #2
 80081e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081ec:	e00b      	b.n	8008206 <HAL_TIM_PWM_Start+0xaa>
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b08      	cmp	r3, #8
 80081f2:	d104      	bne.n	80081fe <HAL_TIM_PWM_Start+0xa2>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2202      	movs	r2, #2
 80081f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081fc:	e003      	b.n	8008206 <HAL_TIM_PWM_Start+0xaa>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2202      	movs	r2, #2
 8008202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2201      	movs	r2, #1
 800820c:	6839      	ldr	r1, [r7, #0]
 800820e:	4618      	mov	r0, r3
 8008210:	f000 ff44 	bl	800909c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a23      	ldr	r2, [pc, #140]	@ (80082a8 <HAL_TIM_PWM_Start+0x14c>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d107      	bne.n	800822e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800822c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a1d      	ldr	r2, [pc, #116]	@ (80082a8 <HAL_TIM_PWM_Start+0x14c>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d018      	beq.n	800826a <HAL_TIM_PWM_Start+0x10e>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008240:	d013      	beq.n	800826a <HAL_TIM_PWM_Start+0x10e>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a19      	ldr	r2, [pc, #100]	@ (80082ac <HAL_TIM_PWM_Start+0x150>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d00e      	beq.n	800826a <HAL_TIM_PWM_Start+0x10e>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a17      	ldr	r2, [pc, #92]	@ (80082b0 <HAL_TIM_PWM_Start+0x154>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d009      	beq.n	800826a <HAL_TIM_PWM_Start+0x10e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a16      	ldr	r2, [pc, #88]	@ (80082b4 <HAL_TIM_PWM_Start+0x158>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d004      	beq.n	800826a <HAL_TIM_PWM_Start+0x10e>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a14      	ldr	r2, [pc, #80]	@ (80082b8 <HAL_TIM_PWM_Start+0x15c>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d111      	bne.n	800828e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2b06      	cmp	r3, #6
 800827a:	d010      	beq.n	800829e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0201 	orr.w	r2, r2, #1
 800828a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800828c:	e007      	b.n	800829e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f042 0201 	orr.w	r2, r2, #1
 800829c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3710      	adds	r7, #16
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	40010000 	.word	0x40010000
 80082ac:	40000400 	.word	0x40000400
 80082b0:	40000800 	.word	0x40000800
 80082b4:	40000c00 	.word	0x40000c00
 80082b8:	40014000 	.word	0x40014000

080082bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2200      	movs	r2, #0
 80082cc:	6839      	ldr	r1, [r7, #0]
 80082ce:	4618      	mov	r0, r3
 80082d0:	f000 fee4 	bl	800909c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a29      	ldr	r2, [pc, #164]	@ (8008380 <HAL_TIM_PWM_Stop+0xc4>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d117      	bne.n	800830e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6a1a      	ldr	r2, [r3, #32]
 80082e4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80082e8:	4013      	ands	r3, r2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10f      	bne.n	800830e <HAL_TIM_PWM_Stop+0x52>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6a1a      	ldr	r2, [r3, #32]
 80082f4:	f240 4344 	movw	r3, #1092	@ 0x444
 80082f8:	4013      	ands	r3, r2
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d107      	bne.n	800830e <HAL_TIM_PWM_Stop+0x52>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800830c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	6a1a      	ldr	r2, [r3, #32]
 8008314:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008318:	4013      	ands	r3, r2
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10f      	bne.n	800833e <HAL_TIM_PWM_Stop+0x82>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	6a1a      	ldr	r2, [r3, #32]
 8008324:	f240 4344 	movw	r3, #1092	@ 0x444
 8008328:	4013      	ands	r3, r2
 800832a:	2b00      	cmp	r3, #0
 800832c:	d107      	bne.n	800833e <HAL_TIM_PWM_Stop+0x82>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f022 0201 	bic.w	r2, r2, #1
 800833c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d104      	bne.n	800834e <HAL_TIM_PWM_Stop+0x92>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800834c:	e013      	b.n	8008376 <HAL_TIM_PWM_Stop+0xba>
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2b04      	cmp	r3, #4
 8008352:	d104      	bne.n	800835e <HAL_TIM_PWM_Stop+0xa2>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800835c:	e00b      	b.n	8008376 <HAL_TIM_PWM_Stop+0xba>
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b08      	cmp	r3, #8
 8008362:	d104      	bne.n	800836e <HAL_TIM_PWM_Stop+0xb2>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800836c:	e003      	b.n	8008376 <HAL_TIM_PWM_Stop+0xba>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2201      	movs	r2, #1
 8008372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8008376:	2300      	movs	r3, #0
}
 8008378:	4618      	mov	r0, r3
 800837a:	3708      	adds	r7, #8
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	40010000 	.word	0x40010000

08008384 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	e097      	b.n	80084c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d106      	bne.n	80083b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f7fd f859 	bl	8005464 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2202      	movs	r2, #2
 80083b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	6812      	ldr	r2, [r2, #0]
 80083c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083c8:	f023 0307 	bic.w	r3, r3, #7
 80083cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	3304      	adds	r3, #4
 80083d6:	4619      	mov	r1, r3
 80083d8:	4610      	mov	r0, r2
 80083da:	f000 fbb3 	bl	8008b44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	699b      	ldr	r3, [r3, #24]
 80083ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	6a1b      	ldr	r3, [r3, #32]
 80083f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	021b      	lsls	r3, r3, #8
 8008416:	4313      	orrs	r3, r2
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	4313      	orrs	r3, r2
 800841c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008424:	f023 030c 	bic.w	r3, r3, #12
 8008428:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008430:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008434:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	68da      	ldr	r2, [r3, #12]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	021b      	lsls	r3, r3, #8
 8008440:	4313      	orrs	r3, r2
 8008442:	693a      	ldr	r2, [r7, #16]
 8008444:	4313      	orrs	r3, r2
 8008446:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	011a      	lsls	r2, r3, #4
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	031b      	lsls	r3, r3, #12
 8008454:	4313      	orrs	r3, r2
 8008456:	693a      	ldr	r2, [r7, #16]
 8008458:	4313      	orrs	r3, r2
 800845a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008462:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800846a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	695b      	ldr	r3, [r3, #20]
 8008474:	011b      	lsls	r3, r3, #4
 8008476:	4313      	orrs	r3, r2
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	4313      	orrs	r3, r2
 800847c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	693a      	ldr	r2, [r7, #16]
 800848c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3718      	adds	r7, #24
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80084e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80084e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80084f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d110      	bne.n	8008522 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008500:	7bfb      	ldrb	r3, [r7, #15]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d102      	bne.n	800850c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008506:	7b7b      	ldrb	r3, [r7, #13]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d001      	beq.n	8008510 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e069      	b.n	80085e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2202      	movs	r2, #2
 8008514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2202      	movs	r2, #2
 800851c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008520:	e031      	b.n	8008586 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b04      	cmp	r3, #4
 8008526:	d110      	bne.n	800854a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d102      	bne.n	8008534 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800852e:	7b3b      	ldrb	r3, [r7, #12]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d001      	beq.n	8008538 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	e055      	b.n	80085e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2202      	movs	r2, #2
 800853c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008548:	e01d      	b.n	8008586 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d108      	bne.n	8008562 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008550:	7bbb      	ldrb	r3, [r7, #14]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d105      	bne.n	8008562 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008556:	7b7b      	ldrb	r3, [r7, #13]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d102      	bne.n	8008562 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800855c:	7b3b      	ldrb	r3, [r7, #12]
 800855e:	2b01      	cmp	r3, #1
 8008560:	d001      	beq.n	8008566 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e03e      	b.n	80085e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2202      	movs	r2, #2
 800856a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2202      	movs	r2, #2
 8008572:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2202      	movs	r2, #2
 800857a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2202      	movs	r2, #2
 8008582:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d003      	beq.n	8008594 <HAL_TIM_Encoder_Start+0xc4>
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	2b04      	cmp	r3, #4
 8008590:	d008      	beq.n	80085a4 <HAL_TIM_Encoder_Start+0xd4>
 8008592:	e00f      	b.n	80085b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2201      	movs	r2, #1
 800859a:	2100      	movs	r1, #0
 800859c:	4618      	mov	r0, r3
 800859e:	f000 fd7d 	bl	800909c <TIM_CCxChannelCmd>
      break;
 80085a2:	e016      	b.n	80085d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2201      	movs	r2, #1
 80085aa:	2104      	movs	r1, #4
 80085ac:	4618      	mov	r0, r3
 80085ae:	f000 fd75 	bl	800909c <TIM_CCxChannelCmd>
      break;
 80085b2:	e00e      	b.n	80085d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2201      	movs	r2, #1
 80085ba:	2100      	movs	r1, #0
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 fd6d 	bl	800909c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2201      	movs	r2, #1
 80085c8:	2104      	movs	r1, #4
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fd66 	bl	800909c <TIM_CCxChannelCmd>
      break;
 80085d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f042 0201 	orr.w	r2, r2, #1
 80085e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	691b      	ldr	r3, [r3, #16]
 8008602:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	2b00      	cmp	r3, #0
 800860c:	d020      	beq.n	8008650 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f003 0302 	and.w	r3, r3, #2
 8008614:	2b00      	cmp	r3, #0
 8008616:	d01b      	beq.n	8008650 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f06f 0202 	mvn.w	r2, #2
 8008620:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	f003 0303 	and.w	r3, r3, #3
 8008632:	2b00      	cmp	r3, #0
 8008634:	d003      	beq.n	800863e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fa65 	bl	8008b06 <HAL_TIM_IC_CaptureCallback>
 800863c:	e005      	b.n	800864a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fa57 	bl	8008af2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fa68 	bl	8008b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f003 0304 	and.w	r3, r3, #4
 8008656:	2b00      	cmp	r3, #0
 8008658:	d020      	beq.n	800869c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f003 0304 	and.w	r3, r3, #4
 8008660:	2b00      	cmp	r3, #0
 8008662:	d01b      	beq.n	800869c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f06f 0204 	mvn.w	r2, #4
 800866c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2202      	movs	r2, #2
 8008672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	699b      	ldr	r3, [r3, #24]
 800867a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fa3f 	bl	8008b06 <HAL_TIM_IC_CaptureCallback>
 8008688:	e005      	b.n	8008696 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fa31 	bl	8008af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fa42 	bl	8008b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	f003 0308 	and.w	r3, r3, #8
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d020      	beq.n	80086e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f003 0308 	and.w	r3, r3, #8
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d01b      	beq.n	80086e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f06f 0208 	mvn.w	r2, #8
 80086b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2204      	movs	r2, #4
 80086be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	69db      	ldr	r3, [r3, #28]
 80086c6:	f003 0303 	and.w	r3, r3, #3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d003      	beq.n	80086d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fa19 	bl	8008b06 <HAL_TIM_IC_CaptureCallback>
 80086d4:	e005      	b.n	80086e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fa0b 	bl	8008af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fa1c 	bl	8008b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	f003 0310 	and.w	r3, r3, #16
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d020      	beq.n	8008734 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f003 0310 	and.w	r3, r3, #16
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d01b      	beq.n	8008734 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f06f 0210 	mvn.w	r2, #16
 8008704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2208      	movs	r2, #8
 800870a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	69db      	ldr	r3, [r3, #28]
 8008712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008716:	2b00      	cmp	r3, #0
 8008718:	d003      	beq.n	8008722 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f9f3 	bl	8008b06 <HAL_TIM_IC_CaptureCallback>
 8008720:	e005      	b.n	800872e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f9e5 	bl	8008af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 f9f6 	bl	8008b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00c      	beq.n	8008758 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f06f 0201 	mvn.w	r2, #1
 8008750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f9c3 	bl	8008ade <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00c      	beq.n	800877c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008768:	2b00      	cmp	r3, #0
 800876a:	d007      	beq.n	800877c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fd80 	bl	800927c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00c      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800878c:	2b00      	cmp	r3, #0
 800878e:	d007      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f9c7 	bl	8008b2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f003 0320 	and.w	r3, r3, #32
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00c      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d007      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f06f 0220 	mvn.w	r2, #32
 80087bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fd52 	bl	8009268 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087c4:	bf00      	nop
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b086      	sub	sp, #24
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d8:	2300      	movs	r3, #0
 80087da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d101      	bne.n	80087ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087e6:	2302      	movs	r3, #2
 80087e8:	e0ae      	b.n	8008948 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2b0c      	cmp	r3, #12
 80087f6:	f200 809f 	bhi.w	8008938 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80087fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008800 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008800:	08008835 	.word	0x08008835
 8008804:	08008939 	.word	0x08008939
 8008808:	08008939 	.word	0x08008939
 800880c:	08008939 	.word	0x08008939
 8008810:	08008875 	.word	0x08008875
 8008814:	08008939 	.word	0x08008939
 8008818:	08008939 	.word	0x08008939
 800881c:	08008939 	.word	0x08008939
 8008820:	080088b7 	.word	0x080088b7
 8008824:	08008939 	.word	0x08008939
 8008828:	08008939 	.word	0x08008939
 800882c:	08008939 	.word	0x08008939
 8008830:	080088f7 	.word	0x080088f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68b9      	ldr	r1, [r7, #8]
 800883a:	4618      	mov	r0, r3
 800883c:	f000 fa08 	bl	8008c50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	699a      	ldr	r2, [r3, #24]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f042 0208 	orr.w	r2, r2, #8
 800884e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	699a      	ldr	r2, [r3, #24]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f022 0204 	bic.w	r2, r2, #4
 800885e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	6999      	ldr	r1, [r3, #24]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	691a      	ldr	r2, [r3, #16]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	430a      	orrs	r2, r1
 8008870:	619a      	str	r2, [r3, #24]
      break;
 8008872:	e064      	b.n	800893e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68b9      	ldr	r1, [r7, #8]
 800887a:	4618      	mov	r0, r3
 800887c:	f000 fa4e 	bl	8008d1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	699a      	ldr	r2, [r3, #24]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800888e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	699a      	ldr	r2, [r3, #24]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800889e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	6999      	ldr	r1, [r3, #24]
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	021a      	lsls	r2, r3, #8
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	430a      	orrs	r2, r1
 80088b2:	619a      	str	r2, [r3, #24]
      break;
 80088b4:	e043      	b.n	800893e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	68b9      	ldr	r1, [r7, #8]
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fa99 	bl	8008df4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	69da      	ldr	r2, [r3, #28]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f042 0208 	orr.w	r2, r2, #8
 80088d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	69da      	ldr	r2, [r3, #28]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f022 0204 	bic.w	r2, r2, #4
 80088e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69d9      	ldr	r1, [r3, #28]
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	691a      	ldr	r2, [r3, #16]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	430a      	orrs	r2, r1
 80088f2:	61da      	str	r2, [r3, #28]
      break;
 80088f4:	e023      	b.n	800893e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68b9      	ldr	r1, [r7, #8]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f000 fae3 	bl	8008ec8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	69da      	ldr	r2, [r3, #28]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	69da      	ldr	r2, [r3, #28]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	69d9      	ldr	r1, [r3, #28]
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	021a      	lsls	r2, r3, #8
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	61da      	str	r2, [r3, #28]
      break;
 8008936:	e002      	b.n	800893e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	75fb      	strb	r3, [r7, #23]
      break;
 800893c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2200      	movs	r2, #0
 8008942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008946:	7dfb      	ldrb	r3, [r7, #23]
}
 8008948:	4618      	mov	r0, r3
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800895a:	2300      	movs	r3, #0
 800895c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008964:	2b01      	cmp	r3, #1
 8008966:	d101      	bne.n	800896c <HAL_TIM_ConfigClockSource+0x1c>
 8008968:	2302      	movs	r3, #2
 800896a:	e0b4      	b.n	8008ad6 <HAL_TIM_ConfigClockSource+0x186>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800898a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089a4:	d03e      	beq.n	8008a24 <HAL_TIM_ConfigClockSource+0xd4>
 80089a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089aa:	f200 8087 	bhi.w	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089b2:	f000 8086 	beq.w	8008ac2 <HAL_TIM_ConfigClockSource+0x172>
 80089b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ba:	d87f      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089bc:	2b70      	cmp	r3, #112	@ 0x70
 80089be:	d01a      	beq.n	80089f6 <HAL_TIM_ConfigClockSource+0xa6>
 80089c0:	2b70      	cmp	r3, #112	@ 0x70
 80089c2:	d87b      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089c4:	2b60      	cmp	r3, #96	@ 0x60
 80089c6:	d050      	beq.n	8008a6a <HAL_TIM_ConfigClockSource+0x11a>
 80089c8:	2b60      	cmp	r3, #96	@ 0x60
 80089ca:	d877      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089cc:	2b50      	cmp	r3, #80	@ 0x50
 80089ce:	d03c      	beq.n	8008a4a <HAL_TIM_ConfigClockSource+0xfa>
 80089d0:	2b50      	cmp	r3, #80	@ 0x50
 80089d2:	d873      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089d4:	2b40      	cmp	r3, #64	@ 0x40
 80089d6:	d058      	beq.n	8008a8a <HAL_TIM_ConfigClockSource+0x13a>
 80089d8:	2b40      	cmp	r3, #64	@ 0x40
 80089da:	d86f      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089dc:	2b30      	cmp	r3, #48	@ 0x30
 80089de:	d064      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0x15a>
 80089e0:	2b30      	cmp	r3, #48	@ 0x30
 80089e2:	d86b      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089e4:	2b20      	cmp	r3, #32
 80089e6:	d060      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0x15a>
 80089e8:	2b20      	cmp	r3, #32
 80089ea:	d867      	bhi.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d05c      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0x15a>
 80089f0:	2b10      	cmp	r3, #16
 80089f2:	d05a      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0x15a>
 80089f4:	e062      	b.n	8008abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a06:	f000 fb29 	bl	800905c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	609a      	str	r2, [r3, #8]
      break;
 8008a22:	e04f      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a34:	f000 fb12 	bl	800905c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689a      	ldr	r2, [r3, #8]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a46:	609a      	str	r2, [r3, #8]
      break;
 8008a48:	e03c      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a56:	461a      	mov	r2, r3
 8008a58:	f000 fa86 	bl	8008f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2150      	movs	r1, #80	@ 0x50
 8008a62:	4618      	mov	r0, r3
 8008a64:	f000 fadf 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008a68:	e02c      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a76:	461a      	mov	r2, r3
 8008a78:	f000 faa5 	bl	8008fc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2160      	movs	r1, #96	@ 0x60
 8008a82:	4618      	mov	r0, r3
 8008a84:	f000 facf 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008a88:	e01c      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a96:	461a      	mov	r2, r3
 8008a98:	f000 fa66 	bl	8008f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2140      	movs	r1, #64	@ 0x40
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 fabf 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008aa8:	e00c      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	4610      	mov	r0, r2
 8008ab6:	f000 fab6 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008aba:	e003      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	73fb      	strb	r3, [r7, #15]
      break;
 8008ac0:	e000      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b083      	sub	sp, #12
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008ae6:	bf00      	nop
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr

08008af2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008af2:	b480      	push	{r7}
 8008af4:	b083      	sub	sp, #12
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b0e:	bf00      	nop
 8008b10:	370c      	adds	r7, #12
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr

08008b1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b083      	sub	sp, #12
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b22:	bf00      	nop
 8008b24:	370c      	adds	r7, #12
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b083      	sub	sp, #12
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b36:	bf00      	nop
 8008b38:	370c      	adds	r7, #12
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
	...

08008b44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a37      	ldr	r2, [pc, #220]	@ (8008c34 <TIM_Base_SetConfig+0xf0>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d00f      	beq.n	8008b7c <TIM_Base_SetConfig+0x38>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b62:	d00b      	beq.n	8008b7c <TIM_Base_SetConfig+0x38>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a34      	ldr	r2, [pc, #208]	@ (8008c38 <TIM_Base_SetConfig+0xf4>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d007      	beq.n	8008b7c <TIM_Base_SetConfig+0x38>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a33      	ldr	r2, [pc, #204]	@ (8008c3c <TIM_Base_SetConfig+0xf8>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d003      	beq.n	8008b7c <TIM_Base_SetConfig+0x38>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a32      	ldr	r2, [pc, #200]	@ (8008c40 <TIM_Base_SetConfig+0xfc>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d108      	bne.n	8008b8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a28      	ldr	r2, [pc, #160]	@ (8008c34 <TIM_Base_SetConfig+0xf0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d01b      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b9c:	d017      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a25      	ldr	r2, [pc, #148]	@ (8008c38 <TIM_Base_SetConfig+0xf4>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d013      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a24      	ldr	r2, [pc, #144]	@ (8008c3c <TIM_Base_SetConfig+0xf8>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d00f      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a23      	ldr	r2, [pc, #140]	@ (8008c40 <TIM_Base_SetConfig+0xfc>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d00b      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a22      	ldr	r2, [pc, #136]	@ (8008c44 <TIM_Base_SetConfig+0x100>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d007      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a21      	ldr	r2, [pc, #132]	@ (8008c48 <TIM_Base_SetConfig+0x104>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d003      	beq.n	8008bce <TIM_Base_SetConfig+0x8a>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a20      	ldr	r2, [pc, #128]	@ (8008c4c <TIM_Base_SetConfig+0x108>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d108      	bne.n	8008be0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	689a      	ldr	r2, [r3, #8]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a0c      	ldr	r2, [pc, #48]	@ (8008c34 <TIM_Base_SetConfig+0xf0>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d103      	bne.n	8008c0e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	691a      	ldr	r2, [r3, #16]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f043 0204 	orr.w	r2, r3, #4
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	68fa      	ldr	r2, [r7, #12]
 8008c24:	601a      	str	r2, [r3, #0]
}
 8008c26:	bf00      	nop
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr
 8008c32:	bf00      	nop
 8008c34:	40010000 	.word	0x40010000
 8008c38:	40000400 	.word	0x40000400
 8008c3c:	40000800 	.word	0x40000800
 8008c40:	40000c00 	.word	0x40000c00
 8008c44:	40014000 	.word	0x40014000
 8008c48:	40014400 	.word	0x40014400
 8008c4c:	40014800 	.word	0x40014800

08008c50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b087      	sub	sp, #28
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a1b      	ldr	r3, [r3, #32]
 8008c5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a1b      	ldr	r3, [r3, #32]
 8008c64:	f023 0201 	bic.w	r2, r3, #1
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	699b      	ldr	r3, [r3, #24]
 8008c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f023 0303 	bic.w	r3, r3, #3
 8008c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	f023 0302 	bic.w	r3, r3, #2
 8008c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d18 <TIM_OC1_SetConfig+0xc8>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d10c      	bne.n	8008cc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	f023 0308 	bic.w	r3, r3, #8
 8008cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	f023 0304 	bic.w	r3, r3, #4
 8008cc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a13      	ldr	r2, [pc, #76]	@ (8008d18 <TIM_OC1_SetConfig+0xc8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d111      	bne.n	8008cf2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	695b      	ldr	r3, [r3, #20]
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	699b      	ldr	r3, [r3, #24]
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	621a      	str	r2, [r3, #32]
}
 8008d0c:	bf00      	nop
 8008d0e:	371c      	adds	r7, #28
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	40010000 	.word	0x40010000

08008d1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6a1b      	ldr	r3, [r3, #32]
 8008d2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a1b      	ldr	r3, [r3, #32]
 8008d30:	f023 0210 	bic.w	r2, r3, #16
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	021b      	lsls	r3, r3, #8
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	f023 0320 	bic.w	r3, r3, #32
 8008d66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a1e      	ldr	r2, [pc, #120]	@ (8008df0 <TIM_OC2_SetConfig+0xd4>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d10d      	bne.n	8008d98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	011b      	lsls	r3, r3, #4
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <TIM_OC2_SetConfig+0xd4>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d113      	bne.n	8008dc8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008da6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008dae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	695b      	ldr	r3, [r3, #20]
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	693a      	ldr	r2, [r7, #16]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	693a      	ldr	r2, [r7, #16]
 8008dcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	621a      	str	r2, [r3, #32]
}
 8008de2:	bf00      	nop
 8008de4:	371c      	adds	r7, #28
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	40010000 	.word	0x40010000

08008df4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a1b      	ldr	r3, [r3, #32]
 8008e08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f023 0303 	bic.w	r3, r3, #3
 8008e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	021b      	lsls	r3, r3, #8
 8008e44:	697a      	ldr	r2, [r7, #20]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ec4 <TIM_OC3_SetConfig+0xd0>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d10d      	bne.n	8008e6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008e58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	68db      	ldr	r3, [r3, #12]
 8008e5e:	021b      	lsls	r3, r3, #8
 8008e60:	697a      	ldr	r2, [r7, #20]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a14      	ldr	r2, [pc, #80]	@ (8008ec4 <TIM_OC3_SetConfig+0xd0>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d113      	bne.n	8008e9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	695b      	ldr	r3, [r3, #20]
 8008e8a:	011b      	lsls	r3, r3, #4
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	685a      	ldr	r2, [r3, #4]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	621a      	str	r2, [r3, #32]
}
 8008eb8:	bf00      	nop
 8008eba:	371c      	adds	r7, #28
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	40010000 	.word	0x40010000

08008ec8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b087      	sub	sp, #28
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a1b      	ldr	r3, [r3, #32]
 8008edc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008efe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	021b      	lsls	r3, r3, #8
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	031b      	lsls	r3, r3, #12
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a10      	ldr	r2, [pc, #64]	@ (8008f64 <TIM_OC4_SetConfig+0x9c>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d109      	bne.n	8008f3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008f2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	695b      	ldr	r3, [r3, #20]
 8008f34:	019b      	lsls	r3, r3, #6
 8008f36:	697a      	ldr	r2, [r7, #20]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	697a      	ldr	r2, [r7, #20]
 8008f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	685a      	ldr	r2, [r3, #4]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	621a      	str	r2, [r3, #32]
}
 8008f56:	bf00      	nop
 8008f58:	371c      	adds	r7, #28
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr
 8008f62:	bf00      	nop
 8008f64:	40010000 	.word	0x40010000

08008f68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b087      	sub	sp, #28
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6a1b      	ldr	r3, [r3, #32]
 8008f78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	f023 0201 	bic.w	r2, r3, #1
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f023 030a 	bic.w	r3, r3, #10
 8008fa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	621a      	str	r2, [r3, #32]
}
 8008fba:	bf00      	nop
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b087      	sub	sp, #28
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	60f8      	str	r0, [r7, #12]
 8008fce:	60b9      	str	r1, [r7, #8]
 8008fd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6a1b      	ldr	r3, [r3, #32]
 8008fd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6a1b      	ldr	r3, [r3, #32]
 8008fdc:	f023 0210 	bic.w	r2, r3, #16
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ff0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	031b      	lsls	r3, r3, #12
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009002:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	011b      	lsls	r3, r3, #4
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	4313      	orrs	r3, r2
 800900c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	621a      	str	r2, [r3, #32]
}
 800901a:	bf00      	nop
 800901c:	371c      	adds	r7, #28
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009026:	b480      	push	{r7}
 8009028:	b085      	sub	sp, #20
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
 800902e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800903c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800903e:	683a      	ldr	r2, [r7, #0]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	4313      	orrs	r3, r2
 8009044:	f043 0307 	orr.w	r3, r3, #7
 8009048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	609a      	str	r2, [r3, #8]
}
 8009050:	bf00      	nop
 8009052:	3714      	adds	r7, #20
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800905c:	b480      	push	{r7}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	021a      	lsls	r2, r3, #8
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	431a      	orrs	r2, r3
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	4313      	orrs	r3, r2
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	4313      	orrs	r3, r2
 8009088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	609a      	str	r2, [r3, #8]
}
 8009090:	bf00      	nop
 8009092:	371c      	adds	r7, #28
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800909c:	b480      	push	{r7}
 800909e:	b087      	sub	sp, #28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	f003 031f 	and.w	r3, r3, #31
 80090ae:	2201      	movs	r2, #1
 80090b0:	fa02 f303 	lsl.w	r3, r2, r3
 80090b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6a1a      	ldr	r2, [r3, #32]
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	43db      	mvns	r3, r3
 80090be:	401a      	ands	r2, r3
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6a1a      	ldr	r2, [r3, #32]
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	f003 031f 	and.w	r3, r3, #31
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	fa01 f303 	lsl.w	r3, r1, r3
 80090d4:	431a      	orrs	r2, r3
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	621a      	str	r2, [r3, #32]
}
 80090da:	bf00      	nop
 80090dc:	371c      	adds	r7, #28
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr
	...

080090e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d101      	bne.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80090fc:	2302      	movs	r3, #2
 80090fe:	e050      	b.n	80091a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2202      	movs	r2, #2
 800910c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009126:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	4313      	orrs	r3, r2
 8009130:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a1c      	ldr	r2, [pc, #112]	@ (80091b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d018      	beq.n	8009176 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800914c:	d013      	beq.n	8009176 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a18      	ldr	r2, [pc, #96]	@ (80091b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d00e      	beq.n	8009176 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a16      	ldr	r2, [pc, #88]	@ (80091b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d009      	beq.n	8009176 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a15      	ldr	r2, [pc, #84]	@ (80091bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d004      	beq.n	8009176 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a13      	ldr	r2, [pc, #76]	@ (80091c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d10c      	bne.n	8009190 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800917c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	68ba      	ldr	r2, [r7, #8]
 8009184:	4313      	orrs	r3, r2
 8009186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	68ba      	ldr	r2, [r7, #8]
 800918e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	40010000 	.word	0x40010000
 80091b4:	40000400 	.word	0x40000400
 80091b8:	40000800 	.word	0x40000800
 80091bc:	40000c00 	.word	0x40000c00
 80091c0:	40014000 	.word	0x40014000

080091c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80091ce:	2300      	movs	r3, #0
 80091d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d101      	bne.n	80091e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80091dc:	2302      	movs	r3, #2
 80091de:	e03d      	b.n	800925c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	4313      	orrs	r3, r2
 8009202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	4313      	orrs	r3, r2
 8009210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4313      	orrs	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	4313      	orrs	r3, r2
 800922c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	695b      	ldr	r3, [r3, #20]
 8009238:	4313      	orrs	r3, r2
 800923a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	69db      	ldr	r3, [r3, #28]
 8009246:	4313      	orrs	r3, r2
 8009248:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009270:	bf00      	nop
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d101      	bne.n	80092a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e042      	b.n	8009328 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d106      	bne.n	80092bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7fc f9ee 	bl	8005698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2224      	movs	r2, #36	@ 0x24
 80092c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	68da      	ldr	r2, [r3, #12]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80092d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 fd7f 	bl	8009dd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	691a      	ldr	r2, [r3, #16]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80092e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	695a      	ldr	r2, [r3, #20]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80092f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68da      	ldr	r2, [r3, #12]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009308:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2220      	movs	r2, #32
 8009314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2220      	movs	r2, #32
 800931c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009326:	2300      	movs	r3, #0
}
 8009328:	4618      	mov	r0, r3
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b08a      	sub	sp, #40	@ 0x28
 8009334:	af02      	add	r7, sp, #8
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	603b      	str	r3, [r7, #0]
 800933c:	4613      	mov	r3, r2
 800933e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009340:	2300      	movs	r3, #0
 8009342:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b20      	cmp	r3, #32
 800934e:	d175      	bne.n	800943c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d002      	beq.n	800935c <HAL_UART_Transmit+0x2c>
 8009356:	88fb      	ldrh	r3, [r7, #6]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d101      	bne.n	8009360 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e06e      	b.n	800943e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2221      	movs	r2, #33	@ 0x21
 800936a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800936e:	f7fc fc8d 	bl	8005c8c <HAL_GetTick>
 8009372:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	88fa      	ldrh	r2, [r7, #6]
 8009378:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	88fa      	ldrh	r2, [r7, #6]
 800937e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009388:	d108      	bne.n	800939c <HAL_UART_Transmit+0x6c>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	691b      	ldr	r3, [r3, #16]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d104      	bne.n	800939c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009392:	2300      	movs	r3, #0
 8009394:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	61bb      	str	r3, [r7, #24]
 800939a:	e003      	b.n	80093a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093a0:	2300      	movs	r3, #0
 80093a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093a4:	e02e      	b.n	8009404 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	9300      	str	r3, [sp, #0]
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	2200      	movs	r2, #0
 80093ae:	2180      	movs	r1, #128	@ 0x80
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f000 fb1d 	bl	80099f0 <UART_WaitOnFlagUntilTimeout>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d005      	beq.n	80093c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2220      	movs	r2, #32
 80093c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80093c4:	2303      	movs	r3, #3
 80093c6:	e03a      	b.n	800943e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10b      	bne.n	80093e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	881b      	ldrh	r3, [r3, #0]
 80093d2:	461a      	mov	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80093de:	69bb      	ldr	r3, [r7, #24]
 80093e0:	3302      	adds	r3, #2
 80093e2:	61bb      	str	r3, [r7, #24]
 80093e4:	e007      	b.n	80093f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	781a      	ldrb	r2, [r3, #0]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	3301      	adds	r3, #1
 80093f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	3b01      	subs	r3, #1
 80093fe:	b29a      	uxth	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009408:	b29b      	uxth	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d1cb      	bne.n	80093a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	9300      	str	r3, [sp, #0]
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	2200      	movs	r2, #0
 8009416:	2140      	movs	r1, #64	@ 0x40
 8009418:	68f8      	ldr	r0, [r7, #12]
 800941a:	f000 fae9 	bl	80099f0 <UART_WaitOnFlagUntilTimeout>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d005      	beq.n	8009430 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800942c:	2303      	movs	r3, #3
 800942e:	e006      	b.n	800943e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2220      	movs	r2, #32
 8009434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009438:	2300      	movs	r3, #0
 800943a:	e000      	b.n	800943e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800943c:	2302      	movs	r3, #2
  }
}
 800943e:	4618      	mov	r0, r3
 8009440:	3720      	adds	r7, #32
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
	...

08009448 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b0ba      	sub	sp, #232	@ 0xe8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	695b      	ldr	r3, [r3, #20]
 800946a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800946e:	2300      	movs	r3, #0
 8009470:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009474:	2300      	movs	r3, #0
 8009476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800947a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800947e:	f003 030f 	and.w	r3, r3, #15
 8009482:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009486:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800948a:	2b00      	cmp	r3, #0
 800948c:	d10f      	bne.n	80094ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800948e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009492:	f003 0320 	and.w	r3, r3, #32
 8009496:	2b00      	cmp	r3, #0
 8009498:	d009      	beq.n	80094ae <HAL_UART_IRQHandler+0x66>
 800949a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800949e:	f003 0320 	and.w	r3, r3, #32
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d003      	beq.n	80094ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 fbd7 	bl	8009c5a <UART_Receive_IT>
      return;
 80094ac:	e273      	b.n	8009996 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80094ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f000 80de 	beq.w	8009674 <HAL_UART_IRQHandler+0x22c>
 80094b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094bc:	f003 0301 	and.w	r3, r3, #1
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d106      	bne.n	80094d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80094c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094c8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f000 80d1 	beq.w	8009674 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80094d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d6:	f003 0301 	and.w	r3, r3, #1
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00b      	beq.n	80094f6 <HAL_UART_IRQHandler+0xae>
 80094de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ee:	f043 0201 	orr.w	r2, r3, #1
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80094f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094fa:	f003 0304 	and.w	r3, r3, #4
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00b      	beq.n	800951a <HAL_UART_IRQHandler+0xd2>
 8009502:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009506:	f003 0301 	and.w	r3, r3, #1
 800950a:	2b00      	cmp	r3, #0
 800950c:	d005      	beq.n	800951a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009512:	f043 0202 	orr.w	r2, r3, #2
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800951a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00b      	beq.n	800953e <HAL_UART_IRQHandler+0xf6>
 8009526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d005      	beq.n	800953e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009536:	f043 0204 	orr.w	r2, r3, #4
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800953e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009542:	f003 0308 	and.w	r3, r3, #8
 8009546:	2b00      	cmp	r3, #0
 8009548:	d011      	beq.n	800956e <HAL_UART_IRQHandler+0x126>
 800954a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800954e:	f003 0320 	and.w	r3, r3, #32
 8009552:	2b00      	cmp	r3, #0
 8009554:	d105      	bne.n	8009562 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009556:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d005      	beq.n	800956e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009566:	f043 0208 	orr.w	r2, r3, #8
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 820a 	beq.w	800998c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800957c:	f003 0320 	and.w	r3, r3, #32
 8009580:	2b00      	cmp	r3, #0
 8009582:	d008      	beq.n	8009596 <HAL_UART_IRQHandler+0x14e>
 8009584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009588:	f003 0320 	and.w	r3, r3, #32
 800958c:	2b00      	cmp	r3, #0
 800958e:	d002      	beq.n	8009596 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f000 fb62 	bl	8009c5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	695b      	ldr	r3, [r3, #20]
 800959c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a0:	2b40      	cmp	r3, #64	@ 0x40
 80095a2:	bf0c      	ite	eq
 80095a4:	2301      	moveq	r3, #1
 80095a6:	2300      	movne	r3, #0
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095b2:	f003 0308 	and.w	r3, r3, #8
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d103      	bne.n	80095c2 <HAL_UART_IRQHandler+0x17a>
 80095ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d04f      	beq.n	8009662 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fa6d 	bl	8009aa2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095d2:	2b40      	cmp	r3, #64	@ 0x40
 80095d4:	d141      	bne.n	800965a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	3314      	adds	r3, #20
 80095dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80095e4:	e853 3f00 	ldrex	r3, [r3]
 80095e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80095ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80095f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	3314      	adds	r3, #20
 80095fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009602:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800960e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009612:	e841 2300 	strex	r3, r2, [r1]
 8009616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800961a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1d9      	bne.n	80095d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009626:	2b00      	cmp	r3, #0
 8009628:	d013      	beq.n	8009652 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800962e:	4a8a      	ldr	r2, [pc, #552]	@ (8009858 <HAL_UART_IRQHandler+0x410>)
 8009630:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009636:	4618      	mov	r0, r3
 8009638:	f7fd f8cb 	bl	80067d2 <HAL_DMA_Abort_IT>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d016      	beq.n	8009670 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800964c:	4610      	mov	r0, r2
 800964e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009650:	e00e      	b.n	8009670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 f9b6 	bl	80099c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009658:	e00a      	b.n	8009670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 f9b2 	bl	80099c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009660:	e006      	b.n	8009670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f9ae 	bl	80099c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800966e:	e18d      	b.n	800998c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009670:	bf00      	nop
    return;
 8009672:	e18b      	b.n	800998c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009678:	2b01      	cmp	r3, #1
 800967a:	f040 8167 	bne.w	800994c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800967e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009682:	f003 0310 	and.w	r3, r3, #16
 8009686:	2b00      	cmp	r3, #0
 8009688:	f000 8160 	beq.w	800994c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800968c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009690:	f003 0310 	and.w	r3, r3, #16
 8009694:	2b00      	cmp	r3, #0
 8009696:	f000 8159 	beq.w	800994c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800969a:	2300      	movs	r3, #0
 800969c:	60bb      	str	r3, [r7, #8]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	60bb      	str	r3, [r7, #8]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	60bb      	str	r3, [r7, #8]
 80096ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	695b      	ldr	r3, [r3, #20]
 80096b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ba:	2b40      	cmp	r3, #64	@ 0x40
 80096bc:	f040 80ce 	bne.w	800985c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80096cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f000 80a9 	beq.w	8009828 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80096de:	429a      	cmp	r2, r3
 80096e0:	f080 80a2 	bcs.w	8009828 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80096ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096f0:	69db      	ldr	r3, [r3, #28]
 80096f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096f6:	f000 8088 	beq.w	800980a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	330c      	adds	r3, #12
 8009700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009704:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009708:	e853 3f00 	ldrex	r3, [r3]
 800970c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009710:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009718:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	330c      	adds	r3, #12
 8009722:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009726:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800972a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009732:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009736:	e841 2300 	strex	r3, r2, [r1]
 800973a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800973e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009742:	2b00      	cmp	r3, #0
 8009744:	d1d9      	bne.n	80096fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	3314      	adds	r3, #20
 800974c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800974e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009750:	e853 3f00 	ldrex	r3, [r3]
 8009754:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009756:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009758:	f023 0301 	bic.w	r3, r3, #1
 800975c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	3314      	adds	r3, #20
 8009766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800976a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800976e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009770:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009772:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800977c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e1      	bne.n	8009746 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	3314      	adds	r3, #20
 8009788:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800978c:	e853 3f00 	ldrex	r3, [r3]
 8009790:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009794:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009798:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3314      	adds	r3, #20
 80097a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80097a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80097a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80097ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80097ae:	e841 2300 	strex	r3, r2, [r1]
 80097b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80097b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1e3      	bne.n	8009782 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2220      	movs	r2, #32
 80097be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2200      	movs	r2, #0
 80097c6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	330c      	adds	r3, #12
 80097ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097d2:	e853 3f00 	ldrex	r3, [r3]
 80097d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80097d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097da:	f023 0310 	bic.w	r3, r3, #16
 80097de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	330c      	adds	r3, #12
 80097e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80097ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 80097ee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80097f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097f4:	e841 2300 	strex	r3, r2, [r1]
 80097f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80097fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1e3      	bne.n	80097c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009804:	4618      	mov	r0, r3
 8009806:	f7fc ff74 	bl	80066f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2202      	movs	r2, #2
 800980e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009818:	b29b      	uxth	r3, r3
 800981a:	1ad3      	subs	r3, r2, r3
 800981c:	b29b      	uxth	r3, r3
 800981e:	4619      	mov	r1, r3
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 f8d9 	bl	80099d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009826:	e0b3      	b.n	8009990 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800982c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009830:	429a      	cmp	r2, r3
 8009832:	f040 80ad 	bne.w	8009990 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800983a:	69db      	ldr	r3, [r3, #28]
 800983c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009840:	f040 80a6 	bne.w	8009990 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2202      	movs	r2, #2
 8009848:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800984e:	4619      	mov	r1, r3
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f8c1 	bl	80099d8 <HAL_UARTEx_RxEventCallback>
      return;
 8009856:	e09b      	b.n	8009990 <HAL_UART_IRQHandler+0x548>
 8009858:	08009b69 	.word	0x08009b69
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009864:	b29b      	uxth	r3, r3
 8009866:	1ad3      	subs	r3, r2, r3
 8009868:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009870:	b29b      	uxth	r3, r3
 8009872:	2b00      	cmp	r3, #0
 8009874:	f000 808e 	beq.w	8009994 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009878:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800987c:	2b00      	cmp	r3, #0
 800987e:	f000 8089 	beq.w	8009994 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	330c      	adds	r3, #12
 8009888:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988c:	e853 3f00 	ldrex	r3, [r3]
 8009890:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009894:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009898:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	330c      	adds	r3, #12
 80098a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80098a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80098a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098ae:	e841 2300 	strex	r3, r2, [r1]
 80098b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d1e3      	bne.n	8009882 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	3314      	adds	r3, #20
 80098c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c4:	e853 3f00 	ldrex	r3, [r3]
 80098c8:	623b      	str	r3, [r7, #32]
   return(result);
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	f023 0301 	bic.w	r3, r3, #1
 80098d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3314      	adds	r3, #20
 80098da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80098de:	633a      	str	r2, [r7, #48]	@ 0x30
 80098e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e3      	bne.n	80098ba <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	330c      	adds	r3, #12
 8009906:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	e853 3f00 	ldrex	r3, [r3]
 800990e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f023 0310 	bic.w	r3, r3, #16
 8009916:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	330c      	adds	r3, #12
 8009920:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009924:	61fa      	str	r2, [r7, #28]
 8009926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	69b9      	ldr	r1, [r7, #24]
 800992a:	69fa      	ldr	r2, [r7, #28]
 800992c:	e841 2300 	strex	r3, r2, [r1]
 8009930:	617b      	str	r3, [r7, #20]
   return(result);
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1e3      	bne.n	8009900 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2202      	movs	r2, #2
 800993c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800993e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f847 	bl	80099d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800994a:	e023      	b.n	8009994 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800994c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009954:	2b00      	cmp	r3, #0
 8009956:	d009      	beq.n	800996c <HAL_UART_IRQHandler+0x524>
 8009958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800995c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009960:	2b00      	cmp	r3, #0
 8009962:	d003      	beq.n	800996c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 f910 	bl	8009b8a <UART_Transmit_IT>
    return;
 800996a:	e014      	b.n	8009996 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800996c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00e      	beq.n	8009996 <HAL_UART_IRQHandler+0x54e>
 8009978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800997c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009980:	2b00      	cmp	r3, #0
 8009982:	d008      	beq.n	8009996 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f950 	bl	8009c2a <UART_EndTransmit_IT>
    return;
 800998a:	e004      	b.n	8009996 <HAL_UART_IRQHandler+0x54e>
    return;
 800998c:	bf00      	nop
 800998e:	e002      	b.n	8009996 <HAL_UART_IRQHandler+0x54e>
      return;
 8009990:	bf00      	nop
 8009992:	e000      	b.n	8009996 <HAL_UART_IRQHandler+0x54e>
      return;
 8009994:	bf00      	nop
  }
}
 8009996:	37e8      	adds	r7, #232	@ 0xe8
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	460b      	mov	r3, r1
 80099e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80099e4:	bf00      	nop
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	603b      	str	r3, [r7, #0]
 80099fc:	4613      	mov	r3, r2
 80099fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a00:	e03b      	b.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a08:	d037      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a0a:	f7fc f93f 	bl	8005c8c <HAL_GetTick>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	1ad3      	subs	r3, r2, r3
 8009a14:	6a3a      	ldr	r2, [r7, #32]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d302      	bcc.n	8009a20 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d101      	bne.n	8009a24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a20:	2303      	movs	r3, #3
 8009a22:	e03a      	b.n	8009a9a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d023      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	2b80      	cmp	r3, #128	@ 0x80
 8009a36:	d020      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2b40      	cmp	r3, #64	@ 0x40
 8009a3c:	d01d      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0308 	and.w	r3, r3, #8
 8009a48:	2b08      	cmp	r3, #8
 8009a4a:	d116      	bne.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	617b      	str	r3, [r7, #20]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	617b      	str	r3, [r7, #20]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	617b      	str	r3, [r7, #20]
 8009a60:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f000 f81d 	bl	8009aa2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2208      	movs	r2, #8
 8009a6c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e00f      	b.n	8009a9a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	4013      	ands	r3, r2
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	bf0c      	ite	eq
 8009a8a:	2301      	moveq	r3, #1
 8009a8c:	2300      	movne	r3, #0
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	461a      	mov	r2, r3
 8009a92:	79fb      	ldrb	r3, [r7, #7]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d0b4      	beq.n	8009a02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}

08009aa2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009aa2:	b480      	push	{r7}
 8009aa4:	b095      	sub	sp, #84	@ 0x54
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	330c      	adds	r3, #12
 8009ab0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab4:	e853 3f00 	ldrex	r3, [r3]
 8009ab8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	330c      	adds	r3, #12
 8009ac8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009aca:	643a      	str	r2, [r7, #64]	@ 0x40
 8009acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ace:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ad0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ad2:	e841 2300 	strex	r3, r2, [r1]
 8009ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1e5      	bne.n	8009aaa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	3314      	adds	r3, #20
 8009ae4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae6:	6a3b      	ldr	r3, [r7, #32]
 8009ae8:	e853 3f00 	ldrex	r3, [r3]
 8009aec:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	f023 0301 	bic.w	r3, r3, #1
 8009af4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	3314      	adds	r3, #20
 8009afc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b06:	e841 2300 	strex	r3, r2, [r1]
 8009b0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e5      	bne.n	8009ade <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d119      	bne.n	8009b4e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	330c      	adds	r3, #12
 8009b20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	e853 3f00 	ldrex	r3, [r3]
 8009b28:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	f023 0310 	bic.w	r3, r3, #16
 8009b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	330c      	adds	r3, #12
 8009b38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b3a:	61ba      	str	r2, [r7, #24]
 8009b3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3e:	6979      	ldr	r1, [r7, #20]
 8009b40:	69ba      	ldr	r2, [r7, #24]
 8009b42:	e841 2300 	strex	r3, r2, [r1]
 8009b46:	613b      	str	r3, [r7, #16]
   return(result);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1e5      	bne.n	8009b1a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2220      	movs	r2, #32
 8009b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009b5c:	bf00      	nop
 8009b5e:	3754      	adds	r7, #84	@ 0x54
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f7ff ff21 	bl	80099c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b82:	bf00      	nop
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	2b21      	cmp	r3, #33	@ 0x21
 8009b9c:	d13e      	bne.n	8009c1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	689b      	ldr	r3, [r3, #8]
 8009ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ba6:	d114      	bne.n	8009bd2 <UART_Transmit_IT+0x48>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	691b      	ldr	r3, [r3, #16]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d110      	bne.n	8009bd2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a1b      	ldr	r3, [r3, #32]
 8009bb4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	881b      	ldrh	r3, [r3, #0]
 8009bba:	461a      	mov	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009bc4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a1b      	ldr	r3, [r3, #32]
 8009bca:	1c9a      	adds	r2, r3, #2
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	621a      	str	r2, [r3, #32]
 8009bd0:	e008      	b.n	8009be4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a1b      	ldr	r3, [r3, #32]
 8009bd6:	1c59      	adds	r1, r3, #1
 8009bd8:	687a      	ldr	r2, [r7, #4]
 8009bda:	6211      	str	r1, [r2, #32]
 8009bdc:	781a      	ldrb	r2, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	3b01      	subs	r3, #1
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d10f      	bne.n	8009c18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	68da      	ldr	r2, [r3, #12]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68da      	ldr	r2, [r3, #12]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	e000      	b.n	8009c1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009c1c:	2302      	movs	r3, #2
  }
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3714      	adds	r7, #20
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b082      	sub	sp, #8
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c40:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2220      	movs	r2, #32
 8009c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f7ff fea6 	bl	800999c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3708      	adds	r7, #8
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b08c      	sub	sp, #48	@ 0x30
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009c66:	2300      	movs	r3, #0
 8009c68:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	2b22      	cmp	r3, #34	@ 0x22
 8009c74:	f040 80aa 	bne.w	8009dcc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c80:	d115      	bne.n	8009cae <UART_Receive_IT+0x54>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d111      	bne.n	8009cae <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c9c:	b29a      	uxth	r2, r3
 8009c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca6:	1c9a      	adds	r2, r3, #2
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	629a      	str	r2, [r3, #40]	@ 0x28
 8009cac:	e024      	b.n	8009cf8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cbc:	d007      	beq.n	8009cce <UART_Receive_IT+0x74>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d10a      	bne.n	8009cdc <UART_Receive_IT+0x82>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	691b      	ldr	r3, [r3, #16]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d106      	bne.n	8009cdc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	b2da      	uxtb	r2, r3
 8009cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd8:	701a      	strb	r2, [r3, #0]
 8009cda:	e008      	b.n	8009cee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ce8:	b2da      	uxtb	r2, r3
 8009cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf2:	1c5a      	adds	r2, r3, #1
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	3b01      	subs	r3, #1
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	4619      	mov	r1, r3
 8009d06:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d15d      	bne.n	8009dc8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68da      	ldr	r2, [r3, #12]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f022 0220 	bic.w	r2, r2, #32
 8009d1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68da      	ldr	r2, [r3, #12]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	695a      	ldr	r2, [r3, #20]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f022 0201 	bic.w	r2, r2, #1
 8009d3a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2220      	movs	r2, #32
 8009d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d135      	bne.n	8009dbe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	330c      	adds	r3, #12
 8009d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	e853 3f00 	ldrex	r3, [r3]
 8009d66:	613b      	str	r3, [r7, #16]
   return(result);
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	f023 0310 	bic.w	r3, r3, #16
 8009d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	330c      	adds	r3, #12
 8009d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d78:	623a      	str	r2, [r7, #32]
 8009d7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7c:	69f9      	ldr	r1, [r7, #28]
 8009d7e:	6a3a      	ldr	r2, [r7, #32]
 8009d80:	e841 2300 	strex	r3, r2, [r1]
 8009d84:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1e5      	bne.n	8009d58 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f003 0310 	and.w	r3, r3, #16
 8009d96:	2b10      	cmp	r3, #16
 8009d98:	d10a      	bne.n	8009db0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	60fb      	str	r3, [r7, #12]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	60fb      	str	r3, [r7, #12]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	60fb      	str	r3, [r7, #12]
 8009dae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009db4:	4619      	mov	r1, r3
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f7ff fe0e 	bl	80099d8 <HAL_UARTEx_RxEventCallback>
 8009dbc:	e002      	b.n	8009dc4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f7ff fdf6 	bl	80099b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	e002      	b.n	8009dce <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	e000      	b.n	8009dce <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009dcc:	2302      	movs	r3, #2
  }
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3730      	adds	r7, #48	@ 0x30
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
	...

08009dd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ddc:	b0c0      	sub	sp, #256	@ 0x100
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	691b      	ldr	r3, [r3, #16]
 8009dec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df4:	68d9      	ldr	r1, [r3, #12]
 8009df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	ea40 0301 	orr.w	r3, r0, r1
 8009e00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e06:	689a      	ldr	r2, [r3, #8]
 8009e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e0c:	691b      	ldr	r3, [r3, #16]
 8009e0e:	431a      	orrs	r2, r3
 8009e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e14:	695b      	ldr	r3, [r3, #20]
 8009e16:	431a      	orrs	r2, r3
 8009e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1c:	69db      	ldr	r3, [r3, #28]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	68db      	ldr	r3, [r3, #12]
 8009e2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009e30:	f021 010c 	bic.w	r1, r1, #12
 8009e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009e3e:	430b      	orrs	r3, r1
 8009e40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e52:	6999      	ldr	r1, [r3, #24]
 8009e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	ea40 0301 	orr.w	r3, r0, r1
 8009e5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	4b8f      	ldr	r3, [pc, #572]	@ (800a0a4 <UART_SetConfig+0x2cc>)
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d005      	beq.n	8009e78 <UART_SetConfig+0xa0>
 8009e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	4b8d      	ldr	r3, [pc, #564]	@ (800a0a8 <UART_SetConfig+0x2d0>)
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d104      	bne.n	8009e82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e78:	f7fd fae2 	bl	8007440 <HAL_RCC_GetPCLK2Freq>
 8009e7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009e80:	e003      	b.n	8009e8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e82:	f7fd fac9 	bl	8007418 <HAL_RCC_GetPCLK1Freq>
 8009e86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e8e:	69db      	ldr	r3, [r3, #28]
 8009e90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e94:	f040 810c 	bne.w	800a0b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009ea2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009ea6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009eaa:	4622      	mov	r2, r4
 8009eac:	462b      	mov	r3, r5
 8009eae:	1891      	adds	r1, r2, r2
 8009eb0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009eb2:	415b      	adcs	r3, r3
 8009eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009eb6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009eba:	4621      	mov	r1, r4
 8009ebc:	eb12 0801 	adds.w	r8, r2, r1
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	eb43 0901 	adc.w	r9, r3, r1
 8009ec6:	f04f 0200 	mov.w	r2, #0
 8009eca:	f04f 0300 	mov.w	r3, #0
 8009ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009eda:	4690      	mov	r8, r2
 8009edc:	4699      	mov	r9, r3
 8009ede:	4623      	mov	r3, r4
 8009ee0:	eb18 0303 	adds.w	r3, r8, r3
 8009ee4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ee8:	462b      	mov	r3, r5
 8009eea:	eb49 0303 	adc.w	r3, r9, r3
 8009eee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009efe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009f02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009f06:	460b      	mov	r3, r1
 8009f08:	18db      	adds	r3, r3, r3
 8009f0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	eb42 0303 	adc.w	r3, r2, r3
 8009f12:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009f18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009f1c:	f7f6 fe4c 	bl	8000bb8 <__aeabi_uldivmod>
 8009f20:	4602      	mov	r2, r0
 8009f22:	460b      	mov	r3, r1
 8009f24:	4b61      	ldr	r3, [pc, #388]	@ (800a0ac <UART_SetConfig+0x2d4>)
 8009f26:	fba3 2302 	umull	r2, r3, r3, r2
 8009f2a:	095b      	lsrs	r3, r3, #5
 8009f2c:	011c      	lsls	r4, r3, #4
 8009f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f32:	2200      	movs	r2, #0
 8009f34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009f3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009f40:	4642      	mov	r2, r8
 8009f42:	464b      	mov	r3, r9
 8009f44:	1891      	adds	r1, r2, r2
 8009f46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009f48:	415b      	adcs	r3, r3
 8009f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f50:	4641      	mov	r1, r8
 8009f52:	eb12 0a01 	adds.w	sl, r2, r1
 8009f56:	4649      	mov	r1, r9
 8009f58:	eb43 0b01 	adc.w	fp, r3, r1
 8009f5c:	f04f 0200 	mov.w	r2, #0
 8009f60:	f04f 0300 	mov.w	r3, #0
 8009f64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009f68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009f6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f70:	4692      	mov	sl, r2
 8009f72:	469b      	mov	fp, r3
 8009f74:	4643      	mov	r3, r8
 8009f76:	eb1a 0303 	adds.w	r3, sl, r3
 8009f7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f7e:	464b      	mov	r3, r9
 8009f80:	eb4b 0303 	adc.w	r3, fp, r3
 8009f84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	18db      	adds	r3, r3, r3
 8009fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	eb42 0303 	adc.w	r3, r2, r3
 8009fa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009faa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009fae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009fb2:	f7f6 fe01 	bl	8000bb8 <__aeabi_uldivmod>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	460b      	mov	r3, r1
 8009fba:	4611      	mov	r1, r2
 8009fbc:	4b3b      	ldr	r3, [pc, #236]	@ (800a0ac <UART_SetConfig+0x2d4>)
 8009fbe:	fba3 2301 	umull	r2, r3, r3, r1
 8009fc2:	095b      	lsrs	r3, r3, #5
 8009fc4:	2264      	movs	r2, #100	@ 0x64
 8009fc6:	fb02 f303 	mul.w	r3, r2, r3
 8009fca:	1acb      	subs	r3, r1, r3
 8009fcc:	00db      	lsls	r3, r3, #3
 8009fce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009fd2:	4b36      	ldr	r3, [pc, #216]	@ (800a0ac <UART_SetConfig+0x2d4>)
 8009fd4:	fba3 2302 	umull	r2, r3, r3, r2
 8009fd8:	095b      	lsrs	r3, r3, #5
 8009fda:	005b      	lsls	r3, r3, #1
 8009fdc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009fe0:	441c      	add	r4, r3
 8009fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ff0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ff4:	4642      	mov	r2, r8
 8009ff6:	464b      	mov	r3, r9
 8009ff8:	1891      	adds	r1, r2, r2
 8009ffa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009ffc:	415b      	adcs	r3, r3
 8009ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a000:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a004:	4641      	mov	r1, r8
 800a006:	1851      	adds	r1, r2, r1
 800a008:	6339      	str	r1, [r7, #48]	@ 0x30
 800a00a:	4649      	mov	r1, r9
 800a00c:	414b      	adcs	r3, r1
 800a00e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a010:	f04f 0200 	mov.w	r2, #0
 800a014:	f04f 0300 	mov.w	r3, #0
 800a018:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a01c:	4659      	mov	r1, fp
 800a01e:	00cb      	lsls	r3, r1, #3
 800a020:	4651      	mov	r1, sl
 800a022:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a026:	4651      	mov	r1, sl
 800a028:	00ca      	lsls	r2, r1, #3
 800a02a:	4610      	mov	r0, r2
 800a02c:	4619      	mov	r1, r3
 800a02e:	4603      	mov	r3, r0
 800a030:	4642      	mov	r2, r8
 800a032:	189b      	adds	r3, r3, r2
 800a034:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a038:	464b      	mov	r3, r9
 800a03a:	460a      	mov	r2, r1
 800a03c:	eb42 0303 	adc.w	r3, r2, r3
 800a040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	2200      	movs	r2, #0
 800a04c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a050:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a054:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a058:	460b      	mov	r3, r1
 800a05a:	18db      	adds	r3, r3, r3
 800a05c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a05e:	4613      	mov	r3, r2
 800a060:	eb42 0303 	adc.w	r3, r2, r3
 800a064:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a066:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a06a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a06e:	f7f6 fda3 	bl	8000bb8 <__aeabi_uldivmod>
 800a072:	4602      	mov	r2, r0
 800a074:	460b      	mov	r3, r1
 800a076:	4b0d      	ldr	r3, [pc, #52]	@ (800a0ac <UART_SetConfig+0x2d4>)
 800a078:	fba3 1302 	umull	r1, r3, r3, r2
 800a07c:	095b      	lsrs	r3, r3, #5
 800a07e:	2164      	movs	r1, #100	@ 0x64
 800a080:	fb01 f303 	mul.w	r3, r1, r3
 800a084:	1ad3      	subs	r3, r2, r3
 800a086:	00db      	lsls	r3, r3, #3
 800a088:	3332      	adds	r3, #50	@ 0x32
 800a08a:	4a08      	ldr	r2, [pc, #32]	@ (800a0ac <UART_SetConfig+0x2d4>)
 800a08c:	fba2 2303 	umull	r2, r3, r2, r3
 800a090:	095b      	lsrs	r3, r3, #5
 800a092:	f003 0207 	and.w	r2, r3, #7
 800a096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4422      	add	r2, r4
 800a09e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a0a0:	e106      	b.n	800a2b0 <UART_SetConfig+0x4d8>
 800a0a2:	bf00      	nop
 800a0a4:	40011000 	.word	0x40011000
 800a0a8:	40011400 	.word	0x40011400
 800a0ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a0b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a0ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a0be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a0c2:	4642      	mov	r2, r8
 800a0c4:	464b      	mov	r3, r9
 800a0c6:	1891      	adds	r1, r2, r2
 800a0c8:	6239      	str	r1, [r7, #32]
 800a0ca:	415b      	adcs	r3, r3
 800a0cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a0d2:	4641      	mov	r1, r8
 800a0d4:	1854      	adds	r4, r2, r1
 800a0d6:	4649      	mov	r1, r9
 800a0d8:	eb43 0501 	adc.w	r5, r3, r1
 800a0dc:	f04f 0200 	mov.w	r2, #0
 800a0e0:	f04f 0300 	mov.w	r3, #0
 800a0e4:	00eb      	lsls	r3, r5, #3
 800a0e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a0ea:	00e2      	lsls	r2, r4, #3
 800a0ec:	4614      	mov	r4, r2
 800a0ee:	461d      	mov	r5, r3
 800a0f0:	4643      	mov	r3, r8
 800a0f2:	18e3      	adds	r3, r4, r3
 800a0f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0f8:	464b      	mov	r3, r9
 800a0fa:	eb45 0303 	adc.w	r3, r5, r3
 800a0fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a10e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a112:	f04f 0200 	mov.w	r2, #0
 800a116:	f04f 0300 	mov.w	r3, #0
 800a11a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a11e:	4629      	mov	r1, r5
 800a120:	008b      	lsls	r3, r1, #2
 800a122:	4621      	mov	r1, r4
 800a124:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a128:	4621      	mov	r1, r4
 800a12a:	008a      	lsls	r2, r1, #2
 800a12c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a130:	f7f6 fd42 	bl	8000bb8 <__aeabi_uldivmod>
 800a134:	4602      	mov	r2, r0
 800a136:	460b      	mov	r3, r1
 800a138:	4b60      	ldr	r3, [pc, #384]	@ (800a2bc <UART_SetConfig+0x4e4>)
 800a13a:	fba3 2302 	umull	r2, r3, r3, r2
 800a13e:	095b      	lsrs	r3, r3, #5
 800a140:	011c      	lsls	r4, r3, #4
 800a142:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a146:	2200      	movs	r2, #0
 800a148:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a14c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a150:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a154:	4642      	mov	r2, r8
 800a156:	464b      	mov	r3, r9
 800a158:	1891      	adds	r1, r2, r2
 800a15a:	61b9      	str	r1, [r7, #24]
 800a15c:	415b      	adcs	r3, r3
 800a15e:	61fb      	str	r3, [r7, #28]
 800a160:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a164:	4641      	mov	r1, r8
 800a166:	1851      	adds	r1, r2, r1
 800a168:	6139      	str	r1, [r7, #16]
 800a16a:	4649      	mov	r1, r9
 800a16c:	414b      	adcs	r3, r1
 800a16e:	617b      	str	r3, [r7, #20]
 800a170:	f04f 0200 	mov.w	r2, #0
 800a174:	f04f 0300 	mov.w	r3, #0
 800a178:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a17c:	4659      	mov	r1, fp
 800a17e:	00cb      	lsls	r3, r1, #3
 800a180:	4651      	mov	r1, sl
 800a182:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a186:	4651      	mov	r1, sl
 800a188:	00ca      	lsls	r2, r1, #3
 800a18a:	4610      	mov	r0, r2
 800a18c:	4619      	mov	r1, r3
 800a18e:	4603      	mov	r3, r0
 800a190:	4642      	mov	r2, r8
 800a192:	189b      	adds	r3, r3, r2
 800a194:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a198:	464b      	mov	r3, r9
 800a19a:	460a      	mov	r2, r1
 800a19c:	eb42 0303 	adc.w	r3, r2, r3
 800a1a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a1b0:	f04f 0200 	mov.w	r2, #0
 800a1b4:	f04f 0300 	mov.w	r3, #0
 800a1b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a1bc:	4649      	mov	r1, r9
 800a1be:	008b      	lsls	r3, r1, #2
 800a1c0:	4641      	mov	r1, r8
 800a1c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1c6:	4641      	mov	r1, r8
 800a1c8:	008a      	lsls	r2, r1, #2
 800a1ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a1ce:	f7f6 fcf3 	bl	8000bb8 <__aeabi_uldivmod>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	4611      	mov	r1, r2
 800a1d8:	4b38      	ldr	r3, [pc, #224]	@ (800a2bc <UART_SetConfig+0x4e4>)
 800a1da:	fba3 2301 	umull	r2, r3, r3, r1
 800a1de:	095b      	lsrs	r3, r3, #5
 800a1e0:	2264      	movs	r2, #100	@ 0x64
 800a1e2:	fb02 f303 	mul.w	r3, r2, r3
 800a1e6:	1acb      	subs	r3, r1, r3
 800a1e8:	011b      	lsls	r3, r3, #4
 800a1ea:	3332      	adds	r3, #50	@ 0x32
 800a1ec:	4a33      	ldr	r2, [pc, #204]	@ (800a2bc <UART_SetConfig+0x4e4>)
 800a1ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a1f2:	095b      	lsrs	r3, r3, #5
 800a1f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1f8:	441c      	add	r4, r3
 800a1fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1fe:	2200      	movs	r2, #0
 800a200:	673b      	str	r3, [r7, #112]	@ 0x70
 800a202:	677a      	str	r2, [r7, #116]	@ 0x74
 800a204:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a208:	4642      	mov	r2, r8
 800a20a:	464b      	mov	r3, r9
 800a20c:	1891      	adds	r1, r2, r2
 800a20e:	60b9      	str	r1, [r7, #8]
 800a210:	415b      	adcs	r3, r3
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a218:	4641      	mov	r1, r8
 800a21a:	1851      	adds	r1, r2, r1
 800a21c:	6039      	str	r1, [r7, #0]
 800a21e:	4649      	mov	r1, r9
 800a220:	414b      	adcs	r3, r1
 800a222:	607b      	str	r3, [r7, #4]
 800a224:	f04f 0200 	mov.w	r2, #0
 800a228:	f04f 0300 	mov.w	r3, #0
 800a22c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a230:	4659      	mov	r1, fp
 800a232:	00cb      	lsls	r3, r1, #3
 800a234:	4651      	mov	r1, sl
 800a236:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a23a:	4651      	mov	r1, sl
 800a23c:	00ca      	lsls	r2, r1, #3
 800a23e:	4610      	mov	r0, r2
 800a240:	4619      	mov	r1, r3
 800a242:	4603      	mov	r3, r0
 800a244:	4642      	mov	r2, r8
 800a246:	189b      	adds	r3, r3, r2
 800a248:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a24a:	464b      	mov	r3, r9
 800a24c:	460a      	mov	r2, r1
 800a24e:	eb42 0303 	adc.w	r3, r2, r3
 800a252:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a25e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a260:	f04f 0200 	mov.w	r2, #0
 800a264:	f04f 0300 	mov.w	r3, #0
 800a268:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a26c:	4649      	mov	r1, r9
 800a26e:	008b      	lsls	r3, r1, #2
 800a270:	4641      	mov	r1, r8
 800a272:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a276:	4641      	mov	r1, r8
 800a278:	008a      	lsls	r2, r1, #2
 800a27a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a27e:	f7f6 fc9b 	bl	8000bb8 <__aeabi_uldivmod>
 800a282:	4602      	mov	r2, r0
 800a284:	460b      	mov	r3, r1
 800a286:	4b0d      	ldr	r3, [pc, #52]	@ (800a2bc <UART_SetConfig+0x4e4>)
 800a288:	fba3 1302 	umull	r1, r3, r3, r2
 800a28c:	095b      	lsrs	r3, r3, #5
 800a28e:	2164      	movs	r1, #100	@ 0x64
 800a290:	fb01 f303 	mul.w	r3, r1, r3
 800a294:	1ad3      	subs	r3, r2, r3
 800a296:	011b      	lsls	r3, r3, #4
 800a298:	3332      	adds	r3, #50	@ 0x32
 800a29a:	4a08      	ldr	r2, [pc, #32]	@ (800a2bc <UART_SetConfig+0x4e4>)
 800a29c:	fba2 2303 	umull	r2, r3, r2, r3
 800a2a0:	095b      	lsrs	r3, r3, #5
 800a2a2:	f003 020f 	and.w	r2, r3, #15
 800a2a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4422      	add	r2, r4
 800a2ae:	609a      	str	r2, [r3, #8]
}
 800a2b0:	bf00      	nop
 800a2b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a2bc:	51eb851f 	.word	0x51eb851f

0800a2c0 <__cvt>:
 800a2c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2c4:	ec57 6b10 	vmov	r6, r7, d0
 800a2c8:	2f00      	cmp	r7, #0
 800a2ca:	460c      	mov	r4, r1
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	463b      	mov	r3, r7
 800a2d0:	bfbb      	ittet	lt
 800a2d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a2d6:	461f      	movlt	r7, r3
 800a2d8:	2300      	movge	r3, #0
 800a2da:	232d      	movlt	r3, #45	@ 0x2d
 800a2dc:	700b      	strb	r3, [r1, #0]
 800a2de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a2e4:	4691      	mov	r9, r2
 800a2e6:	f023 0820 	bic.w	r8, r3, #32
 800a2ea:	bfbc      	itt	lt
 800a2ec:	4632      	movlt	r2, r6
 800a2ee:	4616      	movlt	r6, r2
 800a2f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2f4:	d005      	beq.n	800a302 <__cvt+0x42>
 800a2f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a2fa:	d100      	bne.n	800a2fe <__cvt+0x3e>
 800a2fc:	3401      	adds	r4, #1
 800a2fe:	2102      	movs	r1, #2
 800a300:	e000      	b.n	800a304 <__cvt+0x44>
 800a302:	2103      	movs	r1, #3
 800a304:	ab03      	add	r3, sp, #12
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	ab02      	add	r3, sp, #8
 800a30a:	9300      	str	r3, [sp, #0]
 800a30c:	ec47 6b10 	vmov	d0, r6, r7
 800a310:	4653      	mov	r3, sl
 800a312:	4622      	mov	r2, r4
 800a314:	f000 fe74 	bl	800b000 <_dtoa_r>
 800a318:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a31c:	4605      	mov	r5, r0
 800a31e:	d119      	bne.n	800a354 <__cvt+0x94>
 800a320:	f019 0f01 	tst.w	r9, #1
 800a324:	d00e      	beq.n	800a344 <__cvt+0x84>
 800a326:	eb00 0904 	add.w	r9, r0, r4
 800a32a:	2200      	movs	r2, #0
 800a32c:	2300      	movs	r3, #0
 800a32e:	4630      	mov	r0, r6
 800a330:	4639      	mov	r1, r7
 800a332:	f7f6 fbd1 	bl	8000ad8 <__aeabi_dcmpeq>
 800a336:	b108      	cbz	r0, 800a33c <__cvt+0x7c>
 800a338:	f8cd 900c 	str.w	r9, [sp, #12]
 800a33c:	2230      	movs	r2, #48	@ 0x30
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	454b      	cmp	r3, r9
 800a342:	d31e      	bcc.n	800a382 <__cvt+0xc2>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a348:	1b5b      	subs	r3, r3, r5
 800a34a:	4628      	mov	r0, r5
 800a34c:	6013      	str	r3, [r2, #0]
 800a34e:	b004      	add	sp, #16
 800a350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a354:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a358:	eb00 0904 	add.w	r9, r0, r4
 800a35c:	d1e5      	bne.n	800a32a <__cvt+0x6a>
 800a35e:	7803      	ldrb	r3, [r0, #0]
 800a360:	2b30      	cmp	r3, #48	@ 0x30
 800a362:	d10a      	bne.n	800a37a <__cvt+0xba>
 800a364:	2200      	movs	r2, #0
 800a366:	2300      	movs	r3, #0
 800a368:	4630      	mov	r0, r6
 800a36a:	4639      	mov	r1, r7
 800a36c:	f7f6 fbb4 	bl	8000ad8 <__aeabi_dcmpeq>
 800a370:	b918      	cbnz	r0, 800a37a <__cvt+0xba>
 800a372:	f1c4 0401 	rsb	r4, r4, #1
 800a376:	f8ca 4000 	str.w	r4, [sl]
 800a37a:	f8da 3000 	ldr.w	r3, [sl]
 800a37e:	4499      	add	r9, r3
 800a380:	e7d3      	b.n	800a32a <__cvt+0x6a>
 800a382:	1c59      	adds	r1, r3, #1
 800a384:	9103      	str	r1, [sp, #12]
 800a386:	701a      	strb	r2, [r3, #0]
 800a388:	e7d9      	b.n	800a33e <__cvt+0x7e>

0800a38a <__exponent>:
 800a38a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a38c:	2900      	cmp	r1, #0
 800a38e:	bfba      	itte	lt
 800a390:	4249      	neglt	r1, r1
 800a392:	232d      	movlt	r3, #45	@ 0x2d
 800a394:	232b      	movge	r3, #43	@ 0x2b
 800a396:	2909      	cmp	r1, #9
 800a398:	7002      	strb	r2, [r0, #0]
 800a39a:	7043      	strb	r3, [r0, #1]
 800a39c:	dd29      	ble.n	800a3f2 <__exponent+0x68>
 800a39e:	f10d 0307 	add.w	r3, sp, #7
 800a3a2:	461d      	mov	r5, r3
 800a3a4:	270a      	movs	r7, #10
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3ac:	fb07 1416 	mls	r4, r7, r6, r1
 800a3b0:	3430      	adds	r4, #48	@ 0x30
 800a3b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3b6:	460c      	mov	r4, r1
 800a3b8:	2c63      	cmp	r4, #99	@ 0x63
 800a3ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3be:	4631      	mov	r1, r6
 800a3c0:	dcf1      	bgt.n	800a3a6 <__exponent+0x1c>
 800a3c2:	3130      	adds	r1, #48	@ 0x30
 800a3c4:	1e94      	subs	r4, r2, #2
 800a3c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a3ca:	1c41      	adds	r1, r0, #1
 800a3cc:	4623      	mov	r3, r4
 800a3ce:	42ab      	cmp	r3, r5
 800a3d0:	d30a      	bcc.n	800a3e8 <__exponent+0x5e>
 800a3d2:	f10d 0309 	add.w	r3, sp, #9
 800a3d6:	1a9b      	subs	r3, r3, r2
 800a3d8:	42ac      	cmp	r4, r5
 800a3da:	bf88      	it	hi
 800a3dc:	2300      	movhi	r3, #0
 800a3de:	3302      	adds	r3, #2
 800a3e0:	4403      	add	r3, r0
 800a3e2:	1a18      	subs	r0, r3, r0
 800a3e4:	b003      	add	sp, #12
 800a3e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a3ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a3f0:	e7ed      	b.n	800a3ce <__exponent+0x44>
 800a3f2:	2330      	movs	r3, #48	@ 0x30
 800a3f4:	3130      	adds	r1, #48	@ 0x30
 800a3f6:	7083      	strb	r3, [r0, #2]
 800a3f8:	70c1      	strb	r1, [r0, #3]
 800a3fa:	1d03      	adds	r3, r0, #4
 800a3fc:	e7f1      	b.n	800a3e2 <__exponent+0x58>
	...

0800a400 <_printf_float>:
 800a400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a404:	b08d      	sub	sp, #52	@ 0x34
 800a406:	460c      	mov	r4, r1
 800a408:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a40c:	4616      	mov	r6, r2
 800a40e:	461f      	mov	r7, r3
 800a410:	4605      	mov	r5, r0
 800a412:	f000 fcf5 	bl	800ae00 <_localeconv_r>
 800a416:	6803      	ldr	r3, [r0, #0]
 800a418:	9304      	str	r3, [sp, #16]
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7f5 ff30 	bl	8000280 <strlen>
 800a420:	2300      	movs	r3, #0
 800a422:	930a      	str	r3, [sp, #40]	@ 0x28
 800a424:	f8d8 3000 	ldr.w	r3, [r8]
 800a428:	9005      	str	r0, [sp, #20]
 800a42a:	3307      	adds	r3, #7
 800a42c:	f023 0307 	bic.w	r3, r3, #7
 800a430:	f103 0208 	add.w	r2, r3, #8
 800a434:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a438:	f8d4 b000 	ldr.w	fp, [r4]
 800a43c:	f8c8 2000 	str.w	r2, [r8]
 800a440:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a444:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a448:	9307      	str	r3, [sp, #28]
 800a44a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a44e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a456:	4b9c      	ldr	r3, [pc, #624]	@ (800a6c8 <_printf_float+0x2c8>)
 800a458:	f04f 32ff 	mov.w	r2, #4294967295
 800a45c:	f7f6 fb6e 	bl	8000b3c <__aeabi_dcmpun>
 800a460:	bb70      	cbnz	r0, 800a4c0 <_printf_float+0xc0>
 800a462:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a466:	4b98      	ldr	r3, [pc, #608]	@ (800a6c8 <_printf_float+0x2c8>)
 800a468:	f04f 32ff 	mov.w	r2, #4294967295
 800a46c:	f7f6 fb48 	bl	8000b00 <__aeabi_dcmple>
 800a470:	bb30      	cbnz	r0, 800a4c0 <_printf_float+0xc0>
 800a472:	2200      	movs	r2, #0
 800a474:	2300      	movs	r3, #0
 800a476:	4640      	mov	r0, r8
 800a478:	4649      	mov	r1, r9
 800a47a:	f7f6 fb37 	bl	8000aec <__aeabi_dcmplt>
 800a47e:	b110      	cbz	r0, 800a486 <_printf_float+0x86>
 800a480:	232d      	movs	r3, #45	@ 0x2d
 800a482:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a486:	4a91      	ldr	r2, [pc, #580]	@ (800a6cc <_printf_float+0x2cc>)
 800a488:	4b91      	ldr	r3, [pc, #580]	@ (800a6d0 <_printf_float+0x2d0>)
 800a48a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a48e:	bf8c      	ite	hi
 800a490:	4690      	movhi	r8, r2
 800a492:	4698      	movls	r8, r3
 800a494:	2303      	movs	r3, #3
 800a496:	6123      	str	r3, [r4, #16]
 800a498:	f02b 0304 	bic.w	r3, fp, #4
 800a49c:	6023      	str	r3, [r4, #0]
 800a49e:	f04f 0900 	mov.w	r9, #0
 800a4a2:	9700      	str	r7, [sp, #0]
 800a4a4:	4633      	mov	r3, r6
 800a4a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4a8:	4621      	mov	r1, r4
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	f000 f9d2 	bl	800a854 <_printf_common>
 800a4b0:	3001      	adds	r0, #1
 800a4b2:	f040 808d 	bne.w	800a5d0 <_printf_float+0x1d0>
 800a4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ba:	b00d      	add	sp, #52	@ 0x34
 800a4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c0:	4642      	mov	r2, r8
 800a4c2:	464b      	mov	r3, r9
 800a4c4:	4640      	mov	r0, r8
 800a4c6:	4649      	mov	r1, r9
 800a4c8:	f7f6 fb38 	bl	8000b3c <__aeabi_dcmpun>
 800a4cc:	b140      	cbz	r0, 800a4e0 <_printf_float+0xe0>
 800a4ce:	464b      	mov	r3, r9
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	bfbc      	itt	lt
 800a4d4:	232d      	movlt	r3, #45	@ 0x2d
 800a4d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a4da:	4a7e      	ldr	r2, [pc, #504]	@ (800a6d4 <_printf_float+0x2d4>)
 800a4dc:	4b7e      	ldr	r3, [pc, #504]	@ (800a6d8 <_printf_float+0x2d8>)
 800a4de:	e7d4      	b.n	800a48a <_printf_float+0x8a>
 800a4e0:	6863      	ldr	r3, [r4, #4]
 800a4e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a4e6:	9206      	str	r2, [sp, #24]
 800a4e8:	1c5a      	adds	r2, r3, #1
 800a4ea:	d13b      	bne.n	800a564 <_printf_float+0x164>
 800a4ec:	2306      	movs	r3, #6
 800a4ee:	6063      	str	r3, [r4, #4]
 800a4f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	6022      	str	r2, [r4, #0]
 800a4f8:	9303      	str	r3, [sp, #12]
 800a4fa:	ab0a      	add	r3, sp, #40	@ 0x28
 800a4fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a500:	ab09      	add	r3, sp, #36	@ 0x24
 800a502:	9300      	str	r3, [sp, #0]
 800a504:	6861      	ldr	r1, [r4, #4]
 800a506:	ec49 8b10 	vmov	d0, r8, r9
 800a50a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a50e:	4628      	mov	r0, r5
 800a510:	f7ff fed6 	bl	800a2c0 <__cvt>
 800a514:	9b06      	ldr	r3, [sp, #24]
 800a516:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a518:	2b47      	cmp	r3, #71	@ 0x47
 800a51a:	4680      	mov	r8, r0
 800a51c:	d129      	bne.n	800a572 <_printf_float+0x172>
 800a51e:	1cc8      	adds	r0, r1, #3
 800a520:	db02      	blt.n	800a528 <_printf_float+0x128>
 800a522:	6863      	ldr	r3, [r4, #4]
 800a524:	4299      	cmp	r1, r3
 800a526:	dd41      	ble.n	800a5ac <_printf_float+0x1ac>
 800a528:	f1aa 0a02 	sub.w	sl, sl, #2
 800a52c:	fa5f fa8a 	uxtb.w	sl, sl
 800a530:	3901      	subs	r1, #1
 800a532:	4652      	mov	r2, sl
 800a534:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a538:	9109      	str	r1, [sp, #36]	@ 0x24
 800a53a:	f7ff ff26 	bl	800a38a <__exponent>
 800a53e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a540:	1813      	adds	r3, r2, r0
 800a542:	2a01      	cmp	r2, #1
 800a544:	4681      	mov	r9, r0
 800a546:	6123      	str	r3, [r4, #16]
 800a548:	dc02      	bgt.n	800a550 <_printf_float+0x150>
 800a54a:	6822      	ldr	r2, [r4, #0]
 800a54c:	07d2      	lsls	r2, r2, #31
 800a54e:	d501      	bpl.n	800a554 <_printf_float+0x154>
 800a550:	3301      	adds	r3, #1
 800a552:	6123      	str	r3, [r4, #16]
 800a554:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d0a2      	beq.n	800a4a2 <_printf_float+0xa2>
 800a55c:	232d      	movs	r3, #45	@ 0x2d
 800a55e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a562:	e79e      	b.n	800a4a2 <_printf_float+0xa2>
 800a564:	9a06      	ldr	r2, [sp, #24]
 800a566:	2a47      	cmp	r2, #71	@ 0x47
 800a568:	d1c2      	bne.n	800a4f0 <_printf_float+0xf0>
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d1c0      	bne.n	800a4f0 <_printf_float+0xf0>
 800a56e:	2301      	movs	r3, #1
 800a570:	e7bd      	b.n	800a4ee <_printf_float+0xee>
 800a572:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a576:	d9db      	bls.n	800a530 <_printf_float+0x130>
 800a578:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a57c:	d118      	bne.n	800a5b0 <_printf_float+0x1b0>
 800a57e:	2900      	cmp	r1, #0
 800a580:	6863      	ldr	r3, [r4, #4]
 800a582:	dd0b      	ble.n	800a59c <_printf_float+0x19c>
 800a584:	6121      	str	r1, [r4, #16]
 800a586:	b913      	cbnz	r3, 800a58e <_printf_float+0x18e>
 800a588:	6822      	ldr	r2, [r4, #0]
 800a58a:	07d0      	lsls	r0, r2, #31
 800a58c:	d502      	bpl.n	800a594 <_printf_float+0x194>
 800a58e:	3301      	adds	r3, #1
 800a590:	440b      	add	r3, r1
 800a592:	6123      	str	r3, [r4, #16]
 800a594:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a596:	f04f 0900 	mov.w	r9, #0
 800a59a:	e7db      	b.n	800a554 <_printf_float+0x154>
 800a59c:	b913      	cbnz	r3, 800a5a4 <_printf_float+0x1a4>
 800a59e:	6822      	ldr	r2, [r4, #0]
 800a5a0:	07d2      	lsls	r2, r2, #31
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_float+0x1a8>
 800a5a4:	3302      	adds	r3, #2
 800a5a6:	e7f4      	b.n	800a592 <_printf_float+0x192>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e7f2      	b.n	800a592 <_printf_float+0x192>
 800a5ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5b2:	4299      	cmp	r1, r3
 800a5b4:	db05      	blt.n	800a5c2 <_printf_float+0x1c2>
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	6121      	str	r1, [r4, #16]
 800a5ba:	07d8      	lsls	r0, r3, #31
 800a5bc:	d5ea      	bpl.n	800a594 <_printf_float+0x194>
 800a5be:	1c4b      	adds	r3, r1, #1
 800a5c0:	e7e7      	b.n	800a592 <_printf_float+0x192>
 800a5c2:	2900      	cmp	r1, #0
 800a5c4:	bfd4      	ite	le
 800a5c6:	f1c1 0202 	rsble	r2, r1, #2
 800a5ca:	2201      	movgt	r2, #1
 800a5cc:	4413      	add	r3, r2
 800a5ce:	e7e0      	b.n	800a592 <_printf_float+0x192>
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	055a      	lsls	r2, r3, #21
 800a5d4:	d407      	bmi.n	800a5e6 <_printf_float+0x1e6>
 800a5d6:	6923      	ldr	r3, [r4, #16]
 800a5d8:	4642      	mov	r2, r8
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4628      	mov	r0, r5
 800a5de:	47b8      	blx	r7
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	d12b      	bne.n	800a63c <_printf_float+0x23c>
 800a5e4:	e767      	b.n	800a4b6 <_printf_float+0xb6>
 800a5e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5ea:	f240 80dd 	bls.w	800a7a8 <_printf_float+0x3a8>
 800a5ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	f7f6 fa6f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	d033      	beq.n	800a666 <_printf_float+0x266>
 800a5fe:	4a37      	ldr	r2, [pc, #220]	@ (800a6dc <_printf_float+0x2dc>)
 800a600:	2301      	movs	r3, #1
 800a602:	4631      	mov	r1, r6
 800a604:	4628      	mov	r0, r5
 800a606:	47b8      	blx	r7
 800a608:	3001      	adds	r0, #1
 800a60a:	f43f af54 	beq.w	800a4b6 <_printf_float+0xb6>
 800a60e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a612:	4543      	cmp	r3, r8
 800a614:	db02      	blt.n	800a61c <_printf_float+0x21c>
 800a616:	6823      	ldr	r3, [r4, #0]
 800a618:	07d8      	lsls	r0, r3, #31
 800a61a:	d50f      	bpl.n	800a63c <_printf_float+0x23c>
 800a61c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a620:	4631      	mov	r1, r6
 800a622:	4628      	mov	r0, r5
 800a624:	47b8      	blx	r7
 800a626:	3001      	adds	r0, #1
 800a628:	f43f af45 	beq.w	800a4b6 <_printf_float+0xb6>
 800a62c:	f04f 0900 	mov.w	r9, #0
 800a630:	f108 38ff 	add.w	r8, r8, #4294967295
 800a634:	f104 0a1a 	add.w	sl, r4, #26
 800a638:	45c8      	cmp	r8, r9
 800a63a:	dc09      	bgt.n	800a650 <_printf_float+0x250>
 800a63c:	6823      	ldr	r3, [r4, #0]
 800a63e:	079b      	lsls	r3, r3, #30
 800a640:	f100 8103 	bmi.w	800a84a <_printf_float+0x44a>
 800a644:	68e0      	ldr	r0, [r4, #12]
 800a646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a648:	4298      	cmp	r0, r3
 800a64a:	bfb8      	it	lt
 800a64c:	4618      	movlt	r0, r3
 800a64e:	e734      	b.n	800a4ba <_printf_float+0xba>
 800a650:	2301      	movs	r3, #1
 800a652:	4652      	mov	r2, sl
 800a654:	4631      	mov	r1, r6
 800a656:	4628      	mov	r0, r5
 800a658:	47b8      	blx	r7
 800a65a:	3001      	adds	r0, #1
 800a65c:	f43f af2b 	beq.w	800a4b6 <_printf_float+0xb6>
 800a660:	f109 0901 	add.w	r9, r9, #1
 800a664:	e7e8      	b.n	800a638 <_printf_float+0x238>
 800a666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a668:	2b00      	cmp	r3, #0
 800a66a:	dc39      	bgt.n	800a6e0 <_printf_float+0x2e0>
 800a66c:	4a1b      	ldr	r2, [pc, #108]	@ (800a6dc <_printf_float+0x2dc>)
 800a66e:	2301      	movs	r3, #1
 800a670:	4631      	mov	r1, r6
 800a672:	4628      	mov	r0, r5
 800a674:	47b8      	blx	r7
 800a676:	3001      	adds	r0, #1
 800a678:	f43f af1d 	beq.w	800a4b6 <_printf_float+0xb6>
 800a67c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a680:	ea59 0303 	orrs.w	r3, r9, r3
 800a684:	d102      	bne.n	800a68c <_printf_float+0x28c>
 800a686:	6823      	ldr	r3, [r4, #0]
 800a688:	07d9      	lsls	r1, r3, #31
 800a68a:	d5d7      	bpl.n	800a63c <_printf_float+0x23c>
 800a68c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a690:	4631      	mov	r1, r6
 800a692:	4628      	mov	r0, r5
 800a694:	47b8      	blx	r7
 800a696:	3001      	adds	r0, #1
 800a698:	f43f af0d 	beq.w	800a4b6 <_printf_float+0xb6>
 800a69c:	f04f 0a00 	mov.w	sl, #0
 800a6a0:	f104 0b1a 	add.w	fp, r4, #26
 800a6a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6a6:	425b      	negs	r3, r3
 800a6a8:	4553      	cmp	r3, sl
 800a6aa:	dc01      	bgt.n	800a6b0 <_printf_float+0x2b0>
 800a6ac:	464b      	mov	r3, r9
 800a6ae:	e793      	b.n	800a5d8 <_printf_float+0x1d8>
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	465a      	mov	r2, fp
 800a6b4:	4631      	mov	r1, r6
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	47b8      	blx	r7
 800a6ba:	3001      	adds	r0, #1
 800a6bc:	f43f aefb 	beq.w	800a4b6 <_printf_float+0xb6>
 800a6c0:	f10a 0a01 	add.w	sl, sl, #1
 800a6c4:	e7ee      	b.n	800a6a4 <_printf_float+0x2a4>
 800a6c6:	bf00      	nop
 800a6c8:	7fefffff 	.word	0x7fefffff
 800a6cc:	0800fc18 	.word	0x0800fc18
 800a6d0:	0800fc14 	.word	0x0800fc14
 800a6d4:	0800fc20 	.word	0x0800fc20
 800a6d8:	0800fc1c 	.word	0x0800fc1c
 800a6dc:	0800fc24 	.word	0x0800fc24
 800a6e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a6e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a6e6:	4553      	cmp	r3, sl
 800a6e8:	bfa8      	it	ge
 800a6ea:	4653      	movge	r3, sl
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	4699      	mov	r9, r3
 800a6f0:	dc36      	bgt.n	800a760 <_printf_float+0x360>
 800a6f2:	f04f 0b00 	mov.w	fp, #0
 800a6f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6fa:	f104 021a 	add.w	r2, r4, #26
 800a6fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a700:	9306      	str	r3, [sp, #24]
 800a702:	eba3 0309 	sub.w	r3, r3, r9
 800a706:	455b      	cmp	r3, fp
 800a708:	dc31      	bgt.n	800a76e <_printf_float+0x36e>
 800a70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70c:	459a      	cmp	sl, r3
 800a70e:	dc3a      	bgt.n	800a786 <_printf_float+0x386>
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	07da      	lsls	r2, r3, #31
 800a714:	d437      	bmi.n	800a786 <_printf_float+0x386>
 800a716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a718:	ebaa 0903 	sub.w	r9, sl, r3
 800a71c:	9b06      	ldr	r3, [sp, #24]
 800a71e:	ebaa 0303 	sub.w	r3, sl, r3
 800a722:	4599      	cmp	r9, r3
 800a724:	bfa8      	it	ge
 800a726:	4699      	movge	r9, r3
 800a728:	f1b9 0f00 	cmp.w	r9, #0
 800a72c:	dc33      	bgt.n	800a796 <_printf_float+0x396>
 800a72e:	f04f 0800 	mov.w	r8, #0
 800a732:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a736:	f104 0b1a 	add.w	fp, r4, #26
 800a73a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a73c:	ebaa 0303 	sub.w	r3, sl, r3
 800a740:	eba3 0309 	sub.w	r3, r3, r9
 800a744:	4543      	cmp	r3, r8
 800a746:	f77f af79 	ble.w	800a63c <_printf_float+0x23c>
 800a74a:	2301      	movs	r3, #1
 800a74c:	465a      	mov	r2, fp
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	47b8      	blx	r7
 800a754:	3001      	adds	r0, #1
 800a756:	f43f aeae 	beq.w	800a4b6 <_printf_float+0xb6>
 800a75a:	f108 0801 	add.w	r8, r8, #1
 800a75e:	e7ec      	b.n	800a73a <_printf_float+0x33a>
 800a760:	4642      	mov	r2, r8
 800a762:	4631      	mov	r1, r6
 800a764:	4628      	mov	r0, r5
 800a766:	47b8      	blx	r7
 800a768:	3001      	adds	r0, #1
 800a76a:	d1c2      	bne.n	800a6f2 <_printf_float+0x2f2>
 800a76c:	e6a3      	b.n	800a4b6 <_printf_float+0xb6>
 800a76e:	2301      	movs	r3, #1
 800a770:	4631      	mov	r1, r6
 800a772:	4628      	mov	r0, r5
 800a774:	9206      	str	r2, [sp, #24]
 800a776:	47b8      	blx	r7
 800a778:	3001      	adds	r0, #1
 800a77a:	f43f ae9c 	beq.w	800a4b6 <_printf_float+0xb6>
 800a77e:	9a06      	ldr	r2, [sp, #24]
 800a780:	f10b 0b01 	add.w	fp, fp, #1
 800a784:	e7bb      	b.n	800a6fe <_printf_float+0x2fe>
 800a786:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a78a:	4631      	mov	r1, r6
 800a78c:	4628      	mov	r0, r5
 800a78e:	47b8      	blx	r7
 800a790:	3001      	adds	r0, #1
 800a792:	d1c0      	bne.n	800a716 <_printf_float+0x316>
 800a794:	e68f      	b.n	800a4b6 <_printf_float+0xb6>
 800a796:	9a06      	ldr	r2, [sp, #24]
 800a798:	464b      	mov	r3, r9
 800a79a:	4442      	add	r2, r8
 800a79c:	4631      	mov	r1, r6
 800a79e:	4628      	mov	r0, r5
 800a7a0:	47b8      	blx	r7
 800a7a2:	3001      	adds	r0, #1
 800a7a4:	d1c3      	bne.n	800a72e <_printf_float+0x32e>
 800a7a6:	e686      	b.n	800a4b6 <_printf_float+0xb6>
 800a7a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7ac:	f1ba 0f01 	cmp.w	sl, #1
 800a7b0:	dc01      	bgt.n	800a7b6 <_printf_float+0x3b6>
 800a7b2:	07db      	lsls	r3, r3, #31
 800a7b4:	d536      	bpl.n	800a824 <_printf_float+0x424>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	4642      	mov	r2, r8
 800a7ba:	4631      	mov	r1, r6
 800a7bc:	4628      	mov	r0, r5
 800a7be:	47b8      	blx	r7
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	f43f ae78 	beq.w	800a4b6 <_printf_float+0xb6>
 800a7c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	47b8      	blx	r7
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	f43f ae70 	beq.w	800a4b6 <_printf_float+0xb6>
 800a7d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2300      	movs	r3, #0
 800a7de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7e2:	f7f6 f979 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7e6:	b9c0      	cbnz	r0, 800a81a <_printf_float+0x41a>
 800a7e8:	4653      	mov	r3, sl
 800a7ea:	f108 0201 	add.w	r2, r8, #1
 800a7ee:	4631      	mov	r1, r6
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	47b8      	blx	r7
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	d10c      	bne.n	800a812 <_printf_float+0x412>
 800a7f8:	e65d      	b.n	800a4b6 <_printf_float+0xb6>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	465a      	mov	r2, fp
 800a7fe:	4631      	mov	r1, r6
 800a800:	4628      	mov	r0, r5
 800a802:	47b8      	blx	r7
 800a804:	3001      	adds	r0, #1
 800a806:	f43f ae56 	beq.w	800a4b6 <_printf_float+0xb6>
 800a80a:	f108 0801 	add.w	r8, r8, #1
 800a80e:	45d0      	cmp	r8, sl
 800a810:	dbf3      	blt.n	800a7fa <_printf_float+0x3fa>
 800a812:	464b      	mov	r3, r9
 800a814:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a818:	e6df      	b.n	800a5da <_printf_float+0x1da>
 800a81a:	f04f 0800 	mov.w	r8, #0
 800a81e:	f104 0b1a 	add.w	fp, r4, #26
 800a822:	e7f4      	b.n	800a80e <_printf_float+0x40e>
 800a824:	2301      	movs	r3, #1
 800a826:	4642      	mov	r2, r8
 800a828:	e7e1      	b.n	800a7ee <_printf_float+0x3ee>
 800a82a:	2301      	movs	r3, #1
 800a82c:	464a      	mov	r2, r9
 800a82e:	4631      	mov	r1, r6
 800a830:	4628      	mov	r0, r5
 800a832:	47b8      	blx	r7
 800a834:	3001      	adds	r0, #1
 800a836:	f43f ae3e 	beq.w	800a4b6 <_printf_float+0xb6>
 800a83a:	f108 0801 	add.w	r8, r8, #1
 800a83e:	68e3      	ldr	r3, [r4, #12]
 800a840:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a842:	1a5b      	subs	r3, r3, r1
 800a844:	4543      	cmp	r3, r8
 800a846:	dcf0      	bgt.n	800a82a <_printf_float+0x42a>
 800a848:	e6fc      	b.n	800a644 <_printf_float+0x244>
 800a84a:	f04f 0800 	mov.w	r8, #0
 800a84e:	f104 0919 	add.w	r9, r4, #25
 800a852:	e7f4      	b.n	800a83e <_printf_float+0x43e>

0800a854 <_printf_common>:
 800a854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a858:	4616      	mov	r6, r2
 800a85a:	4698      	mov	r8, r3
 800a85c:	688a      	ldr	r2, [r1, #8]
 800a85e:	690b      	ldr	r3, [r1, #16]
 800a860:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a864:	4293      	cmp	r3, r2
 800a866:	bfb8      	it	lt
 800a868:	4613      	movlt	r3, r2
 800a86a:	6033      	str	r3, [r6, #0]
 800a86c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a870:	4607      	mov	r7, r0
 800a872:	460c      	mov	r4, r1
 800a874:	b10a      	cbz	r2, 800a87a <_printf_common+0x26>
 800a876:	3301      	adds	r3, #1
 800a878:	6033      	str	r3, [r6, #0]
 800a87a:	6823      	ldr	r3, [r4, #0]
 800a87c:	0699      	lsls	r1, r3, #26
 800a87e:	bf42      	ittt	mi
 800a880:	6833      	ldrmi	r3, [r6, #0]
 800a882:	3302      	addmi	r3, #2
 800a884:	6033      	strmi	r3, [r6, #0]
 800a886:	6825      	ldr	r5, [r4, #0]
 800a888:	f015 0506 	ands.w	r5, r5, #6
 800a88c:	d106      	bne.n	800a89c <_printf_common+0x48>
 800a88e:	f104 0a19 	add.w	sl, r4, #25
 800a892:	68e3      	ldr	r3, [r4, #12]
 800a894:	6832      	ldr	r2, [r6, #0]
 800a896:	1a9b      	subs	r3, r3, r2
 800a898:	42ab      	cmp	r3, r5
 800a89a:	dc26      	bgt.n	800a8ea <_printf_common+0x96>
 800a89c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8a0:	6822      	ldr	r2, [r4, #0]
 800a8a2:	3b00      	subs	r3, #0
 800a8a4:	bf18      	it	ne
 800a8a6:	2301      	movne	r3, #1
 800a8a8:	0692      	lsls	r2, r2, #26
 800a8aa:	d42b      	bmi.n	800a904 <_printf_common+0xb0>
 800a8ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8b0:	4641      	mov	r1, r8
 800a8b2:	4638      	mov	r0, r7
 800a8b4:	47c8      	blx	r9
 800a8b6:	3001      	adds	r0, #1
 800a8b8:	d01e      	beq.n	800a8f8 <_printf_common+0xa4>
 800a8ba:	6823      	ldr	r3, [r4, #0]
 800a8bc:	6922      	ldr	r2, [r4, #16]
 800a8be:	f003 0306 	and.w	r3, r3, #6
 800a8c2:	2b04      	cmp	r3, #4
 800a8c4:	bf02      	ittt	eq
 800a8c6:	68e5      	ldreq	r5, [r4, #12]
 800a8c8:	6833      	ldreq	r3, [r6, #0]
 800a8ca:	1aed      	subeq	r5, r5, r3
 800a8cc:	68a3      	ldr	r3, [r4, #8]
 800a8ce:	bf0c      	ite	eq
 800a8d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8d4:	2500      	movne	r5, #0
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	bfc4      	itt	gt
 800a8da:	1a9b      	subgt	r3, r3, r2
 800a8dc:	18ed      	addgt	r5, r5, r3
 800a8de:	2600      	movs	r6, #0
 800a8e0:	341a      	adds	r4, #26
 800a8e2:	42b5      	cmp	r5, r6
 800a8e4:	d11a      	bne.n	800a91c <_printf_common+0xc8>
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	e008      	b.n	800a8fc <_printf_common+0xa8>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	4652      	mov	r2, sl
 800a8ee:	4641      	mov	r1, r8
 800a8f0:	4638      	mov	r0, r7
 800a8f2:	47c8      	blx	r9
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d103      	bne.n	800a900 <_printf_common+0xac>
 800a8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a900:	3501      	adds	r5, #1
 800a902:	e7c6      	b.n	800a892 <_printf_common+0x3e>
 800a904:	18e1      	adds	r1, r4, r3
 800a906:	1c5a      	adds	r2, r3, #1
 800a908:	2030      	movs	r0, #48	@ 0x30
 800a90a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a90e:	4422      	add	r2, r4
 800a910:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a914:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a918:	3302      	adds	r3, #2
 800a91a:	e7c7      	b.n	800a8ac <_printf_common+0x58>
 800a91c:	2301      	movs	r3, #1
 800a91e:	4622      	mov	r2, r4
 800a920:	4641      	mov	r1, r8
 800a922:	4638      	mov	r0, r7
 800a924:	47c8      	blx	r9
 800a926:	3001      	adds	r0, #1
 800a928:	d0e6      	beq.n	800a8f8 <_printf_common+0xa4>
 800a92a:	3601      	adds	r6, #1
 800a92c:	e7d9      	b.n	800a8e2 <_printf_common+0x8e>
	...

0800a930 <_printf_i>:
 800a930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a934:	7e0f      	ldrb	r7, [r1, #24]
 800a936:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a938:	2f78      	cmp	r7, #120	@ 0x78
 800a93a:	4691      	mov	r9, r2
 800a93c:	4680      	mov	r8, r0
 800a93e:	460c      	mov	r4, r1
 800a940:	469a      	mov	sl, r3
 800a942:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a946:	d807      	bhi.n	800a958 <_printf_i+0x28>
 800a948:	2f62      	cmp	r7, #98	@ 0x62
 800a94a:	d80a      	bhi.n	800a962 <_printf_i+0x32>
 800a94c:	2f00      	cmp	r7, #0
 800a94e:	f000 80d1 	beq.w	800aaf4 <_printf_i+0x1c4>
 800a952:	2f58      	cmp	r7, #88	@ 0x58
 800a954:	f000 80b8 	beq.w	800aac8 <_printf_i+0x198>
 800a958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a95c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a960:	e03a      	b.n	800a9d8 <_printf_i+0xa8>
 800a962:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a966:	2b15      	cmp	r3, #21
 800a968:	d8f6      	bhi.n	800a958 <_printf_i+0x28>
 800a96a:	a101      	add	r1, pc, #4	@ (adr r1, 800a970 <_printf_i+0x40>)
 800a96c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a970:	0800a9c9 	.word	0x0800a9c9
 800a974:	0800a9dd 	.word	0x0800a9dd
 800a978:	0800a959 	.word	0x0800a959
 800a97c:	0800a959 	.word	0x0800a959
 800a980:	0800a959 	.word	0x0800a959
 800a984:	0800a959 	.word	0x0800a959
 800a988:	0800a9dd 	.word	0x0800a9dd
 800a98c:	0800a959 	.word	0x0800a959
 800a990:	0800a959 	.word	0x0800a959
 800a994:	0800a959 	.word	0x0800a959
 800a998:	0800a959 	.word	0x0800a959
 800a99c:	0800aadb 	.word	0x0800aadb
 800a9a0:	0800aa07 	.word	0x0800aa07
 800a9a4:	0800aa95 	.word	0x0800aa95
 800a9a8:	0800a959 	.word	0x0800a959
 800a9ac:	0800a959 	.word	0x0800a959
 800a9b0:	0800aafd 	.word	0x0800aafd
 800a9b4:	0800a959 	.word	0x0800a959
 800a9b8:	0800aa07 	.word	0x0800aa07
 800a9bc:	0800a959 	.word	0x0800a959
 800a9c0:	0800a959 	.word	0x0800a959
 800a9c4:	0800aa9d 	.word	0x0800aa9d
 800a9c8:	6833      	ldr	r3, [r6, #0]
 800a9ca:	1d1a      	adds	r2, r3, #4
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	6032      	str	r2, [r6, #0]
 800a9d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e09c      	b.n	800ab16 <_printf_i+0x1e6>
 800a9dc:	6833      	ldr	r3, [r6, #0]
 800a9de:	6820      	ldr	r0, [r4, #0]
 800a9e0:	1d19      	adds	r1, r3, #4
 800a9e2:	6031      	str	r1, [r6, #0]
 800a9e4:	0606      	lsls	r6, r0, #24
 800a9e6:	d501      	bpl.n	800a9ec <_printf_i+0xbc>
 800a9e8:	681d      	ldr	r5, [r3, #0]
 800a9ea:	e003      	b.n	800a9f4 <_printf_i+0xc4>
 800a9ec:	0645      	lsls	r5, r0, #25
 800a9ee:	d5fb      	bpl.n	800a9e8 <_printf_i+0xb8>
 800a9f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a9f4:	2d00      	cmp	r5, #0
 800a9f6:	da03      	bge.n	800aa00 <_printf_i+0xd0>
 800a9f8:	232d      	movs	r3, #45	@ 0x2d
 800a9fa:	426d      	negs	r5, r5
 800a9fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa00:	4858      	ldr	r0, [pc, #352]	@ (800ab64 <_printf_i+0x234>)
 800aa02:	230a      	movs	r3, #10
 800aa04:	e011      	b.n	800aa2a <_printf_i+0xfa>
 800aa06:	6821      	ldr	r1, [r4, #0]
 800aa08:	6833      	ldr	r3, [r6, #0]
 800aa0a:	0608      	lsls	r0, r1, #24
 800aa0c:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa10:	d402      	bmi.n	800aa18 <_printf_i+0xe8>
 800aa12:	0649      	lsls	r1, r1, #25
 800aa14:	bf48      	it	mi
 800aa16:	b2ad      	uxthmi	r5, r5
 800aa18:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa1a:	4852      	ldr	r0, [pc, #328]	@ (800ab64 <_printf_i+0x234>)
 800aa1c:	6033      	str	r3, [r6, #0]
 800aa1e:	bf14      	ite	ne
 800aa20:	230a      	movne	r3, #10
 800aa22:	2308      	moveq	r3, #8
 800aa24:	2100      	movs	r1, #0
 800aa26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa2a:	6866      	ldr	r6, [r4, #4]
 800aa2c:	60a6      	str	r6, [r4, #8]
 800aa2e:	2e00      	cmp	r6, #0
 800aa30:	db05      	blt.n	800aa3e <_printf_i+0x10e>
 800aa32:	6821      	ldr	r1, [r4, #0]
 800aa34:	432e      	orrs	r6, r5
 800aa36:	f021 0104 	bic.w	r1, r1, #4
 800aa3a:	6021      	str	r1, [r4, #0]
 800aa3c:	d04b      	beq.n	800aad6 <_printf_i+0x1a6>
 800aa3e:	4616      	mov	r6, r2
 800aa40:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa44:	fb03 5711 	mls	r7, r3, r1, r5
 800aa48:	5dc7      	ldrb	r7, [r0, r7]
 800aa4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa4e:	462f      	mov	r7, r5
 800aa50:	42bb      	cmp	r3, r7
 800aa52:	460d      	mov	r5, r1
 800aa54:	d9f4      	bls.n	800aa40 <_printf_i+0x110>
 800aa56:	2b08      	cmp	r3, #8
 800aa58:	d10b      	bne.n	800aa72 <_printf_i+0x142>
 800aa5a:	6823      	ldr	r3, [r4, #0]
 800aa5c:	07df      	lsls	r7, r3, #31
 800aa5e:	d508      	bpl.n	800aa72 <_printf_i+0x142>
 800aa60:	6923      	ldr	r3, [r4, #16]
 800aa62:	6861      	ldr	r1, [r4, #4]
 800aa64:	4299      	cmp	r1, r3
 800aa66:	bfde      	ittt	le
 800aa68:	2330      	movle	r3, #48	@ 0x30
 800aa6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa72:	1b92      	subs	r2, r2, r6
 800aa74:	6122      	str	r2, [r4, #16]
 800aa76:	f8cd a000 	str.w	sl, [sp]
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	aa03      	add	r2, sp, #12
 800aa7e:	4621      	mov	r1, r4
 800aa80:	4640      	mov	r0, r8
 800aa82:	f7ff fee7 	bl	800a854 <_printf_common>
 800aa86:	3001      	adds	r0, #1
 800aa88:	d14a      	bne.n	800ab20 <_printf_i+0x1f0>
 800aa8a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa8e:	b004      	add	sp, #16
 800aa90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	f043 0320 	orr.w	r3, r3, #32
 800aa9a:	6023      	str	r3, [r4, #0]
 800aa9c:	4832      	ldr	r0, [pc, #200]	@ (800ab68 <_printf_i+0x238>)
 800aa9e:	2778      	movs	r7, #120	@ 0x78
 800aaa0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aaa4:	6823      	ldr	r3, [r4, #0]
 800aaa6:	6831      	ldr	r1, [r6, #0]
 800aaa8:	061f      	lsls	r7, r3, #24
 800aaaa:	f851 5b04 	ldr.w	r5, [r1], #4
 800aaae:	d402      	bmi.n	800aab6 <_printf_i+0x186>
 800aab0:	065f      	lsls	r7, r3, #25
 800aab2:	bf48      	it	mi
 800aab4:	b2ad      	uxthmi	r5, r5
 800aab6:	6031      	str	r1, [r6, #0]
 800aab8:	07d9      	lsls	r1, r3, #31
 800aaba:	bf44      	itt	mi
 800aabc:	f043 0320 	orrmi.w	r3, r3, #32
 800aac0:	6023      	strmi	r3, [r4, #0]
 800aac2:	b11d      	cbz	r5, 800aacc <_printf_i+0x19c>
 800aac4:	2310      	movs	r3, #16
 800aac6:	e7ad      	b.n	800aa24 <_printf_i+0xf4>
 800aac8:	4826      	ldr	r0, [pc, #152]	@ (800ab64 <_printf_i+0x234>)
 800aaca:	e7e9      	b.n	800aaa0 <_printf_i+0x170>
 800aacc:	6823      	ldr	r3, [r4, #0]
 800aace:	f023 0320 	bic.w	r3, r3, #32
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	e7f6      	b.n	800aac4 <_printf_i+0x194>
 800aad6:	4616      	mov	r6, r2
 800aad8:	e7bd      	b.n	800aa56 <_printf_i+0x126>
 800aada:	6833      	ldr	r3, [r6, #0]
 800aadc:	6825      	ldr	r5, [r4, #0]
 800aade:	6961      	ldr	r1, [r4, #20]
 800aae0:	1d18      	adds	r0, r3, #4
 800aae2:	6030      	str	r0, [r6, #0]
 800aae4:	062e      	lsls	r6, r5, #24
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	d501      	bpl.n	800aaee <_printf_i+0x1be>
 800aaea:	6019      	str	r1, [r3, #0]
 800aaec:	e002      	b.n	800aaf4 <_printf_i+0x1c4>
 800aaee:	0668      	lsls	r0, r5, #25
 800aaf0:	d5fb      	bpl.n	800aaea <_printf_i+0x1ba>
 800aaf2:	8019      	strh	r1, [r3, #0]
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	6123      	str	r3, [r4, #16]
 800aaf8:	4616      	mov	r6, r2
 800aafa:	e7bc      	b.n	800aa76 <_printf_i+0x146>
 800aafc:	6833      	ldr	r3, [r6, #0]
 800aafe:	1d1a      	adds	r2, r3, #4
 800ab00:	6032      	str	r2, [r6, #0]
 800ab02:	681e      	ldr	r6, [r3, #0]
 800ab04:	6862      	ldr	r2, [r4, #4]
 800ab06:	2100      	movs	r1, #0
 800ab08:	4630      	mov	r0, r6
 800ab0a:	f7f5 fb69 	bl	80001e0 <memchr>
 800ab0e:	b108      	cbz	r0, 800ab14 <_printf_i+0x1e4>
 800ab10:	1b80      	subs	r0, r0, r6
 800ab12:	6060      	str	r0, [r4, #4]
 800ab14:	6863      	ldr	r3, [r4, #4]
 800ab16:	6123      	str	r3, [r4, #16]
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab1e:	e7aa      	b.n	800aa76 <_printf_i+0x146>
 800ab20:	6923      	ldr	r3, [r4, #16]
 800ab22:	4632      	mov	r2, r6
 800ab24:	4649      	mov	r1, r9
 800ab26:	4640      	mov	r0, r8
 800ab28:	47d0      	blx	sl
 800ab2a:	3001      	adds	r0, #1
 800ab2c:	d0ad      	beq.n	800aa8a <_printf_i+0x15a>
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	079b      	lsls	r3, r3, #30
 800ab32:	d413      	bmi.n	800ab5c <_printf_i+0x22c>
 800ab34:	68e0      	ldr	r0, [r4, #12]
 800ab36:	9b03      	ldr	r3, [sp, #12]
 800ab38:	4298      	cmp	r0, r3
 800ab3a:	bfb8      	it	lt
 800ab3c:	4618      	movlt	r0, r3
 800ab3e:	e7a6      	b.n	800aa8e <_printf_i+0x15e>
 800ab40:	2301      	movs	r3, #1
 800ab42:	4632      	mov	r2, r6
 800ab44:	4649      	mov	r1, r9
 800ab46:	4640      	mov	r0, r8
 800ab48:	47d0      	blx	sl
 800ab4a:	3001      	adds	r0, #1
 800ab4c:	d09d      	beq.n	800aa8a <_printf_i+0x15a>
 800ab4e:	3501      	adds	r5, #1
 800ab50:	68e3      	ldr	r3, [r4, #12]
 800ab52:	9903      	ldr	r1, [sp, #12]
 800ab54:	1a5b      	subs	r3, r3, r1
 800ab56:	42ab      	cmp	r3, r5
 800ab58:	dcf2      	bgt.n	800ab40 <_printf_i+0x210>
 800ab5a:	e7eb      	b.n	800ab34 <_printf_i+0x204>
 800ab5c:	2500      	movs	r5, #0
 800ab5e:	f104 0619 	add.w	r6, r4, #25
 800ab62:	e7f5      	b.n	800ab50 <_printf_i+0x220>
 800ab64:	0800fc26 	.word	0x0800fc26
 800ab68:	0800fc37 	.word	0x0800fc37

0800ab6c <std>:
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	b510      	push	{r4, lr}
 800ab70:	4604      	mov	r4, r0
 800ab72:	e9c0 3300 	strd	r3, r3, [r0]
 800ab76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab7a:	6083      	str	r3, [r0, #8]
 800ab7c:	8181      	strh	r1, [r0, #12]
 800ab7e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab80:	81c2      	strh	r2, [r0, #14]
 800ab82:	6183      	str	r3, [r0, #24]
 800ab84:	4619      	mov	r1, r3
 800ab86:	2208      	movs	r2, #8
 800ab88:	305c      	adds	r0, #92	@ 0x5c
 800ab8a:	f000 f931 	bl	800adf0 <memset>
 800ab8e:	4b0d      	ldr	r3, [pc, #52]	@ (800abc4 <std+0x58>)
 800ab90:	6263      	str	r3, [r4, #36]	@ 0x24
 800ab92:	4b0d      	ldr	r3, [pc, #52]	@ (800abc8 <std+0x5c>)
 800ab94:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ab96:	4b0d      	ldr	r3, [pc, #52]	@ (800abcc <std+0x60>)
 800ab98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ab9a:	4b0d      	ldr	r3, [pc, #52]	@ (800abd0 <std+0x64>)
 800ab9c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ab9e:	4b0d      	ldr	r3, [pc, #52]	@ (800abd4 <std+0x68>)
 800aba0:	6224      	str	r4, [r4, #32]
 800aba2:	429c      	cmp	r4, r3
 800aba4:	d006      	beq.n	800abb4 <std+0x48>
 800aba6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abaa:	4294      	cmp	r4, r2
 800abac:	d002      	beq.n	800abb4 <std+0x48>
 800abae:	33d0      	adds	r3, #208	@ 0xd0
 800abb0:	429c      	cmp	r4, r3
 800abb2:	d105      	bne.n	800abc0 <std+0x54>
 800abb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abbc:	f000 b994 	b.w	800aee8 <__retarget_lock_init_recursive>
 800abc0:	bd10      	pop	{r4, pc}
 800abc2:	bf00      	nop
 800abc4:	0800acf1 	.word	0x0800acf1
 800abc8:	0800ad13 	.word	0x0800ad13
 800abcc:	0800ad4b 	.word	0x0800ad4b
 800abd0:	0800ad6f 	.word	0x0800ad6f
 800abd4:	20001514 	.word	0x20001514

0800abd8 <stdio_exit_handler>:
 800abd8:	4a02      	ldr	r2, [pc, #8]	@ (800abe4 <stdio_exit_handler+0xc>)
 800abda:	4903      	ldr	r1, [pc, #12]	@ (800abe8 <stdio_exit_handler+0x10>)
 800abdc:	4803      	ldr	r0, [pc, #12]	@ (800abec <stdio_exit_handler+0x14>)
 800abde:	f000 b869 	b.w	800acb4 <_fwalk_sglue>
 800abe2:	bf00      	nop
 800abe4:	2000002c 	.word	0x2000002c
 800abe8:	0800c84d 	.word	0x0800c84d
 800abec:	2000003c 	.word	0x2000003c

0800abf0 <cleanup_stdio>:
 800abf0:	6841      	ldr	r1, [r0, #4]
 800abf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac24 <cleanup_stdio+0x34>)
 800abf4:	4299      	cmp	r1, r3
 800abf6:	b510      	push	{r4, lr}
 800abf8:	4604      	mov	r4, r0
 800abfa:	d001      	beq.n	800ac00 <cleanup_stdio+0x10>
 800abfc:	f001 fe26 	bl	800c84c <_fflush_r>
 800ac00:	68a1      	ldr	r1, [r4, #8]
 800ac02:	4b09      	ldr	r3, [pc, #36]	@ (800ac28 <cleanup_stdio+0x38>)
 800ac04:	4299      	cmp	r1, r3
 800ac06:	d002      	beq.n	800ac0e <cleanup_stdio+0x1e>
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f001 fe1f 	bl	800c84c <_fflush_r>
 800ac0e:	68e1      	ldr	r1, [r4, #12]
 800ac10:	4b06      	ldr	r3, [pc, #24]	@ (800ac2c <cleanup_stdio+0x3c>)
 800ac12:	4299      	cmp	r1, r3
 800ac14:	d004      	beq.n	800ac20 <cleanup_stdio+0x30>
 800ac16:	4620      	mov	r0, r4
 800ac18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac1c:	f001 be16 	b.w	800c84c <_fflush_r>
 800ac20:	bd10      	pop	{r4, pc}
 800ac22:	bf00      	nop
 800ac24:	20001514 	.word	0x20001514
 800ac28:	2000157c 	.word	0x2000157c
 800ac2c:	200015e4 	.word	0x200015e4

0800ac30 <global_stdio_init.part.0>:
 800ac30:	b510      	push	{r4, lr}
 800ac32:	4b0b      	ldr	r3, [pc, #44]	@ (800ac60 <global_stdio_init.part.0+0x30>)
 800ac34:	4c0b      	ldr	r4, [pc, #44]	@ (800ac64 <global_stdio_init.part.0+0x34>)
 800ac36:	4a0c      	ldr	r2, [pc, #48]	@ (800ac68 <global_stdio_init.part.0+0x38>)
 800ac38:	601a      	str	r2, [r3, #0]
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	2104      	movs	r1, #4
 800ac40:	f7ff ff94 	bl	800ab6c <std>
 800ac44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac48:	2201      	movs	r2, #1
 800ac4a:	2109      	movs	r1, #9
 800ac4c:	f7ff ff8e 	bl	800ab6c <std>
 800ac50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac54:	2202      	movs	r2, #2
 800ac56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac5a:	2112      	movs	r1, #18
 800ac5c:	f7ff bf86 	b.w	800ab6c <std>
 800ac60:	2000164c 	.word	0x2000164c
 800ac64:	20001514 	.word	0x20001514
 800ac68:	0800abd9 	.word	0x0800abd9

0800ac6c <__sfp_lock_acquire>:
 800ac6c:	4801      	ldr	r0, [pc, #4]	@ (800ac74 <__sfp_lock_acquire+0x8>)
 800ac6e:	f000 b93c 	b.w	800aeea <__retarget_lock_acquire_recursive>
 800ac72:	bf00      	nop
 800ac74:	20001655 	.word	0x20001655

0800ac78 <__sfp_lock_release>:
 800ac78:	4801      	ldr	r0, [pc, #4]	@ (800ac80 <__sfp_lock_release+0x8>)
 800ac7a:	f000 b937 	b.w	800aeec <__retarget_lock_release_recursive>
 800ac7e:	bf00      	nop
 800ac80:	20001655 	.word	0x20001655

0800ac84 <__sinit>:
 800ac84:	b510      	push	{r4, lr}
 800ac86:	4604      	mov	r4, r0
 800ac88:	f7ff fff0 	bl	800ac6c <__sfp_lock_acquire>
 800ac8c:	6a23      	ldr	r3, [r4, #32]
 800ac8e:	b11b      	cbz	r3, 800ac98 <__sinit+0x14>
 800ac90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac94:	f7ff bff0 	b.w	800ac78 <__sfp_lock_release>
 800ac98:	4b04      	ldr	r3, [pc, #16]	@ (800acac <__sinit+0x28>)
 800ac9a:	6223      	str	r3, [r4, #32]
 800ac9c:	4b04      	ldr	r3, [pc, #16]	@ (800acb0 <__sinit+0x2c>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d1f5      	bne.n	800ac90 <__sinit+0xc>
 800aca4:	f7ff ffc4 	bl	800ac30 <global_stdio_init.part.0>
 800aca8:	e7f2      	b.n	800ac90 <__sinit+0xc>
 800acaa:	bf00      	nop
 800acac:	0800abf1 	.word	0x0800abf1
 800acb0:	2000164c 	.word	0x2000164c

0800acb4 <_fwalk_sglue>:
 800acb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acb8:	4607      	mov	r7, r0
 800acba:	4688      	mov	r8, r1
 800acbc:	4614      	mov	r4, r2
 800acbe:	2600      	movs	r6, #0
 800acc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acc4:	f1b9 0901 	subs.w	r9, r9, #1
 800acc8:	d505      	bpl.n	800acd6 <_fwalk_sglue+0x22>
 800acca:	6824      	ldr	r4, [r4, #0]
 800accc:	2c00      	cmp	r4, #0
 800acce:	d1f7      	bne.n	800acc0 <_fwalk_sglue+0xc>
 800acd0:	4630      	mov	r0, r6
 800acd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acd6:	89ab      	ldrh	r3, [r5, #12]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d907      	bls.n	800acec <_fwalk_sglue+0x38>
 800acdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ace0:	3301      	adds	r3, #1
 800ace2:	d003      	beq.n	800acec <_fwalk_sglue+0x38>
 800ace4:	4629      	mov	r1, r5
 800ace6:	4638      	mov	r0, r7
 800ace8:	47c0      	blx	r8
 800acea:	4306      	orrs	r6, r0
 800acec:	3568      	adds	r5, #104	@ 0x68
 800acee:	e7e9      	b.n	800acc4 <_fwalk_sglue+0x10>

0800acf0 <__sread>:
 800acf0:	b510      	push	{r4, lr}
 800acf2:	460c      	mov	r4, r1
 800acf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acf8:	f000 f8a8 	bl	800ae4c <_read_r>
 800acfc:	2800      	cmp	r0, #0
 800acfe:	bfab      	itete	ge
 800ad00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad02:	89a3      	ldrhlt	r3, [r4, #12]
 800ad04:	181b      	addge	r3, r3, r0
 800ad06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad0a:	bfac      	ite	ge
 800ad0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad0e:	81a3      	strhlt	r3, [r4, #12]
 800ad10:	bd10      	pop	{r4, pc}

0800ad12 <__swrite>:
 800ad12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad16:	461f      	mov	r7, r3
 800ad18:	898b      	ldrh	r3, [r1, #12]
 800ad1a:	05db      	lsls	r3, r3, #23
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	460c      	mov	r4, r1
 800ad20:	4616      	mov	r6, r2
 800ad22:	d505      	bpl.n	800ad30 <__swrite+0x1e>
 800ad24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad28:	2302      	movs	r3, #2
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f000 f87c 	bl	800ae28 <_lseek_r>
 800ad30:	89a3      	ldrh	r3, [r4, #12]
 800ad32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad3a:	81a3      	strh	r3, [r4, #12]
 800ad3c:	4632      	mov	r2, r6
 800ad3e:	463b      	mov	r3, r7
 800ad40:	4628      	mov	r0, r5
 800ad42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad46:	f000 b893 	b.w	800ae70 <_write_r>

0800ad4a <__sseek>:
 800ad4a:	b510      	push	{r4, lr}
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad52:	f000 f869 	bl	800ae28 <_lseek_r>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	89a3      	ldrh	r3, [r4, #12]
 800ad5a:	bf15      	itete	ne
 800ad5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad66:	81a3      	strheq	r3, [r4, #12]
 800ad68:	bf18      	it	ne
 800ad6a:	81a3      	strhne	r3, [r4, #12]
 800ad6c:	bd10      	pop	{r4, pc}

0800ad6e <__sclose>:
 800ad6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad72:	f000 b849 	b.w	800ae08 <_close_r>

0800ad76 <_vsniprintf_r>:
 800ad76:	b530      	push	{r4, r5, lr}
 800ad78:	4614      	mov	r4, r2
 800ad7a:	2c00      	cmp	r4, #0
 800ad7c:	b09b      	sub	sp, #108	@ 0x6c
 800ad7e:	4605      	mov	r5, r0
 800ad80:	461a      	mov	r2, r3
 800ad82:	da05      	bge.n	800ad90 <_vsniprintf_r+0x1a>
 800ad84:	238b      	movs	r3, #139	@ 0x8b
 800ad86:	6003      	str	r3, [r0, #0]
 800ad88:	f04f 30ff 	mov.w	r0, #4294967295
 800ad8c:	b01b      	add	sp, #108	@ 0x6c
 800ad8e:	bd30      	pop	{r4, r5, pc}
 800ad90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad94:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ad98:	f04f 0300 	mov.w	r3, #0
 800ad9c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ad9e:	bf14      	ite	ne
 800ada0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ada4:	4623      	moveq	r3, r4
 800ada6:	9302      	str	r3, [sp, #8]
 800ada8:	9305      	str	r3, [sp, #20]
 800adaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adae:	9100      	str	r1, [sp, #0]
 800adb0:	9104      	str	r1, [sp, #16]
 800adb2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800adb6:	4669      	mov	r1, sp
 800adb8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800adba:	f001 fbc7 	bl	800c54c <_svfiprintf_r>
 800adbe:	1c43      	adds	r3, r0, #1
 800adc0:	bfbc      	itt	lt
 800adc2:	238b      	movlt	r3, #139	@ 0x8b
 800adc4:	602b      	strlt	r3, [r5, #0]
 800adc6:	2c00      	cmp	r4, #0
 800adc8:	d0e0      	beq.n	800ad8c <_vsniprintf_r+0x16>
 800adca:	9b00      	ldr	r3, [sp, #0]
 800adcc:	2200      	movs	r2, #0
 800adce:	701a      	strb	r2, [r3, #0]
 800add0:	e7dc      	b.n	800ad8c <_vsniprintf_r+0x16>
	...

0800add4 <vsniprintf>:
 800add4:	b507      	push	{r0, r1, r2, lr}
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	4613      	mov	r3, r2
 800adda:	460a      	mov	r2, r1
 800addc:	4601      	mov	r1, r0
 800adde:	4803      	ldr	r0, [pc, #12]	@ (800adec <vsniprintf+0x18>)
 800ade0:	6800      	ldr	r0, [r0, #0]
 800ade2:	f7ff ffc8 	bl	800ad76 <_vsniprintf_r>
 800ade6:	b003      	add	sp, #12
 800ade8:	f85d fb04 	ldr.w	pc, [sp], #4
 800adec:	20000038 	.word	0x20000038

0800adf0 <memset>:
 800adf0:	4402      	add	r2, r0
 800adf2:	4603      	mov	r3, r0
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d100      	bne.n	800adfa <memset+0xa>
 800adf8:	4770      	bx	lr
 800adfa:	f803 1b01 	strb.w	r1, [r3], #1
 800adfe:	e7f9      	b.n	800adf4 <memset+0x4>

0800ae00 <_localeconv_r>:
 800ae00:	4800      	ldr	r0, [pc, #0]	@ (800ae04 <_localeconv_r+0x4>)
 800ae02:	4770      	bx	lr
 800ae04:	20000178 	.word	0x20000178

0800ae08 <_close_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d06      	ldr	r5, [pc, #24]	@ (800ae24 <_close_r+0x1c>)
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	4604      	mov	r4, r0
 800ae10:	4608      	mov	r0, r1
 800ae12:	602b      	str	r3, [r5, #0]
 800ae14:	f7fa fd3e 	bl	8005894 <_close>
 800ae18:	1c43      	adds	r3, r0, #1
 800ae1a:	d102      	bne.n	800ae22 <_close_r+0x1a>
 800ae1c:	682b      	ldr	r3, [r5, #0]
 800ae1e:	b103      	cbz	r3, 800ae22 <_close_r+0x1a>
 800ae20:	6023      	str	r3, [r4, #0]
 800ae22:	bd38      	pop	{r3, r4, r5, pc}
 800ae24:	20001650 	.word	0x20001650

0800ae28 <_lseek_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d07      	ldr	r5, [pc, #28]	@ (800ae48 <_lseek_r+0x20>)
 800ae2c:	4604      	mov	r4, r0
 800ae2e:	4608      	mov	r0, r1
 800ae30:	4611      	mov	r1, r2
 800ae32:	2200      	movs	r2, #0
 800ae34:	602a      	str	r2, [r5, #0]
 800ae36:	461a      	mov	r2, r3
 800ae38:	f7fa fd53 	bl	80058e2 <_lseek>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_lseek_r+0x1e>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_lseek_r+0x1e>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	20001650 	.word	0x20001650

0800ae4c <_read_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	4d07      	ldr	r5, [pc, #28]	@ (800ae6c <_read_r+0x20>)
 800ae50:	4604      	mov	r4, r0
 800ae52:	4608      	mov	r0, r1
 800ae54:	4611      	mov	r1, r2
 800ae56:	2200      	movs	r2, #0
 800ae58:	602a      	str	r2, [r5, #0]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	f7fa fce1 	bl	8005822 <_read>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_read_r+0x1e>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_read_r+0x1e>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	20001650 	.word	0x20001650

0800ae70 <_write_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4d07      	ldr	r5, [pc, #28]	@ (800ae90 <_write_r+0x20>)
 800ae74:	4604      	mov	r4, r0
 800ae76:	4608      	mov	r0, r1
 800ae78:	4611      	mov	r1, r2
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	602a      	str	r2, [r5, #0]
 800ae7e:	461a      	mov	r2, r3
 800ae80:	f7fa fcec 	bl	800585c <_write>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_write_r+0x1e>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_write_r+0x1e>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	20001650 	.word	0x20001650

0800ae94 <__errno>:
 800ae94:	4b01      	ldr	r3, [pc, #4]	@ (800ae9c <__errno+0x8>)
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000038 	.word	0x20000038

0800aea0 <__libc_init_array>:
 800aea0:	b570      	push	{r4, r5, r6, lr}
 800aea2:	4d0d      	ldr	r5, [pc, #52]	@ (800aed8 <__libc_init_array+0x38>)
 800aea4:	4c0d      	ldr	r4, [pc, #52]	@ (800aedc <__libc_init_array+0x3c>)
 800aea6:	1b64      	subs	r4, r4, r5
 800aea8:	10a4      	asrs	r4, r4, #2
 800aeaa:	2600      	movs	r6, #0
 800aeac:	42a6      	cmp	r6, r4
 800aeae:	d109      	bne.n	800aec4 <__libc_init_array+0x24>
 800aeb0:	4d0b      	ldr	r5, [pc, #44]	@ (800aee0 <__libc_init_array+0x40>)
 800aeb2:	4c0c      	ldr	r4, [pc, #48]	@ (800aee4 <__libc_init_array+0x44>)
 800aeb4:	f002 f88c 	bl	800cfd0 <_init>
 800aeb8:	1b64      	subs	r4, r4, r5
 800aeba:	10a4      	asrs	r4, r4, #2
 800aebc:	2600      	movs	r6, #0
 800aebe:	42a6      	cmp	r6, r4
 800aec0:	d105      	bne.n	800aece <__libc_init_array+0x2e>
 800aec2:	bd70      	pop	{r4, r5, r6, pc}
 800aec4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec8:	4798      	blx	r3
 800aeca:	3601      	adds	r6, #1
 800aecc:	e7ee      	b.n	800aeac <__libc_init_array+0xc>
 800aece:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed2:	4798      	blx	r3
 800aed4:	3601      	adds	r6, #1
 800aed6:	e7f2      	b.n	800aebe <__libc_init_array+0x1e>
 800aed8:	0800ff94 	.word	0x0800ff94
 800aedc:	0800ff94 	.word	0x0800ff94
 800aee0:	0800ff94 	.word	0x0800ff94
 800aee4:	0800ff98 	.word	0x0800ff98

0800aee8 <__retarget_lock_init_recursive>:
 800aee8:	4770      	bx	lr

0800aeea <__retarget_lock_acquire_recursive>:
 800aeea:	4770      	bx	lr

0800aeec <__retarget_lock_release_recursive>:
 800aeec:	4770      	bx	lr

0800aeee <quorem>:
 800aeee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef2:	6903      	ldr	r3, [r0, #16]
 800aef4:	690c      	ldr	r4, [r1, #16]
 800aef6:	42a3      	cmp	r3, r4
 800aef8:	4607      	mov	r7, r0
 800aefa:	db7e      	blt.n	800affa <quorem+0x10c>
 800aefc:	3c01      	subs	r4, #1
 800aefe:	f101 0814 	add.w	r8, r1, #20
 800af02:	00a3      	lsls	r3, r4, #2
 800af04:	f100 0514 	add.w	r5, r0, #20
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af18:	3301      	adds	r3, #1
 800af1a:	429a      	cmp	r2, r3
 800af1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af20:	fbb2 f6f3 	udiv	r6, r2, r3
 800af24:	d32e      	bcc.n	800af84 <quorem+0x96>
 800af26:	f04f 0a00 	mov.w	sl, #0
 800af2a:	46c4      	mov	ip, r8
 800af2c:	46ae      	mov	lr, r5
 800af2e:	46d3      	mov	fp, sl
 800af30:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af34:	b298      	uxth	r0, r3
 800af36:	fb06 a000 	mla	r0, r6, r0, sl
 800af3a:	0c02      	lsrs	r2, r0, #16
 800af3c:	0c1b      	lsrs	r3, r3, #16
 800af3e:	fb06 2303 	mla	r3, r6, r3, r2
 800af42:	f8de 2000 	ldr.w	r2, [lr]
 800af46:	b280      	uxth	r0, r0
 800af48:	b292      	uxth	r2, r2
 800af4a:	1a12      	subs	r2, r2, r0
 800af4c:	445a      	add	r2, fp
 800af4e:	f8de 0000 	ldr.w	r0, [lr]
 800af52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af56:	b29b      	uxth	r3, r3
 800af58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af60:	b292      	uxth	r2, r2
 800af62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af66:	45e1      	cmp	r9, ip
 800af68:	f84e 2b04 	str.w	r2, [lr], #4
 800af6c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af70:	d2de      	bcs.n	800af30 <quorem+0x42>
 800af72:	9b00      	ldr	r3, [sp, #0]
 800af74:	58eb      	ldr	r3, [r5, r3]
 800af76:	b92b      	cbnz	r3, 800af84 <quorem+0x96>
 800af78:	9b01      	ldr	r3, [sp, #4]
 800af7a:	3b04      	subs	r3, #4
 800af7c:	429d      	cmp	r5, r3
 800af7e:	461a      	mov	r2, r3
 800af80:	d32f      	bcc.n	800afe2 <quorem+0xf4>
 800af82:	613c      	str	r4, [r7, #16]
 800af84:	4638      	mov	r0, r7
 800af86:	f001 f97d 	bl	800c284 <__mcmp>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	db25      	blt.n	800afda <quorem+0xec>
 800af8e:	4629      	mov	r1, r5
 800af90:	2000      	movs	r0, #0
 800af92:	f858 2b04 	ldr.w	r2, [r8], #4
 800af96:	f8d1 c000 	ldr.w	ip, [r1]
 800af9a:	fa1f fe82 	uxth.w	lr, r2
 800af9e:	fa1f f38c 	uxth.w	r3, ip
 800afa2:	eba3 030e 	sub.w	r3, r3, lr
 800afa6:	4403      	add	r3, r0
 800afa8:	0c12      	lsrs	r2, r2, #16
 800afaa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afb8:	45c1      	cmp	r9, r8
 800afba:	f841 3b04 	str.w	r3, [r1], #4
 800afbe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afc2:	d2e6      	bcs.n	800af92 <quorem+0xa4>
 800afc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afcc:	b922      	cbnz	r2, 800afd8 <quorem+0xea>
 800afce:	3b04      	subs	r3, #4
 800afd0:	429d      	cmp	r5, r3
 800afd2:	461a      	mov	r2, r3
 800afd4:	d30b      	bcc.n	800afee <quorem+0x100>
 800afd6:	613c      	str	r4, [r7, #16]
 800afd8:	3601      	adds	r6, #1
 800afda:	4630      	mov	r0, r6
 800afdc:	b003      	add	sp, #12
 800afde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe2:	6812      	ldr	r2, [r2, #0]
 800afe4:	3b04      	subs	r3, #4
 800afe6:	2a00      	cmp	r2, #0
 800afe8:	d1cb      	bne.n	800af82 <quorem+0x94>
 800afea:	3c01      	subs	r4, #1
 800afec:	e7c6      	b.n	800af7c <quorem+0x8e>
 800afee:	6812      	ldr	r2, [r2, #0]
 800aff0:	3b04      	subs	r3, #4
 800aff2:	2a00      	cmp	r2, #0
 800aff4:	d1ef      	bne.n	800afd6 <quorem+0xe8>
 800aff6:	3c01      	subs	r4, #1
 800aff8:	e7ea      	b.n	800afd0 <quorem+0xe2>
 800affa:	2000      	movs	r0, #0
 800affc:	e7ee      	b.n	800afdc <quorem+0xee>
	...

0800b000 <_dtoa_r>:
 800b000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b004:	69c7      	ldr	r7, [r0, #28]
 800b006:	b097      	sub	sp, #92	@ 0x5c
 800b008:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b00c:	ec55 4b10 	vmov	r4, r5, d0
 800b010:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b012:	9107      	str	r1, [sp, #28]
 800b014:	4681      	mov	r9, r0
 800b016:	920c      	str	r2, [sp, #48]	@ 0x30
 800b018:	9311      	str	r3, [sp, #68]	@ 0x44
 800b01a:	b97f      	cbnz	r7, 800b03c <_dtoa_r+0x3c>
 800b01c:	2010      	movs	r0, #16
 800b01e:	f000 fe09 	bl	800bc34 <malloc>
 800b022:	4602      	mov	r2, r0
 800b024:	f8c9 001c 	str.w	r0, [r9, #28]
 800b028:	b920      	cbnz	r0, 800b034 <_dtoa_r+0x34>
 800b02a:	4ba9      	ldr	r3, [pc, #676]	@ (800b2d0 <_dtoa_r+0x2d0>)
 800b02c:	21ef      	movs	r1, #239	@ 0xef
 800b02e:	48a9      	ldr	r0, [pc, #676]	@ (800b2d4 <_dtoa_r+0x2d4>)
 800b030:	f001 fc6c 	bl	800c90c <__assert_func>
 800b034:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b038:	6007      	str	r7, [r0, #0]
 800b03a:	60c7      	str	r7, [r0, #12]
 800b03c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b040:	6819      	ldr	r1, [r3, #0]
 800b042:	b159      	cbz	r1, 800b05c <_dtoa_r+0x5c>
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	604a      	str	r2, [r1, #4]
 800b048:	2301      	movs	r3, #1
 800b04a:	4093      	lsls	r3, r2
 800b04c:	608b      	str	r3, [r1, #8]
 800b04e:	4648      	mov	r0, r9
 800b050:	f000 fee6 	bl	800be20 <_Bfree>
 800b054:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b058:	2200      	movs	r2, #0
 800b05a:	601a      	str	r2, [r3, #0]
 800b05c:	1e2b      	subs	r3, r5, #0
 800b05e:	bfb9      	ittee	lt
 800b060:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b064:	9305      	strlt	r3, [sp, #20]
 800b066:	2300      	movge	r3, #0
 800b068:	6033      	strge	r3, [r6, #0]
 800b06a:	9f05      	ldr	r7, [sp, #20]
 800b06c:	4b9a      	ldr	r3, [pc, #616]	@ (800b2d8 <_dtoa_r+0x2d8>)
 800b06e:	bfbc      	itt	lt
 800b070:	2201      	movlt	r2, #1
 800b072:	6032      	strlt	r2, [r6, #0]
 800b074:	43bb      	bics	r3, r7
 800b076:	d112      	bne.n	800b09e <_dtoa_r+0x9e>
 800b078:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b07a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b07e:	6013      	str	r3, [r2, #0]
 800b080:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b084:	4323      	orrs	r3, r4
 800b086:	f000 855a 	beq.w	800bb3e <_dtoa_r+0xb3e>
 800b08a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b08c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b2ec <_dtoa_r+0x2ec>
 800b090:	2b00      	cmp	r3, #0
 800b092:	f000 855c 	beq.w	800bb4e <_dtoa_r+0xb4e>
 800b096:	f10a 0303 	add.w	r3, sl, #3
 800b09a:	f000 bd56 	b.w	800bb4a <_dtoa_r+0xb4a>
 800b09e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	ec51 0b17 	vmov	r0, r1, d7
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b0ae:	f7f5 fd13 	bl	8000ad8 <__aeabi_dcmpeq>
 800b0b2:	4680      	mov	r8, r0
 800b0b4:	b158      	cbz	r0, 800b0ce <_dtoa_r+0xce>
 800b0b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	6013      	str	r3, [r2, #0]
 800b0bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0be:	b113      	cbz	r3, 800b0c6 <_dtoa_r+0xc6>
 800b0c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0c2:	4b86      	ldr	r3, [pc, #536]	@ (800b2dc <_dtoa_r+0x2dc>)
 800b0c4:	6013      	str	r3, [r2, #0]
 800b0c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b2f0 <_dtoa_r+0x2f0>
 800b0ca:	f000 bd40 	b.w	800bb4e <_dtoa_r+0xb4e>
 800b0ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b0d2:	aa14      	add	r2, sp, #80	@ 0x50
 800b0d4:	a915      	add	r1, sp, #84	@ 0x54
 800b0d6:	4648      	mov	r0, r9
 800b0d8:	f001 f984 	bl	800c3e4 <__d2b>
 800b0dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0e0:	9002      	str	r0, [sp, #8]
 800b0e2:	2e00      	cmp	r6, #0
 800b0e4:	d078      	beq.n	800b1d8 <_dtoa_r+0x1d8>
 800b0e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b0ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b0f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b0fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b100:	4619      	mov	r1, r3
 800b102:	2200      	movs	r2, #0
 800b104:	4b76      	ldr	r3, [pc, #472]	@ (800b2e0 <_dtoa_r+0x2e0>)
 800b106:	f7f5 f8c7 	bl	8000298 <__aeabi_dsub>
 800b10a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b2b8 <_dtoa_r+0x2b8>)
 800b10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b110:	f7f5 fa7a 	bl	8000608 <__aeabi_dmul>
 800b114:	a36a      	add	r3, pc, #424	@ (adr r3, 800b2c0 <_dtoa_r+0x2c0>)
 800b116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11a:	f7f5 f8bf 	bl	800029c <__adddf3>
 800b11e:	4604      	mov	r4, r0
 800b120:	4630      	mov	r0, r6
 800b122:	460d      	mov	r5, r1
 800b124:	f7f5 fa06 	bl	8000534 <__aeabi_i2d>
 800b128:	a367      	add	r3, pc, #412	@ (adr r3, 800b2c8 <_dtoa_r+0x2c8>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fa6b 	bl	8000608 <__aeabi_dmul>
 800b132:	4602      	mov	r2, r0
 800b134:	460b      	mov	r3, r1
 800b136:	4620      	mov	r0, r4
 800b138:	4629      	mov	r1, r5
 800b13a:	f7f5 f8af 	bl	800029c <__adddf3>
 800b13e:	4604      	mov	r4, r0
 800b140:	460d      	mov	r5, r1
 800b142:	f7f5 fd11 	bl	8000b68 <__aeabi_d2iz>
 800b146:	2200      	movs	r2, #0
 800b148:	4607      	mov	r7, r0
 800b14a:	2300      	movs	r3, #0
 800b14c:	4620      	mov	r0, r4
 800b14e:	4629      	mov	r1, r5
 800b150:	f7f5 fccc 	bl	8000aec <__aeabi_dcmplt>
 800b154:	b140      	cbz	r0, 800b168 <_dtoa_r+0x168>
 800b156:	4638      	mov	r0, r7
 800b158:	f7f5 f9ec 	bl	8000534 <__aeabi_i2d>
 800b15c:	4622      	mov	r2, r4
 800b15e:	462b      	mov	r3, r5
 800b160:	f7f5 fcba 	bl	8000ad8 <__aeabi_dcmpeq>
 800b164:	b900      	cbnz	r0, 800b168 <_dtoa_r+0x168>
 800b166:	3f01      	subs	r7, #1
 800b168:	2f16      	cmp	r7, #22
 800b16a:	d852      	bhi.n	800b212 <_dtoa_r+0x212>
 800b16c:	4b5d      	ldr	r3, [pc, #372]	@ (800b2e4 <_dtoa_r+0x2e4>)
 800b16e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b17a:	f7f5 fcb7 	bl	8000aec <__aeabi_dcmplt>
 800b17e:	2800      	cmp	r0, #0
 800b180:	d049      	beq.n	800b216 <_dtoa_r+0x216>
 800b182:	3f01      	subs	r7, #1
 800b184:	2300      	movs	r3, #0
 800b186:	9310      	str	r3, [sp, #64]	@ 0x40
 800b188:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b18a:	1b9b      	subs	r3, r3, r6
 800b18c:	1e5a      	subs	r2, r3, #1
 800b18e:	bf45      	ittet	mi
 800b190:	f1c3 0301 	rsbmi	r3, r3, #1
 800b194:	9300      	strmi	r3, [sp, #0]
 800b196:	2300      	movpl	r3, #0
 800b198:	2300      	movmi	r3, #0
 800b19a:	9206      	str	r2, [sp, #24]
 800b19c:	bf54      	ite	pl
 800b19e:	9300      	strpl	r3, [sp, #0]
 800b1a0:	9306      	strmi	r3, [sp, #24]
 800b1a2:	2f00      	cmp	r7, #0
 800b1a4:	db39      	blt.n	800b21a <_dtoa_r+0x21a>
 800b1a6:	9b06      	ldr	r3, [sp, #24]
 800b1a8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b1aa:	443b      	add	r3, r7
 800b1ac:	9306      	str	r3, [sp, #24]
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	9308      	str	r3, [sp, #32]
 800b1b2:	9b07      	ldr	r3, [sp, #28]
 800b1b4:	2b09      	cmp	r3, #9
 800b1b6:	d863      	bhi.n	800b280 <_dtoa_r+0x280>
 800b1b8:	2b05      	cmp	r3, #5
 800b1ba:	bfc4      	itt	gt
 800b1bc:	3b04      	subgt	r3, #4
 800b1be:	9307      	strgt	r3, [sp, #28]
 800b1c0:	9b07      	ldr	r3, [sp, #28]
 800b1c2:	f1a3 0302 	sub.w	r3, r3, #2
 800b1c6:	bfcc      	ite	gt
 800b1c8:	2400      	movgt	r4, #0
 800b1ca:	2401      	movle	r4, #1
 800b1cc:	2b03      	cmp	r3, #3
 800b1ce:	d863      	bhi.n	800b298 <_dtoa_r+0x298>
 800b1d0:	e8df f003 	tbb	[pc, r3]
 800b1d4:	2b375452 	.word	0x2b375452
 800b1d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b1dc:	441e      	add	r6, r3
 800b1de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1e2:	2b20      	cmp	r3, #32
 800b1e4:	bfc1      	itttt	gt
 800b1e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1ea:	409f      	lslgt	r7, r3
 800b1ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1f4:	bfd6      	itet	le
 800b1f6:	f1c3 0320 	rsble	r3, r3, #32
 800b1fa:	ea47 0003 	orrgt.w	r0, r7, r3
 800b1fe:	fa04 f003 	lslle.w	r0, r4, r3
 800b202:	f7f5 f987 	bl	8000514 <__aeabi_ui2d>
 800b206:	2201      	movs	r2, #1
 800b208:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b20c:	3e01      	subs	r6, #1
 800b20e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b210:	e776      	b.n	800b100 <_dtoa_r+0x100>
 800b212:	2301      	movs	r3, #1
 800b214:	e7b7      	b.n	800b186 <_dtoa_r+0x186>
 800b216:	9010      	str	r0, [sp, #64]	@ 0x40
 800b218:	e7b6      	b.n	800b188 <_dtoa_r+0x188>
 800b21a:	9b00      	ldr	r3, [sp, #0]
 800b21c:	1bdb      	subs	r3, r3, r7
 800b21e:	9300      	str	r3, [sp, #0]
 800b220:	427b      	negs	r3, r7
 800b222:	9308      	str	r3, [sp, #32]
 800b224:	2300      	movs	r3, #0
 800b226:	930d      	str	r3, [sp, #52]	@ 0x34
 800b228:	e7c3      	b.n	800b1b2 <_dtoa_r+0x1b2>
 800b22a:	2301      	movs	r3, #1
 800b22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b22e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b230:	eb07 0b03 	add.w	fp, r7, r3
 800b234:	f10b 0301 	add.w	r3, fp, #1
 800b238:	2b01      	cmp	r3, #1
 800b23a:	9303      	str	r3, [sp, #12]
 800b23c:	bfb8      	it	lt
 800b23e:	2301      	movlt	r3, #1
 800b240:	e006      	b.n	800b250 <_dtoa_r+0x250>
 800b242:	2301      	movs	r3, #1
 800b244:	9309      	str	r3, [sp, #36]	@ 0x24
 800b246:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b248:	2b00      	cmp	r3, #0
 800b24a:	dd28      	ble.n	800b29e <_dtoa_r+0x29e>
 800b24c:	469b      	mov	fp, r3
 800b24e:	9303      	str	r3, [sp, #12]
 800b250:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b254:	2100      	movs	r1, #0
 800b256:	2204      	movs	r2, #4
 800b258:	f102 0514 	add.w	r5, r2, #20
 800b25c:	429d      	cmp	r5, r3
 800b25e:	d926      	bls.n	800b2ae <_dtoa_r+0x2ae>
 800b260:	6041      	str	r1, [r0, #4]
 800b262:	4648      	mov	r0, r9
 800b264:	f000 fd9c 	bl	800bda0 <_Balloc>
 800b268:	4682      	mov	sl, r0
 800b26a:	2800      	cmp	r0, #0
 800b26c:	d142      	bne.n	800b2f4 <_dtoa_r+0x2f4>
 800b26e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2e8 <_dtoa_r+0x2e8>)
 800b270:	4602      	mov	r2, r0
 800b272:	f240 11af 	movw	r1, #431	@ 0x1af
 800b276:	e6da      	b.n	800b02e <_dtoa_r+0x2e>
 800b278:	2300      	movs	r3, #0
 800b27a:	e7e3      	b.n	800b244 <_dtoa_r+0x244>
 800b27c:	2300      	movs	r3, #0
 800b27e:	e7d5      	b.n	800b22c <_dtoa_r+0x22c>
 800b280:	2401      	movs	r4, #1
 800b282:	2300      	movs	r3, #0
 800b284:	9307      	str	r3, [sp, #28]
 800b286:	9409      	str	r4, [sp, #36]	@ 0x24
 800b288:	f04f 3bff 	mov.w	fp, #4294967295
 800b28c:	2200      	movs	r2, #0
 800b28e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b292:	2312      	movs	r3, #18
 800b294:	920c      	str	r2, [sp, #48]	@ 0x30
 800b296:	e7db      	b.n	800b250 <_dtoa_r+0x250>
 800b298:	2301      	movs	r3, #1
 800b29a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b29c:	e7f4      	b.n	800b288 <_dtoa_r+0x288>
 800b29e:	f04f 0b01 	mov.w	fp, #1
 800b2a2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2a6:	465b      	mov	r3, fp
 800b2a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b2ac:	e7d0      	b.n	800b250 <_dtoa_r+0x250>
 800b2ae:	3101      	adds	r1, #1
 800b2b0:	0052      	lsls	r2, r2, #1
 800b2b2:	e7d1      	b.n	800b258 <_dtoa_r+0x258>
 800b2b4:	f3af 8000 	nop.w
 800b2b8:	636f4361 	.word	0x636f4361
 800b2bc:	3fd287a7 	.word	0x3fd287a7
 800b2c0:	8b60c8b3 	.word	0x8b60c8b3
 800b2c4:	3fc68a28 	.word	0x3fc68a28
 800b2c8:	509f79fb 	.word	0x509f79fb
 800b2cc:	3fd34413 	.word	0x3fd34413
 800b2d0:	0800fc55 	.word	0x0800fc55
 800b2d4:	0800fc6c 	.word	0x0800fc6c
 800b2d8:	7ff00000 	.word	0x7ff00000
 800b2dc:	0800fc25 	.word	0x0800fc25
 800b2e0:	3ff80000 	.word	0x3ff80000
 800b2e4:	0800fdc0 	.word	0x0800fdc0
 800b2e8:	0800fcc4 	.word	0x0800fcc4
 800b2ec:	0800fc51 	.word	0x0800fc51
 800b2f0:	0800fc24 	.word	0x0800fc24
 800b2f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2f8:	6018      	str	r0, [r3, #0]
 800b2fa:	9b03      	ldr	r3, [sp, #12]
 800b2fc:	2b0e      	cmp	r3, #14
 800b2fe:	f200 80a1 	bhi.w	800b444 <_dtoa_r+0x444>
 800b302:	2c00      	cmp	r4, #0
 800b304:	f000 809e 	beq.w	800b444 <_dtoa_r+0x444>
 800b308:	2f00      	cmp	r7, #0
 800b30a:	dd33      	ble.n	800b374 <_dtoa_r+0x374>
 800b30c:	4b9c      	ldr	r3, [pc, #624]	@ (800b580 <_dtoa_r+0x580>)
 800b30e:	f007 020f 	and.w	r2, r7, #15
 800b312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b316:	ed93 7b00 	vldr	d7, [r3]
 800b31a:	05f8      	lsls	r0, r7, #23
 800b31c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b320:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b324:	d516      	bpl.n	800b354 <_dtoa_r+0x354>
 800b326:	4b97      	ldr	r3, [pc, #604]	@ (800b584 <_dtoa_r+0x584>)
 800b328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b32c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b330:	f7f5 fa94 	bl	800085c <__aeabi_ddiv>
 800b334:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b338:	f004 040f 	and.w	r4, r4, #15
 800b33c:	2603      	movs	r6, #3
 800b33e:	4d91      	ldr	r5, [pc, #580]	@ (800b584 <_dtoa_r+0x584>)
 800b340:	b954      	cbnz	r4, 800b358 <_dtoa_r+0x358>
 800b342:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b34a:	f7f5 fa87 	bl	800085c <__aeabi_ddiv>
 800b34e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b352:	e028      	b.n	800b3a6 <_dtoa_r+0x3a6>
 800b354:	2602      	movs	r6, #2
 800b356:	e7f2      	b.n	800b33e <_dtoa_r+0x33e>
 800b358:	07e1      	lsls	r1, r4, #31
 800b35a:	d508      	bpl.n	800b36e <_dtoa_r+0x36e>
 800b35c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b360:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b364:	f7f5 f950 	bl	8000608 <__aeabi_dmul>
 800b368:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b36c:	3601      	adds	r6, #1
 800b36e:	1064      	asrs	r4, r4, #1
 800b370:	3508      	adds	r5, #8
 800b372:	e7e5      	b.n	800b340 <_dtoa_r+0x340>
 800b374:	f000 80af 	beq.w	800b4d6 <_dtoa_r+0x4d6>
 800b378:	427c      	negs	r4, r7
 800b37a:	4b81      	ldr	r3, [pc, #516]	@ (800b580 <_dtoa_r+0x580>)
 800b37c:	4d81      	ldr	r5, [pc, #516]	@ (800b584 <_dtoa_r+0x584>)
 800b37e:	f004 020f 	and.w	r2, r4, #15
 800b382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b38e:	f7f5 f93b 	bl	8000608 <__aeabi_dmul>
 800b392:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b396:	1124      	asrs	r4, r4, #4
 800b398:	2300      	movs	r3, #0
 800b39a:	2602      	movs	r6, #2
 800b39c:	2c00      	cmp	r4, #0
 800b39e:	f040 808f 	bne.w	800b4c0 <_dtoa_r+0x4c0>
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d1d3      	bne.n	800b34e <_dtoa_r+0x34e>
 800b3a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	f000 8094 	beq.w	800b4da <_dtoa_r+0x4da>
 800b3b2:	4b75      	ldr	r3, [pc, #468]	@ (800b588 <_dtoa_r+0x588>)
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	f7f5 fb97 	bl	8000aec <__aeabi_dcmplt>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	f000 808b 	beq.w	800b4da <_dtoa_r+0x4da>
 800b3c4:	9b03      	ldr	r3, [sp, #12]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f000 8087 	beq.w	800b4da <_dtoa_r+0x4da>
 800b3cc:	f1bb 0f00 	cmp.w	fp, #0
 800b3d0:	dd34      	ble.n	800b43c <_dtoa_r+0x43c>
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	4b6d      	ldr	r3, [pc, #436]	@ (800b58c <_dtoa_r+0x58c>)
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	4629      	mov	r1, r5
 800b3da:	f7f5 f915 	bl	8000608 <__aeabi_dmul>
 800b3de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3e2:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3e6:	3601      	adds	r6, #1
 800b3e8:	465c      	mov	r4, fp
 800b3ea:	4630      	mov	r0, r6
 800b3ec:	f7f5 f8a2 	bl	8000534 <__aeabi_i2d>
 800b3f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3f4:	f7f5 f908 	bl	8000608 <__aeabi_dmul>
 800b3f8:	4b65      	ldr	r3, [pc, #404]	@ (800b590 <_dtoa_r+0x590>)
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	f7f4 ff4e 	bl	800029c <__adddf3>
 800b400:	4605      	mov	r5, r0
 800b402:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b406:	2c00      	cmp	r4, #0
 800b408:	d16a      	bne.n	800b4e0 <_dtoa_r+0x4e0>
 800b40a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b40e:	4b61      	ldr	r3, [pc, #388]	@ (800b594 <_dtoa_r+0x594>)
 800b410:	2200      	movs	r2, #0
 800b412:	f7f4 ff41 	bl	8000298 <__aeabi_dsub>
 800b416:	4602      	mov	r2, r0
 800b418:	460b      	mov	r3, r1
 800b41a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b41e:	462a      	mov	r2, r5
 800b420:	4633      	mov	r3, r6
 800b422:	f7f5 fb81 	bl	8000b28 <__aeabi_dcmpgt>
 800b426:	2800      	cmp	r0, #0
 800b428:	f040 8298 	bne.w	800b95c <_dtoa_r+0x95c>
 800b42c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b430:	462a      	mov	r2, r5
 800b432:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b436:	f7f5 fb59 	bl	8000aec <__aeabi_dcmplt>
 800b43a:	bb38      	cbnz	r0, 800b48c <_dtoa_r+0x48c>
 800b43c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b440:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b444:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b446:	2b00      	cmp	r3, #0
 800b448:	f2c0 8157 	blt.w	800b6fa <_dtoa_r+0x6fa>
 800b44c:	2f0e      	cmp	r7, #14
 800b44e:	f300 8154 	bgt.w	800b6fa <_dtoa_r+0x6fa>
 800b452:	4b4b      	ldr	r3, [pc, #300]	@ (800b580 <_dtoa_r+0x580>)
 800b454:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b458:	ed93 7b00 	vldr	d7, [r3]
 800b45c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b45e:	2b00      	cmp	r3, #0
 800b460:	ed8d 7b00 	vstr	d7, [sp]
 800b464:	f280 80e5 	bge.w	800b632 <_dtoa_r+0x632>
 800b468:	9b03      	ldr	r3, [sp, #12]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	f300 80e1 	bgt.w	800b632 <_dtoa_r+0x632>
 800b470:	d10c      	bne.n	800b48c <_dtoa_r+0x48c>
 800b472:	4b48      	ldr	r3, [pc, #288]	@ (800b594 <_dtoa_r+0x594>)
 800b474:	2200      	movs	r2, #0
 800b476:	ec51 0b17 	vmov	r0, r1, d7
 800b47a:	f7f5 f8c5 	bl	8000608 <__aeabi_dmul>
 800b47e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b482:	f7f5 fb47 	bl	8000b14 <__aeabi_dcmpge>
 800b486:	2800      	cmp	r0, #0
 800b488:	f000 8266 	beq.w	800b958 <_dtoa_r+0x958>
 800b48c:	2400      	movs	r4, #0
 800b48e:	4625      	mov	r5, r4
 800b490:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b492:	4656      	mov	r6, sl
 800b494:	ea6f 0803 	mvn.w	r8, r3
 800b498:	2700      	movs	r7, #0
 800b49a:	4621      	mov	r1, r4
 800b49c:	4648      	mov	r0, r9
 800b49e:	f000 fcbf 	bl	800be20 <_Bfree>
 800b4a2:	2d00      	cmp	r5, #0
 800b4a4:	f000 80bd 	beq.w	800b622 <_dtoa_r+0x622>
 800b4a8:	b12f      	cbz	r7, 800b4b6 <_dtoa_r+0x4b6>
 800b4aa:	42af      	cmp	r7, r5
 800b4ac:	d003      	beq.n	800b4b6 <_dtoa_r+0x4b6>
 800b4ae:	4639      	mov	r1, r7
 800b4b0:	4648      	mov	r0, r9
 800b4b2:	f000 fcb5 	bl	800be20 <_Bfree>
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	4648      	mov	r0, r9
 800b4ba:	f000 fcb1 	bl	800be20 <_Bfree>
 800b4be:	e0b0      	b.n	800b622 <_dtoa_r+0x622>
 800b4c0:	07e2      	lsls	r2, r4, #31
 800b4c2:	d505      	bpl.n	800b4d0 <_dtoa_r+0x4d0>
 800b4c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4c8:	f7f5 f89e 	bl	8000608 <__aeabi_dmul>
 800b4cc:	3601      	adds	r6, #1
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	1064      	asrs	r4, r4, #1
 800b4d2:	3508      	adds	r5, #8
 800b4d4:	e762      	b.n	800b39c <_dtoa_r+0x39c>
 800b4d6:	2602      	movs	r6, #2
 800b4d8:	e765      	b.n	800b3a6 <_dtoa_r+0x3a6>
 800b4da:	9c03      	ldr	r4, [sp, #12]
 800b4dc:	46b8      	mov	r8, r7
 800b4de:	e784      	b.n	800b3ea <_dtoa_r+0x3ea>
 800b4e0:	4b27      	ldr	r3, [pc, #156]	@ (800b580 <_dtoa_r+0x580>)
 800b4e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b4ec:	4454      	add	r4, sl
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	d054      	beq.n	800b59c <_dtoa_r+0x59c>
 800b4f2:	4929      	ldr	r1, [pc, #164]	@ (800b598 <_dtoa_r+0x598>)
 800b4f4:	2000      	movs	r0, #0
 800b4f6:	f7f5 f9b1 	bl	800085c <__aeabi_ddiv>
 800b4fa:	4633      	mov	r3, r6
 800b4fc:	462a      	mov	r2, r5
 800b4fe:	f7f4 fecb 	bl	8000298 <__aeabi_dsub>
 800b502:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b506:	4656      	mov	r6, sl
 800b508:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b50c:	f7f5 fb2c 	bl	8000b68 <__aeabi_d2iz>
 800b510:	4605      	mov	r5, r0
 800b512:	f7f5 f80f 	bl	8000534 <__aeabi_i2d>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b51e:	f7f4 febb 	bl	8000298 <__aeabi_dsub>
 800b522:	3530      	adds	r5, #48	@ 0x30
 800b524:	4602      	mov	r2, r0
 800b526:	460b      	mov	r3, r1
 800b528:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b52c:	f806 5b01 	strb.w	r5, [r6], #1
 800b530:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b534:	f7f5 fada 	bl	8000aec <__aeabi_dcmplt>
 800b538:	2800      	cmp	r0, #0
 800b53a:	d172      	bne.n	800b622 <_dtoa_r+0x622>
 800b53c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b540:	4911      	ldr	r1, [pc, #68]	@ (800b588 <_dtoa_r+0x588>)
 800b542:	2000      	movs	r0, #0
 800b544:	f7f4 fea8 	bl	8000298 <__aeabi_dsub>
 800b548:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b54c:	f7f5 face 	bl	8000aec <__aeabi_dcmplt>
 800b550:	2800      	cmp	r0, #0
 800b552:	f040 80b4 	bne.w	800b6be <_dtoa_r+0x6be>
 800b556:	42a6      	cmp	r6, r4
 800b558:	f43f af70 	beq.w	800b43c <_dtoa_r+0x43c>
 800b55c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b560:	4b0a      	ldr	r3, [pc, #40]	@ (800b58c <_dtoa_r+0x58c>)
 800b562:	2200      	movs	r2, #0
 800b564:	f7f5 f850 	bl	8000608 <__aeabi_dmul>
 800b568:	4b08      	ldr	r3, [pc, #32]	@ (800b58c <_dtoa_r+0x58c>)
 800b56a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b56e:	2200      	movs	r2, #0
 800b570:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b574:	f7f5 f848 	bl	8000608 <__aeabi_dmul>
 800b578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b57c:	e7c4      	b.n	800b508 <_dtoa_r+0x508>
 800b57e:	bf00      	nop
 800b580:	0800fdc0 	.word	0x0800fdc0
 800b584:	0800fd98 	.word	0x0800fd98
 800b588:	3ff00000 	.word	0x3ff00000
 800b58c:	40240000 	.word	0x40240000
 800b590:	401c0000 	.word	0x401c0000
 800b594:	40140000 	.word	0x40140000
 800b598:	3fe00000 	.word	0x3fe00000
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	f7f5 f832 	bl	8000608 <__aeabi_dmul>
 800b5a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b5aa:	4656      	mov	r6, sl
 800b5ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b0:	f7f5 fada 	bl	8000b68 <__aeabi_d2iz>
 800b5b4:	4605      	mov	r5, r0
 800b5b6:	f7f4 ffbd 	bl	8000534 <__aeabi_i2d>
 800b5ba:	4602      	mov	r2, r0
 800b5bc:	460b      	mov	r3, r1
 800b5be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5c2:	f7f4 fe69 	bl	8000298 <__aeabi_dsub>
 800b5c6:	3530      	adds	r5, #48	@ 0x30
 800b5c8:	f806 5b01 	strb.w	r5, [r6], #1
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	42a6      	cmp	r6, r4
 800b5d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5d6:	f04f 0200 	mov.w	r2, #0
 800b5da:	d124      	bne.n	800b626 <_dtoa_r+0x626>
 800b5dc:	4baf      	ldr	r3, [pc, #700]	@ (800b89c <_dtoa_r+0x89c>)
 800b5de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5e2:	f7f4 fe5b 	bl	800029c <__adddf3>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ee:	f7f5 fa9b 	bl	8000b28 <__aeabi_dcmpgt>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d163      	bne.n	800b6be <_dtoa_r+0x6be>
 800b5f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5fa:	49a8      	ldr	r1, [pc, #672]	@ (800b89c <_dtoa_r+0x89c>)
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	f7f4 fe4b 	bl	8000298 <__aeabi_dsub>
 800b602:	4602      	mov	r2, r0
 800b604:	460b      	mov	r3, r1
 800b606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b60a:	f7f5 fa6f 	bl	8000aec <__aeabi_dcmplt>
 800b60e:	2800      	cmp	r0, #0
 800b610:	f43f af14 	beq.w	800b43c <_dtoa_r+0x43c>
 800b614:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b616:	1e73      	subs	r3, r6, #1
 800b618:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b61a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b61e:	2b30      	cmp	r3, #48	@ 0x30
 800b620:	d0f8      	beq.n	800b614 <_dtoa_r+0x614>
 800b622:	4647      	mov	r7, r8
 800b624:	e03b      	b.n	800b69e <_dtoa_r+0x69e>
 800b626:	4b9e      	ldr	r3, [pc, #632]	@ (800b8a0 <_dtoa_r+0x8a0>)
 800b628:	f7f4 ffee 	bl	8000608 <__aeabi_dmul>
 800b62c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b630:	e7bc      	b.n	800b5ac <_dtoa_r+0x5ac>
 800b632:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b636:	4656      	mov	r6, sl
 800b638:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b63c:	4620      	mov	r0, r4
 800b63e:	4629      	mov	r1, r5
 800b640:	f7f5 f90c 	bl	800085c <__aeabi_ddiv>
 800b644:	f7f5 fa90 	bl	8000b68 <__aeabi_d2iz>
 800b648:	4680      	mov	r8, r0
 800b64a:	f7f4 ff73 	bl	8000534 <__aeabi_i2d>
 800b64e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b652:	f7f4 ffd9 	bl	8000608 <__aeabi_dmul>
 800b656:	4602      	mov	r2, r0
 800b658:	460b      	mov	r3, r1
 800b65a:	4620      	mov	r0, r4
 800b65c:	4629      	mov	r1, r5
 800b65e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b662:	f7f4 fe19 	bl	8000298 <__aeabi_dsub>
 800b666:	f806 4b01 	strb.w	r4, [r6], #1
 800b66a:	9d03      	ldr	r5, [sp, #12]
 800b66c:	eba6 040a 	sub.w	r4, r6, sl
 800b670:	42a5      	cmp	r5, r4
 800b672:	4602      	mov	r2, r0
 800b674:	460b      	mov	r3, r1
 800b676:	d133      	bne.n	800b6e0 <_dtoa_r+0x6e0>
 800b678:	f7f4 fe10 	bl	800029c <__adddf3>
 800b67c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b680:	4604      	mov	r4, r0
 800b682:	460d      	mov	r5, r1
 800b684:	f7f5 fa50 	bl	8000b28 <__aeabi_dcmpgt>
 800b688:	b9c0      	cbnz	r0, 800b6bc <_dtoa_r+0x6bc>
 800b68a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b68e:	4620      	mov	r0, r4
 800b690:	4629      	mov	r1, r5
 800b692:	f7f5 fa21 	bl	8000ad8 <__aeabi_dcmpeq>
 800b696:	b110      	cbz	r0, 800b69e <_dtoa_r+0x69e>
 800b698:	f018 0f01 	tst.w	r8, #1
 800b69c:	d10e      	bne.n	800b6bc <_dtoa_r+0x6bc>
 800b69e:	9902      	ldr	r1, [sp, #8]
 800b6a0:	4648      	mov	r0, r9
 800b6a2:	f000 fbbd 	bl	800be20 <_Bfree>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	7033      	strb	r3, [r6, #0]
 800b6aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6ac:	3701      	adds	r7, #1
 800b6ae:	601f      	str	r7, [r3, #0]
 800b6b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	f000 824b 	beq.w	800bb4e <_dtoa_r+0xb4e>
 800b6b8:	601e      	str	r6, [r3, #0]
 800b6ba:	e248      	b.n	800bb4e <_dtoa_r+0xb4e>
 800b6bc:	46b8      	mov	r8, r7
 800b6be:	4633      	mov	r3, r6
 800b6c0:	461e      	mov	r6, r3
 800b6c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6c6:	2a39      	cmp	r2, #57	@ 0x39
 800b6c8:	d106      	bne.n	800b6d8 <_dtoa_r+0x6d8>
 800b6ca:	459a      	cmp	sl, r3
 800b6cc:	d1f8      	bne.n	800b6c0 <_dtoa_r+0x6c0>
 800b6ce:	2230      	movs	r2, #48	@ 0x30
 800b6d0:	f108 0801 	add.w	r8, r8, #1
 800b6d4:	f88a 2000 	strb.w	r2, [sl]
 800b6d8:	781a      	ldrb	r2, [r3, #0]
 800b6da:	3201      	adds	r2, #1
 800b6dc:	701a      	strb	r2, [r3, #0]
 800b6de:	e7a0      	b.n	800b622 <_dtoa_r+0x622>
 800b6e0:	4b6f      	ldr	r3, [pc, #444]	@ (800b8a0 <_dtoa_r+0x8a0>)
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f7f4 ff90 	bl	8000608 <__aeabi_dmul>
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	4604      	mov	r4, r0
 800b6ee:	460d      	mov	r5, r1
 800b6f0:	f7f5 f9f2 	bl	8000ad8 <__aeabi_dcmpeq>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d09f      	beq.n	800b638 <_dtoa_r+0x638>
 800b6f8:	e7d1      	b.n	800b69e <_dtoa_r+0x69e>
 800b6fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6fc:	2a00      	cmp	r2, #0
 800b6fe:	f000 80ea 	beq.w	800b8d6 <_dtoa_r+0x8d6>
 800b702:	9a07      	ldr	r2, [sp, #28]
 800b704:	2a01      	cmp	r2, #1
 800b706:	f300 80cd 	bgt.w	800b8a4 <_dtoa_r+0x8a4>
 800b70a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b70c:	2a00      	cmp	r2, #0
 800b70e:	f000 80c1 	beq.w	800b894 <_dtoa_r+0x894>
 800b712:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b716:	9c08      	ldr	r4, [sp, #32]
 800b718:	9e00      	ldr	r6, [sp, #0]
 800b71a:	9a00      	ldr	r2, [sp, #0]
 800b71c:	441a      	add	r2, r3
 800b71e:	9200      	str	r2, [sp, #0]
 800b720:	9a06      	ldr	r2, [sp, #24]
 800b722:	2101      	movs	r1, #1
 800b724:	441a      	add	r2, r3
 800b726:	4648      	mov	r0, r9
 800b728:	9206      	str	r2, [sp, #24]
 800b72a:	f000 fc2d 	bl	800bf88 <__i2b>
 800b72e:	4605      	mov	r5, r0
 800b730:	b166      	cbz	r6, 800b74c <_dtoa_r+0x74c>
 800b732:	9b06      	ldr	r3, [sp, #24]
 800b734:	2b00      	cmp	r3, #0
 800b736:	dd09      	ble.n	800b74c <_dtoa_r+0x74c>
 800b738:	42b3      	cmp	r3, r6
 800b73a:	9a00      	ldr	r2, [sp, #0]
 800b73c:	bfa8      	it	ge
 800b73e:	4633      	movge	r3, r6
 800b740:	1ad2      	subs	r2, r2, r3
 800b742:	9200      	str	r2, [sp, #0]
 800b744:	9a06      	ldr	r2, [sp, #24]
 800b746:	1af6      	subs	r6, r6, r3
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	9306      	str	r3, [sp, #24]
 800b74c:	9b08      	ldr	r3, [sp, #32]
 800b74e:	b30b      	cbz	r3, 800b794 <_dtoa_r+0x794>
 800b750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b752:	2b00      	cmp	r3, #0
 800b754:	f000 80c6 	beq.w	800b8e4 <_dtoa_r+0x8e4>
 800b758:	2c00      	cmp	r4, #0
 800b75a:	f000 80c0 	beq.w	800b8de <_dtoa_r+0x8de>
 800b75e:	4629      	mov	r1, r5
 800b760:	4622      	mov	r2, r4
 800b762:	4648      	mov	r0, r9
 800b764:	f000 fcc8 	bl	800c0f8 <__pow5mult>
 800b768:	9a02      	ldr	r2, [sp, #8]
 800b76a:	4601      	mov	r1, r0
 800b76c:	4605      	mov	r5, r0
 800b76e:	4648      	mov	r0, r9
 800b770:	f000 fc20 	bl	800bfb4 <__multiply>
 800b774:	9902      	ldr	r1, [sp, #8]
 800b776:	4680      	mov	r8, r0
 800b778:	4648      	mov	r0, r9
 800b77a:	f000 fb51 	bl	800be20 <_Bfree>
 800b77e:	9b08      	ldr	r3, [sp, #32]
 800b780:	1b1b      	subs	r3, r3, r4
 800b782:	9308      	str	r3, [sp, #32]
 800b784:	f000 80b1 	beq.w	800b8ea <_dtoa_r+0x8ea>
 800b788:	9a08      	ldr	r2, [sp, #32]
 800b78a:	4641      	mov	r1, r8
 800b78c:	4648      	mov	r0, r9
 800b78e:	f000 fcb3 	bl	800c0f8 <__pow5mult>
 800b792:	9002      	str	r0, [sp, #8]
 800b794:	2101      	movs	r1, #1
 800b796:	4648      	mov	r0, r9
 800b798:	f000 fbf6 	bl	800bf88 <__i2b>
 800b79c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b79e:	4604      	mov	r4, r0
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f000 81d8 	beq.w	800bb56 <_dtoa_r+0xb56>
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	4601      	mov	r1, r0
 800b7aa:	4648      	mov	r0, r9
 800b7ac:	f000 fca4 	bl	800c0f8 <__pow5mult>
 800b7b0:	9b07      	ldr	r3, [sp, #28]
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	f300 809f 	bgt.w	800b8f8 <_dtoa_r+0x8f8>
 800b7ba:	9b04      	ldr	r3, [sp, #16]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	f040 8097 	bne.w	800b8f0 <_dtoa_r+0x8f0>
 800b7c2:	9b05      	ldr	r3, [sp, #20]
 800b7c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	f040 8093 	bne.w	800b8f4 <_dtoa_r+0x8f4>
 800b7ce:	9b05      	ldr	r3, [sp, #20]
 800b7d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7d4:	0d1b      	lsrs	r3, r3, #20
 800b7d6:	051b      	lsls	r3, r3, #20
 800b7d8:	b133      	cbz	r3, 800b7e8 <_dtoa_r+0x7e8>
 800b7da:	9b00      	ldr	r3, [sp, #0]
 800b7dc:	3301      	adds	r3, #1
 800b7de:	9300      	str	r3, [sp, #0]
 800b7e0:	9b06      	ldr	r3, [sp, #24]
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	9306      	str	r3, [sp, #24]
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	9308      	str	r3, [sp, #32]
 800b7ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	f000 81b8 	beq.w	800bb62 <_dtoa_r+0xb62>
 800b7f2:	6923      	ldr	r3, [r4, #16]
 800b7f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7f8:	6918      	ldr	r0, [r3, #16]
 800b7fa:	f000 fb79 	bl	800bef0 <__hi0bits>
 800b7fe:	f1c0 0020 	rsb	r0, r0, #32
 800b802:	9b06      	ldr	r3, [sp, #24]
 800b804:	4418      	add	r0, r3
 800b806:	f010 001f 	ands.w	r0, r0, #31
 800b80a:	f000 8082 	beq.w	800b912 <_dtoa_r+0x912>
 800b80e:	f1c0 0320 	rsb	r3, r0, #32
 800b812:	2b04      	cmp	r3, #4
 800b814:	dd73      	ble.n	800b8fe <_dtoa_r+0x8fe>
 800b816:	9b00      	ldr	r3, [sp, #0]
 800b818:	f1c0 001c 	rsb	r0, r0, #28
 800b81c:	4403      	add	r3, r0
 800b81e:	9300      	str	r3, [sp, #0]
 800b820:	9b06      	ldr	r3, [sp, #24]
 800b822:	4403      	add	r3, r0
 800b824:	4406      	add	r6, r0
 800b826:	9306      	str	r3, [sp, #24]
 800b828:	9b00      	ldr	r3, [sp, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	dd05      	ble.n	800b83a <_dtoa_r+0x83a>
 800b82e:	9902      	ldr	r1, [sp, #8]
 800b830:	461a      	mov	r2, r3
 800b832:	4648      	mov	r0, r9
 800b834:	f000 fcba 	bl	800c1ac <__lshift>
 800b838:	9002      	str	r0, [sp, #8]
 800b83a:	9b06      	ldr	r3, [sp, #24]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	dd05      	ble.n	800b84c <_dtoa_r+0x84c>
 800b840:	4621      	mov	r1, r4
 800b842:	461a      	mov	r2, r3
 800b844:	4648      	mov	r0, r9
 800b846:	f000 fcb1 	bl	800c1ac <__lshift>
 800b84a:	4604      	mov	r4, r0
 800b84c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d061      	beq.n	800b916 <_dtoa_r+0x916>
 800b852:	9802      	ldr	r0, [sp, #8]
 800b854:	4621      	mov	r1, r4
 800b856:	f000 fd15 	bl	800c284 <__mcmp>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	da5b      	bge.n	800b916 <_dtoa_r+0x916>
 800b85e:	2300      	movs	r3, #0
 800b860:	9902      	ldr	r1, [sp, #8]
 800b862:	220a      	movs	r2, #10
 800b864:	4648      	mov	r0, r9
 800b866:	f000 fafd 	bl	800be64 <__multadd>
 800b86a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b86c:	9002      	str	r0, [sp, #8]
 800b86e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b872:	2b00      	cmp	r3, #0
 800b874:	f000 8177 	beq.w	800bb66 <_dtoa_r+0xb66>
 800b878:	4629      	mov	r1, r5
 800b87a:	2300      	movs	r3, #0
 800b87c:	220a      	movs	r2, #10
 800b87e:	4648      	mov	r0, r9
 800b880:	f000 faf0 	bl	800be64 <__multadd>
 800b884:	f1bb 0f00 	cmp.w	fp, #0
 800b888:	4605      	mov	r5, r0
 800b88a:	dc6f      	bgt.n	800b96c <_dtoa_r+0x96c>
 800b88c:	9b07      	ldr	r3, [sp, #28]
 800b88e:	2b02      	cmp	r3, #2
 800b890:	dc49      	bgt.n	800b926 <_dtoa_r+0x926>
 800b892:	e06b      	b.n	800b96c <_dtoa_r+0x96c>
 800b894:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b896:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b89a:	e73c      	b.n	800b716 <_dtoa_r+0x716>
 800b89c:	3fe00000 	.word	0x3fe00000
 800b8a0:	40240000 	.word	0x40240000
 800b8a4:	9b03      	ldr	r3, [sp, #12]
 800b8a6:	1e5c      	subs	r4, r3, #1
 800b8a8:	9b08      	ldr	r3, [sp, #32]
 800b8aa:	42a3      	cmp	r3, r4
 800b8ac:	db09      	blt.n	800b8c2 <_dtoa_r+0x8c2>
 800b8ae:	1b1c      	subs	r4, r3, r4
 800b8b0:	9b03      	ldr	r3, [sp, #12]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	f6bf af30 	bge.w	800b718 <_dtoa_r+0x718>
 800b8b8:	9b00      	ldr	r3, [sp, #0]
 800b8ba:	9a03      	ldr	r2, [sp, #12]
 800b8bc:	1a9e      	subs	r6, r3, r2
 800b8be:	2300      	movs	r3, #0
 800b8c0:	e72b      	b.n	800b71a <_dtoa_r+0x71a>
 800b8c2:	9b08      	ldr	r3, [sp, #32]
 800b8c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8c6:	9408      	str	r4, [sp, #32]
 800b8c8:	1ae3      	subs	r3, r4, r3
 800b8ca:	441a      	add	r2, r3
 800b8cc:	9e00      	ldr	r6, [sp, #0]
 800b8ce:	9b03      	ldr	r3, [sp, #12]
 800b8d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b8d2:	2400      	movs	r4, #0
 800b8d4:	e721      	b.n	800b71a <_dtoa_r+0x71a>
 800b8d6:	9c08      	ldr	r4, [sp, #32]
 800b8d8:	9e00      	ldr	r6, [sp, #0]
 800b8da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b8dc:	e728      	b.n	800b730 <_dtoa_r+0x730>
 800b8de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b8e2:	e751      	b.n	800b788 <_dtoa_r+0x788>
 800b8e4:	9a08      	ldr	r2, [sp, #32]
 800b8e6:	9902      	ldr	r1, [sp, #8]
 800b8e8:	e750      	b.n	800b78c <_dtoa_r+0x78c>
 800b8ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800b8ee:	e751      	b.n	800b794 <_dtoa_r+0x794>
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	e779      	b.n	800b7e8 <_dtoa_r+0x7e8>
 800b8f4:	9b04      	ldr	r3, [sp, #16]
 800b8f6:	e777      	b.n	800b7e8 <_dtoa_r+0x7e8>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	9308      	str	r3, [sp, #32]
 800b8fc:	e779      	b.n	800b7f2 <_dtoa_r+0x7f2>
 800b8fe:	d093      	beq.n	800b828 <_dtoa_r+0x828>
 800b900:	9a00      	ldr	r2, [sp, #0]
 800b902:	331c      	adds	r3, #28
 800b904:	441a      	add	r2, r3
 800b906:	9200      	str	r2, [sp, #0]
 800b908:	9a06      	ldr	r2, [sp, #24]
 800b90a:	441a      	add	r2, r3
 800b90c:	441e      	add	r6, r3
 800b90e:	9206      	str	r2, [sp, #24]
 800b910:	e78a      	b.n	800b828 <_dtoa_r+0x828>
 800b912:	4603      	mov	r3, r0
 800b914:	e7f4      	b.n	800b900 <_dtoa_r+0x900>
 800b916:	9b03      	ldr	r3, [sp, #12]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	46b8      	mov	r8, r7
 800b91c:	dc20      	bgt.n	800b960 <_dtoa_r+0x960>
 800b91e:	469b      	mov	fp, r3
 800b920:	9b07      	ldr	r3, [sp, #28]
 800b922:	2b02      	cmp	r3, #2
 800b924:	dd1e      	ble.n	800b964 <_dtoa_r+0x964>
 800b926:	f1bb 0f00 	cmp.w	fp, #0
 800b92a:	f47f adb1 	bne.w	800b490 <_dtoa_r+0x490>
 800b92e:	4621      	mov	r1, r4
 800b930:	465b      	mov	r3, fp
 800b932:	2205      	movs	r2, #5
 800b934:	4648      	mov	r0, r9
 800b936:	f000 fa95 	bl	800be64 <__multadd>
 800b93a:	4601      	mov	r1, r0
 800b93c:	4604      	mov	r4, r0
 800b93e:	9802      	ldr	r0, [sp, #8]
 800b940:	f000 fca0 	bl	800c284 <__mcmp>
 800b944:	2800      	cmp	r0, #0
 800b946:	f77f ada3 	ble.w	800b490 <_dtoa_r+0x490>
 800b94a:	4656      	mov	r6, sl
 800b94c:	2331      	movs	r3, #49	@ 0x31
 800b94e:	f806 3b01 	strb.w	r3, [r6], #1
 800b952:	f108 0801 	add.w	r8, r8, #1
 800b956:	e59f      	b.n	800b498 <_dtoa_r+0x498>
 800b958:	9c03      	ldr	r4, [sp, #12]
 800b95a:	46b8      	mov	r8, r7
 800b95c:	4625      	mov	r5, r4
 800b95e:	e7f4      	b.n	800b94a <_dtoa_r+0x94a>
 800b960:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b966:	2b00      	cmp	r3, #0
 800b968:	f000 8101 	beq.w	800bb6e <_dtoa_r+0xb6e>
 800b96c:	2e00      	cmp	r6, #0
 800b96e:	dd05      	ble.n	800b97c <_dtoa_r+0x97c>
 800b970:	4629      	mov	r1, r5
 800b972:	4632      	mov	r2, r6
 800b974:	4648      	mov	r0, r9
 800b976:	f000 fc19 	bl	800c1ac <__lshift>
 800b97a:	4605      	mov	r5, r0
 800b97c:	9b08      	ldr	r3, [sp, #32]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d05c      	beq.n	800ba3c <_dtoa_r+0xa3c>
 800b982:	6869      	ldr	r1, [r5, #4]
 800b984:	4648      	mov	r0, r9
 800b986:	f000 fa0b 	bl	800bda0 <_Balloc>
 800b98a:	4606      	mov	r6, r0
 800b98c:	b928      	cbnz	r0, 800b99a <_dtoa_r+0x99a>
 800b98e:	4b82      	ldr	r3, [pc, #520]	@ (800bb98 <_dtoa_r+0xb98>)
 800b990:	4602      	mov	r2, r0
 800b992:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b996:	f7ff bb4a 	b.w	800b02e <_dtoa_r+0x2e>
 800b99a:	692a      	ldr	r2, [r5, #16]
 800b99c:	3202      	adds	r2, #2
 800b99e:	0092      	lsls	r2, r2, #2
 800b9a0:	f105 010c 	add.w	r1, r5, #12
 800b9a4:	300c      	adds	r0, #12
 800b9a6:	f000 ffa3 	bl	800c8f0 <memcpy>
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	4631      	mov	r1, r6
 800b9ae:	4648      	mov	r0, r9
 800b9b0:	f000 fbfc 	bl	800c1ac <__lshift>
 800b9b4:	f10a 0301 	add.w	r3, sl, #1
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	eb0a 030b 	add.w	r3, sl, fp
 800b9be:	9308      	str	r3, [sp, #32]
 800b9c0:	9b04      	ldr	r3, [sp, #16]
 800b9c2:	f003 0301 	and.w	r3, r3, #1
 800b9c6:	462f      	mov	r7, r5
 800b9c8:	9306      	str	r3, [sp, #24]
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	9b00      	ldr	r3, [sp, #0]
 800b9ce:	9802      	ldr	r0, [sp, #8]
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b9d6:	f7ff fa8a 	bl	800aeee <quorem>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	3330      	adds	r3, #48	@ 0x30
 800b9de:	9003      	str	r0, [sp, #12]
 800b9e0:	4639      	mov	r1, r7
 800b9e2:	9802      	ldr	r0, [sp, #8]
 800b9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9e6:	f000 fc4d 	bl	800c284 <__mcmp>
 800b9ea:	462a      	mov	r2, r5
 800b9ec:	9004      	str	r0, [sp, #16]
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	4648      	mov	r0, r9
 800b9f2:	f000 fc63 	bl	800c2bc <__mdiff>
 800b9f6:	68c2      	ldr	r2, [r0, #12]
 800b9f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	bb02      	cbnz	r2, 800ba40 <_dtoa_r+0xa40>
 800b9fe:	4601      	mov	r1, r0
 800ba00:	9802      	ldr	r0, [sp, #8]
 800ba02:	f000 fc3f 	bl	800c284 <__mcmp>
 800ba06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba08:	4602      	mov	r2, r0
 800ba0a:	4631      	mov	r1, r6
 800ba0c:	4648      	mov	r0, r9
 800ba0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba10:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba12:	f000 fa05 	bl	800be20 <_Bfree>
 800ba16:	9b07      	ldr	r3, [sp, #28]
 800ba18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba1a:	9e00      	ldr	r6, [sp, #0]
 800ba1c:	ea42 0103 	orr.w	r1, r2, r3
 800ba20:	9b06      	ldr	r3, [sp, #24]
 800ba22:	4319      	orrs	r1, r3
 800ba24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba26:	d10d      	bne.n	800ba44 <_dtoa_r+0xa44>
 800ba28:	2b39      	cmp	r3, #57	@ 0x39
 800ba2a:	d027      	beq.n	800ba7c <_dtoa_r+0xa7c>
 800ba2c:	9a04      	ldr	r2, [sp, #16]
 800ba2e:	2a00      	cmp	r2, #0
 800ba30:	dd01      	ble.n	800ba36 <_dtoa_r+0xa36>
 800ba32:	9b03      	ldr	r3, [sp, #12]
 800ba34:	3331      	adds	r3, #49	@ 0x31
 800ba36:	f88b 3000 	strb.w	r3, [fp]
 800ba3a:	e52e      	b.n	800b49a <_dtoa_r+0x49a>
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	e7b9      	b.n	800b9b4 <_dtoa_r+0x9b4>
 800ba40:	2201      	movs	r2, #1
 800ba42:	e7e2      	b.n	800ba0a <_dtoa_r+0xa0a>
 800ba44:	9904      	ldr	r1, [sp, #16]
 800ba46:	2900      	cmp	r1, #0
 800ba48:	db04      	blt.n	800ba54 <_dtoa_r+0xa54>
 800ba4a:	9807      	ldr	r0, [sp, #28]
 800ba4c:	4301      	orrs	r1, r0
 800ba4e:	9806      	ldr	r0, [sp, #24]
 800ba50:	4301      	orrs	r1, r0
 800ba52:	d120      	bne.n	800ba96 <_dtoa_r+0xa96>
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	ddee      	ble.n	800ba36 <_dtoa_r+0xa36>
 800ba58:	9902      	ldr	r1, [sp, #8]
 800ba5a:	9300      	str	r3, [sp, #0]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	4648      	mov	r0, r9
 800ba60:	f000 fba4 	bl	800c1ac <__lshift>
 800ba64:	4621      	mov	r1, r4
 800ba66:	9002      	str	r0, [sp, #8]
 800ba68:	f000 fc0c 	bl	800c284 <__mcmp>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	9b00      	ldr	r3, [sp, #0]
 800ba70:	dc02      	bgt.n	800ba78 <_dtoa_r+0xa78>
 800ba72:	d1e0      	bne.n	800ba36 <_dtoa_r+0xa36>
 800ba74:	07da      	lsls	r2, r3, #31
 800ba76:	d5de      	bpl.n	800ba36 <_dtoa_r+0xa36>
 800ba78:	2b39      	cmp	r3, #57	@ 0x39
 800ba7a:	d1da      	bne.n	800ba32 <_dtoa_r+0xa32>
 800ba7c:	2339      	movs	r3, #57	@ 0x39
 800ba7e:	f88b 3000 	strb.w	r3, [fp]
 800ba82:	4633      	mov	r3, r6
 800ba84:	461e      	mov	r6, r3
 800ba86:	3b01      	subs	r3, #1
 800ba88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba8c:	2a39      	cmp	r2, #57	@ 0x39
 800ba8e:	d04e      	beq.n	800bb2e <_dtoa_r+0xb2e>
 800ba90:	3201      	adds	r2, #1
 800ba92:	701a      	strb	r2, [r3, #0]
 800ba94:	e501      	b.n	800b49a <_dtoa_r+0x49a>
 800ba96:	2a00      	cmp	r2, #0
 800ba98:	dd03      	ble.n	800baa2 <_dtoa_r+0xaa2>
 800ba9a:	2b39      	cmp	r3, #57	@ 0x39
 800ba9c:	d0ee      	beq.n	800ba7c <_dtoa_r+0xa7c>
 800ba9e:	3301      	adds	r3, #1
 800baa0:	e7c9      	b.n	800ba36 <_dtoa_r+0xa36>
 800baa2:	9a00      	ldr	r2, [sp, #0]
 800baa4:	9908      	ldr	r1, [sp, #32]
 800baa6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800baaa:	428a      	cmp	r2, r1
 800baac:	d028      	beq.n	800bb00 <_dtoa_r+0xb00>
 800baae:	9902      	ldr	r1, [sp, #8]
 800bab0:	2300      	movs	r3, #0
 800bab2:	220a      	movs	r2, #10
 800bab4:	4648      	mov	r0, r9
 800bab6:	f000 f9d5 	bl	800be64 <__multadd>
 800baba:	42af      	cmp	r7, r5
 800babc:	9002      	str	r0, [sp, #8]
 800babe:	f04f 0300 	mov.w	r3, #0
 800bac2:	f04f 020a 	mov.w	r2, #10
 800bac6:	4639      	mov	r1, r7
 800bac8:	4648      	mov	r0, r9
 800baca:	d107      	bne.n	800badc <_dtoa_r+0xadc>
 800bacc:	f000 f9ca 	bl	800be64 <__multadd>
 800bad0:	4607      	mov	r7, r0
 800bad2:	4605      	mov	r5, r0
 800bad4:	9b00      	ldr	r3, [sp, #0]
 800bad6:	3301      	adds	r3, #1
 800bad8:	9300      	str	r3, [sp, #0]
 800bada:	e777      	b.n	800b9cc <_dtoa_r+0x9cc>
 800badc:	f000 f9c2 	bl	800be64 <__multadd>
 800bae0:	4629      	mov	r1, r5
 800bae2:	4607      	mov	r7, r0
 800bae4:	2300      	movs	r3, #0
 800bae6:	220a      	movs	r2, #10
 800bae8:	4648      	mov	r0, r9
 800baea:	f000 f9bb 	bl	800be64 <__multadd>
 800baee:	4605      	mov	r5, r0
 800baf0:	e7f0      	b.n	800bad4 <_dtoa_r+0xad4>
 800baf2:	f1bb 0f00 	cmp.w	fp, #0
 800baf6:	bfcc      	ite	gt
 800baf8:	465e      	movgt	r6, fp
 800bafa:	2601      	movle	r6, #1
 800bafc:	4456      	add	r6, sl
 800bafe:	2700      	movs	r7, #0
 800bb00:	9902      	ldr	r1, [sp, #8]
 800bb02:	9300      	str	r3, [sp, #0]
 800bb04:	2201      	movs	r2, #1
 800bb06:	4648      	mov	r0, r9
 800bb08:	f000 fb50 	bl	800c1ac <__lshift>
 800bb0c:	4621      	mov	r1, r4
 800bb0e:	9002      	str	r0, [sp, #8]
 800bb10:	f000 fbb8 	bl	800c284 <__mcmp>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	dcb4      	bgt.n	800ba82 <_dtoa_r+0xa82>
 800bb18:	d102      	bne.n	800bb20 <_dtoa_r+0xb20>
 800bb1a:	9b00      	ldr	r3, [sp, #0]
 800bb1c:	07db      	lsls	r3, r3, #31
 800bb1e:	d4b0      	bmi.n	800ba82 <_dtoa_r+0xa82>
 800bb20:	4633      	mov	r3, r6
 800bb22:	461e      	mov	r6, r3
 800bb24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb28:	2a30      	cmp	r2, #48	@ 0x30
 800bb2a:	d0fa      	beq.n	800bb22 <_dtoa_r+0xb22>
 800bb2c:	e4b5      	b.n	800b49a <_dtoa_r+0x49a>
 800bb2e:	459a      	cmp	sl, r3
 800bb30:	d1a8      	bne.n	800ba84 <_dtoa_r+0xa84>
 800bb32:	2331      	movs	r3, #49	@ 0x31
 800bb34:	f108 0801 	add.w	r8, r8, #1
 800bb38:	f88a 3000 	strb.w	r3, [sl]
 800bb3c:	e4ad      	b.n	800b49a <_dtoa_r+0x49a>
 800bb3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bb9c <_dtoa_r+0xb9c>
 800bb44:	b11b      	cbz	r3, 800bb4e <_dtoa_r+0xb4e>
 800bb46:	f10a 0308 	add.w	r3, sl, #8
 800bb4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb4c:	6013      	str	r3, [r2, #0]
 800bb4e:	4650      	mov	r0, sl
 800bb50:	b017      	add	sp, #92	@ 0x5c
 800bb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb56:	9b07      	ldr	r3, [sp, #28]
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	f77f ae2e 	ble.w	800b7ba <_dtoa_r+0x7ba>
 800bb5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb60:	9308      	str	r3, [sp, #32]
 800bb62:	2001      	movs	r0, #1
 800bb64:	e64d      	b.n	800b802 <_dtoa_r+0x802>
 800bb66:	f1bb 0f00 	cmp.w	fp, #0
 800bb6a:	f77f aed9 	ble.w	800b920 <_dtoa_r+0x920>
 800bb6e:	4656      	mov	r6, sl
 800bb70:	9802      	ldr	r0, [sp, #8]
 800bb72:	4621      	mov	r1, r4
 800bb74:	f7ff f9bb 	bl	800aeee <quorem>
 800bb78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb7c:	f806 3b01 	strb.w	r3, [r6], #1
 800bb80:	eba6 020a 	sub.w	r2, r6, sl
 800bb84:	4593      	cmp	fp, r2
 800bb86:	ddb4      	ble.n	800baf2 <_dtoa_r+0xaf2>
 800bb88:	9902      	ldr	r1, [sp, #8]
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	220a      	movs	r2, #10
 800bb8e:	4648      	mov	r0, r9
 800bb90:	f000 f968 	bl	800be64 <__multadd>
 800bb94:	9002      	str	r0, [sp, #8]
 800bb96:	e7eb      	b.n	800bb70 <_dtoa_r+0xb70>
 800bb98:	0800fcc4 	.word	0x0800fcc4
 800bb9c:	0800fc48 	.word	0x0800fc48

0800bba0 <_free_r>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	4605      	mov	r5, r0
 800bba4:	2900      	cmp	r1, #0
 800bba6:	d041      	beq.n	800bc2c <_free_r+0x8c>
 800bba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbac:	1f0c      	subs	r4, r1, #4
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	bfb8      	it	lt
 800bbb2:	18e4      	addlt	r4, r4, r3
 800bbb4:	f000 f8e8 	bl	800bd88 <__malloc_lock>
 800bbb8:	4a1d      	ldr	r2, [pc, #116]	@ (800bc30 <_free_r+0x90>)
 800bbba:	6813      	ldr	r3, [r2, #0]
 800bbbc:	b933      	cbnz	r3, 800bbcc <_free_r+0x2c>
 800bbbe:	6063      	str	r3, [r4, #4]
 800bbc0:	6014      	str	r4, [r2, #0]
 800bbc2:	4628      	mov	r0, r5
 800bbc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbc8:	f000 b8e4 	b.w	800bd94 <__malloc_unlock>
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	d908      	bls.n	800bbe2 <_free_r+0x42>
 800bbd0:	6820      	ldr	r0, [r4, #0]
 800bbd2:	1821      	adds	r1, r4, r0
 800bbd4:	428b      	cmp	r3, r1
 800bbd6:	bf01      	itttt	eq
 800bbd8:	6819      	ldreq	r1, [r3, #0]
 800bbda:	685b      	ldreq	r3, [r3, #4]
 800bbdc:	1809      	addeq	r1, r1, r0
 800bbde:	6021      	streq	r1, [r4, #0]
 800bbe0:	e7ed      	b.n	800bbbe <_free_r+0x1e>
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	b10b      	cbz	r3, 800bbec <_free_r+0x4c>
 800bbe8:	42a3      	cmp	r3, r4
 800bbea:	d9fa      	bls.n	800bbe2 <_free_r+0x42>
 800bbec:	6811      	ldr	r1, [r2, #0]
 800bbee:	1850      	adds	r0, r2, r1
 800bbf0:	42a0      	cmp	r0, r4
 800bbf2:	d10b      	bne.n	800bc0c <_free_r+0x6c>
 800bbf4:	6820      	ldr	r0, [r4, #0]
 800bbf6:	4401      	add	r1, r0
 800bbf8:	1850      	adds	r0, r2, r1
 800bbfa:	4283      	cmp	r3, r0
 800bbfc:	6011      	str	r1, [r2, #0]
 800bbfe:	d1e0      	bne.n	800bbc2 <_free_r+0x22>
 800bc00:	6818      	ldr	r0, [r3, #0]
 800bc02:	685b      	ldr	r3, [r3, #4]
 800bc04:	6053      	str	r3, [r2, #4]
 800bc06:	4408      	add	r0, r1
 800bc08:	6010      	str	r0, [r2, #0]
 800bc0a:	e7da      	b.n	800bbc2 <_free_r+0x22>
 800bc0c:	d902      	bls.n	800bc14 <_free_r+0x74>
 800bc0e:	230c      	movs	r3, #12
 800bc10:	602b      	str	r3, [r5, #0]
 800bc12:	e7d6      	b.n	800bbc2 <_free_r+0x22>
 800bc14:	6820      	ldr	r0, [r4, #0]
 800bc16:	1821      	adds	r1, r4, r0
 800bc18:	428b      	cmp	r3, r1
 800bc1a:	bf04      	itt	eq
 800bc1c:	6819      	ldreq	r1, [r3, #0]
 800bc1e:	685b      	ldreq	r3, [r3, #4]
 800bc20:	6063      	str	r3, [r4, #4]
 800bc22:	bf04      	itt	eq
 800bc24:	1809      	addeq	r1, r1, r0
 800bc26:	6021      	streq	r1, [r4, #0]
 800bc28:	6054      	str	r4, [r2, #4]
 800bc2a:	e7ca      	b.n	800bbc2 <_free_r+0x22>
 800bc2c:	bd38      	pop	{r3, r4, r5, pc}
 800bc2e:	bf00      	nop
 800bc30:	2000165c 	.word	0x2000165c

0800bc34 <malloc>:
 800bc34:	4b02      	ldr	r3, [pc, #8]	@ (800bc40 <malloc+0xc>)
 800bc36:	4601      	mov	r1, r0
 800bc38:	6818      	ldr	r0, [r3, #0]
 800bc3a:	f000 b825 	b.w	800bc88 <_malloc_r>
 800bc3e:	bf00      	nop
 800bc40:	20000038 	.word	0x20000038

0800bc44 <sbrk_aligned>:
 800bc44:	b570      	push	{r4, r5, r6, lr}
 800bc46:	4e0f      	ldr	r6, [pc, #60]	@ (800bc84 <sbrk_aligned+0x40>)
 800bc48:	460c      	mov	r4, r1
 800bc4a:	6831      	ldr	r1, [r6, #0]
 800bc4c:	4605      	mov	r5, r0
 800bc4e:	b911      	cbnz	r1, 800bc56 <sbrk_aligned+0x12>
 800bc50:	f000 fe3e 	bl	800c8d0 <_sbrk_r>
 800bc54:	6030      	str	r0, [r6, #0]
 800bc56:	4621      	mov	r1, r4
 800bc58:	4628      	mov	r0, r5
 800bc5a:	f000 fe39 	bl	800c8d0 <_sbrk_r>
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	d103      	bne.n	800bc6a <sbrk_aligned+0x26>
 800bc62:	f04f 34ff 	mov.w	r4, #4294967295
 800bc66:	4620      	mov	r0, r4
 800bc68:	bd70      	pop	{r4, r5, r6, pc}
 800bc6a:	1cc4      	adds	r4, r0, #3
 800bc6c:	f024 0403 	bic.w	r4, r4, #3
 800bc70:	42a0      	cmp	r0, r4
 800bc72:	d0f8      	beq.n	800bc66 <sbrk_aligned+0x22>
 800bc74:	1a21      	subs	r1, r4, r0
 800bc76:	4628      	mov	r0, r5
 800bc78:	f000 fe2a 	bl	800c8d0 <_sbrk_r>
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	d1f2      	bne.n	800bc66 <sbrk_aligned+0x22>
 800bc80:	e7ef      	b.n	800bc62 <sbrk_aligned+0x1e>
 800bc82:	bf00      	nop
 800bc84:	20001658 	.word	0x20001658

0800bc88 <_malloc_r>:
 800bc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc8c:	1ccd      	adds	r5, r1, #3
 800bc8e:	f025 0503 	bic.w	r5, r5, #3
 800bc92:	3508      	adds	r5, #8
 800bc94:	2d0c      	cmp	r5, #12
 800bc96:	bf38      	it	cc
 800bc98:	250c      	movcc	r5, #12
 800bc9a:	2d00      	cmp	r5, #0
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	db01      	blt.n	800bca4 <_malloc_r+0x1c>
 800bca0:	42a9      	cmp	r1, r5
 800bca2:	d904      	bls.n	800bcae <_malloc_r+0x26>
 800bca4:	230c      	movs	r3, #12
 800bca6:	6033      	str	r3, [r6, #0]
 800bca8:	2000      	movs	r0, #0
 800bcaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd84 <_malloc_r+0xfc>
 800bcb2:	f000 f869 	bl	800bd88 <__malloc_lock>
 800bcb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bcba:	461c      	mov	r4, r3
 800bcbc:	bb44      	cbnz	r4, 800bd10 <_malloc_r+0x88>
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7ff ffbf 	bl	800bc44 <sbrk_aligned>
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	4604      	mov	r4, r0
 800bcca:	d158      	bne.n	800bd7e <_malloc_r+0xf6>
 800bccc:	f8d8 4000 	ldr.w	r4, [r8]
 800bcd0:	4627      	mov	r7, r4
 800bcd2:	2f00      	cmp	r7, #0
 800bcd4:	d143      	bne.n	800bd5e <_malloc_r+0xd6>
 800bcd6:	2c00      	cmp	r4, #0
 800bcd8:	d04b      	beq.n	800bd72 <_malloc_r+0xea>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4630      	mov	r0, r6
 800bce0:	eb04 0903 	add.w	r9, r4, r3
 800bce4:	f000 fdf4 	bl	800c8d0 <_sbrk_r>
 800bce8:	4581      	cmp	r9, r0
 800bcea:	d142      	bne.n	800bd72 <_malloc_r+0xea>
 800bcec:	6821      	ldr	r1, [r4, #0]
 800bcee:	1a6d      	subs	r5, r5, r1
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7ff ffa6 	bl	800bc44 <sbrk_aligned>
 800bcf8:	3001      	adds	r0, #1
 800bcfa:	d03a      	beq.n	800bd72 <_malloc_r+0xea>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	442b      	add	r3, r5
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	f8d8 3000 	ldr.w	r3, [r8]
 800bd06:	685a      	ldr	r2, [r3, #4]
 800bd08:	bb62      	cbnz	r2, 800bd64 <_malloc_r+0xdc>
 800bd0a:	f8c8 7000 	str.w	r7, [r8]
 800bd0e:	e00f      	b.n	800bd30 <_malloc_r+0xa8>
 800bd10:	6822      	ldr	r2, [r4, #0]
 800bd12:	1b52      	subs	r2, r2, r5
 800bd14:	d420      	bmi.n	800bd58 <_malloc_r+0xd0>
 800bd16:	2a0b      	cmp	r2, #11
 800bd18:	d917      	bls.n	800bd4a <_malloc_r+0xc2>
 800bd1a:	1961      	adds	r1, r4, r5
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	6025      	str	r5, [r4, #0]
 800bd20:	bf18      	it	ne
 800bd22:	6059      	strne	r1, [r3, #4]
 800bd24:	6863      	ldr	r3, [r4, #4]
 800bd26:	bf08      	it	eq
 800bd28:	f8c8 1000 	streq.w	r1, [r8]
 800bd2c:	5162      	str	r2, [r4, r5]
 800bd2e:	604b      	str	r3, [r1, #4]
 800bd30:	4630      	mov	r0, r6
 800bd32:	f000 f82f 	bl	800bd94 <__malloc_unlock>
 800bd36:	f104 000b 	add.w	r0, r4, #11
 800bd3a:	1d23      	adds	r3, r4, #4
 800bd3c:	f020 0007 	bic.w	r0, r0, #7
 800bd40:	1ac2      	subs	r2, r0, r3
 800bd42:	bf1c      	itt	ne
 800bd44:	1a1b      	subne	r3, r3, r0
 800bd46:	50a3      	strne	r3, [r4, r2]
 800bd48:	e7af      	b.n	800bcaa <_malloc_r+0x22>
 800bd4a:	6862      	ldr	r2, [r4, #4]
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	bf0c      	ite	eq
 800bd50:	f8c8 2000 	streq.w	r2, [r8]
 800bd54:	605a      	strne	r2, [r3, #4]
 800bd56:	e7eb      	b.n	800bd30 <_malloc_r+0xa8>
 800bd58:	4623      	mov	r3, r4
 800bd5a:	6864      	ldr	r4, [r4, #4]
 800bd5c:	e7ae      	b.n	800bcbc <_malloc_r+0x34>
 800bd5e:	463c      	mov	r4, r7
 800bd60:	687f      	ldr	r7, [r7, #4]
 800bd62:	e7b6      	b.n	800bcd2 <_malloc_r+0x4a>
 800bd64:	461a      	mov	r2, r3
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d1fb      	bne.n	800bd64 <_malloc_r+0xdc>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6053      	str	r3, [r2, #4]
 800bd70:	e7de      	b.n	800bd30 <_malloc_r+0xa8>
 800bd72:	230c      	movs	r3, #12
 800bd74:	6033      	str	r3, [r6, #0]
 800bd76:	4630      	mov	r0, r6
 800bd78:	f000 f80c 	bl	800bd94 <__malloc_unlock>
 800bd7c:	e794      	b.n	800bca8 <_malloc_r+0x20>
 800bd7e:	6005      	str	r5, [r0, #0]
 800bd80:	e7d6      	b.n	800bd30 <_malloc_r+0xa8>
 800bd82:	bf00      	nop
 800bd84:	2000165c 	.word	0x2000165c

0800bd88 <__malloc_lock>:
 800bd88:	4801      	ldr	r0, [pc, #4]	@ (800bd90 <__malloc_lock+0x8>)
 800bd8a:	f7ff b8ae 	b.w	800aeea <__retarget_lock_acquire_recursive>
 800bd8e:	bf00      	nop
 800bd90:	20001654 	.word	0x20001654

0800bd94 <__malloc_unlock>:
 800bd94:	4801      	ldr	r0, [pc, #4]	@ (800bd9c <__malloc_unlock+0x8>)
 800bd96:	f7ff b8a9 	b.w	800aeec <__retarget_lock_release_recursive>
 800bd9a:	bf00      	nop
 800bd9c:	20001654 	.word	0x20001654

0800bda0 <_Balloc>:
 800bda0:	b570      	push	{r4, r5, r6, lr}
 800bda2:	69c6      	ldr	r6, [r0, #28]
 800bda4:	4604      	mov	r4, r0
 800bda6:	460d      	mov	r5, r1
 800bda8:	b976      	cbnz	r6, 800bdc8 <_Balloc+0x28>
 800bdaa:	2010      	movs	r0, #16
 800bdac:	f7ff ff42 	bl	800bc34 <malloc>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	61e0      	str	r0, [r4, #28]
 800bdb4:	b920      	cbnz	r0, 800bdc0 <_Balloc+0x20>
 800bdb6:	4b18      	ldr	r3, [pc, #96]	@ (800be18 <_Balloc+0x78>)
 800bdb8:	4818      	ldr	r0, [pc, #96]	@ (800be1c <_Balloc+0x7c>)
 800bdba:	216b      	movs	r1, #107	@ 0x6b
 800bdbc:	f000 fda6 	bl	800c90c <__assert_func>
 800bdc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdc4:	6006      	str	r6, [r0, #0]
 800bdc6:	60c6      	str	r6, [r0, #12]
 800bdc8:	69e6      	ldr	r6, [r4, #28]
 800bdca:	68f3      	ldr	r3, [r6, #12]
 800bdcc:	b183      	cbz	r3, 800bdf0 <_Balloc+0x50>
 800bdce:	69e3      	ldr	r3, [r4, #28]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdd6:	b9b8      	cbnz	r0, 800be08 <_Balloc+0x68>
 800bdd8:	2101      	movs	r1, #1
 800bdda:	fa01 f605 	lsl.w	r6, r1, r5
 800bdde:	1d72      	adds	r2, r6, #5
 800bde0:	0092      	lsls	r2, r2, #2
 800bde2:	4620      	mov	r0, r4
 800bde4:	f000 fdb0 	bl	800c948 <_calloc_r>
 800bde8:	b160      	cbz	r0, 800be04 <_Balloc+0x64>
 800bdea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdee:	e00e      	b.n	800be0e <_Balloc+0x6e>
 800bdf0:	2221      	movs	r2, #33	@ 0x21
 800bdf2:	2104      	movs	r1, #4
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	f000 fda7 	bl	800c948 <_calloc_r>
 800bdfa:	69e3      	ldr	r3, [r4, #28]
 800bdfc:	60f0      	str	r0, [r6, #12]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d1e4      	bne.n	800bdce <_Balloc+0x2e>
 800be04:	2000      	movs	r0, #0
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	6802      	ldr	r2, [r0, #0]
 800be0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be0e:	2300      	movs	r3, #0
 800be10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be14:	e7f7      	b.n	800be06 <_Balloc+0x66>
 800be16:	bf00      	nop
 800be18:	0800fc55 	.word	0x0800fc55
 800be1c:	0800fcd5 	.word	0x0800fcd5

0800be20 <_Bfree>:
 800be20:	b570      	push	{r4, r5, r6, lr}
 800be22:	69c6      	ldr	r6, [r0, #28]
 800be24:	4605      	mov	r5, r0
 800be26:	460c      	mov	r4, r1
 800be28:	b976      	cbnz	r6, 800be48 <_Bfree+0x28>
 800be2a:	2010      	movs	r0, #16
 800be2c:	f7ff ff02 	bl	800bc34 <malloc>
 800be30:	4602      	mov	r2, r0
 800be32:	61e8      	str	r0, [r5, #28]
 800be34:	b920      	cbnz	r0, 800be40 <_Bfree+0x20>
 800be36:	4b09      	ldr	r3, [pc, #36]	@ (800be5c <_Bfree+0x3c>)
 800be38:	4809      	ldr	r0, [pc, #36]	@ (800be60 <_Bfree+0x40>)
 800be3a:	218f      	movs	r1, #143	@ 0x8f
 800be3c:	f000 fd66 	bl	800c90c <__assert_func>
 800be40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be44:	6006      	str	r6, [r0, #0]
 800be46:	60c6      	str	r6, [r0, #12]
 800be48:	b13c      	cbz	r4, 800be5a <_Bfree+0x3a>
 800be4a:	69eb      	ldr	r3, [r5, #28]
 800be4c:	6862      	ldr	r2, [r4, #4]
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be54:	6021      	str	r1, [r4, #0]
 800be56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be5a:	bd70      	pop	{r4, r5, r6, pc}
 800be5c:	0800fc55 	.word	0x0800fc55
 800be60:	0800fcd5 	.word	0x0800fcd5

0800be64 <__multadd>:
 800be64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be68:	690d      	ldr	r5, [r1, #16]
 800be6a:	4607      	mov	r7, r0
 800be6c:	460c      	mov	r4, r1
 800be6e:	461e      	mov	r6, r3
 800be70:	f101 0c14 	add.w	ip, r1, #20
 800be74:	2000      	movs	r0, #0
 800be76:	f8dc 3000 	ldr.w	r3, [ip]
 800be7a:	b299      	uxth	r1, r3
 800be7c:	fb02 6101 	mla	r1, r2, r1, r6
 800be80:	0c1e      	lsrs	r6, r3, #16
 800be82:	0c0b      	lsrs	r3, r1, #16
 800be84:	fb02 3306 	mla	r3, r2, r6, r3
 800be88:	b289      	uxth	r1, r1
 800be8a:	3001      	adds	r0, #1
 800be8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be90:	4285      	cmp	r5, r0
 800be92:	f84c 1b04 	str.w	r1, [ip], #4
 800be96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be9a:	dcec      	bgt.n	800be76 <__multadd+0x12>
 800be9c:	b30e      	cbz	r6, 800bee2 <__multadd+0x7e>
 800be9e:	68a3      	ldr	r3, [r4, #8]
 800bea0:	42ab      	cmp	r3, r5
 800bea2:	dc19      	bgt.n	800bed8 <__multadd+0x74>
 800bea4:	6861      	ldr	r1, [r4, #4]
 800bea6:	4638      	mov	r0, r7
 800bea8:	3101      	adds	r1, #1
 800beaa:	f7ff ff79 	bl	800bda0 <_Balloc>
 800beae:	4680      	mov	r8, r0
 800beb0:	b928      	cbnz	r0, 800bebe <__multadd+0x5a>
 800beb2:	4602      	mov	r2, r0
 800beb4:	4b0c      	ldr	r3, [pc, #48]	@ (800bee8 <__multadd+0x84>)
 800beb6:	480d      	ldr	r0, [pc, #52]	@ (800beec <__multadd+0x88>)
 800beb8:	21ba      	movs	r1, #186	@ 0xba
 800beba:	f000 fd27 	bl	800c90c <__assert_func>
 800bebe:	6922      	ldr	r2, [r4, #16]
 800bec0:	3202      	adds	r2, #2
 800bec2:	f104 010c 	add.w	r1, r4, #12
 800bec6:	0092      	lsls	r2, r2, #2
 800bec8:	300c      	adds	r0, #12
 800beca:	f000 fd11 	bl	800c8f0 <memcpy>
 800bece:	4621      	mov	r1, r4
 800bed0:	4638      	mov	r0, r7
 800bed2:	f7ff ffa5 	bl	800be20 <_Bfree>
 800bed6:	4644      	mov	r4, r8
 800bed8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bedc:	3501      	adds	r5, #1
 800bede:	615e      	str	r6, [r3, #20]
 800bee0:	6125      	str	r5, [r4, #16]
 800bee2:	4620      	mov	r0, r4
 800bee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee8:	0800fcc4 	.word	0x0800fcc4
 800beec:	0800fcd5 	.word	0x0800fcd5

0800bef0 <__hi0bits>:
 800bef0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bef4:	4603      	mov	r3, r0
 800bef6:	bf36      	itet	cc
 800bef8:	0403      	lslcc	r3, r0, #16
 800befa:	2000      	movcs	r0, #0
 800befc:	2010      	movcc	r0, #16
 800befe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf02:	bf3c      	itt	cc
 800bf04:	021b      	lslcc	r3, r3, #8
 800bf06:	3008      	addcc	r0, #8
 800bf08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf0c:	bf3c      	itt	cc
 800bf0e:	011b      	lslcc	r3, r3, #4
 800bf10:	3004      	addcc	r0, #4
 800bf12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf16:	bf3c      	itt	cc
 800bf18:	009b      	lslcc	r3, r3, #2
 800bf1a:	3002      	addcc	r0, #2
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	db05      	blt.n	800bf2c <__hi0bits+0x3c>
 800bf20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf24:	f100 0001 	add.w	r0, r0, #1
 800bf28:	bf08      	it	eq
 800bf2a:	2020      	moveq	r0, #32
 800bf2c:	4770      	bx	lr

0800bf2e <__lo0bits>:
 800bf2e:	6803      	ldr	r3, [r0, #0]
 800bf30:	4602      	mov	r2, r0
 800bf32:	f013 0007 	ands.w	r0, r3, #7
 800bf36:	d00b      	beq.n	800bf50 <__lo0bits+0x22>
 800bf38:	07d9      	lsls	r1, r3, #31
 800bf3a:	d421      	bmi.n	800bf80 <__lo0bits+0x52>
 800bf3c:	0798      	lsls	r0, r3, #30
 800bf3e:	bf49      	itett	mi
 800bf40:	085b      	lsrmi	r3, r3, #1
 800bf42:	089b      	lsrpl	r3, r3, #2
 800bf44:	2001      	movmi	r0, #1
 800bf46:	6013      	strmi	r3, [r2, #0]
 800bf48:	bf5c      	itt	pl
 800bf4a:	6013      	strpl	r3, [r2, #0]
 800bf4c:	2002      	movpl	r0, #2
 800bf4e:	4770      	bx	lr
 800bf50:	b299      	uxth	r1, r3
 800bf52:	b909      	cbnz	r1, 800bf58 <__lo0bits+0x2a>
 800bf54:	0c1b      	lsrs	r3, r3, #16
 800bf56:	2010      	movs	r0, #16
 800bf58:	b2d9      	uxtb	r1, r3
 800bf5a:	b909      	cbnz	r1, 800bf60 <__lo0bits+0x32>
 800bf5c:	3008      	adds	r0, #8
 800bf5e:	0a1b      	lsrs	r3, r3, #8
 800bf60:	0719      	lsls	r1, r3, #28
 800bf62:	bf04      	itt	eq
 800bf64:	091b      	lsreq	r3, r3, #4
 800bf66:	3004      	addeq	r0, #4
 800bf68:	0799      	lsls	r1, r3, #30
 800bf6a:	bf04      	itt	eq
 800bf6c:	089b      	lsreq	r3, r3, #2
 800bf6e:	3002      	addeq	r0, #2
 800bf70:	07d9      	lsls	r1, r3, #31
 800bf72:	d403      	bmi.n	800bf7c <__lo0bits+0x4e>
 800bf74:	085b      	lsrs	r3, r3, #1
 800bf76:	f100 0001 	add.w	r0, r0, #1
 800bf7a:	d003      	beq.n	800bf84 <__lo0bits+0x56>
 800bf7c:	6013      	str	r3, [r2, #0]
 800bf7e:	4770      	bx	lr
 800bf80:	2000      	movs	r0, #0
 800bf82:	4770      	bx	lr
 800bf84:	2020      	movs	r0, #32
 800bf86:	4770      	bx	lr

0800bf88 <__i2b>:
 800bf88:	b510      	push	{r4, lr}
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	f7ff ff07 	bl	800bda0 <_Balloc>
 800bf92:	4602      	mov	r2, r0
 800bf94:	b928      	cbnz	r0, 800bfa2 <__i2b+0x1a>
 800bf96:	4b05      	ldr	r3, [pc, #20]	@ (800bfac <__i2b+0x24>)
 800bf98:	4805      	ldr	r0, [pc, #20]	@ (800bfb0 <__i2b+0x28>)
 800bf9a:	f240 1145 	movw	r1, #325	@ 0x145
 800bf9e:	f000 fcb5 	bl	800c90c <__assert_func>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	6144      	str	r4, [r0, #20]
 800bfa6:	6103      	str	r3, [r0, #16]
 800bfa8:	bd10      	pop	{r4, pc}
 800bfaa:	bf00      	nop
 800bfac:	0800fcc4 	.word	0x0800fcc4
 800bfb0:	0800fcd5 	.word	0x0800fcd5

0800bfb4 <__multiply>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	4617      	mov	r7, r2
 800bfba:	690a      	ldr	r2, [r1, #16]
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	bfa8      	it	ge
 800bfc2:	463b      	movge	r3, r7
 800bfc4:	4689      	mov	r9, r1
 800bfc6:	bfa4      	itt	ge
 800bfc8:	460f      	movge	r7, r1
 800bfca:	4699      	movge	r9, r3
 800bfcc:	693d      	ldr	r5, [r7, #16]
 800bfce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	6879      	ldr	r1, [r7, #4]
 800bfd6:	eb05 060a 	add.w	r6, r5, sl
 800bfda:	42b3      	cmp	r3, r6
 800bfdc:	b085      	sub	sp, #20
 800bfde:	bfb8      	it	lt
 800bfe0:	3101      	addlt	r1, #1
 800bfe2:	f7ff fedd 	bl	800bda0 <_Balloc>
 800bfe6:	b930      	cbnz	r0, 800bff6 <__multiply+0x42>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	4b41      	ldr	r3, [pc, #260]	@ (800c0f0 <__multiply+0x13c>)
 800bfec:	4841      	ldr	r0, [pc, #260]	@ (800c0f4 <__multiply+0x140>)
 800bfee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bff2:	f000 fc8b 	bl	800c90c <__assert_func>
 800bff6:	f100 0414 	add.w	r4, r0, #20
 800bffa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bffe:	4623      	mov	r3, r4
 800c000:	2200      	movs	r2, #0
 800c002:	4573      	cmp	r3, lr
 800c004:	d320      	bcc.n	800c048 <__multiply+0x94>
 800c006:	f107 0814 	add.w	r8, r7, #20
 800c00a:	f109 0114 	add.w	r1, r9, #20
 800c00e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c012:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c016:	9302      	str	r3, [sp, #8]
 800c018:	1beb      	subs	r3, r5, r7
 800c01a:	3b15      	subs	r3, #21
 800c01c:	f023 0303 	bic.w	r3, r3, #3
 800c020:	3304      	adds	r3, #4
 800c022:	3715      	adds	r7, #21
 800c024:	42bd      	cmp	r5, r7
 800c026:	bf38      	it	cc
 800c028:	2304      	movcc	r3, #4
 800c02a:	9301      	str	r3, [sp, #4]
 800c02c:	9b02      	ldr	r3, [sp, #8]
 800c02e:	9103      	str	r1, [sp, #12]
 800c030:	428b      	cmp	r3, r1
 800c032:	d80c      	bhi.n	800c04e <__multiply+0x9a>
 800c034:	2e00      	cmp	r6, #0
 800c036:	dd03      	ble.n	800c040 <__multiply+0x8c>
 800c038:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d055      	beq.n	800c0ec <__multiply+0x138>
 800c040:	6106      	str	r6, [r0, #16]
 800c042:	b005      	add	sp, #20
 800c044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c048:	f843 2b04 	str.w	r2, [r3], #4
 800c04c:	e7d9      	b.n	800c002 <__multiply+0x4e>
 800c04e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c052:	f1ba 0f00 	cmp.w	sl, #0
 800c056:	d01f      	beq.n	800c098 <__multiply+0xe4>
 800c058:	46c4      	mov	ip, r8
 800c05a:	46a1      	mov	r9, r4
 800c05c:	2700      	movs	r7, #0
 800c05e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c062:	f8d9 3000 	ldr.w	r3, [r9]
 800c066:	fa1f fb82 	uxth.w	fp, r2
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c070:	443b      	add	r3, r7
 800c072:	f8d9 7000 	ldr.w	r7, [r9]
 800c076:	0c12      	lsrs	r2, r2, #16
 800c078:	0c3f      	lsrs	r7, r7, #16
 800c07a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c07e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c082:	b29b      	uxth	r3, r3
 800c084:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c088:	4565      	cmp	r5, ip
 800c08a:	f849 3b04 	str.w	r3, [r9], #4
 800c08e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c092:	d8e4      	bhi.n	800c05e <__multiply+0xaa>
 800c094:	9b01      	ldr	r3, [sp, #4]
 800c096:	50e7      	str	r7, [r4, r3]
 800c098:	9b03      	ldr	r3, [sp, #12]
 800c09a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c09e:	3104      	adds	r1, #4
 800c0a0:	f1b9 0f00 	cmp.w	r9, #0
 800c0a4:	d020      	beq.n	800c0e8 <__multiply+0x134>
 800c0a6:	6823      	ldr	r3, [r4, #0]
 800c0a8:	4647      	mov	r7, r8
 800c0aa:	46a4      	mov	ip, r4
 800c0ac:	f04f 0a00 	mov.w	sl, #0
 800c0b0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c0b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c0b8:	fb09 220b 	mla	r2, r9, fp, r2
 800c0bc:	4452      	add	r2, sl
 800c0be:	b29b      	uxth	r3, r3
 800c0c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0c4:	f84c 3b04 	str.w	r3, [ip], #4
 800c0c8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c0cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0d0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c0d4:	fb09 330a 	mla	r3, r9, sl, r3
 800c0d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c0dc:	42bd      	cmp	r5, r7
 800c0de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0e2:	d8e5      	bhi.n	800c0b0 <__multiply+0xfc>
 800c0e4:	9a01      	ldr	r2, [sp, #4]
 800c0e6:	50a3      	str	r3, [r4, r2]
 800c0e8:	3404      	adds	r4, #4
 800c0ea:	e79f      	b.n	800c02c <__multiply+0x78>
 800c0ec:	3e01      	subs	r6, #1
 800c0ee:	e7a1      	b.n	800c034 <__multiply+0x80>
 800c0f0:	0800fcc4 	.word	0x0800fcc4
 800c0f4:	0800fcd5 	.word	0x0800fcd5

0800c0f8 <__pow5mult>:
 800c0f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0fc:	4615      	mov	r5, r2
 800c0fe:	f012 0203 	ands.w	r2, r2, #3
 800c102:	4607      	mov	r7, r0
 800c104:	460e      	mov	r6, r1
 800c106:	d007      	beq.n	800c118 <__pow5mult+0x20>
 800c108:	4c25      	ldr	r4, [pc, #148]	@ (800c1a0 <__pow5mult+0xa8>)
 800c10a:	3a01      	subs	r2, #1
 800c10c:	2300      	movs	r3, #0
 800c10e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c112:	f7ff fea7 	bl	800be64 <__multadd>
 800c116:	4606      	mov	r6, r0
 800c118:	10ad      	asrs	r5, r5, #2
 800c11a:	d03d      	beq.n	800c198 <__pow5mult+0xa0>
 800c11c:	69fc      	ldr	r4, [r7, #28]
 800c11e:	b97c      	cbnz	r4, 800c140 <__pow5mult+0x48>
 800c120:	2010      	movs	r0, #16
 800c122:	f7ff fd87 	bl	800bc34 <malloc>
 800c126:	4602      	mov	r2, r0
 800c128:	61f8      	str	r0, [r7, #28]
 800c12a:	b928      	cbnz	r0, 800c138 <__pow5mult+0x40>
 800c12c:	4b1d      	ldr	r3, [pc, #116]	@ (800c1a4 <__pow5mult+0xac>)
 800c12e:	481e      	ldr	r0, [pc, #120]	@ (800c1a8 <__pow5mult+0xb0>)
 800c130:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c134:	f000 fbea 	bl	800c90c <__assert_func>
 800c138:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c13c:	6004      	str	r4, [r0, #0]
 800c13e:	60c4      	str	r4, [r0, #12]
 800c140:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c144:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c148:	b94c      	cbnz	r4, 800c15e <__pow5mult+0x66>
 800c14a:	f240 2171 	movw	r1, #625	@ 0x271
 800c14e:	4638      	mov	r0, r7
 800c150:	f7ff ff1a 	bl	800bf88 <__i2b>
 800c154:	2300      	movs	r3, #0
 800c156:	f8c8 0008 	str.w	r0, [r8, #8]
 800c15a:	4604      	mov	r4, r0
 800c15c:	6003      	str	r3, [r0, #0]
 800c15e:	f04f 0900 	mov.w	r9, #0
 800c162:	07eb      	lsls	r3, r5, #31
 800c164:	d50a      	bpl.n	800c17c <__pow5mult+0x84>
 800c166:	4631      	mov	r1, r6
 800c168:	4622      	mov	r2, r4
 800c16a:	4638      	mov	r0, r7
 800c16c:	f7ff ff22 	bl	800bfb4 <__multiply>
 800c170:	4631      	mov	r1, r6
 800c172:	4680      	mov	r8, r0
 800c174:	4638      	mov	r0, r7
 800c176:	f7ff fe53 	bl	800be20 <_Bfree>
 800c17a:	4646      	mov	r6, r8
 800c17c:	106d      	asrs	r5, r5, #1
 800c17e:	d00b      	beq.n	800c198 <__pow5mult+0xa0>
 800c180:	6820      	ldr	r0, [r4, #0]
 800c182:	b938      	cbnz	r0, 800c194 <__pow5mult+0x9c>
 800c184:	4622      	mov	r2, r4
 800c186:	4621      	mov	r1, r4
 800c188:	4638      	mov	r0, r7
 800c18a:	f7ff ff13 	bl	800bfb4 <__multiply>
 800c18e:	6020      	str	r0, [r4, #0]
 800c190:	f8c0 9000 	str.w	r9, [r0]
 800c194:	4604      	mov	r4, r0
 800c196:	e7e4      	b.n	800c162 <__pow5mult+0x6a>
 800c198:	4630      	mov	r0, r6
 800c19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c19e:	bf00      	nop
 800c1a0:	0800fd88 	.word	0x0800fd88
 800c1a4:	0800fc55 	.word	0x0800fc55
 800c1a8:	0800fcd5 	.word	0x0800fcd5

0800c1ac <__lshift>:
 800c1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	6849      	ldr	r1, [r1, #4]
 800c1b4:	6923      	ldr	r3, [r4, #16]
 800c1b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1ba:	68a3      	ldr	r3, [r4, #8]
 800c1bc:	4607      	mov	r7, r0
 800c1be:	4691      	mov	r9, r2
 800c1c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1c4:	f108 0601 	add.w	r6, r8, #1
 800c1c8:	42b3      	cmp	r3, r6
 800c1ca:	db0b      	blt.n	800c1e4 <__lshift+0x38>
 800c1cc:	4638      	mov	r0, r7
 800c1ce:	f7ff fde7 	bl	800bda0 <_Balloc>
 800c1d2:	4605      	mov	r5, r0
 800c1d4:	b948      	cbnz	r0, 800c1ea <__lshift+0x3e>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	4b28      	ldr	r3, [pc, #160]	@ (800c27c <__lshift+0xd0>)
 800c1da:	4829      	ldr	r0, [pc, #164]	@ (800c280 <__lshift+0xd4>)
 800c1dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c1e0:	f000 fb94 	bl	800c90c <__assert_func>
 800c1e4:	3101      	adds	r1, #1
 800c1e6:	005b      	lsls	r3, r3, #1
 800c1e8:	e7ee      	b.n	800c1c8 <__lshift+0x1c>
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	f100 0114 	add.w	r1, r0, #20
 800c1f0:	f100 0210 	add.w	r2, r0, #16
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	4553      	cmp	r3, sl
 800c1f8:	db33      	blt.n	800c262 <__lshift+0xb6>
 800c1fa:	6920      	ldr	r0, [r4, #16]
 800c1fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c200:	f104 0314 	add.w	r3, r4, #20
 800c204:	f019 091f 	ands.w	r9, r9, #31
 800c208:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c20c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c210:	d02b      	beq.n	800c26a <__lshift+0xbe>
 800c212:	f1c9 0e20 	rsb	lr, r9, #32
 800c216:	468a      	mov	sl, r1
 800c218:	2200      	movs	r2, #0
 800c21a:	6818      	ldr	r0, [r3, #0]
 800c21c:	fa00 f009 	lsl.w	r0, r0, r9
 800c220:	4310      	orrs	r0, r2
 800c222:	f84a 0b04 	str.w	r0, [sl], #4
 800c226:	f853 2b04 	ldr.w	r2, [r3], #4
 800c22a:	459c      	cmp	ip, r3
 800c22c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c230:	d8f3      	bhi.n	800c21a <__lshift+0x6e>
 800c232:	ebac 0304 	sub.w	r3, ip, r4
 800c236:	3b15      	subs	r3, #21
 800c238:	f023 0303 	bic.w	r3, r3, #3
 800c23c:	3304      	adds	r3, #4
 800c23e:	f104 0015 	add.w	r0, r4, #21
 800c242:	4560      	cmp	r0, ip
 800c244:	bf88      	it	hi
 800c246:	2304      	movhi	r3, #4
 800c248:	50ca      	str	r2, [r1, r3]
 800c24a:	b10a      	cbz	r2, 800c250 <__lshift+0xa4>
 800c24c:	f108 0602 	add.w	r6, r8, #2
 800c250:	3e01      	subs	r6, #1
 800c252:	4638      	mov	r0, r7
 800c254:	612e      	str	r6, [r5, #16]
 800c256:	4621      	mov	r1, r4
 800c258:	f7ff fde2 	bl	800be20 <_Bfree>
 800c25c:	4628      	mov	r0, r5
 800c25e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c262:	f842 0f04 	str.w	r0, [r2, #4]!
 800c266:	3301      	adds	r3, #1
 800c268:	e7c5      	b.n	800c1f6 <__lshift+0x4a>
 800c26a:	3904      	subs	r1, #4
 800c26c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c270:	f841 2f04 	str.w	r2, [r1, #4]!
 800c274:	459c      	cmp	ip, r3
 800c276:	d8f9      	bhi.n	800c26c <__lshift+0xc0>
 800c278:	e7ea      	b.n	800c250 <__lshift+0xa4>
 800c27a:	bf00      	nop
 800c27c:	0800fcc4 	.word	0x0800fcc4
 800c280:	0800fcd5 	.word	0x0800fcd5

0800c284 <__mcmp>:
 800c284:	690a      	ldr	r2, [r1, #16]
 800c286:	4603      	mov	r3, r0
 800c288:	6900      	ldr	r0, [r0, #16]
 800c28a:	1a80      	subs	r0, r0, r2
 800c28c:	b530      	push	{r4, r5, lr}
 800c28e:	d10e      	bne.n	800c2ae <__mcmp+0x2a>
 800c290:	3314      	adds	r3, #20
 800c292:	3114      	adds	r1, #20
 800c294:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c298:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c29c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2a4:	4295      	cmp	r5, r2
 800c2a6:	d003      	beq.n	800c2b0 <__mcmp+0x2c>
 800c2a8:	d205      	bcs.n	800c2b6 <__mcmp+0x32>
 800c2aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ae:	bd30      	pop	{r4, r5, pc}
 800c2b0:	42a3      	cmp	r3, r4
 800c2b2:	d3f3      	bcc.n	800c29c <__mcmp+0x18>
 800c2b4:	e7fb      	b.n	800c2ae <__mcmp+0x2a>
 800c2b6:	2001      	movs	r0, #1
 800c2b8:	e7f9      	b.n	800c2ae <__mcmp+0x2a>
	...

0800c2bc <__mdiff>:
 800c2bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2c0:	4689      	mov	r9, r1
 800c2c2:	4606      	mov	r6, r0
 800c2c4:	4611      	mov	r1, r2
 800c2c6:	4648      	mov	r0, r9
 800c2c8:	4614      	mov	r4, r2
 800c2ca:	f7ff ffdb 	bl	800c284 <__mcmp>
 800c2ce:	1e05      	subs	r5, r0, #0
 800c2d0:	d112      	bne.n	800c2f8 <__mdiff+0x3c>
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	4630      	mov	r0, r6
 800c2d6:	f7ff fd63 	bl	800bda0 <_Balloc>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	b928      	cbnz	r0, 800c2ea <__mdiff+0x2e>
 800c2de:	4b3f      	ldr	r3, [pc, #252]	@ (800c3dc <__mdiff+0x120>)
 800c2e0:	f240 2137 	movw	r1, #567	@ 0x237
 800c2e4:	483e      	ldr	r0, [pc, #248]	@ (800c3e0 <__mdiff+0x124>)
 800c2e6:	f000 fb11 	bl	800c90c <__assert_func>
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	b003      	add	sp, #12
 800c2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f8:	bfbc      	itt	lt
 800c2fa:	464b      	movlt	r3, r9
 800c2fc:	46a1      	movlt	r9, r4
 800c2fe:	4630      	mov	r0, r6
 800c300:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c304:	bfba      	itte	lt
 800c306:	461c      	movlt	r4, r3
 800c308:	2501      	movlt	r5, #1
 800c30a:	2500      	movge	r5, #0
 800c30c:	f7ff fd48 	bl	800bda0 <_Balloc>
 800c310:	4602      	mov	r2, r0
 800c312:	b918      	cbnz	r0, 800c31c <__mdiff+0x60>
 800c314:	4b31      	ldr	r3, [pc, #196]	@ (800c3dc <__mdiff+0x120>)
 800c316:	f240 2145 	movw	r1, #581	@ 0x245
 800c31a:	e7e3      	b.n	800c2e4 <__mdiff+0x28>
 800c31c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c320:	6926      	ldr	r6, [r4, #16]
 800c322:	60c5      	str	r5, [r0, #12]
 800c324:	f109 0310 	add.w	r3, r9, #16
 800c328:	f109 0514 	add.w	r5, r9, #20
 800c32c:	f104 0e14 	add.w	lr, r4, #20
 800c330:	f100 0b14 	add.w	fp, r0, #20
 800c334:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c338:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c33c:	9301      	str	r3, [sp, #4]
 800c33e:	46d9      	mov	r9, fp
 800c340:	f04f 0c00 	mov.w	ip, #0
 800c344:	9b01      	ldr	r3, [sp, #4]
 800c346:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c34a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c34e:	9301      	str	r3, [sp, #4]
 800c350:	fa1f f38a 	uxth.w	r3, sl
 800c354:	4619      	mov	r1, r3
 800c356:	b283      	uxth	r3, r0
 800c358:	1acb      	subs	r3, r1, r3
 800c35a:	0c00      	lsrs	r0, r0, #16
 800c35c:	4463      	add	r3, ip
 800c35e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c362:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c366:	b29b      	uxth	r3, r3
 800c368:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c36c:	4576      	cmp	r6, lr
 800c36e:	f849 3b04 	str.w	r3, [r9], #4
 800c372:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c376:	d8e5      	bhi.n	800c344 <__mdiff+0x88>
 800c378:	1b33      	subs	r3, r6, r4
 800c37a:	3b15      	subs	r3, #21
 800c37c:	f023 0303 	bic.w	r3, r3, #3
 800c380:	3415      	adds	r4, #21
 800c382:	3304      	adds	r3, #4
 800c384:	42a6      	cmp	r6, r4
 800c386:	bf38      	it	cc
 800c388:	2304      	movcc	r3, #4
 800c38a:	441d      	add	r5, r3
 800c38c:	445b      	add	r3, fp
 800c38e:	461e      	mov	r6, r3
 800c390:	462c      	mov	r4, r5
 800c392:	4544      	cmp	r4, r8
 800c394:	d30e      	bcc.n	800c3b4 <__mdiff+0xf8>
 800c396:	f108 0103 	add.w	r1, r8, #3
 800c39a:	1b49      	subs	r1, r1, r5
 800c39c:	f021 0103 	bic.w	r1, r1, #3
 800c3a0:	3d03      	subs	r5, #3
 800c3a2:	45a8      	cmp	r8, r5
 800c3a4:	bf38      	it	cc
 800c3a6:	2100      	movcc	r1, #0
 800c3a8:	440b      	add	r3, r1
 800c3aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3ae:	b191      	cbz	r1, 800c3d6 <__mdiff+0x11a>
 800c3b0:	6117      	str	r7, [r2, #16]
 800c3b2:	e79d      	b.n	800c2f0 <__mdiff+0x34>
 800c3b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c3b8:	46e6      	mov	lr, ip
 800c3ba:	0c08      	lsrs	r0, r1, #16
 800c3bc:	fa1c fc81 	uxtah	ip, ip, r1
 800c3c0:	4471      	add	r1, lr
 800c3c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c3c6:	b289      	uxth	r1, r1
 800c3c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c3cc:	f846 1b04 	str.w	r1, [r6], #4
 800c3d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3d4:	e7dd      	b.n	800c392 <__mdiff+0xd6>
 800c3d6:	3f01      	subs	r7, #1
 800c3d8:	e7e7      	b.n	800c3aa <__mdiff+0xee>
 800c3da:	bf00      	nop
 800c3dc:	0800fcc4 	.word	0x0800fcc4
 800c3e0:	0800fcd5 	.word	0x0800fcd5

0800c3e4 <__d2b>:
 800c3e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c3e8:	460f      	mov	r7, r1
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	ec59 8b10 	vmov	r8, r9, d0
 800c3f0:	4616      	mov	r6, r2
 800c3f2:	f7ff fcd5 	bl	800bda0 <_Balloc>
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	b930      	cbnz	r0, 800c408 <__d2b+0x24>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	4b23      	ldr	r3, [pc, #140]	@ (800c48c <__d2b+0xa8>)
 800c3fe:	4824      	ldr	r0, [pc, #144]	@ (800c490 <__d2b+0xac>)
 800c400:	f240 310f 	movw	r1, #783	@ 0x30f
 800c404:	f000 fa82 	bl	800c90c <__assert_func>
 800c408:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c40c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c410:	b10d      	cbz	r5, 800c416 <__d2b+0x32>
 800c412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	f1b8 0300 	subs.w	r3, r8, #0
 800c41c:	d023      	beq.n	800c466 <__d2b+0x82>
 800c41e:	4668      	mov	r0, sp
 800c420:	9300      	str	r3, [sp, #0]
 800c422:	f7ff fd84 	bl	800bf2e <__lo0bits>
 800c426:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c42a:	b1d0      	cbz	r0, 800c462 <__d2b+0x7e>
 800c42c:	f1c0 0320 	rsb	r3, r0, #32
 800c430:	fa02 f303 	lsl.w	r3, r2, r3
 800c434:	430b      	orrs	r3, r1
 800c436:	40c2      	lsrs	r2, r0
 800c438:	6163      	str	r3, [r4, #20]
 800c43a:	9201      	str	r2, [sp, #4]
 800c43c:	9b01      	ldr	r3, [sp, #4]
 800c43e:	61a3      	str	r3, [r4, #24]
 800c440:	2b00      	cmp	r3, #0
 800c442:	bf0c      	ite	eq
 800c444:	2201      	moveq	r2, #1
 800c446:	2202      	movne	r2, #2
 800c448:	6122      	str	r2, [r4, #16]
 800c44a:	b1a5      	cbz	r5, 800c476 <__d2b+0x92>
 800c44c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c450:	4405      	add	r5, r0
 800c452:	603d      	str	r5, [r7, #0]
 800c454:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c458:	6030      	str	r0, [r6, #0]
 800c45a:	4620      	mov	r0, r4
 800c45c:	b003      	add	sp, #12
 800c45e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c462:	6161      	str	r1, [r4, #20]
 800c464:	e7ea      	b.n	800c43c <__d2b+0x58>
 800c466:	a801      	add	r0, sp, #4
 800c468:	f7ff fd61 	bl	800bf2e <__lo0bits>
 800c46c:	9b01      	ldr	r3, [sp, #4]
 800c46e:	6163      	str	r3, [r4, #20]
 800c470:	3020      	adds	r0, #32
 800c472:	2201      	movs	r2, #1
 800c474:	e7e8      	b.n	800c448 <__d2b+0x64>
 800c476:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c47a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c47e:	6038      	str	r0, [r7, #0]
 800c480:	6918      	ldr	r0, [r3, #16]
 800c482:	f7ff fd35 	bl	800bef0 <__hi0bits>
 800c486:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c48a:	e7e5      	b.n	800c458 <__d2b+0x74>
 800c48c:	0800fcc4 	.word	0x0800fcc4
 800c490:	0800fcd5 	.word	0x0800fcd5

0800c494 <__ssputs_r>:
 800c494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c498:	688e      	ldr	r6, [r1, #8]
 800c49a:	461f      	mov	r7, r3
 800c49c:	42be      	cmp	r6, r7
 800c49e:	680b      	ldr	r3, [r1, #0]
 800c4a0:	4682      	mov	sl, r0
 800c4a2:	460c      	mov	r4, r1
 800c4a4:	4690      	mov	r8, r2
 800c4a6:	d82d      	bhi.n	800c504 <__ssputs_r+0x70>
 800c4a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4b0:	d026      	beq.n	800c500 <__ssputs_r+0x6c>
 800c4b2:	6965      	ldr	r5, [r4, #20]
 800c4b4:	6909      	ldr	r1, [r1, #16]
 800c4b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c4ba:	eba3 0901 	sub.w	r9, r3, r1
 800c4be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c4c2:	1c7b      	adds	r3, r7, #1
 800c4c4:	444b      	add	r3, r9
 800c4c6:	106d      	asrs	r5, r5, #1
 800c4c8:	429d      	cmp	r5, r3
 800c4ca:	bf38      	it	cc
 800c4cc:	461d      	movcc	r5, r3
 800c4ce:	0553      	lsls	r3, r2, #21
 800c4d0:	d527      	bpl.n	800c522 <__ssputs_r+0x8e>
 800c4d2:	4629      	mov	r1, r5
 800c4d4:	f7ff fbd8 	bl	800bc88 <_malloc_r>
 800c4d8:	4606      	mov	r6, r0
 800c4da:	b360      	cbz	r0, 800c536 <__ssputs_r+0xa2>
 800c4dc:	6921      	ldr	r1, [r4, #16]
 800c4de:	464a      	mov	r2, r9
 800c4e0:	f000 fa06 	bl	800c8f0 <memcpy>
 800c4e4:	89a3      	ldrh	r3, [r4, #12]
 800c4e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ee:	81a3      	strh	r3, [r4, #12]
 800c4f0:	6126      	str	r6, [r4, #16]
 800c4f2:	6165      	str	r5, [r4, #20]
 800c4f4:	444e      	add	r6, r9
 800c4f6:	eba5 0509 	sub.w	r5, r5, r9
 800c4fa:	6026      	str	r6, [r4, #0]
 800c4fc:	60a5      	str	r5, [r4, #8]
 800c4fe:	463e      	mov	r6, r7
 800c500:	42be      	cmp	r6, r7
 800c502:	d900      	bls.n	800c506 <__ssputs_r+0x72>
 800c504:	463e      	mov	r6, r7
 800c506:	6820      	ldr	r0, [r4, #0]
 800c508:	4632      	mov	r2, r6
 800c50a:	4641      	mov	r1, r8
 800c50c:	f000 f9c6 	bl	800c89c <memmove>
 800c510:	68a3      	ldr	r3, [r4, #8]
 800c512:	1b9b      	subs	r3, r3, r6
 800c514:	60a3      	str	r3, [r4, #8]
 800c516:	6823      	ldr	r3, [r4, #0]
 800c518:	4433      	add	r3, r6
 800c51a:	6023      	str	r3, [r4, #0]
 800c51c:	2000      	movs	r0, #0
 800c51e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c522:	462a      	mov	r2, r5
 800c524:	f000 fa36 	bl	800c994 <_realloc_r>
 800c528:	4606      	mov	r6, r0
 800c52a:	2800      	cmp	r0, #0
 800c52c:	d1e0      	bne.n	800c4f0 <__ssputs_r+0x5c>
 800c52e:	6921      	ldr	r1, [r4, #16]
 800c530:	4650      	mov	r0, sl
 800c532:	f7ff fb35 	bl	800bba0 <_free_r>
 800c536:	230c      	movs	r3, #12
 800c538:	f8ca 3000 	str.w	r3, [sl]
 800c53c:	89a3      	ldrh	r3, [r4, #12]
 800c53e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c542:	81a3      	strh	r3, [r4, #12]
 800c544:	f04f 30ff 	mov.w	r0, #4294967295
 800c548:	e7e9      	b.n	800c51e <__ssputs_r+0x8a>
	...

0800c54c <_svfiprintf_r>:
 800c54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c550:	4698      	mov	r8, r3
 800c552:	898b      	ldrh	r3, [r1, #12]
 800c554:	061b      	lsls	r3, r3, #24
 800c556:	b09d      	sub	sp, #116	@ 0x74
 800c558:	4607      	mov	r7, r0
 800c55a:	460d      	mov	r5, r1
 800c55c:	4614      	mov	r4, r2
 800c55e:	d510      	bpl.n	800c582 <_svfiprintf_r+0x36>
 800c560:	690b      	ldr	r3, [r1, #16]
 800c562:	b973      	cbnz	r3, 800c582 <_svfiprintf_r+0x36>
 800c564:	2140      	movs	r1, #64	@ 0x40
 800c566:	f7ff fb8f 	bl	800bc88 <_malloc_r>
 800c56a:	6028      	str	r0, [r5, #0]
 800c56c:	6128      	str	r0, [r5, #16]
 800c56e:	b930      	cbnz	r0, 800c57e <_svfiprintf_r+0x32>
 800c570:	230c      	movs	r3, #12
 800c572:	603b      	str	r3, [r7, #0]
 800c574:	f04f 30ff 	mov.w	r0, #4294967295
 800c578:	b01d      	add	sp, #116	@ 0x74
 800c57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c57e:	2340      	movs	r3, #64	@ 0x40
 800c580:	616b      	str	r3, [r5, #20]
 800c582:	2300      	movs	r3, #0
 800c584:	9309      	str	r3, [sp, #36]	@ 0x24
 800c586:	2320      	movs	r3, #32
 800c588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c590:	2330      	movs	r3, #48	@ 0x30
 800c592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c730 <_svfiprintf_r+0x1e4>
 800c596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c59a:	f04f 0901 	mov.w	r9, #1
 800c59e:	4623      	mov	r3, r4
 800c5a0:	469a      	mov	sl, r3
 800c5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5a6:	b10a      	cbz	r2, 800c5ac <_svfiprintf_r+0x60>
 800c5a8:	2a25      	cmp	r2, #37	@ 0x25
 800c5aa:	d1f9      	bne.n	800c5a0 <_svfiprintf_r+0x54>
 800c5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800c5b0:	d00b      	beq.n	800c5ca <_svfiprintf_r+0x7e>
 800c5b2:	465b      	mov	r3, fp
 800c5b4:	4622      	mov	r2, r4
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	4638      	mov	r0, r7
 800c5ba:	f7ff ff6b 	bl	800c494 <__ssputs_r>
 800c5be:	3001      	adds	r0, #1
 800c5c0:	f000 80a7 	beq.w	800c712 <_svfiprintf_r+0x1c6>
 800c5c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5c6:	445a      	add	r2, fp
 800c5c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f000 809f 	beq.w	800c712 <_svfiprintf_r+0x1c6>
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5de:	f10a 0a01 	add.w	sl, sl, #1
 800c5e2:	9304      	str	r3, [sp, #16]
 800c5e4:	9307      	str	r3, [sp, #28]
 800c5e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5ec:	4654      	mov	r4, sl
 800c5ee:	2205      	movs	r2, #5
 800c5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5f4:	484e      	ldr	r0, [pc, #312]	@ (800c730 <_svfiprintf_r+0x1e4>)
 800c5f6:	f7f3 fdf3 	bl	80001e0 <memchr>
 800c5fa:	9a04      	ldr	r2, [sp, #16]
 800c5fc:	b9d8      	cbnz	r0, 800c636 <_svfiprintf_r+0xea>
 800c5fe:	06d0      	lsls	r0, r2, #27
 800c600:	bf44      	itt	mi
 800c602:	2320      	movmi	r3, #32
 800c604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c608:	0711      	lsls	r1, r2, #28
 800c60a:	bf44      	itt	mi
 800c60c:	232b      	movmi	r3, #43	@ 0x2b
 800c60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c612:	f89a 3000 	ldrb.w	r3, [sl]
 800c616:	2b2a      	cmp	r3, #42	@ 0x2a
 800c618:	d015      	beq.n	800c646 <_svfiprintf_r+0xfa>
 800c61a:	9a07      	ldr	r2, [sp, #28]
 800c61c:	4654      	mov	r4, sl
 800c61e:	2000      	movs	r0, #0
 800c620:	f04f 0c0a 	mov.w	ip, #10
 800c624:	4621      	mov	r1, r4
 800c626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c62a:	3b30      	subs	r3, #48	@ 0x30
 800c62c:	2b09      	cmp	r3, #9
 800c62e:	d94b      	bls.n	800c6c8 <_svfiprintf_r+0x17c>
 800c630:	b1b0      	cbz	r0, 800c660 <_svfiprintf_r+0x114>
 800c632:	9207      	str	r2, [sp, #28]
 800c634:	e014      	b.n	800c660 <_svfiprintf_r+0x114>
 800c636:	eba0 0308 	sub.w	r3, r0, r8
 800c63a:	fa09 f303 	lsl.w	r3, r9, r3
 800c63e:	4313      	orrs	r3, r2
 800c640:	9304      	str	r3, [sp, #16]
 800c642:	46a2      	mov	sl, r4
 800c644:	e7d2      	b.n	800c5ec <_svfiprintf_r+0xa0>
 800c646:	9b03      	ldr	r3, [sp, #12]
 800c648:	1d19      	adds	r1, r3, #4
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	9103      	str	r1, [sp, #12]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	bfbb      	ittet	lt
 800c652:	425b      	neglt	r3, r3
 800c654:	f042 0202 	orrlt.w	r2, r2, #2
 800c658:	9307      	strge	r3, [sp, #28]
 800c65a:	9307      	strlt	r3, [sp, #28]
 800c65c:	bfb8      	it	lt
 800c65e:	9204      	strlt	r2, [sp, #16]
 800c660:	7823      	ldrb	r3, [r4, #0]
 800c662:	2b2e      	cmp	r3, #46	@ 0x2e
 800c664:	d10a      	bne.n	800c67c <_svfiprintf_r+0x130>
 800c666:	7863      	ldrb	r3, [r4, #1]
 800c668:	2b2a      	cmp	r3, #42	@ 0x2a
 800c66a:	d132      	bne.n	800c6d2 <_svfiprintf_r+0x186>
 800c66c:	9b03      	ldr	r3, [sp, #12]
 800c66e:	1d1a      	adds	r2, r3, #4
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	9203      	str	r2, [sp, #12]
 800c674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c678:	3402      	adds	r4, #2
 800c67a:	9305      	str	r3, [sp, #20]
 800c67c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c740 <_svfiprintf_r+0x1f4>
 800c680:	7821      	ldrb	r1, [r4, #0]
 800c682:	2203      	movs	r2, #3
 800c684:	4650      	mov	r0, sl
 800c686:	f7f3 fdab 	bl	80001e0 <memchr>
 800c68a:	b138      	cbz	r0, 800c69c <_svfiprintf_r+0x150>
 800c68c:	9b04      	ldr	r3, [sp, #16]
 800c68e:	eba0 000a 	sub.w	r0, r0, sl
 800c692:	2240      	movs	r2, #64	@ 0x40
 800c694:	4082      	lsls	r2, r0
 800c696:	4313      	orrs	r3, r2
 800c698:	3401      	adds	r4, #1
 800c69a:	9304      	str	r3, [sp, #16]
 800c69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6a0:	4824      	ldr	r0, [pc, #144]	@ (800c734 <_svfiprintf_r+0x1e8>)
 800c6a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6a6:	2206      	movs	r2, #6
 800c6a8:	f7f3 fd9a 	bl	80001e0 <memchr>
 800c6ac:	2800      	cmp	r0, #0
 800c6ae:	d036      	beq.n	800c71e <_svfiprintf_r+0x1d2>
 800c6b0:	4b21      	ldr	r3, [pc, #132]	@ (800c738 <_svfiprintf_r+0x1ec>)
 800c6b2:	bb1b      	cbnz	r3, 800c6fc <_svfiprintf_r+0x1b0>
 800c6b4:	9b03      	ldr	r3, [sp, #12]
 800c6b6:	3307      	adds	r3, #7
 800c6b8:	f023 0307 	bic.w	r3, r3, #7
 800c6bc:	3308      	adds	r3, #8
 800c6be:	9303      	str	r3, [sp, #12]
 800c6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c2:	4433      	add	r3, r6
 800c6c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6c6:	e76a      	b.n	800c59e <_svfiprintf_r+0x52>
 800c6c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6cc:	460c      	mov	r4, r1
 800c6ce:	2001      	movs	r0, #1
 800c6d0:	e7a8      	b.n	800c624 <_svfiprintf_r+0xd8>
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	3401      	adds	r4, #1
 800c6d6:	9305      	str	r3, [sp, #20]
 800c6d8:	4619      	mov	r1, r3
 800c6da:	f04f 0c0a 	mov.w	ip, #10
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6e4:	3a30      	subs	r2, #48	@ 0x30
 800c6e6:	2a09      	cmp	r2, #9
 800c6e8:	d903      	bls.n	800c6f2 <_svfiprintf_r+0x1a6>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d0c6      	beq.n	800c67c <_svfiprintf_r+0x130>
 800c6ee:	9105      	str	r1, [sp, #20]
 800c6f0:	e7c4      	b.n	800c67c <_svfiprintf_r+0x130>
 800c6f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e7f0      	b.n	800c6de <_svfiprintf_r+0x192>
 800c6fc:	ab03      	add	r3, sp, #12
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	462a      	mov	r2, r5
 800c702:	4b0e      	ldr	r3, [pc, #56]	@ (800c73c <_svfiprintf_r+0x1f0>)
 800c704:	a904      	add	r1, sp, #16
 800c706:	4638      	mov	r0, r7
 800c708:	f7fd fe7a 	bl	800a400 <_printf_float>
 800c70c:	1c42      	adds	r2, r0, #1
 800c70e:	4606      	mov	r6, r0
 800c710:	d1d6      	bne.n	800c6c0 <_svfiprintf_r+0x174>
 800c712:	89ab      	ldrh	r3, [r5, #12]
 800c714:	065b      	lsls	r3, r3, #25
 800c716:	f53f af2d 	bmi.w	800c574 <_svfiprintf_r+0x28>
 800c71a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c71c:	e72c      	b.n	800c578 <_svfiprintf_r+0x2c>
 800c71e:	ab03      	add	r3, sp, #12
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	462a      	mov	r2, r5
 800c724:	4b05      	ldr	r3, [pc, #20]	@ (800c73c <_svfiprintf_r+0x1f0>)
 800c726:	a904      	add	r1, sp, #16
 800c728:	4638      	mov	r0, r7
 800c72a:	f7fe f901 	bl	800a930 <_printf_i>
 800c72e:	e7ed      	b.n	800c70c <_svfiprintf_r+0x1c0>
 800c730:	0800fd2e 	.word	0x0800fd2e
 800c734:	0800fd38 	.word	0x0800fd38
 800c738:	0800a401 	.word	0x0800a401
 800c73c:	0800c495 	.word	0x0800c495
 800c740:	0800fd34 	.word	0x0800fd34

0800c744 <__sflush_r>:
 800c744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c74c:	0716      	lsls	r6, r2, #28
 800c74e:	4605      	mov	r5, r0
 800c750:	460c      	mov	r4, r1
 800c752:	d454      	bmi.n	800c7fe <__sflush_r+0xba>
 800c754:	684b      	ldr	r3, [r1, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	dc02      	bgt.n	800c760 <__sflush_r+0x1c>
 800c75a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dd48      	ble.n	800c7f2 <__sflush_r+0xae>
 800c760:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c762:	2e00      	cmp	r6, #0
 800c764:	d045      	beq.n	800c7f2 <__sflush_r+0xae>
 800c766:	2300      	movs	r3, #0
 800c768:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c76c:	682f      	ldr	r7, [r5, #0]
 800c76e:	6a21      	ldr	r1, [r4, #32]
 800c770:	602b      	str	r3, [r5, #0]
 800c772:	d030      	beq.n	800c7d6 <__sflush_r+0x92>
 800c774:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c776:	89a3      	ldrh	r3, [r4, #12]
 800c778:	0759      	lsls	r1, r3, #29
 800c77a:	d505      	bpl.n	800c788 <__sflush_r+0x44>
 800c77c:	6863      	ldr	r3, [r4, #4]
 800c77e:	1ad2      	subs	r2, r2, r3
 800c780:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c782:	b10b      	cbz	r3, 800c788 <__sflush_r+0x44>
 800c784:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c786:	1ad2      	subs	r2, r2, r3
 800c788:	2300      	movs	r3, #0
 800c78a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c78c:	6a21      	ldr	r1, [r4, #32]
 800c78e:	4628      	mov	r0, r5
 800c790:	47b0      	blx	r6
 800c792:	1c43      	adds	r3, r0, #1
 800c794:	89a3      	ldrh	r3, [r4, #12]
 800c796:	d106      	bne.n	800c7a6 <__sflush_r+0x62>
 800c798:	6829      	ldr	r1, [r5, #0]
 800c79a:	291d      	cmp	r1, #29
 800c79c:	d82b      	bhi.n	800c7f6 <__sflush_r+0xb2>
 800c79e:	4a2a      	ldr	r2, [pc, #168]	@ (800c848 <__sflush_r+0x104>)
 800c7a0:	40ca      	lsrs	r2, r1
 800c7a2:	07d6      	lsls	r6, r2, #31
 800c7a4:	d527      	bpl.n	800c7f6 <__sflush_r+0xb2>
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	6062      	str	r2, [r4, #4]
 800c7aa:	04d9      	lsls	r1, r3, #19
 800c7ac:	6922      	ldr	r2, [r4, #16]
 800c7ae:	6022      	str	r2, [r4, #0]
 800c7b0:	d504      	bpl.n	800c7bc <__sflush_r+0x78>
 800c7b2:	1c42      	adds	r2, r0, #1
 800c7b4:	d101      	bne.n	800c7ba <__sflush_r+0x76>
 800c7b6:	682b      	ldr	r3, [r5, #0]
 800c7b8:	b903      	cbnz	r3, 800c7bc <__sflush_r+0x78>
 800c7ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800c7bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7be:	602f      	str	r7, [r5, #0]
 800c7c0:	b1b9      	cbz	r1, 800c7f2 <__sflush_r+0xae>
 800c7c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7c6:	4299      	cmp	r1, r3
 800c7c8:	d002      	beq.n	800c7d0 <__sflush_r+0x8c>
 800c7ca:	4628      	mov	r0, r5
 800c7cc:	f7ff f9e8 	bl	800bba0 <_free_r>
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c7d4:	e00d      	b.n	800c7f2 <__sflush_r+0xae>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	4628      	mov	r0, r5
 800c7da:	47b0      	blx	r6
 800c7dc:	4602      	mov	r2, r0
 800c7de:	1c50      	adds	r0, r2, #1
 800c7e0:	d1c9      	bne.n	800c776 <__sflush_r+0x32>
 800c7e2:	682b      	ldr	r3, [r5, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d0c6      	beq.n	800c776 <__sflush_r+0x32>
 800c7e8:	2b1d      	cmp	r3, #29
 800c7ea:	d001      	beq.n	800c7f0 <__sflush_r+0xac>
 800c7ec:	2b16      	cmp	r3, #22
 800c7ee:	d11e      	bne.n	800c82e <__sflush_r+0xea>
 800c7f0:	602f      	str	r7, [r5, #0]
 800c7f2:	2000      	movs	r0, #0
 800c7f4:	e022      	b.n	800c83c <__sflush_r+0xf8>
 800c7f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7fa:	b21b      	sxth	r3, r3
 800c7fc:	e01b      	b.n	800c836 <__sflush_r+0xf2>
 800c7fe:	690f      	ldr	r7, [r1, #16]
 800c800:	2f00      	cmp	r7, #0
 800c802:	d0f6      	beq.n	800c7f2 <__sflush_r+0xae>
 800c804:	0793      	lsls	r3, r2, #30
 800c806:	680e      	ldr	r6, [r1, #0]
 800c808:	bf08      	it	eq
 800c80a:	694b      	ldreq	r3, [r1, #20]
 800c80c:	600f      	str	r7, [r1, #0]
 800c80e:	bf18      	it	ne
 800c810:	2300      	movne	r3, #0
 800c812:	eba6 0807 	sub.w	r8, r6, r7
 800c816:	608b      	str	r3, [r1, #8]
 800c818:	f1b8 0f00 	cmp.w	r8, #0
 800c81c:	dde9      	ble.n	800c7f2 <__sflush_r+0xae>
 800c81e:	6a21      	ldr	r1, [r4, #32]
 800c820:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c822:	4643      	mov	r3, r8
 800c824:	463a      	mov	r2, r7
 800c826:	4628      	mov	r0, r5
 800c828:	47b0      	blx	r6
 800c82a:	2800      	cmp	r0, #0
 800c82c:	dc08      	bgt.n	800c840 <__sflush_r+0xfc>
 800c82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c836:	81a3      	strh	r3, [r4, #12]
 800c838:	f04f 30ff 	mov.w	r0, #4294967295
 800c83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c840:	4407      	add	r7, r0
 800c842:	eba8 0800 	sub.w	r8, r8, r0
 800c846:	e7e7      	b.n	800c818 <__sflush_r+0xd4>
 800c848:	20400001 	.word	0x20400001

0800c84c <_fflush_r>:
 800c84c:	b538      	push	{r3, r4, r5, lr}
 800c84e:	690b      	ldr	r3, [r1, #16]
 800c850:	4605      	mov	r5, r0
 800c852:	460c      	mov	r4, r1
 800c854:	b913      	cbnz	r3, 800c85c <_fflush_r+0x10>
 800c856:	2500      	movs	r5, #0
 800c858:	4628      	mov	r0, r5
 800c85a:	bd38      	pop	{r3, r4, r5, pc}
 800c85c:	b118      	cbz	r0, 800c866 <_fflush_r+0x1a>
 800c85e:	6a03      	ldr	r3, [r0, #32]
 800c860:	b90b      	cbnz	r3, 800c866 <_fflush_r+0x1a>
 800c862:	f7fe fa0f 	bl	800ac84 <__sinit>
 800c866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d0f3      	beq.n	800c856 <_fflush_r+0xa>
 800c86e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c870:	07d0      	lsls	r0, r2, #31
 800c872:	d404      	bmi.n	800c87e <_fflush_r+0x32>
 800c874:	0599      	lsls	r1, r3, #22
 800c876:	d402      	bmi.n	800c87e <_fflush_r+0x32>
 800c878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c87a:	f7fe fb36 	bl	800aeea <__retarget_lock_acquire_recursive>
 800c87e:	4628      	mov	r0, r5
 800c880:	4621      	mov	r1, r4
 800c882:	f7ff ff5f 	bl	800c744 <__sflush_r>
 800c886:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c888:	07da      	lsls	r2, r3, #31
 800c88a:	4605      	mov	r5, r0
 800c88c:	d4e4      	bmi.n	800c858 <_fflush_r+0xc>
 800c88e:	89a3      	ldrh	r3, [r4, #12]
 800c890:	059b      	lsls	r3, r3, #22
 800c892:	d4e1      	bmi.n	800c858 <_fflush_r+0xc>
 800c894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c896:	f7fe fb29 	bl	800aeec <__retarget_lock_release_recursive>
 800c89a:	e7dd      	b.n	800c858 <_fflush_r+0xc>

0800c89c <memmove>:
 800c89c:	4288      	cmp	r0, r1
 800c89e:	b510      	push	{r4, lr}
 800c8a0:	eb01 0402 	add.w	r4, r1, r2
 800c8a4:	d902      	bls.n	800c8ac <memmove+0x10>
 800c8a6:	4284      	cmp	r4, r0
 800c8a8:	4623      	mov	r3, r4
 800c8aa:	d807      	bhi.n	800c8bc <memmove+0x20>
 800c8ac:	1e43      	subs	r3, r0, #1
 800c8ae:	42a1      	cmp	r1, r4
 800c8b0:	d008      	beq.n	800c8c4 <memmove+0x28>
 800c8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8ba:	e7f8      	b.n	800c8ae <memmove+0x12>
 800c8bc:	4402      	add	r2, r0
 800c8be:	4601      	mov	r1, r0
 800c8c0:	428a      	cmp	r2, r1
 800c8c2:	d100      	bne.n	800c8c6 <memmove+0x2a>
 800c8c4:	bd10      	pop	{r4, pc}
 800c8c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8ce:	e7f7      	b.n	800c8c0 <memmove+0x24>

0800c8d0 <_sbrk_r>:
 800c8d0:	b538      	push	{r3, r4, r5, lr}
 800c8d2:	4d06      	ldr	r5, [pc, #24]	@ (800c8ec <_sbrk_r+0x1c>)
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	4608      	mov	r0, r1
 800c8da:	602b      	str	r3, [r5, #0]
 800c8dc:	f7f9 f80e 	bl	80058fc <_sbrk>
 800c8e0:	1c43      	adds	r3, r0, #1
 800c8e2:	d102      	bne.n	800c8ea <_sbrk_r+0x1a>
 800c8e4:	682b      	ldr	r3, [r5, #0]
 800c8e6:	b103      	cbz	r3, 800c8ea <_sbrk_r+0x1a>
 800c8e8:	6023      	str	r3, [r4, #0]
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
 800c8ec:	20001650 	.word	0x20001650

0800c8f0 <memcpy>:
 800c8f0:	440a      	add	r2, r1
 800c8f2:	4291      	cmp	r1, r2
 800c8f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c8f8:	d100      	bne.n	800c8fc <memcpy+0xc>
 800c8fa:	4770      	bx	lr
 800c8fc:	b510      	push	{r4, lr}
 800c8fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c902:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c906:	4291      	cmp	r1, r2
 800c908:	d1f9      	bne.n	800c8fe <memcpy+0xe>
 800c90a:	bd10      	pop	{r4, pc}

0800c90c <__assert_func>:
 800c90c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c90e:	4614      	mov	r4, r2
 800c910:	461a      	mov	r2, r3
 800c912:	4b09      	ldr	r3, [pc, #36]	@ (800c938 <__assert_func+0x2c>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	4605      	mov	r5, r0
 800c918:	68d8      	ldr	r0, [r3, #12]
 800c91a:	b14c      	cbz	r4, 800c930 <__assert_func+0x24>
 800c91c:	4b07      	ldr	r3, [pc, #28]	@ (800c93c <__assert_func+0x30>)
 800c91e:	9100      	str	r1, [sp, #0]
 800c920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c924:	4906      	ldr	r1, [pc, #24]	@ (800c940 <__assert_func+0x34>)
 800c926:	462b      	mov	r3, r5
 800c928:	f000 f870 	bl	800ca0c <fiprintf>
 800c92c:	f000 f880 	bl	800ca30 <abort>
 800c930:	4b04      	ldr	r3, [pc, #16]	@ (800c944 <__assert_func+0x38>)
 800c932:	461c      	mov	r4, r3
 800c934:	e7f3      	b.n	800c91e <__assert_func+0x12>
 800c936:	bf00      	nop
 800c938:	20000038 	.word	0x20000038
 800c93c:	0800fd49 	.word	0x0800fd49
 800c940:	0800fd56 	.word	0x0800fd56
 800c944:	0800fd84 	.word	0x0800fd84

0800c948 <_calloc_r>:
 800c948:	b570      	push	{r4, r5, r6, lr}
 800c94a:	fba1 5402 	umull	r5, r4, r1, r2
 800c94e:	b934      	cbnz	r4, 800c95e <_calloc_r+0x16>
 800c950:	4629      	mov	r1, r5
 800c952:	f7ff f999 	bl	800bc88 <_malloc_r>
 800c956:	4606      	mov	r6, r0
 800c958:	b928      	cbnz	r0, 800c966 <_calloc_r+0x1e>
 800c95a:	4630      	mov	r0, r6
 800c95c:	bd70      	pop	{r4, r5, r6, pc}
 800c95e:	220c      	movs	r2, #12
 800c960:	6002      	str	r2, [r0, #0]
 800c962:	2600      	movs	r6, #0
 800c964:	e7f9      	b.n	800c95a <_calloc_r+0x12>
 800c966:	462a      	mov	r2, r5
 800c968:	4621      	mov	r1, r4
 800c96a:	f7fe fa41 	bl	800adf0 <memset>
 800c96e:	e7f4      	b.n	800c95a <_calloc_r+0x12>

0800c970 <__ascii_mbtowc>:
 800c970:	b082      	sub	sp, #8
 800c972:	b901      	cbnz	r1, 800c976 <__ascii_mbtowc+0x6>
 800c974:	a901      	add	r1, sp, #4
 800c976:	b142      	cbz	r2, 800c98a <__ascii_mbtowc+0x1a>
 800c978:	b14b      	cbz	r3, 800c98e <__ascii_mbtowc+0x1e>
 800c97a:	7813      	ldrb	r3, [r2, #0]
 800c97c:	600b      	str	r3, [r1, #0]
 800c97e:	7812      	ldrb	r2, [r2, #0]
 800c980:	1e10      	subs	r0, r2, #0
 800c982:	bf18      	it	ne
 800c984:	2001      	movne	r0, #1
 800c986:	b002      	add	sp, #8
 800c988:	4770      	bx	lr
 800c98a:	4610      	mov	r0, r2
 800c98c:	e7fb      	b.n	800c986 <__ascii_mbtowc+0x16>
 800c98e:	f06f 0001 	mvn.w	r0, #1
 800c992:	e7f8      	b.n	800c986 <__ascii_mbtowc+0x16>

0800c994 <_realloc_r>:
 800c994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c998:	4607      	mov	r7, r0
 800c99a:	4614      	mov	r4, r2
 800c99c:	460d      	mov	r5, r1
 800c99e:	b921      	cbnz	r1, 800c9aa <_realloc_r+0x16>
 800c9a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9a4:	4611      	mov	r1, r2
 800c9a6:	f7ff b96f 	b.w	800bc88 <_malloc_r>
 800c9aa:	b92a      	cbnz	r2, 800c9b8 <_realloc_r+0x24>
 800c9ac:	f7ff f8f8 	bl	800bba0 <_free_r>
 800c9b0:	4625      	mov	r5, r4
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9b8:	f000 f841 	bl	800ca3e <_malloc_usable_size_r>
 800c9bc:	4284      	cmp	r4, r0
 800c9be:	4606      	mov	r6, r0
 800c9c0:	d802      	bhi.n	800c9c8 <_realloc_r+0x34>
 800c9c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c9c6:	d8f4      	bhi.n	800c9b2 <_realloc_r+0x1e>
 800c9c8:	4621      	mov	r1, r4
 800c9ca:	4638      	mov	r0, r7
 800c9cc:	f7ff f95c 	bl	800bc88 <_malloc_r>
 800c9d0:	4680      	mov	r8, r0
 800c9d2:	b908      	cbnz	r0, 800c9d8 <_realloc_r+0x44>
 800c9d4:	4645      	mov	r5, r8
 800c9d6:	e7ec      	b.n	800c9b2 <_realloc_r+0x1e>
 800c9d8:	42b4      	cmp	r4, r6
 800c9da:	4622      	mov	r2, r4
 800c9dc:	4629      	mov	r1, r5
 800c9de:	bf28      	it	cs
 800c9e0:	4632      	movcs	r2, r6
 800c9e2:	f7ff ff85 	bl	800c8f0 <memcpy>
 800c9e6:	4629      	mov	r1, r5
 800c9e8:	4638      	mov	r0, r7
 800c9ea:	f7ff f8d9 	bl	800bba0 <_free_r>
 800c9ee:	e7f1      	b.n	800c9d4 <_realloc_r+0x40>

0800c9f0 <__ascii_wctomb>:
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	4608      	mov	r0, r1
 800c9f4:	b141      	cbz	r1, 800ca08 <__ascii_wctomb+0x18>
 800c9f6:	2aff      	cmp	r2, #255	@ 0xff
 800c9f8:	d904      	bls.n	800ca04 <__ascii_wctomb+0x14>
 800c9fa:	228a      	movs	r2, #138	@ 0x8a
 800c9fc:	601a      	str	r2, [r3, #0]
 800c9fe:	f04f 30ff 	mov.w	r0, #4294967295
 800ca02:	4770      	bx	lr
 800ca04:	700a      	strb	r2, [r1, #0]
 800ca06:	2001      	movs	r0, #1
 800ca08:	4770      	bx	lr
	...

0800ca0c <fiprintf>:
 800ca0c:	b40e      	push	{r1, r2, r3}
 800ca0e:	b503      	push	{r0, r1, lr}
 800ca10:	4601      	mov	r1, r0
 800ca12:	ab03      	add	r3, sp, #12
 800ca14:	4805      	ldr	r0, [pc, #20]	@ (800ca2c <fiprintf+0x20>)
 800ca16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca1a:	6800      	ldr	r0, [r0, #0]
 800ca1c:	9301      	str	r3, [sp, #4]
 800ca1e:	f000 f83f 	bl	800caa0 <_vfiprintf_r>
 800ca22:	b002      	add	sp, #8
 800ca24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca28:	b003      	add	sp, #12
 800ca2a:	4770      	bx	lr
 800ca2c:	20000038 	.word	0x20000038

0800ca30 <abort>:
 800ca30:	b508      	push	{r3, lr}
 800ca32:	2006      	movs	r0, #6
 800ca34:	f000 fa08 	bl	800ce48 <raise>
 800ca38:	2001      	movs	r0, #1
 800ca3a:	f7f8 fee7 	bl	800580c <_exit>

0800ca3e <_malloc_usable_size_r>:
 800ca3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca42:	1f18      	subs	r0, r3, #4
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	bfbc      	itt	lt
 800ca48:	580b      	ldrlt	r3, [r1, r0]
 800ca4a:	18c0      	addlt	r0, r0, r3
 800ca4c:	4770      	bx	lr

0800ca4e <__sfputc_r>:
 800ca4e:	6893      	ldr	r3, [r2, #8]
 800ca50:	3b01      	subs	r3, #1
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	b410      	push	{r4}
 800ca56:	6093      	str	r3, [r2, #8]
 800ca58:	da08      	bge.n	800ca6c <__sfputc_r+0x1e>
 800ca5a:	6994      	ldr	r4, [r2, #24]
 800ca5c:	42a3      	cmp	r3, r4
 800ca5e:	db01      	blt.n	800ca64 <__sfputc_r+0x16>
 800ca60:	290a      	cmp	r1, #10
 800ca62:	d103      	bne.n	800ca6c <__sfputc_r+0x1e>
 800ca64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca68:	f000 b932 	b.w	800ccd0 <__swbuf_r>
 800ca6c:	6813      	ldr	r3, [r2, #0]
 800ca6e:	1c58      	adds	r0, r3, #1
 800ca70:	6010      	str	r0, [r2, #0]
 800ca72:	7019      	strb	r1, [r3, #0]
 800ca74:	4608      	mov	r0, r1
 800ca76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <__sfputs_r>:
 800ca7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7e:	4606      	mov	r6, r0
 800ca80:	460f      	mov	r7, r1
 800ca82:	4614      	mov	r4, r2
 800ca84:	18d5      	adds	r5, r2, r3
 800ca86:	42ac      	cmp	r4, r5
 800ca88:	d101      	bne.n	800ca8e <__sfputs_r+0x12>
 800ca8a:	2000      	movs	r0, #0
 800ca8c:	e007      	b.n	800ca9e <__sfputs_r+0x22>
 800ca8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca92:	463a      	mov	r2, r7
 800ca94:	4630      	mov	r0, r6
 800ca96:	f7ff ffda 	bl	800ca4e <__sfputc_r>
 800ca9a:	1c43      	adds	r3, r0, #1
 800ca9c:	d1f3      	bne.n	800ca86 <__sfputs_r+0xa>
 800ca9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800caa0 <_vfiprintf_r>:
 800caa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caa4:	460d      	mov	r5, r1
 800caa6:	b09d      	sub	sp, #116	@ 0x74
 800caa8:	4614      	mov	r4, r2
 800caaa:	4698      	mov	r8, r3
 800caac:	4606      	mov	r6, r0
 800caae:	b118      	cbz	r0, 800cab8 <_vfiprintf_r+0x18>
 800cab0:	6a03      	ldr	r3, [r0, #32]
 800cab2:	b90b      	cbnz	r3, 800cab8 <_vfiprintf_r+0x18>
 800cab4:	f7fe f8e6 	bl	800ac84 <__sinit>
 800cab8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caba:	07d9      	lsls	r1, r3, #31
 800cabc:	d405      	bmi.n	800caca <_vfiprintf_r+0x2a>
 800cabe:	89ab      	ldrh	r3, [r5, #12]
 800cac0:	059a      	lsls	r2, r3, #22
 800cac2:	d402      	bmi.n	800caca <_vfiprintf_r+0x2a>
 800cac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cac6:	f7fe fa10 	bl	800aeea <__retarget_lock_acquire_recursive>
 800caca:	89ab      	ldrh	r3, [r5, #12]
 800cacc:	071b      	lsls	r3, r3, #28
 800cace:	d501      	bpl.n	800cad4 <_vfiprintf_r+0x34>
 800cad0:	692b      	ldr	r3, [r5, #16]
 800cad2:	b99b      	cbnz	r3, 800cafc <_vfiprintf_r+0x5c>
 800cad4:	4629      	mov	r1, r5
 800cad6:	4630      	mov	r0, r6
 800cad8:	f000 f938 	bl	800cd4c <__swsetup_r>
 800cadc:	b170      	cbz	r0, 800cafc <_vfiprintf_r+0x5c>
 800cade:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cae0:	07dc      	lsls	r4, r3, #31
 800cae2:	d504      	bpl.n	800caee <_vfiprintf_r+0x4e>
 800cae4:	f04f 30ff 	mov.w	r0, #4294967295
 800cae8:	b01d      	add	sp, #116	@ 0x74
 800caea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caee:	89ab      	ldrh	r3, [r5, #12]
 800caf0:	0598      	lsls	r0, r3, #22
 800caf2:	d4f7      	bmi.n	800cae4 <_vfiprintf_r+0x44>
 800caf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caf6:	f7fe f9f9 	bl	800aeec <__retarget_lock_release_recursive>
 800cafa:	e7f3      	b.n	800cae4 <_vfiprintf_r+0x44>
 800cafc:	2300      	movs	r3, #0
 800cafe:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb00:	2320      	movs	r3, #32
 800cb02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb06:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb0a:	2330      	movs	r3, #48	@ 0x30
 800cb0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ccbc <_vfiprintf_r+0x21c>
 800cb10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb14:	f04f 0901 	mov.w	r9, #1
 800cb18:	4623      	mov	r3, r4
 800cb1a:	469a      	mov	sl, r3
 800cb1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb20:	b10a      	cbz	r2, 800cb26 <_vfiprintf_r+0x86>
 800cb22:	2a25      	cmp	r2, #37	@ 0x25
 800cb24:	d1f9      	bne.n	800cb1a <_vfiprintf_r+0x7a>
 800cb26:	ebba 0b04 	subs.w	fp, sl, r4
 800cb2a:	d00b      	beq.n	800cb44 <_vfiprintf_r+0xa4>
 800cb2c:	465b      	mov	r3, fp
 800cb2e:	4622      	mov	r2, r4
 800cb30:	4629      	mov	r1, r5
 800cb32:	4630      	mov	r0, r6
 800cb34:	f7ff ffa2 	bl	800ca7c <__sfputs_r>
 800cb38:	3001      	adds	r0, #1
 800cb3a:	f000 80a7 	beq.w	800cc8c <_vfiprintf_r+0x1ec>
 800cb3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb40:	445a      	add	r2, fp
 800cb42:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb44:	f89a 3000 	ldrb.w	r3, [sl]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f000 809f 	beq.w	800cc8c <_vfiprintf_r+0x1ec>
 800cb4e:	2300      	movs	r3, #0
 800cb50:	f04f 32ff 	mov.w	r2, #4294967295
 800cb54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb58:	f10a 0a01 	add.w	sl, sl, #1
 800cb5c:	9304      	str	r3, [sp, #16]
 800cb5e:	9307      	str	r3, [sp, #28]
 800cb60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb64:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb66:	4654      	mov	r4, sl
 800cb68:	2205      	movs	r2, #5
 800cb6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb6e:	4853      	ldr	r0, [pc, #332]	@ (800ccbc <_vfiprintf_r+0x21c>)
 800cb70:	f7f3 fb36 	bl	80001e0 <memchr>
 800cb74:	9a04      	ldr	r2, [sp, #16]
 800cb76:	b9d8      	cbnz	r0, 800cbb0 <_vfiprintf_r+0x110>
 800cb78:	06d1      	lsls	r1, r2, #27
 800cb7a:	bf44      	itt	mi
 800cb7c:	2320      	movmi	r3, #32
 800cb7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb82:	0713      	lsls	r3, r2, #28
 800cb84:	bf44      	itt	mi
 800cb86:	232b      	movmi	r3, #43	@ 0x2b
 800cb88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb8c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb90:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb92:	d015      	beq.n	800cbc0 <_vfiprintf_r+0x120>
 800cb94:	9a07      	ldr	r2, [sp, #28]
 800cb96:	4654      	mov	r4, sl
 800cb98:	2000      	movs	r0, #0
 800cb9a:	f04f 0c0a 	mov.w	ip, #10
 800cb9e:	4621      	mov	r1, r4
 800cba0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cba4:	3b30      	subs	r3, #48	@ 0x30
 800cba6:	2b09      	cmp	r3, #9
 800cba8:	d94b      	bls.n	800cc42 <_vfiprintf_r+0x1a2>
 800cbaa:	b1b0      	cbz	r0, 800cbda <_vfiprintf_r+0x13a>
 800cbac:	9207      	str	r2, [sp, #28]
 800cbae:	e014      	b.n	800cbda <_vfiprintf_r+0x13a>
 800cbb0:	eba0 0308 	sub.w	r3, r0, r8
 800cbb4:	fa09 f303 	lsl.w	r3, r9, r3
 800cbb8:	4313      	orrs	r3, r2
 800cbba:	9304      	str	r3, [sp, #16]
 800cbbc:	46a2      	mov	sl, r4
 800cbbe:	e7d2      	b.n	800cb66 <_vfiprintf_r+0xc6>
 800cbc0:	9b03      	ldr	r3, [sp, #12]
 800cbc2:	1d19      	adds	r1, r3, #4
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	9103      	str	r1, [sp, #12]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	bfbb      	ittet	lt
 800cbcc:	425b      	neglt	r3, r3
 800cbce:	f042 0202 	orrlt.w	r2, r2, #2
 800cbd2:	9307      	strge	r3, [sp, #28]
 800cbd4:	9307      	strlt	r3, [sp, #28]
 800cbd6:	bfb8      	it	lt
 800cbd8:	9204      	strlt	r2, [sp, #16]
 800cbda:	7823      	ldrb	r3, [r4, #0]
 800cbdc:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbde:	d10a      	bne.n	800cbf6 <_vfiprintf_r+0x156>
 800cbe0:	7863      	ldrb	r3, [r4, #1]
 800cbe2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbe4:	d132      	bne.n	800cc4c <_vfiprintf_r+0x1ac>
 800cbe6:	9b03      	ldr	r3, [sp, #12]
 800cbe8:	1d1a      	adds	r2, r3, #4
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	9203      	str	r2, [sp, #12]
 800cbee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cbf2:	3402      	adds	r4, #2
 800cbf4:	9305      	str	r3, [sp, #20]
 800cbf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cccc <_vfiprintf_r+0x22c>
 800cbfa:	7821      	ldrb	r1, [r4, #0]
 800cbfc:	2203      	movs	r2, #3
 800cbfe:	4650      	mov	r0, sl
 800cc00:	f7f3 faee 	bl	80001e0 <memchr>
 800cc04:	b138      	cbz	r0, 800cc16 <_vfiprintf_r+0x176>
 800cc06:	9b04      	ldr	r3, [sp, #16]
 800cc08:	eba0 000a 	sub.w	r0, r0, sl
 800cc0c:	2240      	movs	r2, #64	@ 0x40
 800cc0e:	4082      	lsls	r2, r0
 800cc10:	4313      	orrs	r3, r2
 800cc12:	3401      	adds	r4, #1
 800cc14:	9304      	str	r3, [sp, #16]
 800cc16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc1a:	4829      	ldr	r0, [pc, #164]	@ (800ccc0 <_vfiprintf_r+0x220>)
 800cc1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc20:	2206      	movs	r2, #6
 800cc22:	f7f3 fadd 	bl	80001e0 <memchr>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d03f      	beq.n	800ccaa <_vfiprintf_r+0x20a>
 800cc2a:	4b26      	ldr	r3, [pc, #152]	@ (800ccc4 <_vfiprintf_r+0x224>)
 800cc2c:	bb1b      	cbnz	r3, 800cc76 <_vfiprintf_r+0x1d6>
 800cc2e:	9b03      	ldr	r3, [sp, #12]
 800cc30:	3307      	adds	r3, #7
 800cc32:	f023 0307 	bic.w	r3, r3, #7
 800cc36:	3308      	adds	r3, #8
 800cc38:	9303      	str	r3, [sp, #12]
 800cc3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc3c:	443b      	add	r3, r7
 800cc3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc40:	e76a      	b.n	800cb18 <_vfiprintf_r+0x78>
 800cc42:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc46:	460c      	mov	r4, r1
 800cc48:	2001      	movs	r0, #1
 800cc4a:	e7a8      	b.n	800cb9e <_vfiprintf_r+0xfe>
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	3401      	adds	r4, #1
 800cc50:	9305      	str	r3, [sp, #20]
 800cc52:	4619      	mov	r1, r3
 800cc54:	f04f 0c0a 	mov.w	ip, #10
 800cc58:	4620      	mov	r0, r4
 800cc5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc5e:	3a30      	subs	r2, #48	@ 0x30
 800cc60:	2a09      	cmp	r2, #9
 800cc62:	d903      	bls.n	800cc6c <_vfiprintf_r+0x1cc>
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0c6      	beq.n	800cbf6 <_vfiprintf_r+0x156>
 800cc68:	9105      	str	r1, [sp, #20]
 800cc6a:	e7c4      	b.n	800cbf6 <_vfiprintf_r+0x156>
 800cc6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc70:	4604      	mov	r4, r0
 800cc72:	2301      	movs	r3, #1
 800cc74:	e7f0      	b.n	800cc58 <_vfiprintf_r+0x1b8>
 800cc76:	ab03      	add	r3, sp, #12
 800cc78:	9300      	str	r3, [sp, #0]
 800cc7a:	462a      	mov	r2, r5
 800cc7c:	4b12      	ldr	r3, [pc, #72]	@ (800ccc8 <_vfiprintf_r+0x228>)
 800cc7e:	a904      	add	r1, sp, #16
 800cc80:	4630      	mov	r0, r6
 800cc82:	f7fd fbbd 	bl	800a400 <_printf_float>
 800cc86:	4607      	mov	r7, r0
 800cc88:	1c78      	adds	r0, r7, #1
 800cc8a:	d1d6      	bne.n	800cc3a <_vfiprintf_r+0x19a>
 800cc8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc8e:	07d9      	lsls	r1, r3, #31
 800cc90:	d405      	bmi.n	800cc9e <_vfiprintf_r+0x1fe>
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	059a      	lsls	r2, r3, #22
 800cc96:	d402      	bmi.n	800cc9e <_vfiprintf_r+0x1fe>
 800cc98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9a:	f7fe f927 	bl	800aeec <__retarget_lock_release_recursive>
 800cc9e:	89ab      	ldrh	r3, [r5, #12]
 800cca0:	065b      	lsls	r3, r3, #25
 800cca2:	f53f af1f 	bmi.w	800cae4 <_vfiprintf_r+0x44>
 800cca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cca8:	e71e      	b.n	800cae8 <_vfiprintf_r+0x48>
 800ccaa:	ab03      	add	r3, sp, #12
 800ccac:	9300      	str	r3, [sp, #0]
 800ccae:	462a      	mov	r2, r5
 800ccb0:	4b05      	ldr	r3, [pc, #20]	@ (800ccc8 <_vfiprintf_r+0x228>)
 800ccb2:	a904      	add	r1, sp, #16
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	f7fd fe3b 	bl	800a930 <_printf_i>
 800ccba:	e7e4      	b.n	800cc86 <_vfiprintf_r+0x1e6>
 800ccbc:	0800fd2e 	.word	0x0800fd2e
 800ccc0:	0800fd38 	.word	0x0800fd38
 800ccc4:	0800a401 	.word	0x0800a401
 800ccc8:	0800ca7d 	.word	0x0800ca7d
 800cccc:	0800fd34 	.word	0x0800fd34

0800ccd0 <__swbuf_r>:
 800ccd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd2:	460e      	mov	r6, r1
 800ccd4:	4614      	mov	r4, r2
 800ccd6:	4605      	mov	r5, r0
 800ccd8:	b118      	cbz	r0, 800cce2 <__swbuf_r+0x12>
 800ccda:	6a03      	ldr	r3, [r0, #32]
 800ccdc:	b90b      	cbnz	r3, 800cce2 <__swbuf_r+0x12>
 800ccde:	f7fd ffd1 	bl	800ac84 <__sinit>
 800cce2:	69a3      	ldr	r3, [r4, #24]
 800cce4:	60a3      	str	r3, [r4, #8]
 800cce6:	89a3      	ldrh	r3, [r4, #12]
 800cce8:	071a      	lsls	r2, r3, #28
 800ccea:	d501      	bpl.n	800ccf0 <__swbuf_r+0x20>
 800ccec:	6923      	ldr	r3, [r4, #16]
 800ccee:	b943      	cbnz	r3, 800cd02 <__swbuf_r+0x32>
 800ccf0:	4621      	mov	r1, r4
 800ccf2:	4628      	mov	r0, r5
 800ccf4:	f000 f82a 	bl	800cd4c <__swsetup_r>
 800ccf8:	b118      	cbz	r0, 800cd02 <__swbuf_r+0x32>
 800ccfa:	f04f 37ff 	mov.w	r7, #4294967295
 800ccfe:	4638      	mov	r0, r7
 800cd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	6922      	ldr	r2, [r4, #16]
 800cd06:	1a98      	subs	r0, r3, r2
 800cd08:	6963      	ldr	r3, [r4, #20]
 800cd0a:	b2f6      	uxtb	r6, r6
 800cd0c:	4283      	cmp	r3, r0
 800cd0e:	4637      	mov	r7, r6
 800cd10:	dc05      	bgt.n	800cd1e <__swbuf_r+0x4e>
 800cd12:	4621      	mov	r1, r4
 800cd14:	4628      	mov	r0, r5
 800cd16:	f7ff fd99 	bl	800c84c <_fflush_r>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d1ed      	bne.n	800ccfa <__swbuf_r+0x2a>
 800cd1e:	68a3      	ldr	r3, [r4, #8]
 800cd20:	3b01      	subs	r3, #1
 800cd22:	60a3      	str	r3, [r4, #8]
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	1c5a      	adds	r2, r3, #1
 800cd28:	6022      	str	r2, [r4, #0]
 800cd2a:	701e      	strb	r6, [r3, #0]
 800cd2c:	6962      	ldr	r2, [r4, #20]
 800cd2e:	1c43      	adds	r3, r0, #1
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d004      	beq.n	800cd3e <__swbuf_r+0x6e>
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	07db      	lsls	r3, r3, #31
 800cd38:	d5e1      	bpl.n	800ccfe <__swbuf_r+0x2e>
 800cd3a:	2e0a      	cmp	r6, #10
 800cd3c:	d1df      	bne.n	800ccfe <__swbuf_r+0x2e>
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f7ff fd83 	bl	800c84c <_fflush_r>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d0d9      	beq.n	800ccfe <__swbuf_r+0x2e>
 800cd4a:	e7d6      	b.n	800ccfa <__swbuf_r+0x2a>

0800cd4c <__swsetup_r>:
 800cd4c:	b538      	push	{r3, r4, r5, lr}
 800cd4e:	4b29      	ldr	r3, [pc, #164]	@ (800cdf4 <__swsetup_r+0xa8>)
 800cd50:	4605      	mov	r5, r0
 800cd52:	6818      	ldr	r0, [r3, #0]
 800cd54:	460c      	mov	r4, r1
 800cd56:	b118      	cbz	r0, 800cd60 <__swsetup_r+0x14>
 800cd58:	6a03      	ldr	r3, [r0, #32]
 800cd5a:	b90b      	cbnz	r3, 800cd60 <__swsetup_r+0x14>
 800cd5c:	f7fd ff92 	bl	800ac84 <__sinit>
 800cd60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd64:	0719      	lsls	r1, r3, #28
 800cd66:	d422      	bmi.n	800cdae <__swsetup_r+0x62>
 800cd68:	06da      	lsls	r2, r3, #27
 800cd6a:	d407      	bmi.n	800cd7c <__swsetup_r+0x30>
 800cd6c:	2209      	movs	r2, #9
 800cd6e:	602a      	str	r2, [r5, #0]
 800cd70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd74:	81a3      	strh	r3, [r4, #12]
 800cd76:	f04f 30ff 	mov.w	r0, #4294967295
 800cd7a:	e033      	b.n	800cde4 <__swsetup_r+0x98>
 800cd7c:	0758      	lsls	r0, r3, #29
 800cd7e:	d512      	bpl.n	800cda6 <__swsetup_r+0x5a>
 800cd80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd82:	b141      	cbz	r1, 800cd96 <__swsetup_r+0x4a>
 800cd84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd88:	4299      	cmp	r1, r3
 800cd8a:	d002      	beq.n	800cd92 <__swsetup_r+0x46>
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	f7fe ff07 	bl	800bba0 <_free_r>
 800cd92:	2300      	movs	r3, #0
 800cd94:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd96:	89a3      	ldrh	r3, [r4, #12]
 800cd98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cd9c:	81a3      	strh	r3, [r4, #12]
 800cd9e:	2300      	movs	r3, #0
 800cda0:	6063      	str	r3, [r4, #4]
 800cda2:	6923      	ldr	r3, [r4, #16]
 800cda4:	6023      	str	r3, [r4, #0]
 800cda6:	89a3      	ldrh	r3, [r4, #12]
 800cda8:	f043 0308 	orr.w	r3, r3, #8
 800cdac:	81a3      	strh	r3, [r4, #12]
 800cdae:	6923      	ldr	r3, [r4, #16]
 800cdb0:	b94b      	cbnz	r3, 800cdc6 <__swsetup_r+0x7a>
 800cdb2:	89a3      	ldrh	r3, [r4, #12]
 800cdb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdbc:	d003      	beq.n	800cdc6 <__swsetup_r+0x7a>
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	f000 f883 	bl	800cecc <__smakebuf_r>
 800cdc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdca:	f013 0201 	ands.w	r2, r3, #1
 800cdce:	d00a      	beq.n	800cde6 <__swsetup_r+0x9a>
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	60a2      	str	r2, [r4, #8]
 800cdd4:	6962      	ldr	r2, [r4, #20]
 800cdd6:	4252      	negs	r2, r2
 800cdd8:	61a2      	str	r2, [r4, #24]
 800cdda:	6922      	ldr	r2, [r4, #16]
 800cddc:	b942      	cbnz	r2, 800cdf0 <__swsetup_r+0xa4>
 800cdde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cde2:	d1c5      	bne.n	800cd70 <__swsetup_r+0x24>
 800cde4:	bd38      	pop	{r3, r4, r5, pc}
 800cde6:	0799      	lsls	r1, r3, #30
 800cde8:	bf58      	it	pl
 800cdea:	6962      	ldrpl	r2, [r4, #20]
 800cdec:	60a2      	str	r2, [r4, #8]
 800cdee:	e7f4      	b.n	800cdda <__swsetup_r+0x8e>
 800cdf0:	2000      	movs	r0, #0
 800cdf2:	e7f7      	b.n	800cde4 <__swsetup_r+0x98>
 800cdf4:	20000038 	.word	0x20000038

0800cdf8 <_raise_r>:
 800cdf8:	291f      	cmp	r1, #31
 800cdfa:	b538      	push	{r3, r4, r5, lr}
 800cdfc:	4605      	mov	r5, r0
 800cdfe:	460c      	mov	r4, r1
 800ce00:	d904      	bls.n	800ce0c <_raise_r+0x14>
 800ce02:	2316      	movs	r3, #22
 800ce04:	6003      	str	r3, [r0, #0]
 800ce06:	f04f 30ff 	mov.w	r0, #4294967295
 800ce0a:	bd38      	pop	{r3, r4, r5, pc}
 800ce0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce0e:	b112      	cbz	r2, 800ce16 <_raise_r+0x1e>
 800ce10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce14:	b94b      	cbnz	r3, 800ce2a <_raise_r+0x32>
 800ce16:	4628      	mov	r0, r5
 800ce18:	f000 f830 	bl	800ce7c <_getpid_r>
 800ce1c:	4622      	mov	r2, r4
 800ce1e:	4601      	mov	r1, r0
 800ce20:	4628      	mov	r0, r5
 800ce22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce26:	f000 b817 	b.w	800ce58 <_kill_r>
 800ce2a:	2b01      	cmp	r3, #1
 800ce2c:	d00a      	beq.n	800ce44 <_raise_r+0x4c>
 800ce2e:	1c59      	adds	r1, r3, #1
 800ce30:	d103      	bne.n	800ce3a <_raise_r+0x42>
 800ce32:	2316      	movs	r3, #22
 800ce34:	6003      	str	r3, [r0, #0]
 800ce36:	2001      	movs	r0, #1
 800ce38:	e7e7      	b.n	800ce0a <_raise_r+0x12>
 800ce3a:	2100      	movs	r1, #0
 800ce3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce40:	4620      	mov	r0, r4
 800ce42:	4798      	blx	r3
 800ce44:	2000      	movs	r0, #0
 800ce46:	e7e0      	b.n	800ce0a <_raise_r+0x12>

0800ce48 <raise>:
 800ce48:	4b02      	ldr	r3, [pc, #8]	@ (800ce54 <raise+0xc>)
 800ce4a:	4601      	mov	r1, r0
 800ce4c:	6818      	ldr	r0, [r3, #0]
 800ce4e:	f7ff bfd3 	b.w	800cdf8 <_raise_r>
 800ce52:	bf00      	nop
 800ce54:	20000038 	.word	0x20000038

0800ce58 <_kill_r>:
 800ce58:	b538      	push	{r3, r4, r5, lr}
 800ce5a:	4d07      	ldr	r5, [pc, #28]	@ (800ce78 <_kill_r+0x20>)
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	4604      	mov	r4, r0
 800ce60:	4608      	mov	r0, r1
 800ce62:	4611      	mov	r1, r2
 800ce64:	602b      	str	r3, [r5, #0]
 800ce66:	f7f8 fcc1 	bl	80057ec <_kill>
 800ce6a:	1c43      	adds	r3, r0, #1
 800ce6c:	d102      	bne.n	800ce74 <_kill_r+0x1c>
 800ce6e:	682b      	ldr	r3, [r5, #0]
 800ce70:	b103      	cbz	r3, 800ce74 <_kill_r+0x1c>
 800ce72:	6023      	str	r3, [r4, #0]
 800ce74:	bd38      	pop	{r3, r4, r5, pc}
 800ce76:	bf00      	nop
 800ce78:	20001650 	.word	0x20001650

0800ce7c <_getpid_r>:
 800ce7c:	f7f8 bcae 	b.w	80057dc <_getpid>

0800ce80 <__swhatbuf_r>:
 800ce80:	b570      	push	{r4, r5, r6, lr}
 800ce82:	460c      	mov	r4, r1
 800ce84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce88:	2900      	cmp	r1, #0
 800ce8a:	b096      	sub	sp, #88	@ 0x58
 800ce8c:	4615      	mov	r5, r2
 800ce8e:	461e      	mov	r6, r3
 800ce90:	da0d      	bge.n	800ceae <__swhatbuf_r+0x2e>
 800ce92:	89a3      	ldrh	r3, [r4, #12]
 800ce94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce98:	f04f 0100 	mov.w	r1, #0
 800ce9c:	bf14      	ite	ne
 800ce9e:	2340      	movne	r3, #64	@ 0x40
 800cea0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cea4:	2000      	movs	r0, #0
 800cea6:	6031      	str	r1, [r6, #0]
 800cea8:	602b      	str	r3, [r5, #0]
 800ceaa:	b016      	add	sp, #88	@ 0x58
 800ceac:	bd70      	pop	{r4, r5, r6, pc}
 800ceae:	466a      	mov	r2, sp
 800ceb0:	f000 f848 	bl	800cf44 <_fstat_r>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	dbec      	blt.n	800ce92 <__swhatbuf_r+0x12>
 800ceb8:	9901      	ldr	r1, [sp, #4]
 800ceba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cebe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cec2:	4259      	negs	r1, r3
 800cec4:	4159      	adcs	r1, r3
 800cec6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ceca:	e7eb      	b.n	800cea4 <__swhatbuf_r+0x24>

0800cecc <__smakebuf_r>:
 800cecc:	898b      	ldrh	r3, [r1, #12]
 800cece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ced0:	079d      	lsls	r5, r3, #30
 800ced2:	4606      	mov	r6, r0
 800ced4:	460c      	mov	r4, r1
 800ced6:	d507      	bpl.n	800cee8 <__smakebuf_r+0x1c>
 800ced8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cedc:	6023      	str	r3, [r4, #0]
 800cede:	6123      	str	r3, [r4, #16]
 800cee0:	2301      	movs	r3, #1
 800cee2:	6163      	str	r3, [r4, #20]
 800cee4:	b003      	add	sp, #12
 800cee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cee8:	ab01      	add	r3, sp, #4
 800ceea:	466a      	mov	r2, sp
 800ceec:	f7ff ffc8 	bl	800ce80 <__swhatbuf_r>
 800cef0:	9f00      	ldr	r7, [sp, #0]
 800cef2:	4605      	mov	r5, r0
 800cef4:	4639      	mov	r1, r7
 800cef6:	4630      	mov	r0, r6
 800cef8:	f7fe fec6 	bl	800bc88 <_malloc_r>
 800cefc:	b948      	cbnz	r0, 800cf12 <__smakebuf_r+0x46>
 800cefe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf02:	059a      	lsls	r2, r3, #22
 800cf04:	d4ee      	bmi.n	800cee4 <__smakebuf_r+0x18>
 800cf06:	f023 0303 	bic.w	r3, r3, #3
 800cf0a:	f043 0302 	orr.w	r3, r3, #2
 800cf0e:	81a3      	strh	r3, [r4, #12]
 800cf10:	e7e2      	b.n	800ced8 <__smakebuf_r+0xc>
 800cf12:	89a3      	ldrh	r3, [r4, #12]
 800cf14:	6020      	str	r0, [r4, #0]
 800cf16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf1a:	81a3      	strh	r3, [r4, #12]
 800cf1c:	9b01      	ldr	r3, [sp, #4]
 800cf1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cf22:	b15b      	cbz	r3, 800cf3c <__smakebuf_r+0x70>
 800cf24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf28:	4630      	mov	r0, r6
 800cf2a:	f000 f81d 	bl	800cf68 <_isatty_r>
 800cf2e:	b128      	cbz	r0, 800cf3c <__smakebuf_r+0x70>
 800cf30:	89a3      	ldrh	r3, [r4, #12]
 800cf32:	f023 0303 	bic.w	r3, r3, #3
 800cf36:	f043 0301 	orr.w	r3, r3, #1
 800cf3a:	81a3      	strh	r3, [r4, #12]
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	431d      	orrs	r5, r3
 800cf40:	81a5      	strh	r5, [r4, #12]
 800cf42:	e7cf      	b.n	800cee4 <__smakebuf_r+0x18>

0800cf44 <_fstat_r>:
 800cf44:	b538      	push	{r3, r4, r5, lr}
 800cf46:	4d07      	ldr	r5, [pc, #28]	@ (800cf64 <_fstat_r+0x20>)
 800cf48:	2300      	movs	r3, #0
 800cf4a:	4604      	mov	r4, r0
 800cf4c:	4608      	mov	r0, r1
 800cf4e:	4611      	mov	r1, r2
 800cf50:	602b      	str	r3, [r5, #0]
 800cf52:	f7f8 fcab 	bl	80058ac <_fstat>
 800cf56:	1c43      	adds	r3, r0, #1
 800cf58:	d102      	bne.n	800cf60 <_fstat_r+0x1c>
 800cf5a:	682b      	ldr	r3, [r5, #0]
 800cf5c:	b103      	cbz	r3, 800cf60 <_fstat_r+0x1c>
 800cf5e:	6023      	str	r3, [r4, #0]
 800cf60:	bd38      	pop	{r3, r4, r5, pc}
 800cf62:	bf00      	nop
 800cf64:	20001650 	.word	0x20001650

0800cf68 <_isatty_r>:
 800cf68:	b538      	push	{r3, r4, r5, lr}
 800cf6a:	4d06      	ldr	r5, [pc, #24]	@ (800cf84 <_isatty_r+0x1c>)
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	4604      	mov	r4, r0
 800cf70:	4608      	mov	r0, r1
 800cf72:	602b      	str	r3, [r5, #0]
 800cf74:	f7f8 fcaa 	bl	80058cc <_isatty>
 800cf78:	1c43      	adds	r3, r0, #1
 800cf7a:	d102      	bne.n	800cf82 <_isatty_r+0x1a>
 800cf7c:	682b      	ldr	r3, [r5, #0]
 800cf7e:	b103      	cbz	r3, 800cf82 <_isatty_r+0x1a>
 800cf80:	6023      	str	r3, [r4, #0]
 800cf82:	bd38      	pop	{r3, r4, r5, pc}
 800cf84:	20001650 	.word	0x20001650

0800cf88 <roundf>:
 800cf88:	ee10 0a10 	vmov	r0, s0
 800cf8c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800cf90:	3a7f      	subs	r2, #127	@ 0x7f
 800cf92:	2a16      	cmp	r2, #22
 800cf94:	dc15      	bgt.n	800cfc2 <roundf+0x3a>
 800cf96:	2a00      	cmp	r2, #0
 800cf98:	da08      	bge.n	800cfac <roundf+0x24>
 800cf9a:	3201      	adds	r2, #1
 800cf9c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800cfa0:	d101      	bne.n	800cfa6 <roundf+0x1e>
 800cfa2:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800cfa6:	ee00 3a10 	vmov	s0, r3
 800cfaa:	4770      	bx	lr
 800cfac:	4907      	ldr	r1, [pc, #28]	@ (800cfcc <roundf+0x44>)
 800cfae:	4111      	asrs	r1, r2
 800cfb0:	4201      	tst	r1, r0
 800cfb2:	d0fa      	beq.n	800cfaa <roundf+0x22>
 800cfb4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cfb8:	4113      	asrs	r3, r2
 800cfba:	4403      	add	r3, r0
 800cfbc:	ea23 0301 	bic.w	r3, r3, r1
 800cfc0:	e7f1      	b.n	800cfa6 <roundf+0x1e>
 800cfc2:	2a80      	cmp	r2, #128	@ 0x80
 800cfc4:	d1f1      	bne.n	800cfaa <roundf+0x22>
 800cfc6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cfca:	4770      	bx	lr
 800cfcc:	007fffff 	.word	0x007fffff

0800cfd0 <_init>:
 800cfd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfd2:	bf00      	nop
 800cfd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfd6:	bc08      	pop	{r3}
 800cfd8:	469e      	mov	lr, r3
 800cfda:	4770      	bx	lr

0800cfdc <_fini>:
 800cfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfde:	bf00      	nop
 800cfe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfe2:	bc08      	pop	{r3}
 800cfe4:	469e      	mov	lr, r3
 800cfe6:	4770      	bx	lr
